Fitter report for NeuralNetwork
Mon May 02 12:58:52 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon May 02 12:58:51 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; NeuralNetwork                               ;
; Top-level Entity Name           ; NeuralNetwork                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 28,517 / 41,910 ( 68 % )                    ;
; Total registers                 ; 2520                                        ;
; Total pins                      ; 166 / 499 ( 33 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 553 ( 0 % )                             ;
; Total DSP Blocks                ; 8 / 112 ( 7 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.4%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                               ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                           ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                               ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; hps:u0|hps_addr_Cons:addr_cons|data_out[5]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_addr_Cons:addr_cons|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_addr_Cons:addr_cons|data_out[6]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_addr_Cons:addr_cons|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_addr_Cons:n_layers|data_out[4]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_addr_Cons:n_layers|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_addr_Cons:n_layers|data_out[5]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_addr_Cons:n_layers|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_in_Cons:in_storage|data_out[22]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_in_Cons:in_storage|data_out[22]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem[0][118]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                       ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                       ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                       ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                           ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                    ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                      ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prop_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prop_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sel_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sel_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:addr_cons_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:addr_cons_s1_translator|av_readdata_pre[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[6]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_cons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_cons_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_storage_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_storage_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; hps:u0|hps_sel_Storage:sel_storage|data_out[1]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_sel_Storage:sel_storage|data_out[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; hps:u0|hps_sel_Storage:sel_storage|data_out[2]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps:u0|hps_sel_Storage:sel_storage|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; layerConnections:connections|alternAddr[0]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|alternAddr[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; layerConnections:connections|alternAddr[1]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|alternAddr[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; layerConnections:connections|con_inV[14]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|con_inV[14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; layerConnections:connections|con_inV[16]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|con_inV[16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; layerConnections:connections|inLay_input[2]                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|inLay_input[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; layerConnections:connections|outAddr[1]                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|outAddr[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; layerConnections:connections|outAddr[2]                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|outAddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; layerConnections:connections|stateHolder[3]                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stateHolder[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; layerConnections:connections|stor_inV[0]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; layerConnections:connections|stor_inV[7]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; layerConnections:connections|stor_inV[12]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; layerConnections:connections|stor_inV[18]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; layerConnections:connections|stor_inV[20]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; layerConnections:connections|stor_inV[21]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; layerConnections:connections|stor_inV[21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; ADC_CONVST                                                                                   ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                      ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                     ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                     ; PIN_W24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                   ; PIN_AJ29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                  ; PIN_AH29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                     ; PIN_AF30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                   ; PIN_AF29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                  ; PIN_AG30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                      ; PIN_AH30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                    ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                    ; PIN_Y26       ; QSF Assignment             ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                    ; PIN_K14       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[0]                                                                                 ; PIN_AK14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[10]                                                                                ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[11]                                                                                ; PIN_AH13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[12]                                                                                ; PIN_AJ14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[1]                                                                                 ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[2]                                                                                 ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[3]                                                                                 ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[4]                                                                                 ; PIN_AB15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[5]                                                                                 ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[6]                                                                                 ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[7]                                                                                 ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[8]                                                                                 ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_ADDR[9]                                                                                 ; PIN_AG13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[0]                                                                                   ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_BA[1]                                                                                   ; PIN_AJ12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CAS_N                                                                                   ; PIN_AF11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CKE                                                                                     ; PIN_AK13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CLK                                                                                     ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_CS_N                                                                                    ; PIN_AG11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[0]                                                                                   ; PIN_AK6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[10]                                                                                  ; PIN_AJ9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[11]                                                                                  ; PIN_AH9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[12]                                                                                  ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[13]                                                                                  ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[14]                                                                                  ; PIN_AJ6       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[15]                                                                                  ; PIN_AJ5       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[1]                                                                                   ; PIN_AJ7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[2]                                                                                   ; PIN_AK7       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[3]                                                                                   ; PIN_AK8       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[4]                                                                                   ; PIN_AK9       ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[5]                                                                                   ; PIN_AG10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[6]                                                                                   ; PIN_AK11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[7]                                                                                   ; PIN_AJ11      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[8]                                                                                   ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_DQ[9]                                                                                   ; PIN_AJ10      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_LDQM                                                                                    ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_RAS_N                                                                                   ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_UDQM                                                                                    ; PIN_AK12      ; QSF Assignment             ;
; Location                    ;                                             ;              ; DRAM_WE_N                                                                                    ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[0]                                                                                      ; PIN_W17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[1]                                                                                      ; PIN_V18       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[2]                                                                                      ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[3]                                                                                      ; PIN_AG16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[4]                                                                                      ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[5]                                                                                      ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[6]                                                                                      ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[0]                                                                                      ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[1]                                                                                      ; PIN_V16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[2]                                                                                      ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[3]                                                                                      ; PIN_AD17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[4]                                                                                      ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[5]                                                                                      ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[6]                                                                                      ; PIN_V17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[0]                                                                                      ; PIN_AA21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[1]                                                                                      ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[2]                                                                                      ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[3]                                                                                      ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[4]                                                                                      ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[5]                                                                                      ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[6]                                                                                      ; PIN_W16       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[0]                                                                                      ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[1]                                                                                      ; PIN_W19       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[2]                                                                                      ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[3]                                                                                      ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[4]                                                                                      ; PIN_AC20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[5]                                                                                      ; PIN_AA19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[6]                                                                                      ; PIN_AD20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[0]                                                                                      ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[1]                                                                                      ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[2]                                                                                      ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[3]                                                                                      ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[4]                                                                                      ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[5]                                                                                      ; PIN_AF23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[6]                                                                                      ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[0]                                                                                      ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[1]                                                                                      ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[2]                                                                                      ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[3]                                                                                      ; PIN_AG20      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[4]                                                                                      ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[5]                                                                                      ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[6]                                                                                      ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[0]                                                                                       ; PIN_AJ4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[1]                                                                                       ; PIN_AK4       ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[2]                                                                                       ; PIN_AA14      ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY[3]                                                                                       ; PIN_AA15      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[0]                                                                                      ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[1]                                                                                      ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[2]                                                                                      ; PIN_AC23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[3]                                                                                      ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[4]                                                                                      ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[5]                                                                                      ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[6]                                                                                      ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[7]                                                                                      ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[8]                                                                                      ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; LEDR[9]                                                                                      ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                      ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                     ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                      ; PIN_AA25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                     ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[0]                                                                                        ; PIN_AB30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[1]                                                                                        ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[2]                                                                                        ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[3]                                                                                        ; PIN_AC30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[4]                                                                                        ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[5]                                                                                        ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[6]                                                                                        ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[7]                                                                                        ; PIN_AD30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[8]                                                                                        ; PIN_AC29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW[9]                                                                                        ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                     ; PIN_AC18      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                   ; PIN_AG27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                   ; PIN_AF28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                   ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                   ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                   ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                   ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                   ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                   ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_HS                                                                                        ; PIN_AH28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                   ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; TD_VS                                                                                        ; PIN_AG28      ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; ADC_CONVST                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; ADC_DIN                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; ADC_DOUT                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; ADC_SCLK                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_ADCDAT                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_ADCLRCK                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_BCLK                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_DACDAT                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_DACLRCK                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; AUD_XCK                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; CLOCK2_50                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; CLOCK3_50                                                                                    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; CLOCK4_50                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[0]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[10]                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[11]                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[12]                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[1]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[2]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[3]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[4]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[5]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[6]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[7]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[8]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_ADDR[9]                                                                                 ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_BA[0]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_BA[1]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_CAS_N                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_CKE                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_CLK                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_CS_N                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[0]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[10]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[11]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[12]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[13]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[14]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[15]                                                                                  ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[1]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[2]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[3]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[4]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[5]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[6]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[7]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[8]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_DQ[9]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_LDQM                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_RAS_N                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_UDQM                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; DRAM_WE_N                                                                                    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; FPGA_I2C_SCLK                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; FPGA_I2C_SDAT                                                                                ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX0[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX1[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX2[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX3[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX4[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; HEX5[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; KEY[0]                                                                                       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; KEY[1]                                                                                       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; KEY[2]                                                                                       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; KEY[3]                                                                                       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[7]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[8]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; LEDR[9]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; PS2_CLK                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; PS2_CLK2                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; PS2_DAT                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; PS2_DAT2                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[0]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[1]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[2]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[3]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[4]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[5]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[6]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[7]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[8]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; SW[9]                                                                                        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_CLK27                                                                                     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[0]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[1]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[2]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[3]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[4]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[5]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[6]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_DATA[7]                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_HS                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_RESET_N                                                                                   ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; NeuralNetwork                               ;              ; TD_VS                                                                                        ; 3.3-V LVTTL   ; QSF Assignment             ;
; PLL Compensation Mode       ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; NeuralNetwork                               ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 49293 ) ; 0.00 % ( 0 / 49293 )       ; 0.00 % ( 0 / 49293 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 49293 ) ; 0.00 % ( 0 / 49293 )       ; 0.00 % ( 0 / 49293 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                            ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                      ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                               ;
; hps_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 48487 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hps_hps_0_hps_io_border:border ; 0.00 % ( 0 / 794 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28,517 / 41,910       ; 68 %  ;
; ALMs needed [=A-B+C]                                        ; 28,517                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 28,715 / 41,910       ; 69 %  ;
;         [a] ALMs used for LUT logic and registers           ; 918                   ;       ;
;         [b] ALMs used for LUT logic                         ; 27,655                ;       ;
;         [c] ALMs used for registers                         ; 142                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 223 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 25 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 25                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,388 / 4,191         ; 81 %  ;
;     -- Logic LABs                                           ; 3,388                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 46,151                ;       ;
;     -- 7 input functions                                    ; 38                    ;       ;
;     -- 6 input functions                                    ; 11,043                ;       ;
;     -- 5 input functions                                    ; 518                   ;       ;
;     -- 4 input functions                                    ; 814                   ;       ;
;     -- <=3 input functions                                  ; 33,738                ;       ;
; Combinational ALUT usage for route-throughs                 ; 84                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,294                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,118 / 83,820        ; 3 %   ;
;         -- Secondary logic registers                        ; 176 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,118                 ;       ;
;         -- Routing optimization registers                   ; 176                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 166 / 499             ; 33 %  ;
;     -- Clock pins                                           ; 3 / 11                ; 27 %  ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 553               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 5,662,720         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 8 / 112               ; 7 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 17.6% / 17.8% / 17.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.5% / 29.1% / 28.4% ;       ;
; Maximum fan-out                                             ; 2295                  ;       ;
; Highest non-global fan-out                                  ; 2030                  ;       ;
; Total fan-out                                               ; 182058                ;       ;
; Average fan-out                                             ; 3.67                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+-------------------------------------------------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hps_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 28517 / 41910 ( 68 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 28517                  ; 0                              ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 28715 / 41910 ( 69 % ) ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 918                    ; 0                              ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 27655                  ; 0                              ; 0                              ;
;         [c] ALMs used for registers                         ; 142                    ; 0                              ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 223 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 25 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 25                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ; Low                            ;
;                                                             ;                        ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 3388 / 4191 ( 81 % )   ; 0 / 4191 ( 0 % )               ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 3388                   ; 0                              ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 46151                  ; 0                              ; 0                              ;
;     -- 7 input functions                                    ; 38                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 11043                  ; 0                              ; 0                              ;
;     -- 5 input functions                                    ; 518                    ; 0                              ; 0                              ;
;     -- 4 input functions                                    ; 814                    ; 0                              ; 0                              ;
;     -- <=3 input functions                                  ; 33738                  ; 0                              ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 84                     ; 0                              ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ; 0                              ;
;     -- By type:                                             ;                        ;                                ;                                ;
;         -- Primary logic registers                          ; 2118 / 83820 ( 3 % )   ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 176 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;                                ;
;         -- Design implementation registers                  ; 2118                   ; 0                              ; 0                              ;
;         -- Routing optimization registers                   ; 176                    ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
;                                                             ;                        ;                                ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ; 0                              ;
; I/O pins                                                    ; 104                    ; 61                             ; 1                              ;
; I/O registers                                               ; 50                     ; 176                            ; 0                              ;
; Total block memory bits                                     ; 0                      ; 0                              ; 0                              ;
; Total block memory implementation bits                      ; 0                      ; 0                              ; 0                              ;
; DSP block                                                   ; 8 / 112 ( 7 % )        ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 0 / 116 ( 0 % )                ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )            ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 66 / 400 ( 16 % )              ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 40 / 425 ( 9 % )               ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                 ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )             ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )              ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )              ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                ;                                ;
; Connections                                                 ;                        ;                                ;                                ;
;     -- Input Connections                                    ; 3343                   ; 66                             ; 54                             ;
;     -- Registered Input Connections                         ; 2302                   ; 0                              ; 0                              ;
;     -- Output Connections                                   ; 82                     ; 90                             ; 3291                           ;
;     -- Registered Output Connections                        ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Internal Connections                                        ;                        ;                                ;                                ;
;     -- Total Connections                                    ; 180765                 ; 5156                           ; 3349                           ;
;     -- Registered Connections                               ; 22601                  ; 100                            ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; External Connections                                        ;                        ;                                ;                                ;
;     -- Top                                                  ; 34                     ; 46                             ; 3345                           ;
;     -- hps_hps_0_hps_io_border:border                       ; 46                     ; 110                            ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 3345                   ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Partition Interface                                         ;                        ;                                ;                                ;
;     -- Input Ports                                          ; 15                     ; 11                             ; 55                             ;
;     -- Output Ports                                         ; 79                     ; 41                             ; 94                             ;
;     -- Bidir Ports                                          ; 72                     ; 55                             ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Registered Ports                                            ;                        ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                                ;                                ;
; Port Connectivity                                           ;                        ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                              ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 2295                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_LCM_SPIM_MISO   ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_SPIM_MISO       ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD            ; W20   ; 5A       ; 89           ; 6            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_LCM_SPIM_CLK    ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_LCM_SPIM_MOSI   ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_LCM_SPIM_SS     ; AG20  ; 4A       ; 62           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SPIM_SS         ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD            ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N         ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]            ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]            ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]            ; AH20  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]            ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]            ; AH19  ; 4A       ; 58           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]            ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]            ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]            ; AK16  ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK             ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]            ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]            ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]            ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]            ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]            ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]            ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]            ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]            ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS              ; AK19  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]            ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]            ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]            ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]            ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]            ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]            ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]            ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]            ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N          ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS              ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_CONV_USB_N    ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_FLASH_DATA[1] ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_FLASH_DATA[2] ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_FLASH_DATA[3] ; C12   ; 8A       ; 36           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_GSENSOR_INT   ; E6    ; 8A       ; 4            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C1_SCLK     ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C1_SDAT     ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C2_SCLK     ; F9    ; 8A       ; 2            ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C2_SDAT     ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_I2C_CONTROL   ; AB23  ; 5A       ; 89           ; 9            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_KEY           ; B13   ; 8A       ; 40           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LCM_BK        ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LCM_D_C       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LCM_RST_N     ; C3    ; 8A       ; 14           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LED           ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_LTC_GPIO      ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                     ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 5 / 48 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 37 / 80 ( 46 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 32 ( 25 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 8 / 80 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HPS_LCM_SPIM_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; HPS_LCM_SPIM_MISO               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; HPS_LCM_SPIM_SS                 ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; HPS_SPIM_SS                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; HPS_LCM_D_C                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; HPS_LCM_RST_N                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; HPS_LCM_SPIM_MOSI               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; HPS_LCM_BK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 11         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ; 27         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; IRDA_TXD                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; VGA_BLANK_N         ; Missing drive strength and slew rate ;
; VGA_B[0]            ; Missing drive strength and slew rate ;
; VGA_B[1]            ; Missing drive strength and slew rate ;
; VGA_B[2]            ; Missing drive strength and slew rate ;
; VGA_B[3]            ; Missing drive strength and slew rate ;
; VGA_B[4]            ; Missing drive strength and slew rate ;
; VGA_B[5]            ; Missing drive strength and slew rate ;
; VGA_B[6]            ; Missing drive strength and slew rate ;
; VGA_B[7]            ; Missing drive strength and slew rate ;
; VGA_CLK             ; Missing drive strength and slew rate ;
; VGA_G[0]            ; Missing drive strength and slew rate ;
; VGA_G[1]            ; Missing drive strength and slew rate ;
; VGA_G[2]            ; Missing drive strength and slew rate ;
; VGA_G[3]            ; Missing drive strength and slew rate ;
; VGA_G[4]            ; Missing drive strength and slew rate ;
; VGA_G[5]            ; Missing drive strength and slew rate ;
; VGA_G[6]            ; Missing drive strength and slew rate ;
; VGA_G[7]            ; Missing drive strength and slew rate ;
; VGA_HS              ; Missing drive strength and slew rate ;
; VGA_R[0]            ; Missing drive strength and slew rate ;
; VGA_R[1]            ; Missing drive strength and slew rate ;
; VGA_R[2]            ; Missing drive strength and slew rate ;
; VGA_R[3]            ; Missing drive strength and slew rate ;
; VGA_R[4]            ; Missing drive strength and slew rate ;
; VGA_R[5]            ; Missing drive strength and slew rate ;
; VGA_R[6]            ; Missing drive strength and slew rate ;
; VGA_R[7]            ; Missing drive strength and slew rate ;
; VGA_SYNC_N          ; Missing drive strength and slew rate ;
; VGA_VS              ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_LCM_SPIM_CLK    ; Missing drive strength and slew rate ;
; HPS_LCM_SPIM_MOSI   ; Missing drive strength and slew rate ;
; HPS_LCM_SPIM_SS     ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; IRDA_TXD            ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LCM_BK          ; Missing drive strength and slew rate ;
; HPS_LCM_D_C         ; Missing drive strength and slew rate ;
; HPS_LCM_RST_N       ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_FLASH_DCLK      ; Missing location assignment          ;
; HPS_FLASH_NCSO      ; Missing location assignment          ;
; HPS_LCM_SPIM_CLK    ; Missing location assignment          ;
; HPS_LCM_SPIM_MISO   ; Missing location assignment          ;
; HPS_LCM_SPIM_MOSI   ; Missing location assignment          ;
; HPS_LCM_SPIM_SS     ; Missing location assignment          ;
; HPS_SPIM_CLK        ; Missing location assignment          ;
; HPS_SPIM_MISO       ; Missing location assignment          ;
; HPS_SPIM_MOSI       ; Missing location assignment          ;
; HPS_SPIM_SS         ; Missing location assignment          ;
; HPS_CONV_USB_N      ; Missing location assignment          ;
; HPS_FLASH_DATA[0]   ; Missing location assignment          ;
; HPS_FLASH_DATA[1]   ; Missing location assignment          ;
; HPS_FLASH_DATA[2]   ; Missing location assignment          ;
; HPS_FLASH_DATA[3]   ; Missing location assignment          ;
; HPS_GSENSOR_INT     ; Missing location assignment          ;
; HPS_I2C1_SCLK       ; Missing location assignment          ;
; HPS_I2C1_SDAT       ; Missing location assignment          ;
; HPS_I2C2_SCLK       ; Missing location assignment          ;
; HPS_I2C2_SDAT       ; Missing location assignment          ;
; HPS_I2C_CONTROL     ; Missing location assignment          ;
; HPS_KEY             ; Missing location assignment          ;
; HPS_LCM_BK          ; Missing location assignment          ;
; HPS_LCM_D_C         ; Missing location assignment          ;
; HPS_LCM_RST_N       ; Missing location assignment          ;
; HPS_LED             ; Missing location assignment          ;
; HPS_LTC_GPIO        ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                   ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |NeuralNetwork                                                                                ; 28516.5 (650.3)      ; 28713.5 (650.5)                  ; 222.0 (0.3)                                       ; 25.0 (0.2)                       ; 0.0 (0.0)            ; 46151 (1301)        ; 2294 (0)                  ; 226 (226)     ; 0                 ; 0     ; 8          ; 166  ; 0            ; |NeuralNetwork                                                                                                                                                                                                                                                                                                                        ; NeuralNetwork                                     ; work         ;
;    |hps:u0|                                                                                   ; 1654.0 (0.0)         ; 1772.7 (0.0)                     ; 120.2 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 2777 (0)            ; 2091 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0                                                                                                                                                                                                                                                                                                                 ; hps                                               ; hps          ;
;       |altera_reset_controller:rst_controller|                                                ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; hps          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; hps          ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; hps          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; hps          ;
;       |hps_Prop:prop|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_Prop:prop                                                                                                                                                                                                                                                                                                   ; hps_Prop                                          ; hps          ;
;       |hps_Prop:wr_cons|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_Prop:wr_cons                                                                                                                                                                                                                                                                                                ; hps_Prop                                          ; hps          ;
;       |hps_Prop:wr_storage|                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_Prop:wr_storage                                                                                                                                                                                                                                                                                             ; hps_Prop                                          ; hps          ;
;       |hps_addr_Cons:addr_cons|                                                               ; 2.3 (2.3)            ; 6.3 (6.3)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_addr_Cons:addr_cons                                                                                                                                                                                                                                                                                         ; hps_addr_Cons                                     ; hps          ;
;       |hps_addr_Cons:addr_storage|                                                            ; 2.3 (2.3)            ; 6.3 (6.3)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_addr_Cons:addr_storage                                                                                                                                                                                                                                                                                      ; hps_addr_Cons                                     ; hps          ;
;       |hps_addr_Cons:n_layers|                                                                ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_addr_Cons:n_layers                                                                                                                                                                                                                                                                                          ; hps_addr_Cons                                     ; hps          ;
;       |hps_hps_0:hps_0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0                                                                                                                                                                                                                                                                                                 ; hps_hps_0                                         ; hps          ;
;          |hps_hps_0_fpga_interfaces:fpga_interfaces|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                       ; hps_hps_0_fpga_interfaces                         ; hps          ;
;          |hps_hps_0_hps_io:hps_io|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                         ; hps_hps_0_hps_io                                  ; hps          ;
;             |hps_hps_0_hps_io_border:border|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; hps_hps_0_hps_io_border                           ; hps          ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; hps          ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; hps          ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; hps          ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; hps          ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; hps          ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; hps          ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; hps          ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; hps          ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; hps          ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; hps          ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; hps          ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; hps          ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; hps          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps          ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; hps          ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; hps          ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; hps          ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; hps          ;
;       |hps_in_Cons:in_cons|                                                                   ; 10.3 (10.3)          ; 17.8 (17.8)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_in_Cons:in_cons                                                                                                                                                                                                                                                                                             ; hps_in_Cons                                       ; hps          ;
;       |hps_in_Cons:in_storage|                                                                ; 13.2 (13.2)          ; 17.3 (17.3)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_in_Cons:in_storage                                                                                                                                                                                                                                                                                          ; hps_in_Cons                                       ; hps          ;
;       |hps_mm_interconnect_0:mm_interconnect_0|                                               ; 1587.0 (0.0)         ; 1682.8 (0.0)                     ; 97.3 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 2636 (0)            ; 1951 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                         ; hps_mm_interconnect_0                             ; hps          ;
;          |altera_avalon_sc_fifo:addr_cons_s1_agent_rdata_fifo|                                ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|                                  ; 20.3 (20.3)          ; 22.0 (22.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:addr_storage_s1_agent_rdata_fifo|                             ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rdata_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|                               ; 20.3 (20.3)          ; 20.7 (20.7)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|                                  ; 20.5 (20.5)          ; 20.5 (20.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|                                    ; 19.9 (19.9)          ; 21.2 (21.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:in_storage_s1_agent_rdata_fifo|                               ; 21.3 (21.3)          ; 21.6 (21.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|                                 ; 20.3 (20.3)          ; 21.6 (21.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|                                 ; 8.0 (8.0)            ; 8.2 (8.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|                                   ; 20.3 (20.3)          ; 23.5 (23.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:out_cons_s1_agent_rdata_fifo|                                 ; 21.2 (21.2)          ; 21.3 (21.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|                                   ; 15.8 (15.8)          ; 18.2 (18.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:out_storage_s1_agent_rdata_fifo|                              ; 21.0 (21.0)          ; 21.2 (21.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|                                ; 19.8 (19.8)          ; 21.2 (21.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo|                                     ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|                                       ; 21.5 (21.5)          ; 21.8 (21.8)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:sel_storage_s1_agent_rdata_fifo|                              ; 5.3 (5.3)            ; 5.4 (5.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rdata_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|                                ; 21.7 (21.7)          ; 23.5 (23.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:wr_cons_s1_agent_rdata_fifo|                                  ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|                                    ; 19.0 (19.0)          ; 23.8 (23.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:wr_storage_s1_agent_rdata_fifo|                               ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|                                 ; 19.8 (19.8)          ; 21.6 (21.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; hps          ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 48.2 (25.7)          ; 48.8 (25.7)                      ; 0.6 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (45)             ; 18 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                               ; altera_merlin_axi_master_ni                       ; hps          ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 22.5 (22.5)          ; 23.0 (23.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                         ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|                             ; 54.1 (0.0)           ; 56.4 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 54.1 (53.8)          ; 56.4 (56.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                  ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                            ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|                          ; 53.6 (0.0)           ; 54.9 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 53.6 (53.3)          ; 54.9 (54.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:in_cons_s1_burst_adapter|                               ; 56.8 (0.0)           ; 58.7 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 56.8 (56.6)          ; 58.7 (58.5)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:in_storage_s1_burst_adapter|                            ; 55.8 (0.0)           ; 59.9 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 55.8 (55.6)          ; 59.9 (59.7)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 88 (88)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:n_layers_s1_burst_adapter|                              ; 55.1 (0.0)           ; 56.1 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 55.1 (54.8)          ; 56.1 (55.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (72)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:out_cons_s1_burst_adapter|                              ; 39.0 (0.0)           ; 40.3 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 39.0 (38.5)          ; 40.3 (39.3)                      ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (53)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:out_storage_s1_burst_adapter|                           ; 49.9 (0.0)           ; 53.3 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 49.9 (49.7)          ; 53.3 (53.0)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:prop_s1_burst_adapter|                                  ; 53.2 (0.0)           ; 54.3 (0.0)                       ; 1.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 53.2 (52.9)          ; 54.3 (54.0)                      ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 72 (71)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|                           ; 53.5 (0.0)           ; 54.6 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 53.5 (53.3)          ; 54.6 (54.3)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                          ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|                               ; 52.2 (0.0)           ; 54.8 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 52.2 (52.0)          ; 54.8 (54.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (70)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|                            ; 52.2 (0.0)           ; 53.1 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; hps          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 52.2 (52.0)          ; 53.1 (53.1)                      ; 0.9 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (69)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; hps          ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; hps          ;
;          |altera_merlin_slave_agent:addr_cons_s1_agent|                                       ; 17.5 (7.3)           ; 17.7 (7.5)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (12)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_cons_s1_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                              ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:addr_storage_s1_agent|                                    ; 16.3 (6.3)           ; 17.4 (6.4)                       ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:in_cons_s1_agent|                                         ; 16.3 (6.3)           ; 17.8 (7.0)                       ; 1.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.8 (10.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:in_storage_s1_agent|                                      ; 16.3 (5.9)           ; 17.8 (7.6)                       ; 1.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_storage_s1_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:n_layers_s1_agent|                                        ; 16.0 (6.3)           ; 17.4 (6.4)                       ; 1.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (12)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:n_layers_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.7 (9.7)            ; 11.0 (11.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:n_layers_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:out_cons_s1_agent|                                        ; 11.7 (1.3)           ; 13.0 (1.3)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.7 (11.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:out_storage_s1_agent|                                     ; 16.5 (6.2)           ; 18.7 (7.0)                       ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.7 (11.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:prop_s1_agent|                                            ; 17.2 (7.0)           ; 17.4 (7.1)                       ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (12)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prop_s1_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:prop_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:sel_storage_s1_agent|                                     ; 16.8 (6.6)           ; 17.9 (7.1)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sel_storage_s1_agent                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.8 (10.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sel_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:wr_cons_s1_agent|                                         ; 15.0 (5.5)           ; 17.3 (6.8)                       ; 2.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.5 (9.5)            ; 10.5 (10.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_agent:wr_storage_s1_agent|                                      ; 16.6 (5.9)           ; 17.3 (5.9)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; hps          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; hps          ;
;          |altera_merlin_slave_translator:addr_cons_s1_translator|                             ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:addr_cons_s1_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:addr_storage_s1_translator|                          ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:addr_storage_s1_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:in_cons_s1_translator|                               ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_cons_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:in_storage_s1_translator|                            ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:in_storage_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:n_layers_s1_translator|                              ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:n_layers_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:out_cons_s1_translator|                              ; -1.8 (-1.8)          ; 9.8 (9.8)                        ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:out_storage_s1_translator|                           ; 5.6 (5.6)            ; 11.5 (11.5)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_storage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:prop_s1_translator|                                  ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prop_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:sel_storage_s1_translator|                           ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sel_storage_s1_translator                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:wr_cons_s1_translator|                               ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_cons_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_slave_translator:wr_storage_s1_translator|                            ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_storage_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; hps          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 11.0 (11.0)          ; 11.3 (11.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; hps          ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 13.2 (13.2)          ; 13.3 (13.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                     ; hps          ;
;          |hps_mm_interconnect_0_cmd_demux:cmd_demux|                                          ; 21.4 (21.4)          ; 22.5 (22.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_demux                   ; hps          ;
;          |hps_mm_interconnect_0_cmd_demux:cmd_demux_001|                                      ; 16.0 (16.0)          ; 17.3 (17.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                           ; hps_mm_interconnect_0_cmd_demux                   ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux|                                              ; 16.7 (13.6)          ; 17.4 (14.5)                      ; 0.7 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (42)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                   ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_001|                                          ; 22.1 (18.8)          ; 23.7 (20.3)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (58)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_002|                                          ; 16.6 (13.3)          ; 16.7 (13.4)                      ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (38)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_003|                                          ; 18.4 (15.2)          ; 18.5 (15.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (44)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_004|                                          ; 16.5 (13.2)          ; 18.6 (15.4)                      ; 2.1 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_005|                                          ; 21.5 (18.2)          ; 24.6 (21.3)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (58)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_006|                                          ; 15.8 (12.5)          ; 18.2 (14.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_007|                                          ; 18.9 (14.9)          ; 19.1 (15.4)                      ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (44)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_008|                                          ; 15.3 (12.4)          ; 16.3 (13.5)                      ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 40 (35)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_009|                                          ; 6.4 (6.4)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;          |hps_mm_interconnect_0_cmd_mux:cmd_mux_010|                                          ; 16.0 (12.6)          ; 17.1 (13.9)                      ; 1.2 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (34)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                               ; hps_mm_interconnect_0_cmd_mux                     ; hps          ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; hps          ;
;          |hps_mm_interconnect_0_router:router|                                                ; 10.0 (10.0)          ; 10.3 (10.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_router:router                                                                                                                                                                                                                                     ; hps_mm_interconnect_0_router                      ; hps          ;
;          |hps_mm_interconnect_0_router:router_001|                                            ; 4.5 (4.5)            ; 5.1 (5.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                 ; hps_mm_interconnect_0_router                      ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux|                                          ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                               ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_001|                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_002|                                      ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_003|                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_004|                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_005|                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_006|                                      ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_007|                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_008|                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_demux:rsp_demux_010|                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                           ; hps_mm_interconnect_0_rsp_demux                   ; hps          ;
;          |hps_mm_interconnect_0_rsp_mux:rsp_mux|                                              ; 33.3 (33.3)          ; 33.0 (33.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                   ; hps_mm_interconnect_0_rsp_mux                     ; hps          ;
;          |hps_mm_interconnect_0_rsp_mux:rsp_mux_001|                                          ; 85.5 (85.5)          ; 89.6 (89.6)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 224 (224)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                               ; hps_mm_interconnect_0_rsp_mux                     ; hps          ;
;       |hps_out_Cons:out_cons|                                                                 ; 14.5 (14.5)          ; 15.0 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_out_Cons:out_cons                                                                                                                                                                                                                                                                                           ; hps_out_Cons                                      ; hps          ;
;       |hps_out_Cons:out_storage|                                                              ; 13.7 (13.7)          ; 14.4 (14.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_out_Cons:out_storage                                                                                                                                                                                                                                                                                        ; hps_out_Cons                                      ; hps          ;
;       |hps_sel_Storage:sel_storage|                                                           ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|hps:u0|hps_sel_Storage:sel_storage                                                                                                                                                                                                                                                                                     ; hps_sel_Storage                                   ; hps          ;
;    |layerConnections:connections|                                                             ; 26212.2 (101.0)      ; 26290.3 (102.1)                  ; 101.5 (5.7)                                       ; 23.3 (4.6)                       ; 0.0 (0.0)            ; 42073 (96)          ; 203 (203)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections                                                                                                                                                                                                                                                                                           ; layerConnections                                  ; work         ;
;       |RAM:cons|                                                                              ; 5146.4 (5146.4)      ; 5158.3 (5158.3)                  ; 15.7 (15.7)                                       ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 8256 (8256)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|RAM:cons                                                                                                                                                                                                                                                                                  ; RAM                                               ; work         ;
;       |pLayer:reusableLayer|                                                                  ; 271.3 (0.0)          ; 270.7 (0.0)                      ; 0.1 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 540 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer                                                                                                                                                                                                                                                                      ; pLayer                                            ; work         ;
;          |perceptron:p1|                                                                      ; 13.0 (13.0)          ; 14.3 (14.3)                      ; 1.8 (1.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p1                                                                                                                                                                                                                                                        ; perceptron                                        ; work         ;
;             |adder_16bit:add1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p1|adder_16bit:add1                                                                                                                                                                                                                                       ; adder_16bit                                       ; work         ;
;             |multiplier_8bit:mult3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult3                                                                                                                                                                                                                                  ; multiplier_8bit                                   ; work         ;
;          |perceptron:p2|                                                                      ; 12.5 (12.5)          ; 17.0 (17.0)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p2                                                                                                                                                                                                                                                        ; perceptron                                        ; work         ;
;             |adder_16bit:add1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p2|adder_16bit:add1                                                                                                                                                                                                                                       ; adder_16bit                                       ; work         ;
;             |multiplier_8bit:mult3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult3                                                                                                                                                                                                                                  ; multiplier_8bit                                   ; work         ;
;          |perceptron:p4|                                                                      ; 12.5 (12.5)          ; 13.5 (13.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p4                                                                                                                                                                                                                                                        ; perceptron                                        ; work         ;
;             |adder_16bit:add1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p4|adder_16bit:add1                                                                                                                                                                                                                                       ; adder_16bit                                       ; work         ;
;             |multiplier_8bit:mult3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult3                                                                                                                                                                                                                                  ; multiplier_8bit                                   ; work         ;
;          |perceptron:p5|                                                                      ; 10.7 (10.7)          ; 13.5 (13.5)                      ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p5                                                                                                                                                                                                                                                        ; perceptron                                        ; work         ;
;             |adder_16bit:add1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p5|adder_16bit:add1                                                                                                                                                                                                                                       ; adder_16bit                                       ; work         ;
;             |multiplier_8bit:mult3|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult3                                                                                                                                                                                                                                  ; multiplier_8bit                                   ; work         ;
;          |reg_file:layer_reg|                                                                 ; 212.5 (212.5)        ; 212.5 (212.5)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 463 (463)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg                                                                                                                                                                                                                                                   ; reg_file                                          ; work         ;
;       |storage_datapath:stor|                                                                 ; 20693.4 (88.1)       ; 20759.1 (94.7)                   ; 80.0 (6.9)                                        ; 14.3 (0.4)                       ; 0.0 (0.0)            ; 33181 (189)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|storage_datapath:stor                                                                                                                                                                                                                                                                     ; storage_datapath                                  ; work         ;
;          |RAM:activationRam|                                                                  ; 5146.0 (5146.0)      ; 5160.8 (5160.8)                  ; 17.7 (17.7)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 8248 (8248)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|storage_datapath:stor|RAM:activationRam                                                                                                                                                                                                                                                   ; RAM                                               ; work         ;
;          |RAM:inputRam|                                                                       ; 5159.3 (5159.3)      ; 5170.0 (5170.0)                  ; 16.0 (16.0)                                       ; 5.3 (5.3)                        ; 0.0 (0.0)            ; 8248 (8248)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|storage_datapath:stor|RAM:inputRam                                                                                                                                                                                                                                                        ; RAM                                               ; work         ;
;          |RAM:outputRam|                                                                      ; 5151.3 (5151.3)      ; 5166.5 (5166.5)                  ; 17.5 (17.5)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 8248 (8248)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|storage_datapath:stor|RAM:outputRam                                                                                                                                                                                                                                                       ; RAM                                               ; work         ;
;          |RAM:weightRam|                                                                      ; 5148.7 (5148.7)      ; 5167.1 (5167.1)                  ; 21.9 (21.9)                                       ; 3.5 (3.5)                        ; 0.0 (0.0)            ; 8248 (8248)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NeuralNetwork|layerConnections:connections|storage_datapath:stor|RAM:weightRam                                                                                                                                                                                                                                                       ; RAM                                               ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                     ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; VGA_BLANK_N         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS              ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_SPIM_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_SPIM_MISO   ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_LCM_SPIM_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_SPIM_SS     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_BK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_D_C         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LCM_RST_N       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; HPS_LCM_SPIM_MISO                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LCM_BK                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_LCM_D_C                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LCM_RST_N                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                        ; PIN_AF14                                     ; 2295    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; hps:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X37_Y46_N38                               ; 55      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X42_Y45_N53                               ; 2030    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_Prop:prop|data_out                                                                                                                                                                                                                                                                                                                   ; FF_X30_Y50_N26                               ; 165     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_addr_Cons:addr_cons|always0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y48_N54                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_addr_Cons:addr_storage|always0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y45_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_addr_Cons:n_layers|always0~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y49_N6                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                              ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                   ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_in_Cons:in_cons|always0~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y45_N18                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_in_Cons:in_storage|always0~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y52_N12                         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X23_Y48_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X23_Y48_N48                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                         ; LABCELL_X23_Y48_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X43_Y47_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X43_Y47_N30                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                      ; LABCELL_X45_Y49_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X43_Y46_N0                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X43_Y46_N9                           ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_cons_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                           ; LABCELL_X43_Y44_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X46_Y51_N42                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X46_Y51_N48                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:in_storage_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                        ; LABCELL_X46_Y51_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y48_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X40_Y48_N54                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                          ; MLABCELL_X39_Y53_N9                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X50_Y18_N33                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X46_Y43_N45                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; MLABCELL_X39_Y45_N42                         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X36_Y45_N9                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_storage_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                       ; MLABCELL_X39_Y44_N3                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X30_Y52_N3                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                              ; LABCELL_X30_Y52_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                  ; LABCELL_X29_Y48_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X29_Y48_N15                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sel_storage_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                       ; LABCELL_X29_Y48_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LABCELL_X31_Y49_N9                           ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_cons_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                           ; LABCELL_X35_Y52_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; MLABCELL_X39_Y52_N0                          ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|read~1                                                                                                                                                                                                                                        ; MLABCELL_X39_Y52_N21                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LABCELL_X31_Y49_N54                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X30_Y49_N24                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; MLABCELL_X28_Y50_N24                         ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; LABCELL_X43_Y49_N6                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X43_Y53_N24                          ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X45_Y52_N6                           ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; LABCELL_X45_Y53_N24                          ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; LABCELL_X43_Y48_N51                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                         ; MLABCELL_X34_Y52_N3                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; LABCELL_X40_Y48_N42                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                       ; LABCELL_X50_Y42_N21                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; LABCELL_X45_Y46_N57                          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                      ; LABCELL_X33_Y47_N36                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X40_Y46_N15                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X31_Y48_N36                          ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X27_Y50_N24                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                      ; MLABCELL_X39_Y47_N12                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                       ; LABCELL_X31_Y46_N42                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X29_Y50_N15                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; LABCELL_X30_Y51_N48                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; LABCELL_X27_Y51_N36                          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; LABCELL_X42_Y53_N27                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                              ; LABCELL_X46_Y43_N51                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                     ; LABCELL_X46_Y47_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                  ; LABCELL_X46_Y47_N39                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                        ; LABCELL_X36_Y46_N0                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                     ; LABCELL_X36_Y46_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                  ; LABCELL_X24_Y50_N54                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; MLABCELL_X39_Y48_N54                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                         ; MLABCELL_X39_Y48_N6                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; MLABCELL_X39_Y47_N42                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                         ; MLABCELL_X39_Y47_N18                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; MLABCELL_X28_Y50_N36                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                         ; MLABCELL_X28_Y50_N12                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X27_Y51_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X27_Y51_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X48_Y50_N36                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X48_Y50_N18                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X29_Y50_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X29_Y50_N18                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X31_Y49_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X31_Y49_N30                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X31_Y48_N42                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X31_Y48_N30                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                     ; LABCELL_X27_Y45_N0                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_010|update_grant~0                                                                                                                                                                                                                                         ; LABCELL_X27_Y45_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                         ; MLABCELL_X34_Y52_N30                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                             ; MLABCELL_X34_Y52_N18                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; hps:u0|hps_sel_Storage:sel_storage|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y47_N15                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|alternAddr[1]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y17_N15                          ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|con_address[3]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y35_N33                          ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|con_wr                                                                                                                                                                                                                                                                                                             ; FF_X57_Y25_N44                               ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|layerCounter[5]~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y43_N54                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|outAddr[1]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X27_Y35_N3                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~0                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y19_N0                           ; 16      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~1                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N33                          ; 16      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~10                                                                                                                                                                                                                                                                ; LABCELL_X45_Y18_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~11                                                                                                                                                                                                                                                                ; LABCELL_X45_Y18_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~2                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y19_N30                          ; 16      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~3                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N15                          ; 16      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~4                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~5                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~6                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~7                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y14_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~8                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|Decoder0~9                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y18_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|stor_inV[7]~6                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y19_N54                         ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|stor_ramSel[0]~3                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y35_N12                          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|stor_ramSel~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y35_N39                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|storage_datapath:stor|Equal0~0                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y32_N42                          ; 35      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|storage_datapath:stor|Equal1~0                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y35_N54                          ; 35      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|storage_datapath:stor|Equal2~0                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y24_N51                          ; 35      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; layerConnections:connections|storage_datapath:stor|out_DIN[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y20_N6                           ; 33      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y36_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y37_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~10                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y35_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~100                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y40_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1000                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y60_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1001                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y59_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1002                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y60_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1003                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y60_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1004                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y60_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1005                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y59_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1006                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y60_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1007                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y61_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1008                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y66_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1009                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y66_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~101                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y37_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1010                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y66_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1011                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y66_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1012                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y63_N3                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1013                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y63_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1014                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y65_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1015                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y63_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1016                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y64_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1017                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y64_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1018                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y64_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1019                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y64_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~102                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y36_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1020                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y58_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1021                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1022                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y62_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1023                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y62_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1024                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y29_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1025                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y33_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1026                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y30_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1027                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y32_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1028                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y30_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1029                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y31_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~103                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y41_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1030                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y30_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1031                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y30_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1032                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y30_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1033                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y31_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1034                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y30_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1035                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y30_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1036                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y28_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1037                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y30_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1038                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y28_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1039                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y32_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~104                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y42_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1040                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y29_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1041                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y30_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1042                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y29_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1043                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y28_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1044                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y34_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1045                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y34_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1046                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y32_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1047                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y34_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1048                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y30_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1049                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y30_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~105                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y41_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1050                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y30_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1051                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y30_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1052                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y30_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1053                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y32_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1054                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y33_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1055                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y34_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1056                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y30_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1057                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y33_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1058                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y32_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1059                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y33_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~106                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y36_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1060                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y30_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1061                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y34_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1062                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y32_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1063                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y33_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1064                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y30_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1065                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y31_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1066                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y30_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1067                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y31_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1068                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y30_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1069                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y35_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~107                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y43_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1070                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y30_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1071                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y32_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1072                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y29_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1073                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y32_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1074                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y29_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1075                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y31_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1076                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y33_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1077                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y34_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1078                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y31_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1079                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y35_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~108                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y40_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1080                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y29_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1081                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y31_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1082                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y29_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1083                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y30_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1084                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y33_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1085                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y34_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1086                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y31_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1087                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y35_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1088                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y22_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1089                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y23_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~109                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y38_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1090                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y23_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1091                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y23_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1092                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y25_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1093                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y23_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1094                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y24_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1095                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X80_Y25_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1096                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y22_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1097                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y22_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1098                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y22_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1099                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y20_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~11                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y34_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~110                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y36_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1100                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1101                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y19_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1102                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y21_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1103                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y21_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1104                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y25_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1105                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y23_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1106                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y24_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1107                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y25_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1108                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y19_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1109                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y19_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~111                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y36_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1110                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y21_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1111                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y25_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1112                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y20_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1113                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y20_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1114                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y20_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1115                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y20_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1116                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y21_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1117                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y21_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1118                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y21_N3                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1119                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y21_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~112                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y38_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1120                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y27_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1121                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y26_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1122                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y24_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1123                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y25_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1124                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y25_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1125                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y24_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1126                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y24_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1127                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X79_Y24_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1128                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y25_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1129                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y24_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~113                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y36_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1130                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y24_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1131                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y24_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1132                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y29_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1133                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y26_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1134                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y26_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1135                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y24_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1136                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X72_Y23_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1137                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y24_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1138                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y23_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1139                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y24_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~114                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y37_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1140                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y24_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1141                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y24_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1142                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y23_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1143                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X78_Y24_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1144                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y20_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1145                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y23_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1146                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y23_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1147                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y20_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1148                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y25_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1149                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y24_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~115                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y38_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1150                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X68_Y23_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1151                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y23_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1152                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y32_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1153                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y33_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1154                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y32_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1155                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y30_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1156                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y32_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1157                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y33_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1158                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y32_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1159                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y35_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~116                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y40_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1160                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y32_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1161                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y33_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1162                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y34_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1163                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y31_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1164                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y33_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1165                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y33_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1166                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y31_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1167                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y33_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1168                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y32_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1169                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y32_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~117                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y36_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1170                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y32_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1171                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y30_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1172                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y32_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1173                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y33_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1174                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y32_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1175                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y35_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1176                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y32_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1177                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y35_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1178                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y34_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1179                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y35_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~118                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y36_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1180                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y32_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1181                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y35_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1182                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y32_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1183                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y36_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1184                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y30_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1185                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y32_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1186                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y32_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1187                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y30_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1188                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y32_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1189                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y31_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~119                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y41_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1190                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y32_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1191                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y29_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1192                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y30_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1193                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y31_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1194                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y30_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1195                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y29_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1196                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y29_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1197                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y31_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1198                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y30_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1199                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y29_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~12                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y34_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~120                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y40_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1200                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y30_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1201                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y30_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1202                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y30_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1203                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y30_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1204                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y32_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1205                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y32_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1206                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y31_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1207                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y32_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1208                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y29_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1209                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y31_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~121                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y41_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1210                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y31_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1211                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X60_Y30_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1212                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y30_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1213                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y30_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1214                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X63_Y27_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1215                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y26_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1216                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y23_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1217                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y25_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1218                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y23_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1219                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y25_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~122                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y38_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1220                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y25_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1221                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y25_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1222                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y23_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1223                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y23_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1224                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y25_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1225                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y25_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1226                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y25_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1227                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y26_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1228                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y23_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1229                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y25_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~123                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y41_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1230                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y23_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1231                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y26_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1232                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y24_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1233                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y24_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1234                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y24_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1235                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y22_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1236                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y25_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1237                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y24_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1238                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y23_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1239                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y21_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~124                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y38_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1240                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y26_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1241                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y24_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1242                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y24_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1243                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y24_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1244                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y26_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1245                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y24_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1246                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y26_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1247                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y24_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1248                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y21_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1249                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y21_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~125                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y38_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1250                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y21_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1251                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y22_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1252                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y22_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1253                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y23_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1254                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y23_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1255                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y23_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1256                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y27_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1257                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y27_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1258                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y27_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1259                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y27_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~126                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y38_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1260                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y24_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1261                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y24_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1262                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y24_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1263                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y24_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1264                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y28_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1265                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y25_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1266                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y28_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1267                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y28_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1268                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y22_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1269                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y23_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~127                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y38_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1270                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y22_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1271                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y24_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1272                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y22_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1273                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y24_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1274                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y26_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1275                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y24_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1276                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y26_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1277                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y23_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1278                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y26_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~1279                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y26_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~128                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y29_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~129                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y31_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~13                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y35_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~130                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y29_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~131                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y28_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~132                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y28_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~133                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y29_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~134                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y26_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~135                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y30_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~136                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y29_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~137                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y31_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~138                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y30_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~139                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y31_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~14                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y37_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~140                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y30_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~141                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y32_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~142                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y34_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~143                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y32_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~144                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y28_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~145                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y32_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~146                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y29_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~147                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y28_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~148                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y27_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~149                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y29_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~15                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y38_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~150                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y26_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~151                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y27_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~152                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y29_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~153                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y31_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~154                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y30_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~155                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y30_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~156                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~157                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y31_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~158                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y31_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~159                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y31_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~16                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y38_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~160                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y29_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~161                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y33_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~162                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y31_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~163                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y29_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~164                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y28_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~165                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y29_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~166                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y26_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~167                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y28_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~168                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y29_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~169                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y33_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~17                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y38_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~170                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y30_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~171                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y30_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~172                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y33_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~173                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y33_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~174                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y32_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~175                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y33_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~176                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y29_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~177                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y26_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~178                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y28_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~179                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y28_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~18                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y37_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~180                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y32_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~181                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y29_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~182                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y33_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~183                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y28_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~184                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y27_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~185                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y26_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~186                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y30_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~187                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y28_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~188                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y28_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~189                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y30_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~19                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~190                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y31_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~191                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y28_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~192                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y42_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~193                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y41_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~194                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y44_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~195                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y45_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~196                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y45_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~197                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y45_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~198                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y45_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~199                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y44_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y33_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~20                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y38_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~200                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y40_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~201                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y40_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~202                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y42_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~203                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y45_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~204                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y42_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~205                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y40_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~206                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y42_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~207                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y45_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~208                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y45_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~209                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y41_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~21                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y38_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~210                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y43_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~211                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y45_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~212                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y43_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~213                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y41_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~214                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y43_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~215                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y43_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~216                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y43_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~217                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y43_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~218                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y43_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~219                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y43_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~22                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y38_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~220                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y41_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~221                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y41_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~222                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y43_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~223                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y41_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~224                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y44_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~225                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y42_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~226                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y42_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~227                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y46_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~228                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y44_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~229                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y42_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~23                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y38_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~230                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y46_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~231                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y44_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~232                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y44_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~233                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y44_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~234                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y44_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~235                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y44_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~236                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y46_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~237                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y40_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~238                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y46_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~239                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y44_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~24                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y39_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~240                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y45_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~241                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y48_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~242                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y47_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~243                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y47_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~244                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y43_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~245                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y41_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~246                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y43_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~247                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y41_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~248                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y46_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~249                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y46_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~25                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y39_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~250                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y46_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~251                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y46_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~252                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y45_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~253                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y43_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~254                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y45_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~255                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y45_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~256                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y3_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~257                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~258                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y7_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~259                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y5_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~26                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y39_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~260                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y8_N57                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~261                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y9_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~262                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y7_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~263                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y6_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~264                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y6_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~265                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y5_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~266                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y7_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~267                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y6_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~268                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y5_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~269                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y7_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~27                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y39_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~270                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y7_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~271                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y7_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~272                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y4_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~273                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y8_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~274                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y8_N57                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~275                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y5_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~276                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y6_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~277                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y8_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~278                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y8_N6                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~279                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y8_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~28                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y39_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~280                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~281                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~282                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y10_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~283                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y8_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~284                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y6_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~285                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y8_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~286                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y8_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~287                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y8_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~288                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y3_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~289                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y3_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~29                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y39_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~290                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y4_N48                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~291                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y3_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~292                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y5_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~293                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y6_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~294                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y6_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~295                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y6_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~296                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y3_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~297                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y3_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~298                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y5_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~299                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y3_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y38_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~30                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y39_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~300                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y3_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~301                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y9_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~302                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y6_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~303                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y7_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~304                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y4_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~305                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y5_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~306                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y2_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~307                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y5_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~308                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y5_N48                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~309                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y5_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~31                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y39_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~310                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y2_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~311                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y10_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~312                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y4_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~313                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y5_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~314                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y4_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~315                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y6_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~316                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y4_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~317                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y7_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~318                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y2_N6                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~319                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y7_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~32                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y36_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~320                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y3_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~321                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y6_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~322                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y6_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~323                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y6_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~324                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y4_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~325                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y5_N57                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~326                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y7_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~327                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y5_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~328                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y4_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~329                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y6_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~33                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y38_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~330                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y5_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~331                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y5_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~332                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y3_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~333                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y4_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~334                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y5_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~335                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y9_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~336                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y3_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~337                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y6_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~338                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y6_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~339                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y6_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~34                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y37_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~340                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y3_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~341                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y5_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~342                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y7_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~343                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y7_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~344                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y3_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~345                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y3_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~346                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y3_N57                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~347                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y5_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~348                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~349                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~35                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y37_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~350                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~351                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y6_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~352                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y3_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~353                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y6_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~354                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y8_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~355                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y6_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~356                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y4_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~357                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y5_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~358                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y7_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~359                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y5_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~36                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y35_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~360                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y4_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~361                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y6_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~362                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y5_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~363                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y5_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~364                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y7_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~365                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y6_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~366                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y7_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~367                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y7_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~368                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y2_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~369                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y8_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~37                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y38_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~370                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y6_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~371                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y6_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~372                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y6_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~373                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y5_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~374                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y7_N57                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~375                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y7_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~376                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y4_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~377                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y6_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~378                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y5_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~379                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y7_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~38                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y37_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~380                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y2_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~381                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y8_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~382                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y8_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~383                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y9_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~384                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X85_Y13_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~385                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y12_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~386                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~387                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y12_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~388                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y13_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~389                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y12_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~39                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y37_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~390                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y12_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~391                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y12_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~392                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y11_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~393                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y10_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~394                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y11_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~395                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y10_N15                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~396                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y11_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~397                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X83_Y9_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~398                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y11_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~399                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y8_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y35_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~40                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y36_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~400                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y16_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~401                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y16_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~402                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y16_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~403                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y12_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~404                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y13_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~405                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y12_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~406                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y13_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~407                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y14_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~408                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y16_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~409                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y16_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~41                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y37_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~410                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y14_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~411                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y15_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~412                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y15_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~413                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y16_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~414                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y15_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~415                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y15_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~416                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y15_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~417                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y14_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~418                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y15_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~419                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y15_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~42                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y37_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~420                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y13_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~421                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y12_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~422                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y12_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~423                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y13_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~424                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y10_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~425                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y10_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~426                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y13_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~427                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y10_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~428                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y11_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~429                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y11_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~43                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y37_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~430                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y11_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~431                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X75_Y11_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~432                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X85_Y13_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~433                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y13_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~434                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X81_Y11_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~435                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X83_Y11_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~436                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y12_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~437                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y12_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~438                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y10_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~439                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y9_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~44                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y36_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~440                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~441                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X73_Y10_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~442                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X79_Y14_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~443                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y10_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~444                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y12_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~445                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y13_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~446                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y10_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~447                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y9_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~448                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y14_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~449                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y12_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~45                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y38_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~450                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~451                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y15_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~452                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y12_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~453                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y10_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~454                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y12_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~455                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y13_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~456                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y13_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~457                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y12_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~458                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y13_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~459                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y13_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~46                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y37_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~460                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y13_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~461                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y11_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~462                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y14_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~463                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y13_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~464                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y16_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~465                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y10_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~466                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y15_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~467                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y14_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~468                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y14_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~469                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y13_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~47                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y37_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~470                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y13_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~471                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y13_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~472                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y11_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~473                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y11_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~474                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y12_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~475                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y11_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~476                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y15_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~477                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y11_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~478                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y15_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~479                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y14_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~48                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y34_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~480                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y17_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~481                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y10_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~482                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y15_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~483                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y15_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~484                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y13_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~485                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y11_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~486                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y13_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~487                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X56_Y12_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~488                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y15_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~489                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y14_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~49                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y35_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~490                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y15_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~491                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y16_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~492                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y16_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~493                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y12_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~494                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y14_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~495                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y14_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~496                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y14_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~497                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X62_Y14_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~498                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~499                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y14_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~5                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y35_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~50                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y34_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~500                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y10_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~501                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X57_Y9_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~502                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y11_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~503                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y10_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~504                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y12_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~505                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y12_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~506                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X50_Y12_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~507                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X53_Y14_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~508                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y15_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~509                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y12_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~51                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y34_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~510                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y13_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~511                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y13_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~512                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y5_N48                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~513                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y7_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~514                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y5_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~515                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y4_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~516                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y6_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~517                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y6_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~518                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y5_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~519                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y6_N48                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~52                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y35_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~520                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y6_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~521                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y4_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~522                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y7_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~523                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y6_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~524                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y8_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~525                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y10_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~526                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y5_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~527                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y8_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~528                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y5_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~529                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y7_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~53                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y36_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~530                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y8_N48                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~531                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y8_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~532                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y9_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~533                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y10_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~534                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y8_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~535                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y10_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~536                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y9_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~537                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y10_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~538                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y9_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~539                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y9_N6                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~54                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y35_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~540                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y8_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~541                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y8_N39                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~542                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y8_N33                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~543                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y8_N27                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~544                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y11_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~545                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y11_N24                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~546                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y9_N54                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~547                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y11_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~548                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y7_N6                             ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~549                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y9_N27                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~55                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y36_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~550                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y9_N21                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~551                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y9_N6                             ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~552                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y9_N57                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~553                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y9_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~554                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y9_N12                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~555                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y9_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~556                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y8_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~557                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y10_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~558                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y10_N30                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~559                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y11_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~56                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y37_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~560                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y5_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~561                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N45                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~562                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y3_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~563                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y7_N42                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~564                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y3_N45                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~565                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N6                             ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~566                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y4_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~567                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y8_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~568                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y3_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~569                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y6_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~57                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y37_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~570                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y2_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~571                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y8_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~572                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y3_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~573                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N24                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~574                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y2_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~575                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y8_N24                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~576                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y10_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~577                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y10_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~578                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y10_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~579                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y11_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~58                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y35_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~580                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y8_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~581                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y6_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~582                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y6_N15                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~583                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y9_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~584                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~585                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~586                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y10_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~587                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y11_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~588                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y9_N51                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~589                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y6_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~59                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y36_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~590                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y8_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~591                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y9_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~592                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y7_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~593                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y10_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~594                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y10_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~595                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y11_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~596                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y7_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~597                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y5_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~598                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y5_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~599                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y5_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~6                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y33_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~60                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y36_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~600                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y7_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~601                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y6_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~602                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y6_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~603                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y11_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~604                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y5_N12                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~605                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y6_N6                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~606                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y3_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~607                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y3_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~608                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y11_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~609                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y12_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~61                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y35_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~610                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y10_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~611                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y13_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~612                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y11_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~613                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y9_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~614                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~615                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y9_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~616                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y9_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~617                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y12_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~618                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~619                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y9_N36                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~62                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y34_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~620                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y11_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~621                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y10_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~622                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y8_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~623                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y9_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~624                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y7_N18                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~625                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y9_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~626                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N39                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~627                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y11_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~628                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y4_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~629                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y4_N9                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~63                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y36_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~630                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N21                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~631                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y5_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~632                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y8_N33                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~633                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y8_N27                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~634                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y8_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~635                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y11_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~636                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y7_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~637                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y7_N54                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~638                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y5_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~639                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y7_N3                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~64                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y40_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~640                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y12_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~641                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y12_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~642                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y13_N0                            ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~643                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y14_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~644                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y17_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~645                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y15_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~646                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y18_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~647                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y18_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~648                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y21_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~649                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y21_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~65                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y39_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~650                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y22_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~651                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y17_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~652                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y19_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~653                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y20_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~654                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y20_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~655                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y20_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~656                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y15_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~657                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y13_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~658                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y13_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~659                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y13_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~66                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y37_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~660                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y16_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~661                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y15_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~662                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y18_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~663                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y16_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~664                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y15_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~665                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y16_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~666                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y18_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~667                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y17_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~668                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y14_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~669                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y14_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~67                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y38_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~670                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y14_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~671                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y16_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~672                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y15_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~673                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y13_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~674                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y13_N45                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~675                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y13_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~676                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y17_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~677                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y15_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~678                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y19_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~679                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y18_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~68                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y38_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~680                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y21_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~681                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y18_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~682                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y22_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~683                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y17_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~684                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y19_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~685                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y19_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~686                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y19_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~687                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y18_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~688                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y17_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~689                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y17_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~69                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y39_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~690                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y21_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~691                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y17_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~692                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y14_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~693                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y15_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~694                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y14_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~695                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y17_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~696                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y13_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~697                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y19_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~698                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y22_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~699                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y16_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~7                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y36_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~70                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y39_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~700                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y13_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~701                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y18_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~702                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y17_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~703                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y16_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~704                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y14_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~705                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y15_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~706                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y18_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~707                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y17_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~708                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y16_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~709                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y23_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~71                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y41_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~710                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y19_N3                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~711                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y22_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~712                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y19_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~713                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y19_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~714                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y19_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~715                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y21_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~716                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y15_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~717                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y19_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~718                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y17_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~719                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y22_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~72                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y41_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~720                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y14_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~721                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~722                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y18_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~723                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y16_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~724                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y16_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~725                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y20_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~726                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y18_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~727                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y22_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~728                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y17_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~729                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y17_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~73                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y41_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~730                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y18_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~731                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y21_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~732                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y15_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~733                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y18_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~734                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y18_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~735                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y18_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~736                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y16_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~737                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y15_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~738                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y18_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~739                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y16_N3                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~74                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y41_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~740                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~741                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y17_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~742                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y19_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~743                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y19_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~744                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y20_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~745                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y22_N51                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~746                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y19_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~747                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y20_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~748                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y16_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~749                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y15_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~75                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y43_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~750                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y17_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~751                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y21_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~752                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y13_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~753                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y13_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~754                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y16_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~755                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y15_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~756                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y15_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~757                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y17_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~758                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y16_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~759                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y18_N33                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~76                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y37_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~760                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y18_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~761                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y20_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~762                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y20_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~763                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y18_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~764                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y19_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~765                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y22_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~766                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y20_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~767                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y19_N15                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~768                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y59_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~769                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y58_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~77                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y39_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~770                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y59_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~771                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y59_N15                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~772                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y60_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~773                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y58_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~774                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y60_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~775                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y60_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~776                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y58_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~777                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y56_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~778                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y56_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~779                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y62_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~78                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y37_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~780                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y62_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~781                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y58_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~782                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y65_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~783                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y60_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~784                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y58_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~785                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y59_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~786                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y58_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~787                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y58_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~788                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y61_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~789                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y59_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~79                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y35_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~790                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y60_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~791                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y61_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~792                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y55_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~793                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y59_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~794                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y55_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~795                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y55_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~796                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y57_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~797                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y59_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~798                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y62_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~799                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y61_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~8                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y35_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~80                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y38_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~800                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y59_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~801                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y56_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~802                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y60_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~803                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y61_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~804                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y61_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~805                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y59_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~806                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y61_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~807                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y61_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~808                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y58_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~809                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y56_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~81                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y39_N30                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~810                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y63_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~811                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y62_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~812                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y62_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~813                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y58_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~814                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y60_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~815                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y61_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~816                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y57_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~817                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y60_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~818                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y57_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~819                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y61_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~82                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y37_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~820                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y58_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~821                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y60_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~822                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y60_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~823                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y58_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~824                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y58_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~825                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y60_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~826                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y65_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~827                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y61_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~828                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y57_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~829                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y59_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~83                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y38_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~830                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y62_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~831                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y61_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~832                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y72_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~833                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y73_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~834                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y75_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~835                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y75_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~836                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y70_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~837                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y72_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~838                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y72_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~839                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y68_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~84                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y39_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~840                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y73_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~841                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y72_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~842                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y71_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~843                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y69_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~844                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y75_N15                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~845                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y72_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~846                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y74_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~847                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y74_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~848                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y72_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~849                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y73_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~85                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y39_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~850                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y73_N15                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~851                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y73_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~852                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y70_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~853                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y71_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~854                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y71_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~855                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y70_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~856                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y70_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~857                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y71_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~858                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y69_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~859                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y69_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~86                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y37_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~860                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y74_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~861                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y74_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~862                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y73_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~863                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y76_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~864                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y72_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~865                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y73_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~866                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y72_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~867                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y72_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~868                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y72_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~869                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y74_N27                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~87                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y41_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~870                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y72_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~871                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y68_N6                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~872                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y73_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~873                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y74_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~874                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y73_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~875                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y67_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~876                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y72_N0                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~877                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y72_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~878                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y72_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~879                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y72_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~88                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y40_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~880                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y73_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~881                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y73_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~882                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y72_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~883                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y75_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~884                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y73_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~885                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y67_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~886                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y72_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~887                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y68_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~888                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y73_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~889                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y72_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~89                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y41_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~890                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y72_N54                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~891                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y69_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~892                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y76_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~893                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y76_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~894                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X28_Y76_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~895                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y75_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~896                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y71_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~897                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y70_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~898                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y71_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~899                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y71_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~9                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y35_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~90                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y41_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~900                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y70_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~901                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y70_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~902                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y70_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~903                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y71_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~904                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y69_N42                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~905                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y70_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~906                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y69_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~907                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y69_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~908                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y73_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~909                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y73_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~91                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y43_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~910                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y73_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~911                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y71_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~912                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y71_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~913                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y71_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~914                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y71_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~915                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y67_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~916                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y68_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~917                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y68_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~918                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y70_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~919                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y66_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~92                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y35_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~920                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y68_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~921                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y67_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~922                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y69_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~923                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y61_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~924                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y68_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~925                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y70_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~926                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y74_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~927                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y70_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~928                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y68_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~929                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y67_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~93                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y35_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~930                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y69_N57                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~931                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y65_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~932                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y66_N57                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~933                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y69_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~934                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y70_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~935                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y72_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~936                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y69_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~937                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y67_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~938                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y66_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~939                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y66_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~94                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y35_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~940                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y68_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~941                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y68_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~942                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y69_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~943                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y66_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~944                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y68_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~945                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y67_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~946                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y67_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~947                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y72_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~948                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y72_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~949                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y72_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~95                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y35_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~950                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y69_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~951                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y72_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~952                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y72_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~953                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y70_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~954                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y73_N42                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~955                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y73_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~956                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y76_N3                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~957                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y72_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~958                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y76_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~959                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y76_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~96                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y40_N45                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~960                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y62_N24                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~961                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y63_N54                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~962                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y64_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~963                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y58_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~964                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y62_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~965                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y63_N39                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~966                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y66_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~967                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y64_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~968                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y62_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~969                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y63_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~97                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y35_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~970                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y64_N18                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~971                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y58_N18                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~972                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y62_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~973                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y63_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~974                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y65_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~975                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y61_N24                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~976                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y62_N12                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~977                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y63_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~978                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y61_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~979                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y59_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~98                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y35_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~980                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y60_N21                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~981                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y63_N21                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~982                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y65_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~983                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y64_N0                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~984                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y61_N51                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~985                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y61_N9                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~986                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X33_Y63_N48                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~987                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y61_N36                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~988                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y62_N9                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~989                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y64_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~99                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y40_N48                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~990                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y64_N30                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~991                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y61_N27                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~992                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y59_N36                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~993                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y59_N39                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~994                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y59_N15                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~995                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y59_N12                         ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~996                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y61_N3                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~997                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y61_N33                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~998                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y65_N6                           ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; rtl~999                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y61_N45                          ; 24      ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                      ; PIN_AF14                              ; 2295    ; Global Clock         ; GCLK6            ; --                        ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK10           ; --                        ;
+-------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; hps:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2030    ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[0]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[1]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[4]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[5]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[0]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[1]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[4]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[5]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[0]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[1]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[4]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[5]                                                                   ; 740     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[0]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[1]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[4]                                                                    ; 740     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[5]                                                                    ; 740     ;
; layerConnections:connections|con_address[0]                                                                                      ; 739     ;
; layerConnections:connections|con_address[1]                                                                                      ; 739     ;
; layerConnections:connections|con_address[4]                                                                                      ; 739     ;
; layerConnections:connections|con_address[5]                                                                                      ; 739     ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[2]                                                                    ; 731     ;
; layerConnections:connections|storage_datapath:stor|in_ADDR[3]                                                                    ; 731     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[2]                                                                   ; 731     ;
; layerConnections:connections|storage_datapath:stor|out_ADDR[3]                                                                   ; 731     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[2]                                                                   ; 731     ;
; layerConnections:connections|storage_datapath:stor|act_ADDR[3]                                                                   ; 731     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[2]                                                                    ; 731     ;
; layerConnections:connections|storage_datapath:stor|wt_ADDR[3]                                                                    ; 731     ;
; layerConnections:connections|con_address[2]                                                                                      ; 730     ;
; layerConnections:connections|con_address[3]                                                                                      ; 730     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                            ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; layerConnections:connections|pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult3|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult3|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X32_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult3|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult3|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p1|adder_16bit:add1|Add0~mac       ; Sum of two 18x18          ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p2|adder_16bit:add1|Add0~mac       ; Sum of two 18x18          ; DSP_X32_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p5|adder_16bit:add1|Add0~mac       ; Sum of two 18x18          ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; layerConnections:connections|pLayer:reusableLayer|perceptron:p4|adder_16bit:add1|Add0~mac       ; Sum of two 18x18          ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 61,598 / 289,320 ( 21 % ) ;
; C12 interconnects                           ; 1,332 / 13,420 ( 10 % )   ;
; C2 interconnects                            ; 18,040 / 119,108 ( 15 % ) ;
; C4 interconnects                            ; 11,909 / 56,300 ( 21 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 4,313 / 289,320 ( 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 55 / 67 ( 82 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 92 / 156 ( 59 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 36,502 / 84,580 ( 43 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,234 / 12,676 ( 18 % )   ;
; R14/C12 interconnect drivers                ; 3,092 / 20,720 ( 15 % )   ;
; R3 interconnects                            ; 23,507 / 130,992 ( 18 % ) ;
; R6 interconnects                            ; 38,907 / 266,960 ( 15 % ) ;
; Spine clocks                                ; 7 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 67           ; 0            ; 67           ; 0            ; 32           ; 166       ; 67           ; 0            ; 166       ; 166       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 17           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 90           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 99           ; 166          ; 99           ; 166          ; 134          ; 0         ; 99           ; 166          ; 0         ; 0         ; 141          ; 120          ; 166          ; 166          ; 166          ; 141          ; 120          ; 166          ; 166          ; 166          ; 149          ; 120          ; 95           ; 166          ; 166          ; 166          ; 166          ; 76           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_SPIM_CLK    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_SPIM_MISO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_LCM_SPIM_MOSI   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_SPIM_SS     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MISO       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MOSI       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; IRDA_TXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_BK          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_D_C         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LCM_RST_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 282.7             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.794             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.685             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.649             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.593             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.590             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.580             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out_cons_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[1]                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out_cons_s1_translator|wait_latency_counter[0]                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:addr_cons_s1_translator|waitrequest_reset_override                                                                                    ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.576             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.572             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST  ; 0.567             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prop_s1_translator|wait_latency_counter[1]                                                                                            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:prop_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:prop_s1_translator|wait_latency_counter[0]                                                                                            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                    ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.551             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; 0.542             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST  ; 0.535             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_storage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][69]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][68]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][67]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][66]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][65]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_storage_s1_translator|read_latency_shift_reg[0]                                                                                    ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rdata_fifo|mem_used[0]                                                                                                     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][118]                                                                                                       ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[1]                                                                                                       ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][59]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem[0][57]                                                                                                        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3763                                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3764                                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                       ; 0.486             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                                                                         ; 0.478             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]            ; 0.477             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]            ; 0.477             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]        ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]            ; 0.477             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]            ; 0.477             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                             ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_004|packet_in_progress                                                                                                         ; 0.463             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                           ; 0.458             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|hps_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                                                                         ; 0.450             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][59]                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; 0.432             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem[0][57]                                                                                                          ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:n_layers_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; 0.431             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_cons_s1_agent_rsp_fifo|mem[0][65]                                                                                                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:addr_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                          ; 0.429             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                           ; 0.424             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; 0.424             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                     ; 0.423             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; 0.420             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]              ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]  ; 0.417             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]             ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; 0.417             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; 0.416             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; 0.406             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero          ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; 0.406             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; 0.404             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem[0][57]                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:addr_storage_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; 0.403             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.402             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                     ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]         ; 0.402             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; 0.401             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; 0.398             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:n_layers_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; 0.398             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                         ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; 0.381             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; 0.381             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero              ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:prop_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; 0.381             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]  ; 0.374             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:addr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; 0.373             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]             ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; 0.369             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]   ; 0.364             ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1653                                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                 ; 0.361             ;
; hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_1667                                                                                                                      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:in_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                  ; 0.360             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]            ; 0.359             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:out_cons_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]            ; 0.359             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]              ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sel_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]  ; 0.359             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]   ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_storage_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ; 0.356             ;
; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ; hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:in_cons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ; 0.354             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "NeuralNetwork"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 166 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 93
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 2119 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Warning (335093): The Timing Analyzer is analyzing 31108 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'NeuralNetwork.SDC'
Warning (332174): Ignored filter at NeuralNetwork.sdc(9): CLOCK2_50 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 9
Warning (332049): Ignored create_clock at NeuralNetwork.sdc(9): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 9
    Info (332050): create_clock -period "50.000000 MHz" [get_ports CLOCK2_50] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 9
Warning (332174): Ignored filter at NeuralNetwork.sdc(10): CLOCK3_50 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 10
Warning (332049): Ignored create_clock at NeuralNetwork.sdc(10): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 10
    Info (332050): create_clock -period "50.000000 MHz" [get_ports CLOCK3_50] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 10
Warning (332174): Ignored filter at NeuralNetwork.sdc(11): CLOCK4_50 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 11
Warning (332049): Ignored create_clock at NeuralNetwork.sdc(11): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 11
    Info (332050): create_clock -period "50.000000 MHz" [get_ports CLOCK4_50] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 11
Warning (332174): Ignored filter at NeuralNetwork.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 15
Warning (332049): Ignored create_clock at NeuralNetwork.sdc(15): Argument <targets> is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 15
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 15
Warning (332174): Ignored filter at NeuralNetwork.sdc(16): altera_reserved_tdi could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 16
Warning (332174): Ignored filter at NeuralNetwork.sdc(16): altera_reserved_tck could not be matched with a clock File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 16
Warning (332049): Ignored set_input_delay at NeuralNetwork.sdc(16): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 16
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 16
Warning (332049): Ignored set_input_delay at NeuralNetwork.sdc(16): Argument -clock is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 16
Warning (332174): Ignored filter at NeuralNetwork.sdc(17): altera_reserved_tms could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 17
Warning (332049): Ignored set_input_delay at NeuralNetwork.sdc(17): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 17
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 17
Warning (332049): Ignored set_input_delay at NeuralNetwork.sdc(17): Argument -clock is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 17
Warning (332174): Ignored filter at NeuralNetwork.sdc(18): altera_reserved_tdo could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 18
Warning (332049): Ignored set_output_delay at NeuralNetwork.sdc(18): Argument <targets> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 18
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 18
Warning (332049): Ignored set_output_delay at NeuralNetwork.sdc(18): Argument -clock is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.sdc Line: 18
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/sparkles/documents/rowan/senior/spring/complexdig/project/neuralnetworks/db/ip/hps/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/sparkles/documents/rowan/senior/spring/complexdig/project/neuralnetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at hps_hps_0_hps_io_border.sdc(49): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at hps_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sdc Line: 50
Info (332104): Reading SDC File: 'c:/users/sparkles/documents/rowan/senior/spring/complexdig/project/neuralnetworks/db/ip/hps/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sdc Line: 552
Warning (332060): Node: layerConnections:connections|storage_datapath:stor|out_ADDR[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|storage_datapath:stor|RAM:outputRam|RAM256~14 is being clocked by layerConnections:connections|storage_datapath:stor|out_ADDR[0]
Warning (332060): Node: layerConnections:connections|con_address[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|RAM:cons|RAM256~6133 is being clocked by layerConnections:connections|con_address[0]
Warning (332060): Node: layerConnections:connections|storage_datapath:stor|wt_ADDR[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|storage_datapath:stor|RAM:weightRam|RAM256~14 is being clocked by layerConnections:connections|storage_datapath:stor|wt_ADDR[0]
Warning (332060): Node: layerConnections:connections|stor_ramSel[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|storage_datapath:stor|act_ADDR[7] is being clocked by layerConnections:connections|stor_ramSel[0]
Warning (332060): Node: layerConnections:connections|storage_datapath:stor|act_ADDR[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|storage_datapath:stor|RAM:activationRam|RAM256~96 is being clocked by layerConnections:connections|storage_datapath:stor|act_ADDR[0]
Warning (332060): Node: layerConnections:connections|storage_datapath:stor|in_ADDR[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|storage_datapath:stor|RAM:inputRam|RAM256~1 is being clocked by layerConnections:connections|storage_datapath:stor|in_ADDR[0]
Warning (332060): Node: layerConnections:connections|inLay_addr[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch layerConnections:connections|pLayer:reusableLayer|reg_file:layer_reg|registers[1][16] is being clocked by layerConnections:connections|inLay_addr[0]
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: hps:u0|hps_hps_0:hps_0|hps_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.500 hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:40
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:52
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:30
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:40
Info (11888): Total time spent on timing analysis during the Fitter is 38.73 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:27
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_CONV_USB_N has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 78
    Info (169065): Pin HPS_FLASH_DATA[0] has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 104
    Info (169065): Pin HPS_FLASH_DATA[1] has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 104
    Info (169065): Pin HPS_FLASH_DATA[2] has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 104
    Info (169065): Pin HPS_FLASH_DATA[3] has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 104
    Info (169065): Pin HPS_GSENSOR_INT has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 107
    Info (169065): Pin HPS_I2C1_SCLK has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 108
    Info (169065): Pin HPS_I2C1_SDAT has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 109
    Info (169065): Pin HPS_I2C2_SCLK has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 110
    Info (169065): Pin HPS_I2C2_SDAT has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 111
    Info (169065): Pin HPS_I2C_CONTROL has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 112
    Info (169065): Pin HPS_KEY has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 113
    Info (169065): Pin HPS_LCM_BK has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 114
    Info (169065): Pin HPS_LCM_D_C has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 115
    Info (169065): Pin HPS_LCM_RST_N has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 116
    Info (169065): Pin HPS_LED has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 121
    Info (169065): Pin HPS_LTC_GPIO has a permanently disabled output enable File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 122
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 87
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 88
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 89
    Info (169185): Following pins have the same dynamic on-chip termination control: hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 89
Info (144001): Generated suppressed messages file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 260 warnings
    Info: Peak virtual memory: 7753 megabytes
    Info: Processing ended: Mon May 02 12:59:04 2022
    Info: Elapsed time: 00:19:17
    Info: Total CPU time (on all processors): 00:40:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.fit.smsg.


