Verbosity: 0 -> loading Vanadis CPU type: vanadisdbg.VanadisCPU
Auto-clock syscalls: no
No application arguments found, continuing with argc=0
WARNING: Element vanadisdbg.VanadisCPU has slot with an invalid name: decoder%(hardware_threads)d
l2cache: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 3 cycles.
memory, WARNING: Memories no longer inherit address regions from directories and no region parameters (addr_range_start, addr_range_end, interleave_size, interleave_step) were detected. All addresses will map to this memory: if this is intended, you may ignore this warning or set addr_range_start to 0 in your input deck to eliminate this warning.
memory, Notice: memory controller's region is larger than the backend's mem_size, controller is limiting accessible memory to mem_size
Region: start=0, end=18446744073709551615, interleaveStep=0, interleaveSize=0. MemSize: 4294967296B
 v0:decoder0:branch_unit.branch_cache_hit.1 : Accumulator : Sum.u64 = 2250; SumSQ.u64 = 2250; Count.u64 = 2250; Min.u64 = 1; Max.u64 = 1; 
 v0:decoder0:branch_unit.branch_cache_miss.1 : Accumulator : Sum.u64 = 777; SumSQ.u64 = 777; Count.u64 = 777; Min.u64 = 1; Max.u64 = 1; 
 v0:decoder0:branch_unit.branch_cache_castout.1 : Accumulator : Sum.u64 = 129; SumSQ.u64 = 129; Count.u64 = 129; Min.u64 = 1; Max.u64 = 1; 
 v0:decoder0.uop_cache_hit.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:decoder0.predecode_cache_hit.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:decoder0.predecode_cache_miss.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:decoder0.uops_generated.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:decoder0.decode_faults.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:decoder0.ins_bytes_loaded.1 : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 v0:lsq.loads_issued.1 : Accumulator : Sum.u64 = 447; SumSQ.u64 = 447; Count.u64 = 447; Min.u64 = 1; Max.u64 = 1; 
 v0:lsq.stores_issued.1 : Accumulator : Sum.u64 = 207; SumSQ.u64 = 207; Count.u64 = 207; Min.u64 = 1; Max.u64 = 1; 
 v0:lsq.bytes_read.1 : Accumulator : Sum.u64 = 2385; SumSQ.u64 = 17529; Count.u64 = 447; Min.u64 = 1; Max.u64 = 8; 
 v0:lsq.bytes_stored.1 : Accumulator : Sum.u64 = 1483; SumSQ.u64 = 11403; Count.u64 = 207; Min.u64 = 1; Max.u64 = 8; 
 v0.instructions_retired.1 : Accumulator : Sum.u64 = 1846; SumSQ.u64 = 3366; Count.u64 = 55060; Min.u64 = 0; Max.u64 = 4; 
 v0.instructions_decoded.1 : Accumulator : Sum.u64 = 9361; SumSQ.u64 = 62325; Count.u64 = 55060; Min.u64 = 0; Max.u64 = 9; 
 v0.instructions_issued.1 : Accumulator : Sum.u64 = 3091; SumSQ.u64 = 5682; Count.u64 = 55060; Min.u64 = 0; Max.u64 = 4; 
 v0.loads_issued.1 : Accumulator : Sum.u64 = 473; SumSQ.u64 = 473; Count.u64 = 473; Min.u64 = 1; Max.u64 = 1; 
 v0.stores_issued.1 : Accumulator : Sum.u64 = 236; SumSQ.u64 = 236; Count.u64 = 236; Min.u64 = 1; Max.u64 = 1; 
 v0.branch_mispredicts.1 : Accumulator : Sum.u64 = 172; SumSQ.u64 = 172; Count.u64 = 172; Min.u64 = 1; Max.u64 = 1; 
 v0.branches.1 : Accumulator : Sum.u64 = 646; SumSQ.u64 = 646; Count.u64 = 646; Min.u64 = 1; Max.u64 = 1; 
 v0.cycles.1 : Accumulator : Sum.u64 = 55060; SumSQ.u64 = 55060; Count.u64 = 55060; Min.u64 = 1; Max.u64 = 1; 
 v0.rob_slots_in_use.1 : Accumulator : Sum.u64 = 1622902; SumSQ.u64 = 97119906; Count.u64 = 55060; Min.u64 = 0; Max.u64 = 63; 
 v0.rob_cleared_entries.1 : Accumulator : Sum.u64 = 7515; SumSQ.u64 = 406031; Count.u64 = 173; Min.u64 = 0; Max.u64 = 62; 
 v0.syscall-cycles.1 : Accumulator : Sum.u64 = 12; SumSQ.u64 = 12; Count.u64 = 12; Min.u64 = 1; Max.u64 = 1; 
 v0.phys_int_reg_in_use.1 : Accumulator : Sum.u64 = 1950237; SumSQ.u64 = 69606729; Count.u64 = 55060; Min.u64 = 33; Max.u64 = 51; 
 v0.phys_fp_reg_in_use.1 : Accumulator : Sum.u64 = 1816980; SumSQ.u64 = 59960340; Count.u64 = 55060; Min.u64 = 33; Max.u64 = 33; 
Simulation is complete, simulated time: 24.0542 us
