
"C:/lscc/radiant/2023.2/tcltk/windows/bin/tclsh" "Passthrough_impl_1_synthesize.tcl"

synthesis -f Passthrough_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Oct 10 12:10:29 2025


Command Line:  C:\lscc\radiant\2023.2\ispfpga\bin\nt64\synthesis.exe -f Passthrough_impl_1_lattice.synproj -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = Controller_RHD64_Config.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = Passthrough_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough (searchpath added)
-path C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/impl_1 (searchpath added)
-path C:/lscc/radiant/2023.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/source/impl_1/Passthrough.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd. VHDL-1481
Analyzing VHDL file c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd

INFO <35921012> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd(6): analyzing entity controller_rhd64_config. VHDL-1012
INFO <35921010> - c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd(44): analyzing architecture behavioral. VHDL-1010
INFO <35921504> - The default VHDL library search path is now "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): Controller_RHD64_Config
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net rgb1_sig will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net rgb2_sig will be ignored due to unrecognized driver type
WARNING <35001771> - Initial value found on net rgb3_sig will be ignored due to unrecognized driver type
CRITICAL <35002028> - I/O Port MOSI_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MISO_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SCLK_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SS_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MOSI_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MISO_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SCLK_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SS_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port LED_CTL 's net has no driver and is unused.



CRITICAL <35002028> - I/O Port MOSI_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MISO_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SCLK_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SS_master 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MOSI_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port MISO_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SCLK_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port SS_slave 's net has no driver and is unused.
CRITICAL <35002028> - I/O Port LED_CTL 's net has no driver and is unused.

################### Begin Area Report (Controller_RHD64_Config)######################
Number of register bits => 35 of 5280 (0 % )
CCU2 => 17
FD1P3XZ => 35
IB => 5
LUT4 => 17
OB => 10
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 1

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : ext_clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n366, loads : 35
  Net : step[2], loads : 6
  Net : step[1], loads : 5
  Net : step[0], loads : 5
  Net : counter[31], loads : 2
  Net : counter[30], loads : 2
  Net : counter[29], loads : 2
  Net : counter[28], loads : 2
  Net : counter[27], loads : 2
  Net : counter[26], loads : 2
################### End Clock Report ##################

Peak Memory Usage: 87 MB

--------------------------------------------------------------
Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 958ae43aae51db213fbede41b07975c678b2d9f0



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o Passthrough_impl_1_syn.udb Passthrough_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2023.2.1.288.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o Passthrough_impl_1_syn.udb -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml Passthrough_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'Passthrough_impl_1.vm' ...
CPU Time to convert: 0.078125
REAL Time to convert: 0
convert PEAK Memory Usage: 31 MB
convert CURRENT Memory Usage: 31 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 0
   Total number of constraints dropped: 0
 
Writing output file 'Passthrough_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 37 MB
Checksum -- postsyn: f4208fb5faf0e126c52d109a8ba751b9abd31517



pnmainc -run pnmain "Passthrough_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2023.2.1.288.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i Passthrough_impl_1_syn.udb -pdc C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/Constrain.pdc -o Passthrough_impl_1_map.udb -mp Passthrough_impl_1.mrp -hierrpt -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



WARNING <1026001> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/Constrain.pdc (21) : No port matched &apos;LED_OUT&apos;.
WARNING <1026001> - C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/Constrain.pdc (25) : No port matched &apos;pll_clk&apos;.
WARNING <1027013> - No port matched 'LED_OUT'.
WARNING <1014301> - Can't resolve object 'LED_OUT' in constraint 'ldc_set_port -iobuf {DRIVE=4 IO_TYPE=LVCMOS18} [get_ports LED_OUT]'.
WARNING <1027013> - No port matched 'pll_clk'.
WARNING <1014301> - Can't resolve object 'pll_clk' in constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports pll_clk]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {DRIVE=4 IO_TYPE=LVCMOS18} [get_ports LED_OUT]'.
WARNING <1011001> - Remove invalid constraint 'ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports pll_clk]'.
Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

INFO <52291017> - Port 'RGB0_OUT' is located on BB_OD pad '39'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB1_OUT' is located on BB_OD pad '40'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
INFO <52291017> - Port 'RGB2_OUT' is located on BB_OD pad '41'. Its IO buffer is mapped to BB_OD accordingly. Please notice PULLMODE is not applicable to BB_OD.
Running general design DRC...

WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.



Design Summary:
   Number of slice registers:  35 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            52 out of  5280 (1%)
      Number of logic LUT4s:              18
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net ext_clk_c: 20 loads, 20 rising, 0 falling (Driver: Port ext_clk)
   Number of Clock Enables:  1
      Net n366: 3 loads, 3 SLICEs
   Number of LSRs:  1
      Net n366: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n366: 20 loads
      Net step[2]: 6 loads
      Net step[0]: 5 loads
      Net step[1]: 5 loads
      Net VCC_net: 4 loads
      Net counter[24]: 2 loads
      Net counter[27]: 2 loads
      Net counter[28]: 2 loads
      Net counter[30]: 2 loads
      Net counter[31]: 2 loads
Running physical design DRC...

WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.
 


   Number of warnings:  10
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 28
   Total number of constraints dropped: 2
   Dropped constraints are:
     ldc_set_port -iobuf {DRIVE=4 IO_TYPE=LVCMOS18} [get_ports LED_OUT]
     ldc_set_port -iobuf {IO_TYPE=LVCMOS33} [get_ports pll_clk]


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Checksum -- map: be3266843e2b4abe8e6e4c2f39528fc3b6a59ea0
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

pnmainc -run pnmain "Passthrough_impl_1_par.tcl"

Lattice Place and Route Report for Design "Passthrough_impl_1_map.udb"
Fri Oct 10 12:10:47 2025

PAR: Place And Route Radiant Software (64-bit) 2023.2.1.288.0.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	Passthrough_impl_1_map.udb Passthrough_impl_1_par.dir/5_1.udb 

Loading Passthrough_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'LED_CTL' in the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]', the locate object is not specified
WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.
WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.
WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.
WARNING <71003020> - Top module port 'LED_CTL' does not connect to anything.
Number of Signals: 123
Number of Connections: 243
Device utilization summary:

   SLICE (est.)      27/2640          1% used
     LUT             52/5280          1% used
     REG             35/5280          1% used
   PIO               12/56           21% used
                     12/36           33% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              0/1             0% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          3/3           100% used

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 12045.

Device SLICE utilization summary after final SLICE packing:
   SLICE             27/2640          1% used

Finished Placer Phase 1. CPU time: 7 secs , REAL time: 7 secs 

Starting Placer Phase 2.
.

Placer score =  43690
Finished Placer Phase 2.  CPU time: 7 secs , REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "ext_clk_c" from comp "ext_clk" on CLK_PIN site "35 (PR13B)", clk load = 19, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   12 out of 56 (21.4%) I/O sites used.
   12 out of 36 (33.3%) bonded I/O sites used.
   Number of I/O components: 12; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 14 ( 57%) | 3.3V       |            |            |
| 1        | 4 / 14 ( 28%) | 3.3V       |            |            |
| 2        | 0 / 8 (  0%)  | OFF        |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 7 secs , REAL time: 7 secs 


Checksum -- place: 4b0c165c755b672d9339b2f065238b7a99d5c6b
Writing design to file Passthrough_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 12:10:55 10/10/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
64 connections routed with dedicated routing resources
1 global clock signals routed
83 connections routed (of 241 total) (34.44%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "ext_clk_c"
       Clock   loads: 19    out of    19 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 12:10:55 10/10/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 12:10:55 10/10/25
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 12:10:55 10/10/25

End NBR router with 0 unrouted connection

Checksum -- route: ffa9768cc1cf16c2ae99a3d29e9e286161e1138b

Total CPU time 0 secs 
Total REAL time: 0 secs 
Completely routed.
End of route.  241 routed (100.00%); 0 unrouted.

Writing design to file Passthrough_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 7 secs 
Total REAL Time: 8 secs 
Peak Memory Usage: 93.62 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /8 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "Passthrough_impl_1.twr" "Passthrough_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Passthrough_impl_1.twr Passthrough_impl_1.udb -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.05 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  19  counted  220  covered  0
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 101 MB

 0.958157s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (99.5%)


tmcheck -par "Passthrough_impl_1.par" 

pnmainc -run pnmain "Passthrough_impl_1_bit.tcl"
Loading Passthrough_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - bitgen: Unable to find the instance/port 'LED_CTL' in the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]'

WARNING <77001031> - bitgen: In the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/Passthrough/impl_1/Passthrough_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 113 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

ibisgen "Passthrough_impl_1.udb" "C:/lscc/radiant/2023.2/cae_library/ibis/iCE40UP.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 2023.2.1.288.0

Fri Oct 10 12:11:02 2025

Loading Passthrough_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
WARNING <77001032> - Unable to find the instance/port 'LED_CTL' in the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]'
WARNING <77001031> - In the constraint 'ldc_set_location -site {23} [get_ports LED_CTL]', the locate object is not specified
Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 

Created design models.


Generating: C:\Users\david\Desktop\WiFi Headstage\WiFiHeadstage V2\FPGA\Passthrough\impl_1\IBIS\Passthrough_impl_1.ibs


INFO <1191031> - Design IBIS models are generated for board level analysis.

backanno "Passthrough_impl_1.udb"  -o "Passthrough_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant Software (64-bit) 2023.2.1.288.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2023.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Loading udb::Database ...
Design:  Controller_RHD64_Config
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V
Performance Hardware Data Status:   Advanced       Version 1.0.



Writing a verilog netlist based on the Passthrough_impl_1 design file.

Writing Verilog netlist to file Passthrough_impl_1_vo.vo
Writing SDF timing to file Passthrough_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 87 MB
