#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Oct 20 23:57:59 2014
# Process ID: 24894
# Log file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/system_wrapper.vdi
# Journal file: /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Command: open_checkpoint /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/system_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_board.xdc]
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.055 ; gain = 393.453
INFO: [Timing 38-2] Deriving generated clocks [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_early.xdc]
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper.xdc]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper.xdc]
Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_late.xdc]
Finished Parsing XDC File [/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/.Xil/Vivado-24894-fury/dcp/system_wrapper_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1411.055 ; gain = 1.000
Restoring placement.
Restored 11 out of 11 XDEF sites from archive | CPU: 0.110000 secs | Memory: 1.315086 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Project 1-484] Checkpoint was created with build 881834
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1411.055 ; gain = 672.203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1417.059 ; gain = 4.992

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.1/data/ip'.
INFO: [IP_Flow 19-3825] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "/home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.cache/a925e7c1".
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:ila:4.0 for u_ila_0_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1442.059 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ba113ac5

Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1442.059 ; gain = 25.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 169b16c3d

Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1459.941 ; gain = 42.883

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 54 inverter(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1. Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 299 cells.
Phase 3 Constant Propagation | Checksum: 270d54e14

Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 1459.941 ; gain = 42.883

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1221 unconnected nets.
INFO: [Opt 31-11] Eliminated 4835 unconnected cells.
Phase 4 Sweep | Checksum: 1e9376118

Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1459.941 ; gain = 42.883
Ending Logic Optimization Task | Checksum: 1e9376118

Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1459.941 ; gain = 42.883
Implement Debug Cores | Checksum: 1ba113ac5
Logic Optimization | Checksum: 10c87e44a

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1e9376118

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1459.941 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 36
Ending Power Optimization Task | Checksum: 23fa42681

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.965 ; gain = 121.023
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 1580.965 ; gain = 169.906
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1580.969 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1580.977 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1580.977 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 9bdc4378

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1580.977 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 9bdc4378

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1580.977 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 9bdc4378

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1580.977 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 16e59855f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 16e59855f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: d1c82f32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: d1c82f32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1604.977 ; gain = 24.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: d1c82f32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e88f1a7a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 13d642458

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1.6.1 Place Init Design | Checksum: 1bd039616

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 1bd039616

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 1bd039616

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 1bd039616

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1.1 Placer Initialization Core | Checksum: 1bd039616

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000
Phase 1 Placer Initialization | Checksum: 1bd039616

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16eb01e34

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16eb01e34

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24e90dcb9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c5c3827c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2528a81bc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 1604.977 ; gain = 24.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1ab60eb3f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ab60eb3f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.988 ; gain = 48.012
Phase 3 Detail Placement | Checksum: 1ab60eb3f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 12ea1c000

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.356. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1816ee087

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 1628.988 ; gain = 48.012
Phase 4.2 Post Placement Optimization | Checksum: 1816ee087

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1816ee087

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1816ee087

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 1628.988 ; gain = 48.012
Phase 4.4 Placer Reporting | Checksum: 1816ee087

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 1628.988 ; gain = 48.012

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ef413805

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 1628.988 ; gain = 48.012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef413805

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 1628.988 ; gain = 48.012
Ending Placer Task | Checksum: 1937f37d2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 1628.988 ; gain = 48.012
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 1628.988 ; gain = 48.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1628.992 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1628.992 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 28611889

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.660 ; gain = 79.660

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 28611889

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.664 ; gain = 79.664
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1ce599345

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1739.926 ; gain = 110.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.55   | TNS=0      | WHS=-0.27  | THS=-269   |

Phase 2 Router Initialization | Checksum: 1ce599345

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1739.926 ; gain = 110.926

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f10864b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 716
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 8228c991

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.51   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d574d14

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926
Phase 4 Rip-up And Reroute | Checksum: 15d574d14

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 15d574d14

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 15d574d14

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 15d574d14

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15d574d14

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.926 ; gain = 119.926
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=0.0286 | THS=0      |

Phase 7 Post Hold Fix | Checksum: 15d574d14

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07373 %
  Global Horizontal Routing Utilization  = 1.39656 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15d574d14

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15d574d14

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: f6e5bb97

Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 1748.926 ; gain = 119.926

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.59   | TNS=0      | WHS=0.0286 | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: f6e5bb97

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1748.926 ; gain = 119.926
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: f6e5bb97

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1748.926 ; gain = 119.926

Routing Is Done.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 1748.926 ; gain = 119.926
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 1748.926 ; gain = 119.934
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1748.930 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/carrie/git/backlit-lcd-vivado-xsdk/backlitNibble.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2114.719 ; gain = 344.773
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 00:02:30 2014...
