A Joint Optimization of Buffer and Splitter Insertion
Running Benchmarks:
['c499']

Parsed Circuit c499 has gate count 387
Solving Initial Levels with 7709 constraints
No Improvement Found in Iteration 3 at cost 1219
Inserting Buffers
Network is Appropriately Balanced
Recovered Inserted Cost:1219
Buffers = 965
Splitters = 254
Total Time: 2.660787582397461 seconds 
Time in phase assignment 0.39207887649536133 
Time in tree construction 2.224839925765991 


{1: 41, 7: 45.0, 8: 27.33, 4: 65.67, 5: 35.33, 10: 39.67, 11: 24.67, 13: 26.67, 14: 18.67, 3: 34.67, 6: 33.33, 9: 22.67, 16: 19.33, 18: 22.33, 20: 20.33, 21: 18.67, 19: 19.33, 22: 19.0, 24: 20.0, 26: 32.0, 28: 53.33, 30: 37.33, 31: 21.33, 29: 26.67, 32: 32, 2: 13.67, 15: 13.33, 12: 16.0, 17: 15.33, 23: 17.0, 25: 16.0, 27: 18.67}
Total Cells: 1679
Max Depth: 32
Max Width: 65.67
Average Width per Depth: 27.07
Number of Primary Inputs: 41
Parameters
Phases:4
Maximum Phase Skips:0
Splitter Fanout Limit:4


Summary of Results
Benchmark | Total Buffer/Splitter Cost
c499  |  1219
