# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
vsim work.accel_stim
# vsim work.accel_stim 
# Start time: 20:58:10 on Nov 23,2019
# Loading sv_std.std
# Loading work.accel_stim
# Loading work.branch_accel
# Loading work.register
# Loading work.mux2_1
# Loading work.zero_flag
# Loading work.D_FF_en
# Loading work.D_FF
do branch_accel_wave.do
run -all
# ** Note: $stop    : branch_accel.sv(185)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 185
do branch_accel_wave.do
run -all
restart -f; run -all
# ** Note: $stop    : branch_accel.sv(185)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 185
quit -sim
# End time: 21:00:50 on Nov 23,2019, Elapsed time: 0:02:40
# Errors: 0, Warnings: 0
vsim work.accel_stim
# vsim work.accel_stim 
# Start time: 21:00:54 on Nov 23,2019
# Loading sv_std.std
# Loading work.accel_stim
# Loading work.branch_accel
# Loading work.register
# Loading work.mux2_1
# Loading work.zero_flag
# Loading work.D_FF_en
# Loading work.D_FF
do branch_accel_wave.do
run -all
# ** Note: $stop    : branch_accel.sv(185)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 185
vlog branch_accel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:19 on Nov 23,2019
# vlog -reportprogress 300 branch_accel.sv 
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# 
# Top level modules:
# 	accel_stim
# End time: 21:01:19 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.accel_stim
# Loading work.branch_accel
# ** Note: $stop    : branch_accel.sv(185)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 185
vlog branch_accel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:52 on Nov 23,2019
# vlog -reportprogress 300 branch_accel.sv 
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# 
# Top level modules:
# 	accel_stim
# End time: 21:02:52 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.accel_stim
# Loading work.branch_accel
# ** Note: $stop    : branch_accel.sv(187)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 187
vlog branch_accel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:11 on Nov 23,2019
# vlog -reportprogress 300 branch_accel.sv 
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# 
# Top level modules:
# 	accel_stim
# End time: 21:04:11 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.accel_stim
# Loading work.branch_accel
# ** Note: $stop    : branch_accel.sv(194)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 194
vlog branch_accel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:35 on Nov 23,2019
# vlog -reportprogress 300 branch_accel.sv 
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# 
# Top level modules:
# 	accel_stim
# End time: 21:04:35 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.accel_stim
# Loading work.branch_accel
# ** Note: $stop    : branch_accel.sv(194)
#    Time: 1350 ns  Iteration: 1  Instance: /accel_stim
# Break in Module accel_stim at branch_accel.sv line 194
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:37 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 21:05:37 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipelinedstim
# End time: 21:05:49 on Nov 23,2019, Elapsed time: 0:04:55
# Errors: 0, Warnings: 0
# vsim work.pipelinedstim 
# Start time: 21:05:49 on Nov 23,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
do pipelined_wave.do
run -all
# Running benchmark: ./benchmarks/test01_AddiB.arm
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
add wave -position 15  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/Aw
add wave -position 15  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/Aa
add wave -position 15  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/Ab
add wave -position 19  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/Aw_1cyc
add wave -position 20  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/Aw_2cyc
add wave -position 21  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/reg1_sel
add wave -position 22  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/reg2_sel
add wave -position 26  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/reg1_mux_in
add wave -position 27  sim:/pipelinedstim/dut/datapath/RegisterStage/fu/reg2_mux_in
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(23)
#    Time: 150750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 23
add wave -position 0  sim:/pipelinedstim/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:01 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# ** Error: reg_dec_staged.sv(93): (vlog-2730) Undefined variable: 'Rd_x30_in0'.
# -- Compiling module reg_dec_staged_testbench
# End time: 21:19:01 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:10 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 21:19:10 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog pipelinedstim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Nov 23,2019
# vlog -reportprogress 300 pipelinedstim.sv 
# -- Compiling module pipelinedstim
# 
# Top level modules:
# 	pipelinedstim
# End time: 21:19:22 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.pipelinedstim
# Loading work.reg_dec_staged
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 25750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 19  sim:/pipelinedstim/dut/datapath/ALUstage/flag_wr_en
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/alu_neg
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/alu_zero
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/alu_overf
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/alu_cOut
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/flag_neg
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/flag_zero
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/flag_overf
add wave -position 22  sim:/pipelinedstim/dut/datapath/ALUstage/flag_cOut
add wave -position 19  sim:/pipelinedstim/dut/datapath/ALUstage/reg1
add wave -position 19  sim:/pipelinedstim/dut/datapath/ALUstage/reg2
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/Aw_out
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/MemToReg_out
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/RegWrite_out
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/MemWrite_out
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/Rd_X30_out
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/PCPlusFour_out
add wave -position 30  sim:/pipelinedstim/dut/datapath/ALUstage/ALU_fw
add wave -position 23  sim:/pipelinedstim/dut/datapath/ALUstage/ALU_out
add wave -position 29  sim:/pipelinedstim/dut/datapath/ALUstage/ALU_op
add wave -position 34  sim:/pipelinedstim/dut/datapath/ALUstage/reg2mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 25750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:04 on Nov 23,2019
# vlog -reportprogress 300 control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 21:36:04 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position 39  sim:/pipelinedstim/dut/datapath/MemToReg_EX_MEM
add wave -position 39  sim:/pipelinedstim/dut/datapath/RegWrite_EX_MEM
add wave -position 39  sim:/pipelinedstim/dut/datapath/MemWrite_EX_MEM
add wave -position 43  sim:/pipelinedstim/dut/datapath/Rd_X30_EX_MEM
add wave -position 44  sim:/pipelinedstim/dut/datapath/reg2_EX_MEM
add wave -position 39  sim:/pipelinedstim/dut/datapath/Aw_EX_MEM
add wave -position 39  sim:/pipelinedstim/dut/datapath/PCPlusFour_EX_MEM
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:42 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# ** Error: forwarding_unit.sv(34): (vlog-2730) Undefined variable: 'ALUSrc'.
# ** Error: forwarding_unit.sv(2): (vlog-2730) Undefined variable: 'ALUSrc'.
# ** Error: forwarding_unit.sv(2): Identifier must be declared with a port mode: ALUSrc.
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 21:52:42 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 21:53:17 on Nov 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 25750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 7  sim:/pipelinedstim/dut/datapath/Aw_in
add wave -position 7  sim:/pipelinedstim/dut/datapath/PCPlusFour_WB
add wave -position 7  sim:/pipelinedstim/dut/datapath/RegWrite_in
add wave -position 12  sim:/pipelinedstim/dut/datapath/Mem_MEM_DEC
add wave -position 7  sim:/pipelinedstim/dut/datapath/Aw_in
add wave -position 7  sim:/pipelinedstim/dut/datapath/Rd_X30_WB
add wave -position 7  sim:/pipelinedstim/dut/datapath/MemStage_in
add wave -position 4  sim:/pipelinedstim/dut/datapath/PCPlusFour
add wave -position 29  sim:/pipelinedstim/dut/datapath/Aw_in
add wave -position 29  sim:/pipelinedstim/dut/datapath/MemStage_in
add wave -position 29  sim:/pipelinedstim/dut/datapath/PCPlusFour_WB
add wave -position 29  sim:/pipelinedstim/dut/datapath/Rd_X30_WB
add wave -position 29  sim:/pipelinedstim/dut/datapath/RegWrite_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 25750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:04:48 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 22:04:48 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.reg_dec_staged
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 25750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:36 on Nov 23,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:05:36 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog pipelinedstim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:05:49 on Nov 23,2019
# vlog -reportprogress 300 pipelinedstim.sv 
# -- Compiling module pipelinedstim
# 
# Top level modules:
# 	pipelinedstim
# End time: 22:05:49 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.pipelinedstim
# Loading work.instructmem
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150750 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog pipelinedstim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:09 on Nov 23,2019
# vlog -reportprogress 300 pipelinedstim.sv 
# -- Compiling module pipelinedstim
# 
# Top level modules:
# 	pipelinedstim
# End time: 22:09:09 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -all
# Loading work.pipelinedstim
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 45  sim:/pipelinedstim/dut/datapath/ALUstage/flagreg/wr_en
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 39  sim:/pipelinedstim/dut/datapath/ALU_EX_DEC
add wave -position 39  sim:/pipelinedstim/dut/datapath/ALU_EX_MEM
restart -f; run -all
# ** Warning: Design size of 8700 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog mem_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:19 on Nov 23,2019
# vlog -reportprogress 300 mem_staged.sv 
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# 
# Top level modules:
# 	mem_staged_stim
# End time: 23:03:19 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a;;
# Loading work.mem_staged
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:41 on Nov 23,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:05:41 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.instructmem
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:06 on Nov 23,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:07:06 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.instructmem
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
add wave -position 4  sim:/pipelinedstim/dut/PC/brtaken_mux
add wave -position 3  sim:/pipelinedstim/dut/PC/BrAddr26
add wave -position 4  sim:/pipelinedstim/dut/PC/CondAddr19
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:31 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 23:21:31 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.reg_dec_staged
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:47 on Nov 23,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:23:47 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.instructmem
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 43  sim:/pipelinedstim/dut/datapath/MemoryStage/memory/mem
restart -f; run -a
# ** Warning: Design size of 8290 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:21 on Nov 23,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 23:36:21 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.reg_dec_staged
# ** Warning: Design size of 8294 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 17  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadData1
add wave -position 17  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadData2
add wave -position 17  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadRegister1
add wave -position 17  sim:/pipelinedstim/dut/datapath/RegisterStage/rf/ReadRegister2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
restart -f; run -a
# ** Warning: Design size of 8294 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:58:20 on Nov 23,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# ** Error: (vlog-13069) alu_staged.sv(6): near "ALU_out": syntax error, unexpected IDENTIFIER, expecting ')'.
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# ** Error: (vlog-13069) datapath_staged.sv(55): near "Dbmem_out": syntax error, unexpected IDENTIFIER, expecting .* or '.'.
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# ** Error: mem_staged.sv(4): Identifier must be declared with a port mode: Dbmem_in.
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# ** Error: reg_dec_staged.sv(9): Identifier must be declared with a port mode: Dbmem_out.
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# End time: 23:58:20 on Nov 23,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:00:19 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 00:00:19 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Error: (vsim-3389) datapath_staged.sv(75): Port 'reg2mem_in' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/MemoryStage File: mem_staged.sv
# ** Fatal: (vsim-3365) datapath_staged.sv(75): Too many port connections. Expected 15, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /pipelinedstim/dut/datapath/MemoryStage File: mem_staged.sv
# FATAL ERROR while loading design
# No Design Loaded!
vlog *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:01:31 on Nov 24,2019
# vlog -reportprogress 300 D_FF.sv D_FF_en.sv alu.sv alu_staged.sv branch_accel.sv control.sv datamem.sv datapath.sv datapath_staged.sv de_1_2.sv de_2_4.sv de_4_16.sv de_5_32.sv flag_register.sv forwarding_unit.sv full_adder.sv instructmem.sv mem_staged.sv mux16_1.sv mux2_1.sv mux32_1.sv mux4_1.sv mux8_1.sv n_bit_adder.sv nth_alu.sv pipelinedstim.sv processor.sv processor_pipelined.sv processorstim.sv program_counter.sv program_counter_staged.sv reg_dec_staged.sv regfile.sv register.sv shift_left.sv sign_extend.sv zero_flag.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# -- Compiling module alu
# -- Compiling module alu_staged
# -- Compiling module ALU_staged_stim
# -- Compiling module branch_accel
# -- Compiling module accel_stim
# -- Compiling module control
# -- Compiling module control_testbench
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# -- Compiling module datapath
# -- Compiling module datapath_testbench
# -- Compiling module datapath_staged
# -- Compiling module de_1_2
# -- Compiling module de_1_2_testbench
# -- Compiling module de_2_4
# -- Compiling module de_2_4_testbench
# -- Compiling module de_4_16
# -- Compiling module de_4_16_testbench
# -- Compiling module de_5_32
# -- Compiling module de_5_32_testbench
# -- Compiling module flag_register
# -- Compiling module flag_register_testbench
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# -- Compiling module mem_staged
# -- Compiling module mem_staged_stim
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# -- Compiling module n_bit_adder
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# -- Compiling module pipelinedstim
# -- Compiling module processor
# -- Compiling module processor_pipelined
# -- Compiling module processorstim
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# -- Compiling module program_counter_staged
# -- Compiling module pc_staged_stim
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# -- Compiling module regfile
# -- Compiling module regstim
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module shift_left
# -- Compiling module shift_left_testbench
# -- Compiling module sign_extend
# -- Compiling module sign_extend_testbench
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# 	ALU_staged_stim
# 	accel_stim
# 	control_testbench
# 	datamem_testbench
# 	datapath_testbench
# 	de_1_2_testbench
# 	de_2_4_testbench
# 	de_4_16_testbench
# 	de_5_32_testbench
# 	flag_register_testbench
# 	forwarding_unit_testbench
# 	full_adder_testbench
# 	instructmem_testbench
# 	mem_staged_stim
# 	mux16_1_testbench
# 	mux2_1_testbench
# 	mux32_1_testbench
# 	mux4_1_testbench
# 	mux8_1_testbench
# 	nth_alu_testbench
# 	pipelinedstim
# 	processorstim
# 	program_counter_testbench
# 	pc_staged_stim
# 	reg_dec_staged_testbench
# 	regstim
# 	register_testbench
# 	shift_left_testbench
# 	sign_extend_testbench
# 	zero_flag_testbench
# End time: 00:01:31 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# No Design Loaded!
vsim work.pipelined_stim
# vsim work.pipelined_stim 
# Start time: 21:05:49 on Nov 23,2019
# ** Error: (vsim-3170) Could not find 'pipelined_stim'.
#         Searched libraries:
#             C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/work
# Error loading design
# End time: 00:01:43 on Nov 24,2019, Elapsed time: 2:55:54
# Errors: 14, Warnings: 20
vsim work.pipelinedstim
# vsim work.pipelinedstim 
# Start time: 00:01:51 on Nov 24,2019
# Loading sv_std.std
# Loading work.pipelinedstim
# Loading work.processor_pipelined
# Loading work.program_counter_staged
# Loading work.register
# Loading work.instructmem
# Loading work.n_bit_adder
# Loading work.full_adder
# Loading work.sign_extend
# Loading work.shift_left
# Loading work.mux2_1
# Loading work.datapath_staged
# Loading work.reg_dec_staged
# Loading work.control
# Loading work.regfile
# Loading work.de_5_32
# Loading work.de_1_2
# Loading work.de_4_16
# Loading work.de_2_4
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.forwarding_unit
# Loading work.branch_accel
# Loading work.zero_flag
# Loading work.alu_staged
# Loading work.alu
# Loading work.nth_alu
# Loading work.flag_register
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mem_staged
# Loading work.datamem
# ** Warning: Design size of 8294 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -a
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
add wave -position 48  sim:/pipelinedstim/dut/datapath/MemoryStage/memory/address
add wave -position 48  sim:/pipelinedstim/dut/datapath/MemoryStage/memory/write_data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
restart -f; run -a
# ** Warning: Design size of 8294 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
vlog reg_dec_staged.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:25 on Nov 24,2019
# vlog -reportprogress 300 reg_dec_staged.sv 
# -- Compiling module reg_dec_staged
# -- Compiling module reg_dec_staged_testbench
# 
# Top level modules:
# 	reg_dec_staged_testbench
# End time: 00:21:25 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.reg_dec_staged
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : pipelinedstim.sv(24)
#    Time: 150250 ns  Iteration: 1  Instance: /pipelinedstim
# Break in Module pipelinedstim at pipelinedstim.sv line 24
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/izfan/OneDrive/Documents/Quarter Documents/Fall 2019/EE469 Files/Labs/EE469_ComputerArchitecture/EE469_lab4_pipelined/pipelined_wave.do}
vlog instructmem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:16 on Nov 24,2019
# vlog -reportprogress 300 instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:23:16 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f; run -a
# Loading work.instructmem
# ** Warning: Design size of 8487 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Running benchmark: ./benchmarks/test05_Blt.arm
