{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 16:04:08 2023 " "Info: Processing started: Wed May 24 16:04:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DiplomskiRad -c DiplomskiRad " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DiplomskiRad -c DiplomskiRad" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCKL " "Info: Assuming node \"SCKL\" is an undefined clock" {  } { { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCKL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCKL register Aparat_za_kafu:inst\|r_price_product_counter\[0\] register Aparat_za_kafu:inst\|r_price_product_counter\[7\] 57.14 MHz 17.5 ns Internal " "Info: Clock \"SCKL\" has Internal fmax of 57.14 MHz between source register \"Aparat_za_kafu:inst\|r_price_product_counter\[0\]\" and destination register \"Aparat_za_kafu:inst\|r_price_product_counter\[7\]\" (period= 17.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.100 ns + Longest register register " "Info: + Longest register to register delay is 15.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Aparat_za_kafu:inst\|r_price_product_counter\[0\] 1 REG LC25 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC25; Fanout = 36; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Aparat_za_kafu:inst|r_price_product_counter[0] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(3.700 ns) 5.600 ns Aparat_za_kafu:inst\|lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~24 2 COMB SEXP116 2 " "Info: 2: + IC(1.900 ns) + CELL(3.700 ns) = 5.600 ns; Loc. = SEXP116; Fanout = 2; COMB Node = 'Aparat_za_kafu:inst\|lpm_add_sub:Add1\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[5\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Aparat_za_kafu:inst|r_price_product_counter[0] Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 9.600 ns Aparat_za_kafu:inst\|lpm_add_sub:Add1\|addcore:adder\[0\]\|bg_out~17 3 COMB LC118 4 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 9.600 ns; Loc. = LC118; Fanout = 4; COMB Node = 'Aparat_za_kafu:inst\|lpm_add_sub:Add1\|addcore:adder\[0\]\|bg_out~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 649 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 14.000 ns Aparat_za_kafu:inst\|r_price_product_counter\[7\]~228 4 COMB LC41 1 " "Info: 4: + IC(1.400 ns) + CELL(3.000 ns) = 14.000 ns; Loc. = LC41; Fanout = 1; COMB Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[7\]~228'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 Aparat_za_kafu:inst|r_price_product_counter[7]~228 } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 15.100 ns Aparat_za_kafu:inst\|r_price_product_counter\[7\] 5 REG LC42 32 " "Info: 5: + IC(0.000 ns) + CELL(1.100 ns) = 15.100 ns; Loc. = LC42; Fanout = 32; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[7]~228 Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 78.15 % ) " "Info: Total cell delay = 11.800 ns ( 78.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.300 ns ( 21.85 % ) " "Info: Total interconnect delay = 3.300 ns ( 21.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[0] Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 Aparat_za_kafu:inst|r_price_product_counter[7]~228 Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[0] {} Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 {} Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 {} Aparat_za_kafu:inst|r_price_product_counter[7]~228 {} Aparat_za_kafu:inst|r_price_product_counter[7] {} } { 0.000ns 1.900ns 0.000ns 1.400ns 0.000ns } { 0.000ns 3.700ns 4.000ns 3.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCKL destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"SCKL\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns SCKL 1 CLK PIN_84 38 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_84; Fanout = 38; CLK Node = 'SCKL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.100 ns) 5.300 ns Aparat_za_kafu:inst\|r_price_product_counter\[7\] 2 REG LC42 32 " "Info: 2: + IC(0.600 ns) + CELL(3.100 ns) = 5.300 ns; Loc. = LC42; Fanout = 32; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 88.68 % ) " "Info: Total cell delay = 4.700 ns ( 88.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 11.32 % ) " "Info: Total interconnect delay = 0.600 ns ( 11.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[7] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCKL source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"SCKL\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns SCKL 1 CLK PIN_84 38 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_84; Fanout = 38; CLK Node = 'SCKL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.100 ns) 5.300 ns Aparat_za_kafu:inst\|r_price_product_counter\[0\] 2 REG LC25 36 " "Info: 2: + IC(0.600 ns) + CELL(3.100 ns) = 5.300 ns; Loc. = LC25; Fanout = 36; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[0] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 88.68 % ) " "Info: Total cell delay = 4.700 ns ( 88.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 11.32 % ) " "Info: Total interconnect delay = 0.600 ns ( 11.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[0] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[7] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[0] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[0] Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 Aparat_za_kafu:inst|r_price_product_counter[7]~228 Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[0] {} Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~24 {} Aparat_za_kafu:inst|lpm_add_sub:Add1|addcore:adder[0]|bg_out~17 {} Aparat_za_kafu:inst|r_price_product_counter[7]~228 {} Aparat_za_kafu:inst|r_price_product_counter[7] {} } { 0.000ns 1.900ns 0.000ns 1.400ns 0.000ns } { 0.000ns 3.700ns 4.000ns 3.000ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[7] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[0] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Aparat_za_kafu:inst\|r_price_product_counter\[6\] i_money_value\[0\] SCKL 10.900 ns register " "Info: tsu for register \"Aparat_za_kafu:inst\|r_price_product_counter\[6\]\" (data pin = \"i_money_value\[0\]\", clock pin = \"SCKL\") is 10.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.200 ns + Longest pin register " "Info: + Longest pin to register delay is 15.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns i_money_value\[0\] 1 PIN PIN_16 111 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_16; Fanout = 111; PIN Node = 'i_money_value\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_money_value[0] } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 432 0 192 448 "i_money_value\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(3.700 ns) 5.700 ns Aparat_za_kafu:inst\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[6\]~46 2 COMB SEXP106 1 " "Info: 2: + IC(1.800 ns) + CELL(3.700 ns) = 5.700 ns; Loc. = SEXP106; Fanout = 1; COMB Node = 'Aparat_za_kafu:inst\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[6\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { i_money_value[0] Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 9.700 ns Aparat_za_kafu:inst\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[6\]~47 3 COMB LC102 7 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 9.700 ns; Loc. = LC102; Fanout = 7; COMB Node = 'Aparat_za_kafu:inst\|lpm_add_sub:Add0\|addcore:adder\[0\]\|a_csnbuffer:result_node\|sout_node\[6\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 14.100 ns Aparat_za_kafu:inst\|r_price_product_counter\[6\]~219 4 COMB LC92 1 " "Info: 4: + IC(1.400 ns) + CELL(3.000 ns) = 14.100 ns; Loc. = LC92; Fanout = 1; COMB Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[6\]~219'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 Aparat_za_kafu:inst|r_price_product_counter[6]~219 } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 15.200 ns Aparat_za_kafu:inst\|r_price_product_counter\[6\] 5 REG LC93 37 " "Info: 5: + IC(0.000 ns) + CELL(1.100 ns) = 15.200 ns; Loc. = LC93; Fanout = 37; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Aparat_za_kafu:inst|r_price_product_counter[6]~219 Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 78.95 % ) " "Info: Total cell delay = 12.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 21.05 % ) " "Info: Total interconnect delay = 3.200 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { i_money_value[0] Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 Aparat_za_kafu:inst|r_price_product_counter[6]~219 Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { i_money_value[0] {} i_money_value[0]~out {} Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 {} Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 {} Aparat_za_kafu:inst|r_price_product_counter[6]~219 {} Aparat_za_kafu:inst|r_price_product_counter[6] {} } { 0.000ns 0.000ns 1.800ns 0.000ns 1.400ns 0.000ns } { 0.000ns 0.200ns 3.700ns 4.000ns 3.000ns 1.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCKL destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"SCKL\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns SCKL 1 CLK PIN_84 38 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_84; Fanout = 38; CLK Node = 'SCKL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.100 ns) 5.300 ns Aparat_za_kafu:inst\|r_price_product_counter\[6\] 2 REG LC93 37 " "Info: 2: + IC(0.600 ns) + CELL(3.100 ns) = 5.300 ns; Loc. = LC93; Fanout = 37; REG Node = 'Aparat_za_kafu:inst\|r_price_product_counter\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 88.68 % ) " "Info: Total cell delay = 4.700 ns ( 88.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 11.32 % ) " "Info: Total interconnect delay = 0.600 ns ( 11.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[6] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.200 ns" { i_money_value[0] Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 Aparat_za_kafu:inst|r_price_product_counter[6]~219 Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.200 ns" { i_money_value[0] {} i_money_value[0]~out {} Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~46 {} Aparat_za_kafu:inst|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node|sout_node[6]~47 {} Aparat_za_kafu:inst|r_price_product_counter[6]~219 {} Aparat_za_kafu:inst|r_price_product_counter[6] {} } { 0.000ns 0.000ns 1.800ns 0.000ns 1.400ns 0.000ns } { 0.000ns 0.200ns 3.700ns 4.000ns 3.000ns 1.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_price_product_counter[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_price_product_counter[6] {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SCKL o_product_delivery_sel_ena Aparat_za_kafu:inst\|o_product_delivery_sel_ena 7.100 ns register " "Info: tco from clock \"SCKL\" to destination pin \"o_product_delivery_sel_ena\" through register \"Aparat_za_kafu:inst\|o_product_delivery_sel_ena\" is 7.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCKL source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"SCKL\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns SCKL 1 CLK PIN_84 38 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_84; Fanout = 38; CLK Node = 'SCKL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.100 ns) 5.300 ns Aparat_za_kafu:inst\|o_product_delivery_sel_ena 2 REG LC69 2 " "Info: 2: + IC(0.600 ns) + CELL(3.100 ns) = 5.300 ns; Loc. = LC69; Fanout = 2; REG Node = 'Aparat_za_kafu:inst\|o_product_delivery_sel_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { SCKL Aparat_za_kafu:inst|o_product_delivery_sel_ena } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 88.68 % ) " "Info: Total cell delay = 4.700 ns ( 88.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 11.32 % ) " "Info: Total interconnect delay = 0.600 ns ( 11.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|o_product_delivery_sel_ena } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|o_product_delivery_sel_ena {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.400 ns + Longest register pin " "Info: + Longest register to pin delay is 0.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Aparat_za_kafu:inst\|o_product_delivery_sel_ena 1 REG LC69 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC69; Fanout = 2; REG Node = 'Aparat_za_kafu:inst\|o_product_delivery_sel_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Aparat_za_kafu:inst|o_product_delivery_sel_ena } "NODE_NAME" } } { "Aparat_za_kafu.vhd" "" { Text "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/Aparat_za_kafu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 0.400 ns o_product_delivery_sel_ena 2 PIN PIN_46 0 " "Info: 2: + IC(0.000 ns) + CELL(0.400 ns) = 0.400 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'o_product_delivery_sel_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Aparat_za_kafu:inst|o_product_delivery_sel_ena o_product_delivery_sel_ena } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 256 1032 1265 272 "o_product_delivery_sel_ena" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.400 ns ( 100.00 % ) " "Info: Total cell delay = 0.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Aparat_za_kafu:inst|o_product_delivery_sel_ena o_product_delivery_sel_ena } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.400 ns" { Aparat_za_kafu:inst|o_product_delivery_sel_ena {} o_product_delivery_sel_ena {} } { 0.000ns 0.000ns } { 0.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|o_product_delivery_sel_ena } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|o_product_delivery_sel_ena {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Aparat_za_kafu:inst|o_product_delivery_sel_ena o_product_delivery_sel_ena } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.400 ns" { Aparat_za_kafu:inst|o_product_delivery_sel_ena {} o_product_delivery_sel_ena {} } { 0.000ns 0.000ns } { 0.000ns 0.400ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Aparat_za_kafu:inst\|r_st_present.state_bit_2 i_refound SCKL 2.400 ns register " "Info: th for register \"Aparat_za_kafu:inst\|r_st_present.state_bit_2\" (data pin = \"i_refound\", clock pin = \"SCKL\") is 2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCKL destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"SCKL\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 1.600 ns SCKL 1 CLK PIN_84 38 " "Info: 1: + IC(0.000 ns) + CELL(1.600 ns) = 1.600 ns; Loc. = PIN_84; Fanout = 38; CLK Node = 'SCKL'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCKL } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 208 8 176 224 "SCKL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.100 ns) 5.300 ns Aparat_za_kafu:inst\|r_st_present.state_bit_2 2 REG LC78 140 " "Info: 2: + IC(0.600 ns) + CELL(3.100 ns) = 5.300 ns; Loc. = LC78; Fanout = 140; REG Node = 'Aparat_za_kafu:inst\|r_st_present.state_bit_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { SCKL Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 88.68 % ) " "Info: Total cell delay = 4.700 ns ( 88.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 11.32 % ) " "Info: Total interconnect delay = 0.600 ns ( 11.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_st_present.state_bit_2 {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.700 ns + " "Info: + Micro hold delay of destination is 1.700 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns i_refound 1 PIN PIN_5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'i_refound'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_refound } "NODE_NAME" } } { "test_sema.bdf" "" { Schematic "C:/Users/Lazar/OneDrive/Desktop/Moj diplomski novija verzija/Diplomski/test_sema.bdf" { { 152 8 176 168 "i_refound" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(3.000 ns) 4.600 ns Aparat_za_kafu:inst\|r_st_present.state_bit_2 2 REG LC78 140 " "Info: 2: + IC(1.400 ns) + CELL(3.000 ns) = 4.600 ns; Loc. = LC78; Fanout = 140; REG Node = 'Aparat_za_kafu:inst\|r_st_present.state_bit_2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { i_refound Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.200 ns ( 69.57 % ) " "Info: Total cell delay = 3.200 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.400 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { i_refound Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { i_refound {} i_refound~out {} Aparat_za_kafu:inst|r_st_present.state_bit_2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { SCKL Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { SCKL {} SCKL~out {} Aparat_za_kafu:inst|r_st_present.state_bit_2 {} } { 0.000ns 0.000ns 0.600ns } { 0.000ns 1.600ns 3.100ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { i_refound Aparat_za_kafu:inst|r_st_present.state_bit_2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { i_refound {} i_refound~out {} Aparat_za_kafu:inst|r_st_present.state_bit_2 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.200ns 3.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 16:04:08 2023 " "Info: Processing ended: Wed May 24 16:04:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
