# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multipler_6b.srcs/sources_1/imports/modules/FSM_Template v1_00.v" \
"../../../../multipler_6b.srcs/sources_1/imports/modules/cntr_up_clr_nb_v1_03.v" \
"../../../../multipler_6b.srcs/sources_1/new/mult_6b.v" \
"../../../../multipler_6b.srcs/sources_1/new/multipler.v" \
"../../../../multipler_6b.srcs/sources_1/imports/modules/mux_2t1_nb_v1_04.v" \
"../../../../multipler_6b.srcs/sources_1/imports/modules/rca_nb_v1_04.v" \
"../../../../multipler_6b.srcs/sources_1/imports/modules/reg_nb_v1_03.v" \
"../../../../multipler_6b.srcs/sources_1/imports/modules/usr_nb_v1_01.v" \
"../../../../multipler_6b.srcs/sim_1/new/test_multipler.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
