

================================================================
== Vivado HLS Report for 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s'
================================================================
* Date:           Fri Dec  4 16:20:16 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.65|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  133|  2089848|  133|  2089848|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   33|   33|        11|          -|          -|     3|    no    |
        | + Loop 1.1  |    9|    9|         3|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / (exitcond6)
	4  / (!exitcond6)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.30ns
ST_1: kernel_val_0_0_V [1/1] 0.00ns
entry:0  %kernel_val_0_0_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_0_1_V [1/1] 0.00ns
entry:1  %kernel_val_0_1_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_0_2_V_1 [1/1] 0.00ns
entry:2  %kernel_val_0_2_V_1 = alloca i8                 ; <i8*> [#uses=3]

ST_1: kernel_val_1_0_V [1/1] 0.00ns
entry:3  %kernel_val_1_0_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_1_1_V [1/1] 0.00ns
entry:4  %kernel_val_1_1_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_1_2_V [1/1] 0.00ns
entry:5  %kernel_val_1_2_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_2_0_V [1/1] 0.00ns
entry:6  %kernel_val_2_0_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_2_1_V [1/1] 0.00ns
entry:7  %kernel_val_2_1_V = alloca i8                   ; <i8*> [#uses=3]

ST_1: kernel_val_2_2_V_1 [1/1] 0.00ns
entry:8  %kernel_val_2_2_V_1 = alloca i8                 ; <i8*> [#uses=3]

ST_1: empty [1/1] 0.00ns
entry:9  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_2_V, [8 x i8]* @str200, i32 0, i32 0, i32 0, [8 x i8]* @str200) ; <i32> [#uses=0]

ST_1: empty_143 [1/1] 0.00ns
entry:10  %empty_143 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_1_V, [8 x i8]* @str197, i32 0, i32 0, i32 0, [8 x i8]* @str197) ; <i32> [#uses=0]

ST_1: empty_144 [1/1] 0.00ns
entry:11  %empty_144 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_dst_data_stream_0_V, [8 x i8]* @str194, i32 0, i32 0, i32 0, [8 x i8]* @str194) ; <i32> [#uses=0]

ST_1: empty_145 [1/1] 0.00ns
entry:12  %empty_145 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_2_V, [8 x i8]* @str191, i32 0, i32 0, i32 0, [8 x i8]* @str191) ; <i32> [#uses=0]

ST_1: empty_146 [1/1] 0.00ns
entry:13  %empty_146 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_1_V, [8 x i8]* @str188, i32 0, i32 0, i32 0, [8 x i8]* @str188) ; <i32> [#uses=0]

ST_1: empty_147 [1/1] 0.00ns
entry:14  %empty_147 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %p_src_data_stream_0_V, [8 x i8]* @str185, i32 0, i32 0, i32 0, [8 x i8]* @str185) ; <i32> [#uses=0]

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
entry:15  %p_src_cols_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_cols_V_read) ; <i12> [#uses=1]

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
entry:16  %p_src_rows_V_read_1 = call i12 @_ssdm_op_WireRead.i12(i12 %p_src_rows_V_read) ; <i12> [#uses=1]

ST_1: stg_24 [1/1] 1.30ns
entry:17  br label %bb4


 <State 2>: 2.73ns
ST_2: i [1/1] 0.00ns
bb4:0  %i = phi i2 [ 0, %entry ], [ %i_1, %bb2 ]       ; <i2> [#uses=9]

ST_2: i_cast [1/1] 0.00ns
bb4:1  %i_cast = zext i2 %i to i5                      ; <i5> [#uses=1]

ST_2: stg_27 [1/1] 0.00ns
bb4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: exitcond [1/1] 1.36ns
bb4:3  %exitcond = icmp eq i2 %i, -1                   ; <i1> [#uses=1]

ST_2: i_1 [1/1] 0.80ns
bb4:4  %i_1 = add i2 %i, 1                             ; <i2> [#uses=1]

ST_2: stg_30 [1/1] 0.00ns
bb4:5  br i1 %exitcond, label %bb5, label %bb2.preheader

ST_2: p_shl [1/1] 0.00ns
bb2.preheader:0  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0) ; <i4> [#uses=1]

ST_2: p_shl_cast [1/1] 0.00ns
bb2.preheader:1  %p_shl_cast = zext i4 %p_shl to i5              ; <i5> [#uses=1]

ST_2: tmp [1/1] 0.80ns
bb2.preheader:2  %tmp = sub i5 %p_shl_cast, %i_cast              ; <i5> [#uses=1]

ST_2: sel_tmp [1/1] 1.36ns
bb2.preheader:3  %sel_tmp = icmp eq i2 %i, 0                     ; <i1> [#uses=2]

ST_2: sel_tmp14 [1/1] 1.36ns
bb2.preheader:4  %sel_tmp14 = icmp eq i2 %i, 1                   ; <i1> [#uses=4]

ST_2: sel_tmp29 [1/1] 1.36ns
bb2.preheader:5  %sel_tmp29 = icmp ne i2 %i, 0                   ; <i1> [#uses=1]

ST_2: sel_tmp30 [1/1] 1.36ns
bb2.preheader:6  %sel_tmp30 = icmp ne i2 %i, 1                   ; <i1> [#uses=1]

ST_2: sel_tmp31 [1/1] 1.37ns
bb2.preheader:7  %sel_tmp31 = and i1 %sel_tmp29, %sel_tmp30      ; <i1> [#uses=2]

ST_2: stg_39 [1/1] 1.30ns
bb2.preheader:8  br label %bb2

ST_2: kernel_val_0_0_V_load [1/1] 0.00ns
bb5:0  %kernel_val_0_0_V_load = load i8* %kernel_val_0_0_V ; <i8> [#uses=1]

ST_2: kernel_val_0_1_V_load [1/1] 0.00ns
bb5:1  %kernel_val_0_1_V_load = load i8* %kernel_val_0_1_V ; <i8> [#uses=1]

ST_2: kernel_val_0_2_V_1_load [1/1] 0.00ns
bb5:2  %kernel_val_0_2_V_1_load = load i8* %kernel_val_0_2_V_1 ; <i8> [#uses=1]

ST_2: kernel_val_1_0_V_load [1/1] 0.00ns
bb5:3  %kernel_val_1_0_V_load = load i8* %kernel_val_1_0_V ; <i8> [#uses=1]

ST_2: kernel_val_1_1_V_load [1/1] 0.00ns
bb5:4  %kernel_val_1_1_V_load = load i8* %kernel_val_1_1_V ; <i8> [#uses=1]

ST_2: kernel_val_1_2_V_load [1/1] 0.00ns
bb5:5  %kernel_val_1_2_V_load = load i8* %kernel_val_1_2_V ; <i8> [#uses=1]

ST_2: kernel_val_2_0_V_load [1/1] 0.00ns
bb5:6  %kernel_val_2_0_V_load = load i8* %kernel_val_2_0_V ; <i8> [#uses=1]

ST_2: kernel_val_2_1_V_load [1/1] 0.00ns
bb5:7  %kernel_val_2_1_V_load = load i8* %kernel_val_2_1_V ; <i8> [#uses=1]

ST_2: kernel_val_2_2_V_1_load [1/1] 0.00ns
bb5:8  %kernel_val_2_2_V_1_load = load i8* %kernel_val_2_2_V_1 ; <i8> [#uses=1]

ST_2: stg_49 [2/2] 0.00ns
bb5:9  call fastcc void @"filter_opr<filter2d_kernel,16,16,ap_int<8>,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %kernel_val_0_0_V_load, i8 %kernel_val_0_1_V_load, i8 %kernel_val_0_2_V_1_load, i8 %kernel_val_1_0_V_load, i8 %kernel_val_1_1_V_load, i8 %kernel_val_1_2_V_load, i8 %kernel_val_2_0_V_load, i8 %kernel_val_2_1_V_load, i8 %kernel_val_2_2_V_1_load, i12 %p_src_rows_V_read_1, i12 %p_src_cols_V_read_1)


 <State 3>: 4.11ns
ST_3: j [1/1] 0.00ns
bb2:0  %j = phi i2 [ 0, %bb2.preheader ], [ %j_1, %bb1_ifconv ] ; <i2> [#uses=8]

ST_3: j_cast [1/1] 0.00ns
bb2:1  %j_cast = zext i2 %j to i5                      ; <i5> [#uses=1]

ST_3: stg_52 [1/1] 0.00ns
bb2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: exitcond6 [1/1] 1.36ns
bb2:3  %exitcond6 = icmp eq i2 %j, -1                  ; <i1> [#uses=1]

ST_3: j_1 [1/1] 0.80ns
bb2:4  %j_1 = add i2 %j, 1                             ; <i2> [#uses=1]

ST_3: stg_55 [1/1] 0.00ns
bb2:5  br i1 %exitcond6, label %bb4, label %bb1_ifconv

ST_3: tmp_s [1/1] 1.72ns
bb1_ifconv:9  %tmp_s = add i5 %tmp, %j_cast                   ; <i5> [#uses=1]

ST_3: tmp_cast [1/1] 0.00ns
bb1_ifconv:10  %tmp_cast = sext i5 %tmp_s to i32               ; <i32> [#uses=1]

ST_3: tmp_1 [1/1] 0.00ns
bb1_ifconv:11  %tmp_1 = zext i32 %tmp_cast to i64              ; <i64> [#uses=1]

ST_3: a_addr [1/1] 0.00ns
bb1_ifconv:12  %a_addr = getelementptr [9 x i3]* @a, i64 0, i64 %tmp_1 ; <i3*> [#uses=1]

ST_3: a_load [2/2] 2.39ns
bb1_ifconv:13  %a_load = load i3* %a_addr                      ; <i3> [#uses=1]

ST_3: tmp_98 [1/1] 1.37ns
bb1_ifconv:22  %tmp_98 = or i2 %i, %j                          ; <i2> [#uses=1]

ST_3: tmp_99 [1/1] 1.36ns
bb1_ifconv:23  %tmp_99 = icmp eq i2 %tmp_98, 0                 ; <i1> [#uses=3]


 <State 4>: 5.47ns
ST_4: a_load [1/2] 2.39ns
bb1_ifconv:13  %a_load = load i3* %a_addr                      ; <i3> [#uses=1]

ST_4: sel_tmp5 [1/1] 1.36ns
bb1_ifconv:15  %sel_tmp5 = icmp ne i2 %j, 0                    ; <i1> [#uses=1]

ST_4: sel_tmp7 [1/1] 1.36ns
bb1_ifconv:16  %sel_tmp7 = icmp ne i2 %j, 1                    ; <i1> [#uses=1]

ST_4: tmp2 [1/1] 1.37ns
bb1_ifconv:17  %tmp2 = and i1 %sel_tmp5, %sel_tmp7             ; <i1> [#uses=1]

ST_4: sel_tmp11 [1/1] 1.36ns
bb1_ifconv:18  %sel_tmp11 = icmp eq i2 %j, 1                   ; <i1> [#uses=4]

ST_4: sel_tmp12 [1/1] 1.37ns
bb1_ifconv:19  %sel_tmp12 = and i1 %sel_tmp, %sel_tmp11        ; <i1> [#uses=2]

ST_4: sel_tmp24 [1/1] 1.37ns
bb1_ifconv:20  %sel_tmp24 = and i1 %sel_tmp14, %sel_tmp11      ; <i1> [#uses=2]

ST_4: sel_tmp32 [1/1] 1.37ns
bb1_ifconv:21  %sel_tmp32 = and i1 %sel_tmp31, %sel_tmp11      ; <i1> [#uses=1]

ST_4: sel_tmp39 [1/1] 1.36ns
bb1_ifconv:24  %sel_tmp39 = icmp eq i2 %j, 0                   ; <i1> [#uses=2]

ST_4: sel_tmp40 [1/1] 1.37ns
bb1_ifconv:25  %sel_tmp40 = and i1 %sel_tmp14, %sel_tmp39      ; <i1> [#uses=2]

ST_4: sel_tmp48 [1/1] 1.37ns
bb1_ifconv:26  %sel_tmp48 = and i1 %sel_tmp31, %sel_tmp39      ; <i1> [#uses=3]

ST_4: tmp3 [1/1] 1.37ns
bb1_ifconv:29  %tmp3 = or i1 %tmp2, %sel_tmp11                 ; <i1> [#uses=2]

ST_4: or_cond7 [1/1] 1.37ns
bb1_ifconv:30  %or_cond7 = and i1 %sel_tmp14, %tmp3            ; <i1> [#uses=3]

ST_4: tmp5 [1/1] 1.37ns
bb1_ifconv:32  %tmp5 = or i1 %sel_tmp14, %sel_tmp              ; <i1> [#uses=1]

ST_4: or_cond12 [1/1] 1.37ns
bb1_ifconv:33  %or_cond12 = and i1 %tmp3, %tmp5                ; <i1> [#uses=1]


 <State 5>: 5.48ns
ST_5: kernel_val_0_0_V_load_1 [1/1] 0.00ns
bb1_ifconv:0  %kernel_val_0_0_V_load_1 = load i8* %kernel_val_0_0_V ; <i8> [#uses=2]

ST_5: kernel_val_0_1_V_load_1 [1/1] 0.00ns
bb1_ifconv:1  %kernel_val_0_1_V_load_1 = load i8* %kernel_val_0_1_V ; <i8> [#uses=3]

ST_5: kernel_val_0_2_V_1_load_1 [1/1] 0.00ns
bb1_ifconv:2  %kernel_val_0_2_V_1_load_1 = load i8* %kernel_val_0_2_V_1 ; <i8> [#uses=4]

ST_5: kernel_val_1_0_V_load_1 [1/1] 0.00ns
bb1_ifconv:3  %kernel_val_1_0_V_load_1 = load i8* %kernel_val_1_0_V ; <i8> [#uses=2]

ST_5: kernel_val_1_1_V_load_1 [1/1] 0.00ns
bb1_ifconv:4  %kernel_val_1_1_V_load_1 = load i8* %kernel_val_1_1_V ; <i8> [#uses=2]

ST_5: kernel_val_1_2_V_load_1 [1/1] 0.00ns
bb1_ifconv:5  %kernel_val_1_2_V_load_1 = load i8* %kernel_val_1_2_V ; <i8> [#uses=3]

ST_5: kernel_val_2_0_V_load_1 [1/1] 0.00ns
bb1_ifconv:6  %kernel_val_2_0_V_load_1 = load i8* %kernel_val_2_0_V ; <i8> [#uses=1]

ST_5: kernel_val_2_1_V_load_1 [1/1] 0.00ns
bb1_ifconv:7  %kernel_val_2_1_V_load_1 = load i8* %kernel_val_2_1_V ; <i8> [#uses=3]

ST_5: kernel_val_2_2_V_1_load_1 [1/1] 0.00ns
bb1_ifconv:8  %kernel_val_2_2_V_1_load_1 = load i8* %kernel_val_2_2_V_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_0_V_3 [1/1] 0.00ns
bb1_ifconv:14  %kernel_val_2_0_V_3 = sext i3 %a_load to i8     ; <i8> [#uses=9]

ST_5: or_cond [1/1] 1.37ns
bb1_ifconv:27  %or_cond = or i1 %sel_tmp48, %sel_tmp40         ; <i1> [#uses=3]

ST_5: or_cond5 [1/1] 1.37ns
bb1_ifconv:28  %or_cond5 = or i1 %tmp_99, %sel_tmp32           ; <i1> [#uses=1]

ST_5: or_cond11 [1/1] 1.37ns
bb1_ifconv:31  %or_cond11 = or i1 %or_cond, %or_cond5          ; <i1> [#uses=6]

ST_5: or_cond13 [1/1] 1.37ns
bb1_ifconv:34  %or_cond13 = or i1 %or_cond11, %or_cond12       ; <i1> [#uses=2]

ST_5: kernel_val_2_2_V [1/1] 1.37ns
bb1_ifconv:35  %kernel_val_2_2_V = select i1 %or_cond13, i8 %kernel_val_2_2_V_1_load_1, i8 %kernel_val_2_0_V_3 ; <i8> [#uses=1]

ST_5: newSel20 [1/1] 1.37ns
bb1_ifconv:36  %newSel20 = select i1 %tmp_99, i8 %kernel_val_2_1_V_load_1, i8 %kernel_val_2_0_V_3 ; <i8> [#uses=1]

ST_5: newSel22 [1/1] 1.37ns
bb1_ifconv:37  %newSel22 = select i1 %or_cond, i8 %kernel_val_2_1_V_load_1, i8 %newSel20 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_10 [1/1] 1.37ns
bb1_ifconv:38  %kernel_val_2_2_V_10 = select i1 %or_cond11, i8 %newSel22, i8 %kernel_val_2_1_V_load_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_11 [1/1] 1.37ns
bb1_ifconv:39  %kernel_val_2_2_V_11 = select i1 %sel_tmp48, i8 %kernel_val_2_0_V_3, i8 %kernel_val_2_0_V_load_1 ; <i8> [#uses=1]

ST_5: newSel30 [1/1] 1.37ns
bb1_ifconv:40  %newSel30 = select i1 %sel_tmp24, i8 %kernel_val_1_2_V_load_1, i8 %kernel_val_2_0_V_3 ; <i8> [#uses=1]

ST_5: newSel34 [1/1] 1.37ns
bb1_ifconv:41  %newSel34 = select i1 %or_cond7, i8 %newSel30, i8 %kernel_val_1_2_V_load_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_12 [1/1] 1.37ns
bb1_ifconv:42  %kernel_val_2_2_V_12 = select i1 %or_cond11, i8 %kernel_val_1_2_V_load_1, i8 %newSel34 ; <i8> [#uses=1]

ST_5: newSel36 [1/1] 1.37ns
bb1_ifconv:43  %newSel36 = select i1 %sel_tmp24, i8 %kernel_val_2_0_V_3, i8 %kernel_val_1_1_V_load_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_13 [1/1] 1.37ns
bb1_ifconv:44  %kernel_val_2_2_V_13 = select i1 %or_cond11, i8 %kernel_val_1_1_V_load_1, i8 %newSel36 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_6 [1/1] 1.37ns
bb1_ifconv:45  %kernel_val_2_2_V_6 = select i1 %sel_tmp40, i8 %kernel_val_2_0_V_3, i8 %kernel_val_1_0_V_load_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_14 [1/1] 1.37ns
bb1_ifconv:46  %kernel_val_2_2_V_14 = select i1 %sel_tmp48, i8 %kernel_val_1_0_V_load_1, i8 %kernel_val_2_2_V_6 ; <i8> [#uses=1]

ST_5: newSel37 [1/1] 1.37ns
bb1_ifconv:47  %newSel37 = select i1 %sel_tmp12, i8 %kernel_val_0_2_V_1_load_1, i8 %kernel_val_2_0_V_3 ; <i8> [#uses=1]

ST_5: newSel38 [1/1] 1.37ns
bb1_ifconv:48  %newSel38 = select i1 %or_cond7, i8 %kernel_val_0_2_V_1_load_1, i8 %newSel37 ; <i8> [#uses=1]

ST_5: newSel39 [1/1] 1.37ns
bb1_ifconv:49  %newSel39 = select i1 %or_cond11, i8 %kernel_val_0_2_V_1_load_1, i8 %newSel38 ; <i8> [#uses=1]

ST_5: kernel_val_0_2_V [1/1] 1.37ns
bb1_ifconv:50  %kernel_val_0_2_V = select i1 %or_cond13, i8 %newSel39, i8 %kernel_val_0_2_V_1_load_1 ; <i8> [#uses=1]

ST_5: newSel [1/1] 1.37ns
bb1_ifconv:51  %newSel = select i1 %sel_tmp12, i8 %kernel_val_2_0_V_3, i8 %kernel_val_0_1_V_load_1 ; <i8> [#uses=1]

ST_5: newSel40 [1/1] 1.37ns
bb1_ifconv:52  %newSel40 = select i1 %or_cond7, i8 %kernel_val_0_1_V_load_1, i8 %newSel ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_15 [1/1] 1.37ns
bb1_ifconv:53  %kernel_val_2_2_V_15 = select i1 %or_cond11, i8 %kernel_val_0_1_V_load_1, i8 %newSel40 ; <i8> [#uses=1]

ST_5: newSel41 [1/1] 1.37ns
bb1_ifconv:54  %newSel41 = select i1 %tmp_99, i8 %kernel_val_2_0_V_3, i8 %kernel_val_0_0_V_load_1 ; <i8> [#uses=1]

ST_5: kernel_val_2_2_V_16 [1/1] 1.37ns
bb1_ifconv:55  %kernel_val_2_2_V_16 = select i1 %or_cond, i8 %kernel_val_0_0_V_load_1, i8 %newSel41 ; <i8> [#uses=1]

ST_5: stg_113 [1/1] 0.00ns
bb1_ifconv:56  store i8 %kernel_val_2_2_V, i8* %kernel_val_2_2_V_1

ST_5: stg_114 [1/1] 0.00ns
bb1_ifconv:57  store i8 %kernel_val_2_2_V_10, i8* %kernel_val_2_1_V

ST_5: stg_115 [1/1] 0.00ns
bb1_ifconv:58  store i8 %kernel_val_2_2_V_11, i8* %kernel_val_2_0_V

ST_5: stg_116 [1/1] 0.00ns
bb1_ifconv:59  store i8 %kernel_val_2_2_V_12, i8* %kernel_val_1_2_V

ST_5: stg_117 [1/1] 0.00ns
bb1_ifconv:60  store i8 %kernel_val_2_2_V_13, i8* %kernel_val_1_1_V

ST_5: stg_118 [1/1] 0.00ns
bb1_ifconv:61  store i8 %kernel_val_2_2_V_14, i8* %kernel_val_1_0_V

ST_5: stg_119 [1/1] 0.00ns
bb1_ifconv:62  store i8 %kernel_val_0_2_V, i8* %kernel_val_0_2_V_1

ST_5: stg_120 [1/1] 0.00ns
bb1_ifconv:63  store i8 %kernel_val_2_2_V_15, i8* %kernel_val_0_1_V

ST_5: stg_121 [1/1] 0.00ns
bb1_ifconv:64  store i8 %kernel_val_2_2_V_16, i8* %kernel_val_0_0_V

ST_5: stg_122 [1/1] 0.00ns
bb1_ifconv:65  br label %bb2


 <State 6>: 0.00ns
ST_6: stg_123 [1/2] 0.00ns
bb5:9  call fastcc void @"filter_opr<filter2d_kernel,16,16,ap_int<8>,int,1080,1920,3,3>"(i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i8 %kernel_val_0_0_V_load, i8 %kernel_val_0_1_V_load, i8 %kernel_val_0_2_V_1_load, i8 %kernel_val_1_0_V_load, i8 %kernel_val_1_1_V_load, i8 %kernel_val_1_2_V_load, i8 %kernel_val_2_0_V_load, i8 %kernel_val_2_1_V_load, i8 %kernel_val_2_2_V_1_load, i12 %p_src_rows_V_read_1, i12 %p_src_cols_V_read_1)

ST_6: stg_124 [1/1] 0.00ns
bb5:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
