$date
  Sat Jul 20 20:24:00 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_alu $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 3 # alu_control[2:0] $end
$var reg 32 $ alu_result[31:0] $end
$var reg 1 % zero $end
$scope module uut $end
$var reg 32 & a[31:0] $end
$var reg 32 ' b[31:0] $end
$var reg 3 ( alu_control[2:0] $end
$var reg 32 ) alu_result[31:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000001111 !
b00000000000000000000000000000011 "
b000 #
b00000000000000000000000000000011 $
0%
b00000000000000000000000000001111 &
b00000000000000000000000000000011 '
b000 (
b00000000000000000000000000000011 )
0*
#10000000
b001 #
b00000000000000000000000000001111 $
b001 (
b00000000000000000000000000001111 )
#20000000
b00000000000000000000000000000101 !
b010 #
b00000000000000000000000000001000 $
b00000000000000000000000000000101 &
b010 (
b00000000000000000000000000001000 )
#30000000
b110 #
b00000000000000000000000000000010 $
b110 (
b00000000000000000000000000000010 )
#40000000
b00000000000000000000000000010000 "
b111 #
b00000000000000000000000000000001 $
b00000000000000000000000000010000 '
b111 (
b00000000000000000000000000000001 )
#50000000
