[0m[[0m[0mdebug[0m] [0m[0m> Exec(runMain sa.General_To_Verilog, Some(bcb39bc2-5d68-47c8-bf9e-c98199251a6e), Some(CommandSource(console0)))[0m
[0m[[0m[0mdebug[0m] [0m[0mEvaluating tasks: Compile / runMain[0m
[0m[[0m[0mdebug[0m] [0m[0mRunning task... Cancel: Signal, check cycles: false, forcegc: true[0m
[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/harry09119/chisel/target/scala-2.12/classes ...[0m
[0m[[0m[31merror[0m] [0m[0mNonzero exit code: 1[0m
[0m[[0m[31merror[0m] [0m[0m(Compile / [31mrunMain[0m) Nonzero exit code: 1[0m
[0m[[0m[31merror[0m] [0m[0mTotal time: 4 s, completed Mar 11, 2025, 7:17:36 AM[0m
[0m[[0m[0mdebug[0m] [0m[0m> Exec(shell, None, None)[0m
