Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 16 18:12:26 2025
| Host         : DESKTOP-98PI6EB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_sipo_test_control_sets_placed.rpt
| Design       : fpga_sipo_test
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   440 |
|    Minimum number of control sets                        |   440 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1370 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   440 |
| >= 0 to < 4        |    56 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |   259 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2539 |          683 |
| No           | No                    | Yes                    |             770 |          262 |
| No           | Yes                   | No                     |             416 |          167 |
| Yes          | No                    | No                     |            2219 |         1045 |
| Yes          | No                    | Yes                    |            4106 |         1504 |
| Yes          | Yes                   | No                     |             444 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~jtag_TCK_IBUF_BUFG                                          |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/jtag_TDO_i_1_n_1                                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[5]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[2]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[2]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[3]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[4]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[0]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[6]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_vld_rdy/vld_dff/qout_r[0]_i_2_n_1                                                                                                                                                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_SPI_MOSI_i_1_n_1                                                                                                                                                                                                | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[7]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[7]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[1]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[4]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[3]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/jtag_reset_req_o                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_Byte[5]_i_1_n_1                                                                                                                                                                                              | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[0]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[1]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_data[6]_i_1_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/udp_busy_state_i_2_n_1                                                                                                                                                                |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/rst_s1_udp_i_1_n_1                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/tx_byte_reg1                                                                                                                                                                                                                   | tinyriscv_soc_top_0/spi_0/u_vld_rdy/vld_dff/qout_r_reg[0]_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/spi_0/u_vld_rdy/vld_dff/qout_r_reg[0]_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/bit_count_reg[3]_i_1_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/phy_state_next                                                                                                                                                                                                 | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/bit_cnt                                                                                                                                                                                                                       | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               | leds[3]_i_1_n_1                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_clk_edge_cnt[3]_i_1_n_1                                                                                                                                                                                                    | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3]_i_1_n_1                                                                                                                                                                       | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              4 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                3 |              4 |         1.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/r_SPI_Clk_Edges[4]_i_1_n_1                                                                                                                                                                                        | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              5 |         5.00 |
| ~jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_1_[9]                                                                                                                                                                           | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/ir_reg                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/cnt0                                                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                3 |              5 |         1.67 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/cnt_add0                                                                                                                                                                                | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_3[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_1_n_1                                                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/E[0]                                                                                                                                                                                                           | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_fee_mode[4]_i_1_n_1                                                                                                                                                                                  | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_0                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/sys_status_prev[4]_i_1_n_1                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/rst1/qout_r_reg[0]                                                                                                                                                                    |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_1[0]                                                                                                                                                                           | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                        |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                               | bit_counter                                                                                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i                                                                                                                                                   |                3 |              6 |         2.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/data_reg[7]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/fsm_slave_addr_latched[6]_i_4_0[0]                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                4 |              7 |         1.75 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_addr_reg[3]_3[0]                                                                                                                                                                       | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              7 |         3.50 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                               |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][0]                                                                                                                                                                               | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[7]_i_6_0[0]                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i                                                                                                                                                   |                5 |              8 |         1.60 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/m_axis_data_tvalid_reg_i_1_n_1                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][1]                                                                                                                                                                               | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_RX_DV                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/tx_dv_pulse                                                                                                                                                                                                                    | tinyriscv_soc_top_0/spi_0/u_vld_rdy/vld_dff/qout_r_reg[0]_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/gmii_txd[7]_i_1_n_1                                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/uart_0/rx_recv_over                                                                                                                                                                                                                  | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17]_0                                                                                                                                                                                | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/tx_start                                                                                                                                                                                      | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/spi_0/tx_dv_pulse_reg_n_1                                                                                                                                                                                                            | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/E[0]                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/E[1]                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg[2]                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg[0]                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg[1]                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg[3]                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/E[2]                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/m_axis_data_tvalid_reg_reg[0]                                                                                                                                                                 | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/E[3]                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                2 |              8 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/addr_reg[6]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                2 |             10 |         5.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/FirstByte2_out                                                                                                                                                                                | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |                3 |             11 |         3.67 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             11 |         3.67 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/tx_bit_sel0                                                                                                                                                                             | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                                               | data_count[10]_i_1_n_1                                                                                                                                                                                                                                   | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i                                                                                                                                                   |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ren_0                                                                                                                                                                                         | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_34_0                                                                                                                                         |                6 |             12 |         2.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/p_4_in                                                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/ren                                                                                                                                                                                           | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_32_0                                                                                                                                       |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_2/E[0]                                                                                                                                                                   | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/data_dest_reg[0]                                                                                                                                      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/fifo_wptr_gray_q[5]_i_1_n_1                                                                                                                                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_wptr/u_sync_1/data_dest_reg[0]                                                                                                                                      |                4 |             14 |         3.50 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_top_ctrl/sys_message_sending_i_2_n_1                                                                                                                                                           |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/spi_0/u_SPI_Master/o_TX_Ready_i_2_n_1                                                                                                                                                                               |                5 |             16 |         3.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_test[15]_i_1_n_1                                                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise[15]_i_1_n_1                                                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/adc_noise[31]_i_1_n_1                                                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[31]_i_1_n_1                                                                                                                                                                                | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data[15]_i_1_n_1                                                                                                                                                                            | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_board_port[15]_i_1_n_1                                                                                                                                                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/baseline_rib_data[31]_i_1_n_1                                                                                                                                                                            | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cal_adc_value[15]_i_1_n_1                                                                                                                                                                                | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_des_port[15]_i_1_n_1                                                                                                                                                                                 | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                5 |             16 |         3.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_addr_reg[3][0]                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_0[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                8 |             16 |         2.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/data_cnt0                                                                                                                                                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/ip_udp_head[2][15]_i_1_n_1                                                                                                                                                              | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_i2c/i2c_master_inst/delay_reg[16]_i_1_n_1                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                6 |             17 |         2.83 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |               11 |             17 |         1.55 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_tx_data_num[15]_i_1_n_1                                                                                                                                                                              | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_addr[31]_i_1_n_1                                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                9 |             20 |         2.22 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/check_sum0                                                                                                                                                                              | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/sipo_a/parallel_data_out[23]_i_1_n_1                                                                                                                                                                                                 | tinyriscv_soc_top_0/sipo_a/parallel_data_out[23]_i_2_n_1                                                                                                                                                                                |                4 |             24 |         6.00 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                                               | expected_data                                                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/rst_ext_i                                                                                                                                                   |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[20][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[23][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[24][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[14][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[15][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[0][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[19][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[17][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[42][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[43][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[9][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[8][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[50][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[63][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[47][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[22][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[62][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[3][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[11][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[36][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[61][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[55][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[51][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[30][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[53][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[60][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[5][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[56][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[6][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               13 |             25 |         1.92 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[57][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[21][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[33][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                5 |             25 |         5.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[41][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[32][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[7][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[44][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[45][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[39][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[28][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[34][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[54][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[38][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[37][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[52][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[29][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[48][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[59][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[27][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[49][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[31][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[58][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[12][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[13][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[1][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[40][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               15 |             25 |         1.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[26][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                8 |             25 |         3.12 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[4][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[35][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[18][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[46][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[25][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[10][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               12 |             25 |         2.08 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[16][28]_i_1_n_1                                                                                                                                                     | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/g_storage_mux.storage[2][28]_i_1_n_1                                                                                                                                                      | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_adc_core/u_async_fifo/sync_rptr/u_sync_2/data_dest_reg[0]                                                                                                                                      |                7 |             25 |         3.57 |
|  eth_txc_OBUF_BUFG                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/sipo_a/parallel_data_out[23]_i_2_n_1                                                                                                                                                                                |               12 |             30 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  jtag_TCK_IBUF_BUFG                                          |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_14[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[31]_i_1_n_1                                                                                                                                                                 | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[4]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_6[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_16[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[9]_2[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_6[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[31]_i_1_n_1                                                                                                                                                                    | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_1[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[3]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_1_n_1                                                                                                                                                                       | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_8[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/E[0]                                                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |               14 |             32 |         2.29 |
|  tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/n_0_77_BUFG |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_3[0]                                                                                                                                                                           | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_11[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/sbcs                                                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_13[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_rdata_0                                                                                                                                                                                                  | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/sbaddress0[31]_i_1_n_1                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev                                                                                                                                                                                       | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/read_data_1                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_waddr_o_reg[1][0]                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_9[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/jtag_pc_wdata                                                                                                                                                                                                   | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dmcontrol_2                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/dm_mem_wdata                                                                                                                                                                                                    | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[12]_0[0]                                                                                                                                                                           | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/data0                                                                                                                                                                                                           | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_7[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_3[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[3]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]_i_1_n_1                                                                                                                                                                 | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_15[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_10[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[4]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[0]_12[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[9]_3[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_adc_width[3]_i_1_n_1                                                                                                                                                                                 | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_des_ip[31]_i_1_n_1                                                                                                                                                                                   | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/cfg_board_ip[31]_i_1_n_1                                                                                                                                                                                 | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_rib_wr/sys_status[4]_i_2_n_1                                                                                                                                                                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r[31]_i_1_n_1                                                                                                                                                                  | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               11 |             32 |         2.91 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[31]_i_1_n_1                                                                                                                                                                   | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               15 |             33 |         2.20 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               14 |             36 |         2.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_clint/E[0]                                                                                                                                                                                                        | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               17 |             37 |         2.18 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/tx/req_data                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             38 |         5.43 |
|  jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/E[0]                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             38 |         5.43 |
|  jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/rx/recv_rdy                                                                                                                                                                                                 | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             39 |         5.57 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/E[0]                                                                                                                                                                                                         | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |               11 |             40 |         3.64 |
|  jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/E[0]                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             40 |         5.71 |
|  jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/tx/req_data__0                                                                                                                                                                                              | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                6 |             40 |         6.67 |
|  jtag_TCK_IBUF_BUFG                                          | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/shift_reg                                                                                                                                                                                                   | tinyriscv_soc_top_0/u_jtag_top/u_jtag_driver/shift_reg0                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_jtag_top/u_jtag_dm/rx/recv_rdy                                                                                                                                                                                                     | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_1                                                                                                                                         |                7 |             41 |         5.86 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/data_len0                                                                                                                                                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |               12 |             45 |         3.75 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             47 |         2.47 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               24 |             62 |         2.58 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[30]_i_1_n_1                                                                                                                                                                      | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               27 |             63 |         2.33 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[4]_2[0]                                                                                                                                                                            | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |               23 |             64 |         2.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             65 |         2.41 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data1                                                                                                                                                                                  | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |               12 |             67 |         5.58 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/CHANNEL_PROCESSING[0].sys_udp_tx_data_reg0                                                                                                                                                    | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |               24 |             67 |         2.79 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_baseline_volt_cal/udp_tx_data[31]_i_3_n_1                                                                                                                                                      |               12 |             70 |         5.83 |
|  eth_txc_OBUF_BUFG                                           | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  eth_txc_OBUF_BUFG                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |            103 |         3.55 |
|  eth_txc_OBUF_BUFG                                           | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/ip_udp_head[6][31]_i_1_n_1                                                                                                                                                              | tinyriscv_soc_top_0/u_ADC_UDP_top_inst/u_udp_core/u_udp/u_udp_tx/rst_s2_udp_reg                                                                                                                                                         |               47 |            145 |         3.09 |
|  clk_IBUF_BUFG                                               | tinyriscv_soc_top_0/u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg[0]                                                                                                                                                                        | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |              100 |            220 |         2.20 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          | tinyriscv_soc_top_0/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg                                                                                                                                          |              127 |            352 |         2.77 |
|  clk_IBUF_BUFG                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              136 |            859 |         6.32 |
|  eth_txc_OBUF_BUFG                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              501 |           1810 |         3.61 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


