/*
 * Copyright (c) 2017-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <dt-bindings/gpio/tegra234-gpio.h>

/ {
	aliases {
		i2c0 = &gen1_i2c;
		i2c1 = &gen2_i2c;
		i2c2 = &cam_i2c;
		i2c3 = &dp_aux_ch1_i2c;
		i2c4 = &pwr_i2c;
		i2c5 = &dp_aux_ch0_i2c;
		i2c6 = &dp_aux_ch2_i2c;
		i2c7 = &gen8_i2c;
		i2c8 = &dp_aux_ch3_i2c;
	};

	gen1_i2c: i2c@3160000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x3160000 0x0 0x100>;
		nvidia,hw-instance-id = <0x0>;
		interrupts = <0 TEGRA234_IRQ_I2C1 0x04>;
		scl-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(I, 3) 0>;
		sda-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(I, 4) 0>;
		status = "disabled";
		clock-frequency = <400000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C1
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C1>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C1>;
		reset-names = "i2c";
		dmas = <&gpcdma 21>, <&gpcdma 21>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8050>;
	};

	gen2_i2c: i2c@c240000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0xc240000 0x0 0x100>;
		nvidia,hw-instance-id = <0x1>;
		interrupts = <0 TEGRA234_IRQ_I2C2 0x04>;
		scl-gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(CC, 7) 0>;
		sda-gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(DD, 0) 0>;
		status = "disabled";
		clock-frequency = <100000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C2
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C2>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C2>;
		reset-names = "i2c";
		dmas = <&gpcdma 22>, <&gpcdma 22>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8051>;
	};

	cam_i2c: i2c@3180000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x3180000 0x0 0x100>;
		nvidia,hw-instance-id = <0x2>;
		interrupts = <0 TEGRA234_IRQ_I2C3 0x04>;
		scl-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(P, 2) 0>;
		sda-gpio = <&tegra_main_gpio TEGRA234_MAIN_GPIO(P, 3) 0>;
		status = "disabled";
		clock-frequency = <400000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C3
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C3>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C3>;
		reset-names = "i2c";
		dmas = <&gpcdma 23>, <&gpcdma 23>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8052>;
	};

	dp_aux_ch1_i2c: i2c@3190000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x3190000 0x0 0x100>;
		nvidia,hw-instance-id = <0x3>;
		interrupts = <0 TEGRA234_IRQ_I2C4 0x04>;
		status = "disabled";
		clock-frequency = <100000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C4
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C4>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C4>;
		reset-names = "i2c";
		dmas = <&gpcdma 26>, <&gpcdma 26>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8053>;
	};

#if TEGRA_BPMP_FW_DT_VERSION <= DT_VERSION_1
	pwr_i2c: bpmp_i2c {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra186-bpmp-i2c";
		status = "disabled";
		nvidia,hw-instance-id = <0x4>;
		adapter = <5>;
	};
#endif

	dp_aux_ch0_i2c: i2c@31b0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x31b0000 0x0 0x100>;
		nvidia,hw-instance-id = <0x5>;
		interrupts = <0 TEGRA234_IRQ_I2C6 0x04>;
		status = "disabled";
		clock-frequency = <100000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C6
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C6>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C6>;
		reset-names = "i2c";
		dmas = <&gpcdma 30>, <&gpcdma 30>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8054>;
	};

	dp_aux_ch2_i2c: i2c@31c0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x31c0000 0x0 0x100>;
		nvidia,hw-instance-id = <0x6>;
		interrupts = <0 TEGRA234_IRQ_I2C7 0x04>;
		status = "disabled";
		clock-frequency = <100000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C7
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C7>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C7>;
		reset-names = "i2c";
		dmas = <&gpcdma 27>, <&gpcdma 27>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8056>;
	};

	gen8_i2c: i2c@c250000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0xc250000 0x0 0x100>;
		nvidia,hw-instance-id = <0x7>;
		interrupts = <0 TEGRA234_IRQ_I2C8 0x04>;
		scl-gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(DD, 1) 0>;
		sda-gpio = <&tegra_aon_gpio TEGRA234_AON_GPIO(DD, 2) 0>;
		status = "disabled";
		clock-frequency = <400000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C8
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C8>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C8>;
		reset-names = "i2c";
		dmas = <&gpcdma 0>, <&gpcdma 0>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8057>;
	};

	dp_aux_ch3_i2c: i2c@31e0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		iommus = <&smmu_niso0 TEGRA_SID_NISO0_GPCDMA_0>;
		dma-coherent;
		compatible = "nvidia,tegra234-i2c";
		reg = <0x0 0x31e0000 0x0 0x100>;
		nvidia,hw-instance-id = <0x8>;
		interrupts = <0 TEGRA234_IRQ_I2C9 0x04>;
		status = "disabled";
		clock-frequency = <100000>;
		clocks = <&bpmp_clks TEGRA234_CLK_I2C9
			&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		clock-names = "div-clk", "parent";
		assigned-clocks = <&bpmp_clks TEGRA234_CLK_I2C9>;
		assigned-clock-parents = <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
		resets = <&bpmp_resets TEGRA234_RESET_I2C9>;
		reset-names = "i2c";
		dmas = <&gpcdma 31>, <&gpcdma 31>;
		dma-names = "rx", "tx";
		nvidia,epl-reporter-id = <0x8058>;
	};
};
