

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 19:40:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  2.060 us|  2.060 us|  207|  207|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_1142  |dft_Pipeline_VITIS_LOOP_18_1  |      204|      204|  2.040 us|  2.040 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       64|  640|   55463|  91232|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     20|    -|
|Register         |        -|    -|    2052|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  640|   57515|  91252|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  290|      54|    171|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                 Instance                 |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_1142  |dft_Pipeline_VITIS_LOOP_18_1  |       64|  640|  55463|  91232|    0|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                     |                              |       64|  640|  55463|  91232|    0|
    +------------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   3|   0|    3|          0|
    |empty_100_reg_2197                                     |  32|   0|   32|          0|
    |empty_101_reg_2202                                     |  32|   0|   32|          0|
    |empty_102_reg_2207                                     |  32|   0|   32|          0|
    |empty_103_reg_2212                                     |  32|   0|   32|          0|
    |empty_104_reg_2217                                     |  32|   0|   32|          0|
    |empty_105_reg_2222                                     |  32|   0|   32|          0|
    |empty_106_reg_2227                                     |  32|   0|   32|          0|
    |empty_107_reg_2232                                     |  32|   0|   32|          0|
    |empty_108_reg_2237                                     |  32|   0|   32|          0|
    |empty_109_reg_2242                                     |  32|   0|   32|          0|
    |empty_110_reg_2247                                     |  32|   0|   32|          0|
    |empty_111_reg_2252                                     |  32|   0|   32|          0|
    |empty_112_reg_2257                                     |  32|   0|   32|          0|
    |empty_113_reg_2262                                     |  32|   0|   32|          0|
    |empty_114_reg_2267                                     |  32|   0|   32|          0|
    |empty_115_reg_2272                                     |  32|   0|   32|          0|
    |empty_116_reg_2277                                     |  32|   0|   32|          0|
    |empty_117_reg_2282                                     |  32|   0|   32|          0|
    |empty_118_reg_2287                                     |  32|   0|   32|          0|
    |empty_119_reg_2292                                     |  32|   0|   32|          0|
    |empty_120_reg_2297                                     |  32|   0|   32|          0|
    |empty_121_reg_2302                                     |  32|   0|   32|          0|
    |empty_122_reg_2307                                     |  32|   0|   32|          0|
    |empty_123_reg_2312                                     |  32|   0|   32|          0|
    |empty_124_reg_2317                                     |  32|   0|   32|          0|
    |empty_125_reg_2322                                     |  32|   0|   32|          0|
    |empty_126_reg_2327                                     |  32|   0|   32|          0|
    |empty_127_reg_2332                                     |  32|   0|   32|          0|
    |empty_128_reg_2337                                     |  32|   0|   32|          0|
    |empty_129_reg_2342                                     |  32|   0|   32|          0|
    |empty_130_reg_2347                                     |  32|   0|   32|          0|
    |empty_131_reg_2352                                     |  32|   0|   32|          0|
    |empty_132_reg_2357                                     |  32|   0|   32|          0|
    |empty_70_reg_2047                                      |  32|   0|   32|          0|
    |empty_71_reg_2052                                      |  32|   0|   32|          0|
    |empty_72_reg_2057                                      |  32|   0|   32|          0|
    |empty_73_reg_2062                                      |  32|   0|   32|          0|
    |empty_74_reg_2067                                      |  32|   0|   32|          0|
    |empty_75_reg_2072                                      |  32|   0|   32|          0|
    |empty_76_reg_2077                                      |  32|   0|   32|          0|
    |empty_77_reg_2082                                      |  32|   0|   32|          0|
    |empty_78_reg_2087                                      |  32|   0|   32|          0|
    |empty_79_reg_2092                                      |  32|   0|   32|          0|
    |empty_80_reg_2097                                      |  32|   0|   32|          0|
    |empty_81_reg_2102                                      |  32|   0|   32|          0|
    |empty_82_reg_2107                                      |  32|   0|   32|          0|
    |empty_83_reg_2112                                      |  32|   0|   32|          0|
    |empty_84_reg_2117                                      |  32|   0|   32|          0|
    |empty_85_reg_2122                                      |  32|   0|   32|          0|
    |empty_86_reg_2127                                      |  32|   0|   32|          0|
    |empty_87_reg_2132                                      |  32|   0|   32|          0|
    |empty_88_reg_2137                                      |  32|   0|   32|          0|
    |empty_89_reg_2142                                      |  32|   0|   32|          0|
    |empty_90_reg_2147                                      |  32|   0|   32|          0|
    |empty_91_reg_2152                                      |  32|   0|   32|          0|
    |empty_92_reg_2157                                      |  32|   0|   32|          0|
    |empty_93_reg_2162                                      |  32|   0|   32|          0|
    |empty_94_reg_2167                                      |  32|   0|   32|          0|
    |empty_95_reg_2172                                      |  32|   0|   32|          0|
    |empty_96_reg_2177                                      |  32|   0|   32|          0|
    |empty_97_reg_2182                                      |  32|   0|   32|          0|
    |empty_98_reg_2187                                      |  32|   0|   32|          0|
    |empty_99_reg_2192                                      |  32|   0|   32|          0|
    |empty_reg_2042                                         |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_18_1_fu_1142_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |2052|   0| 2052|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0_address0   |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_ce0        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_q0         |   in|   32|   ap_memory|   real_sample_0|         array|
|real_sample_0_address1   |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_ce1        |  out|    1|   ap_memory|   real_sample_0|         array|
|real_sample_0_q1         |   in|   32|   ap_memory|   real_sample_0|         array|
|real_sample_1_address0   |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_ce0        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_q0         |   in|   32|   ap_memory|   real_sample_1|         array|
|real_sample_1_address1   |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_ce1        |  out|    1|   ap_memory|   real_sample_1|         array|
|real_sample_1_q1         |   in|   32|   ap_memory|   real_sample_1|         array|
|real_sample_2_address0   |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_ce0        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_q0         |   in|   32|   ap_memory|   real_sample_2|         array|
|real_sample_2_address1   |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_ce1        |  out|    1|   ap_memory|   real_sample_2|         array|
|real_sample_2_q1         |   in|   32|   ap_memory|   real_sample_2|         array|
|real_sample_3_address0   |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_ce0        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_q0         |   in|   32|   ap_memory|   real_sample_3|         array|
|real_sample_3_address1   |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_ce1        |  out|    1|   ap_memory|   real_sample_3|         array|
|real_sample_3_q1         |   in|   32|   ap_memory|   real_sample_3|         array|
|real_sample_4_address0   |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_ce0        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_q0         |   in|   32|   ap_memory|   real_sample_4|         array|
|real_sample_4_address1   |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_ce1        |  out|    1|   ap_memory|   real_sample_4|         array|
|real_sample_4_q1         |   in|   32|   ap_memory|   real_sample_4|         array|
|real_sample_5_address0   |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_ce0        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_q0         |   in|   32|   ap_memory|   real_sample_5|         array|
|real_sample_5_address1   |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_ce1        |  out|    1|   ap_memory|   real_sample_5|         array|
|real_sample_5_q1         |   in|   32|   ap_memory|   real_sample_5|         array|
|real_sample_6_address0   |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_ce0        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_q0         |   in|   32|   ap_memory|   real_sample_6|         array|
|real_sample_6_address1   |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_ce1        |  out|    1|   ap_memory|   real_sample_6|         array|
|real_sample_6_q1         |   in|   32|   ap_memory|   real_sample_6|         array|
|real_sample_7_address0   |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_ce0        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_q0         |   in|   32|   ap_memory|   real_sample_7|         array|
|real_sample_7_address1   |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_ce1        |  out|    1|   ap_memory|   real_sample_7|         array|
|real_sample_7_q1         |   in|   32|   ap_memory|   real_sample_7|         array|
|real_sample_8_address0   |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_ce0        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_q0         |   in|   32|   ap_memory|   real_sample_8|         array|
|real_sample_8_address1   |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_ce1        |  out|    1|   ap_memory|   real_sample_8|         array|
|real_sample_8_q1         |   in|   32|   ap_memory|   real_sample_8|         array|
|real_sample_9_address0   |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_ce0        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_q0         |   in|   32|   ap_memory|   real_sample_9|         array|
|real_sample_9_address1   |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_ce1        |  out|    1|   ap_memory|   real_sample_9|         array|
|real_sample_9_q1         |   in|   32|   ap_memory|   real_sample_9|         array|
|real_sample_10_address0  |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_ce0       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_q0        |   in|   32|   ap_memory|  real_sample_10|         array|
|real_sample_10_address1  |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_ce1       |  out|    1|   ap_memory|  real_sample_10|         array|
|real_sample_10_q1        |   in|   32|   ap_memory|  real_sample_10|         array|
|real_sample_11_address0  |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_ce0       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_q0        |   in|   32|   ap_memory|  real_sample_11|         array|
|real_sample_11_address1  |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_ce1       |  out|    1|   ap_memory|  real_sample_11|         array|
|real_sample_11_q1        |   in|   32|   ap_memory|  real_sample_11|         array|
|real_sample_12_address0  |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_ce0       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_q0        |   in|   32|   ap_memory|  real_sample_12|         array|
|real_sample_12_address1  |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_ce1       |  out|    1|   ap_memory|  real_sample_12|         array|
|real_sample_12_q1        |   in|   32|   ap_memory|  real_sample_12|         array|
|real_sample_13_address0  |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_ce0       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_q0        |   in|   32|   ap_memory|  real_sample_13|         array|
|real_sample_13_address1  |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_ce1       |  out|    1|   ap_memory|  real_sample_13|         array|
|real_sample_13_q1        |   in|   32|   ap_memory|  real_sample_13|         array|
|real_sample_14_address0  |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_ce0       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_q0        |   in|   32|   ap_memory|  real_sample_14|         array|
|real_sample_14_address1  |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_ce1       |  out|    1|   ap_memory|  real_sample_14|         array|
|real_sample_14_q1        |   in|   32|   ap_memory|  real_sample_14|         array|
|real_sample_15_address0  |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_ce0       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_q0        |   in|   32|   ap_memory|  real_sample_15|         array|
|real_sample_15_address1  |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_ce1       |  out|    1|   ap_memory|  real_sample_15|         array|
|real_sample_15_q1        |   in|   32|   ap_memory|  real_sample_15|         array|
|imag_sample_0_address0   |  out|    1|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_ce0        |  out|    1|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_q0         |   in|   32|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_address1   |  out|    1|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_ce1        |  out|    1|   ap_memory|   imag_sample_0|         array|
|imag_sample_0_q1         |   in|   32|   ap_memory|   imag_sample_0|         array|
|imag_sample_1_address0   |  out|    1|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_ce0        |  out|    1|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_q0         |   in|   32|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_address1   |  out|    1|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_ce1        |  out|    1|   ap_memory|   imag_sample_1|         array|
|imag_sample_1_q1         |   in|   32|   ap_memory|   imag_sample_1|         array|
|imag_sample_2_address0   |  out|    1|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_ce0        |  out|    1|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_q0         |   in|   32|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_address1   |  out|    1|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_ce1        |  out|    1|   ap_memory|   imag_sample_2|         array|
|imag_sample_2_q1         |   in|   32|   ap_memory|   imag_sample_2|         array|
|imag_sample_3_address0   |  out|    1|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_ce0        |  out|    1|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_q0         |   in|   32|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_address1   |  out|    1|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_ce1        |  out|    1|   ap_memory|   imag_sample_3|         array|
|imag_sample_3_q1         |   in|   32|   ap_memory|   imag_sample_3|         array|
|imag_sample_4_address0   |  out|    1|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_ce0        |  out|    1|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_q0         |   in|   32|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_address1   |  out|    1|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_ce1        |  out|    1|   ap_memory|   imag_sample_4|         array|
|imag_sample_4_q1         |   in|   32|   ap_memory|   imag_sample_4|         array|
|imag_sample_5_address0   |  out|    1|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_ce0        |  out|    1|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_q0         |   in|   32|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_address1   |  out|    1|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_ce1        |  out|    1|   ap_memory|   imag_sample_5|         array|
|imag_sample_5_q1         |   in|   32|   ap_memory|   imag_sample_5|         array|
|imag_sample_6_address0   |  out|    1|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_ce0        |  out|    1|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_q0         |   in|   32|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_address1   |  out|    1|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_ce1        |  out|    1|   ap_memory|   imag_sample_6|         array|
|imag_sample_6_q1         |   in|   32|   ap_memory|   imag_sample_6|         array|
|imag_sample_7_address0   |  out|    1|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_ce0        |  out|    1|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_q0         |   in|   32|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_address1   |  out|    1|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_ce1        |  out|    1|   ap_memory|   imag_sample_7|         array|
|imag_sample_7_q1         |   in|   32|   ap_memory|   imag_sample_7|         array|
|imag_sample_8_address0   |  out|    1|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_ce0        |  out|    1|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_q0         |   in|   32|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_address1   |  out|    1|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_ce1        |  out|    1|   ap_memory|   imag_sample_8|         array|
|imag_sample_8_q1         |   in|   32|   ap_memory|   imag_sample_8|         array|
|imag_sample_9_address0   |  out|    1|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_ce0        |  out|    1|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_q0         |   in|   32|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_address1   |  out|    1|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_ce1        |  out|    1|   ap_memory|   imag_sample_9|         array|
|imag_sample_9_q1         |   in|   32|   ap_memory|   imag_sample_9|         array|
|imag_sample_10_address0  |  out|    1|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_ce0       |  out|    1|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_q0        |   in|   32|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_address1  |  out|    1|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_ce1       |  out|    1|   ap_memory|  imag_sample_10|         array|
|imag_sample_10_q1        |   in|   32|   ap_memory|  imag_sample_10|         array|
|imag_sample_11_address0  |  out|    1|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_ce0       |  out|    1|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_q0        |   in|   32|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_address1  |  out|    1|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_ce1       |  out|    1|   ap_memory|  imag_sample_11|         array|
|imag_sample_11_q1        |   in|   32|   ap_memory|  imag_sample_11|         array|
|imag_sample_12_address0  |  out|    1|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_ce0       |  out|    1|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_q0        |   in|   32|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_address1  |  out|    1|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_ce1       |  out|    1|   ap_memory|  imag_sample_12|         array|
|imag_sample_12_q1        |   in|   32|   ap_memory|  imag_sample_12|         array|
|imag_sample_13_address0  |  out|    1|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_ce0       |  out|    1|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_q0        |   in|   32|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_address1  |  out|    1|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_ce1       |  out|    1|   ap_memory|  imag_sample_13|         array|
|imag_sample_13_q1        |   in|   32|   ap_memory|  imag_sample_13|         array|
|imag_sample_14_address0  |  out|    1|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_ce0       |  out|    1|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_q0        |   in|   32|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_address1  |  out|    1|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_ce1       |  out|    1|   ap_memory|  imag_sample_14|         array|
|imag_sample_14_q1        |   in|   32|   ap_memory|  imag_sample_14|         array|
|imag_sample_15_address0  |  out|    1|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_ce0       |  out|    1|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_q0        |   in|   32|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_address1  |  out|    1|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_ce1       |  out|    1|   ap_memory|  imag_sample_15|         array|
|imag_sample_15_q1        |   in|   32|   ap_memory|  imag_sample_15|         array|
|real_op_0_address0       |  out|    1|   ap_memory|       real_op_0|         array|
|real_op_0_ce0            |  out|    1|   ap_memory|       real_op_0|         array|
|real_op_0_we0            |  out|    1|   ap_memory|       real_op_0|         array|
|real_op_0_d0             |  out|   32|   ap_memory|       real_op_0|         array|
|real_op_1_address0       |  out|    1|   ap_memory|       real_op_1|         array|
|real_op_1_ce0            |  out|    1|   ap_memory|       real_op_1|         array|
|real_op_1_we0            |  out|    1|   ap_memory|       real_op_1|         array|
|real_op_1_d0             |  out|   32|   ap_memory|       real_op_1|         array|
|real_op_2_address0       |  out|    1|   ap_memory|       real_op_2|         array|
|real_op_2_ce0            |  out|    1|   ap_memory|       real_op_2|         array|
|real_op_2_we0            |  out|    1|   ap_memory|       real_op_2|         array|
|real_op_2_d0             |  out|   32|   ap_memory|       real_op_2|         array|
|real_op_3_address0       |  out|    1|   ap_memory|       real_op_3|         array|
|real_op_3_ce0            |  out|    1|   ap_memory|       real_op_3|         array|
|real_op_3_we0            |  out|    1|   ap_memory|       real_op_3|         array|
|real_op_3_d0             |  out|   32|   ap_memory|       real_op_3|         array|
|real_op_4_address0       |  out|    1|   ap_memory|       real_op_4|         array|
|real_op_4_ce0            |  out|    1|   ap_memory|       real_op_4|         array|
|real_op_4_we0            |  out|    1|   ap_memory|       real_op_4|         array|
|real_op_4_d0             |  out|   32|   ap_memory|       real_op_4|         array|
|real_op_5_address0       |  out|    1|   ap_memory|       real_op_5|         array|
|real_op_5_ce0            |  out|    1|   ap_memory|       real_op_5|         array|
|real_op_5_we0            |  out|    1|   ap_memory|       real_op_5|         array|
|real_op_5_d0             |  out|   32|   ap_memory|       real_op_5|         array|
|real_op_6_address0       |  out|    1|   ap_memory|       real_op_6|         array|
|real_op_6_ce0            |  out|    1|   ap_memory|       real_op_6|         array|
|real_op_6_we0            |  out|    1|   ap_memory|       real_op_6|         array|
|real_op_6_d0             |  out|   32|   ap_memory|       real_op_6|         array|
|real_op_7_address0       |  out|    1|   ap_memory|       real_op_7|         array|
|real_op_7_ce0            |  out|    1|   ap_memory|       real_op_7|         array|
|real_op_7_we0            |  out|    1|   ap_memory|       real_op_7|         array|
|real_op_7_d0             |  out|   32|   ap_memory|       real_op_7|         array|
|real_op_8_address0       |  out|    1|   ap_memory|       real_op_8|         array|
|real_op_8_ce0            |  out|    1|   ap_memory|       real_op_8|         array|
|real_op_8_we0            |  out|    1|   ap_memory|       real_op_8|         array|
|real_op_8_d0             |  out|   32|   ap_memory|       real_op_8|         array|
|real_op_9_address0       |  out|    1|   ap_memory|       real_op_9|         array|
|real_op_9_ce0            |  out|    1|   ap_memory|       real_op_9|         array|
|real_op_9_we0            |  out|    1|   ap_memory|       real_op_9|         array|
|real_op_9_d0             |  out|   32|   ap_memory|       real_op_9|         array|
|real_op_10_address0      |  out|    1|   ap_memory|      real_op_10|         array|
|real_op_10_ce0           |  out|    1|   ap_memory|      real_op_10|         array|
|real_op_10_we0           |  out|    1|   ap_memory|      real_op_10|         array|
|real_op_10_d0            |  out|   32|   ap_memory|      real_op_10|         array|
|real_op_11_address0      |  out|    1|   ap_memory|      real_op_11|         array|
|real_op_11_ce0           |  out|    1|   ap_memory|      real_op_11|         array|
|real_op_11_we0           |  out|    1|   ap_memory|      real_op_11|         array|
|real_op_11_d0            |  out|   32|   ap_memory|      real_op_11|         array|
|real_op_12_address0      |  out|    1|   ap_memory|      real_op_12|         array|
|real_op_12_ce0           |  out|    1|   ap_memory|      real_op_12|         array|
|real_op_12_we0           |  out|    1|   ap_memory|      real_op_12|         array|
|real_op_12_d0            |  out|   32|   ap_memory|      real_op_12|         array|
|real_op_13_address0      |  out|    1|   ap_memory|      real_op_13|         array|
|real_op_13_ce0           |  out|    1|   ap_memory|      real_op_13|         array|
|real_op_13_we0           |  out|    1|   ap_memory|      real_op_13|         array|
|real_op_13_d0            |  out|   32|   ap_memory|      real_op_13|         array|
|real_op_14_address0      |  out|    1|   ap_memory|      real_op_14|         array|
|real_op_14_ce0           |  out|    1|   ap_memory|      real_op_14|         array|
|real_op_14_we0           |  out|    1|   ap_memory|      real_op_14|         array|
|real_op_14_d0            |  out|   32|   ap_memory|      real_op_14|         array|
|real_op_15_address0      |  out|    1|   ap_memory|      real_op_15|         array|
|real_op_15_ce0           |  out|    1|   ap_memory|      real_op_15|         array|
|real_op_15_we0           |  out|    1|   ap_memory|      real_op_15|         array|
|real_op_15_d0            |  out|   32|   ap_memory|      real_op_15|         array|
|imag_op_0_address0       |  out|    1|   ap_memory|       imag_op_0|         array|
|imag_op_0_ce0            |  out|    1|   ap_memory|       imag_op_0|         array|
|imag_op_0_we0            |  out|    1|   ap_memory|       imag_op_0|         array|
|imag_op_0_d0             |  out|   32|   ap_memory|       imag_op_0|         array|
|imag_op_1_address0       |  out|    1|   ap_memory|       imag_op_1|         array|
|imag_op_1_ce0            |  out|    1|   ap_memory|       imag_op_1|         array|
|imag_op_1_we0            |  out|    1|   ap_memory|       imag_op_1|         array|
|imag_op_1_d0             |  out|   32|   ap_memory|       imag_op_1|         array|
|imag_op_2_address0       |  out|    1|   ap_memory|       imag_op_2|         array|
|imag_op_2_ce0            |  out|    1|   ap_memory|       imag_op_2|         array|
|imag_op_2_we0            |  out|    1|   ap_memory|       imag_op_2|         array|
|imag_op_2_d0             |  out|   32|   ap_memory|       imag_op_2|         array|
|imag_op_3_address0       |  out|    1|   ap_memory|       imag_op_3|         array|
|imag_op_3_ce0            |  out|    1|   ap_memory|       imag_op_3|         array|
|imag_op_3_we0            |  out|    1|   ap_memory|       imag_op_3|         array|
|imag_op_3_d0             |  out|   32|   ap_memory|       imag_op_3|         array|
|imag_op_4_address0       |  out|    1|   ap_memory|       imag_op_4|         array|
|imag_op_4_ce0            |  out|    1|   ap_memory|       imag_op_4|         array|
|imag_op_4_we0            |  out|    1|   ap_memory|       imag_op_4|         array|
|imag_op_4_d0             |  out|   32|   ap_memory|       imag_op_4|         array|
|imag_op_5_address0       |  out|    1|   ap_memory|       imag_op_5|         array|
|imag_op_5_ce0            |  out|    1|   ap_memory|       imag_op_5|         array|
|imag_op_5_we0            |  out|    1|   ap_memory|       imag_op_5|         array|
|imag_op_5_d0             |  out|   32|   ap_memory|       imag_op_5|         array|
|imag_op_6_address0       |  out|    1|   ap_memory|       imag_op_6|         array|
|imag_op_6_ce0            |  out|    1|   ap_memory|       imag_op_6|         array|
|imag_op_6_we0            |  out|    1|   ap_memory|       imag_op_6|         array|
|imag_op_6_d0             |  out|   32|   ap_memory|       imag_op_6|         array|
|imag_op_7_address0       |  out|    1|   ap_memory|       imag_op_7|         array|
|imag_op_7_ce0            |  out|    1|   ap_memory|       imag_op_7|         array|
|imag_op_7_we0            |  out|    1|   ap_memory|       imag_op_7|         array|
|imag_op_7_d0             |  out|   32|   ap_memory|       imag_op_7|         array|
|imag_op_8_address0       |  out|    1|   ap_memory|       imag_op_8|         array|
|imag_op_8_ce0            |  out|    1|   ap_memory|       imag_op_8|         array|
|imag_op_8_we0            |  out|    1|   ap_memory|       imag_op_8|         array|
|imag_op_8_d0             |  out|   32|   ap_memory|       imag_op_8|         array|
|imag_op_9_address0       |  out|    1|   ap_memory|       imag_op_9|         array|
|imag_op_9_ce0            |  out|    1|   ap_memory|       imag_op_9|         array|
|imag_op_9_we0            |  out|    1|   ap_memory|       imag_op_9|         array|
|imag_op_9_d0             |  out|   32|   ap_memory|       imag_op_9|         array|
|imag_op_10_address0      |  out|    1|   ap_memory|      imag_op_10|         array|
|imag_op_10_ce0           |  out|    1|   ap_memory|      imag_op_10|         array|
|imag_op_10_we0           |  out|    1|   ap_memory|      imag_op_10|         array|
|imag_op_10_d0            |  out|   32|   ap_memory|      imag_op_10|         array|
|imag_op_11_address0      |  out|    1|   ap_memory|      imag_op_11|         array|
|imag_op_11_ce0           |  out|    1|   ap_memory|      imag_op_11|         array|
|imag_op_11_we0           |  out|    1|   ap_memory|      imag_op_11|         array|
|imag_op_11_d0            |  out|   32|   ap_memory|      imag_op_11|         array|
|imag_op_12_address0      |  out|    1|   ap_memory|      imag_op_12|         array|
|imag_op_12_ce0           |  out|    1|   ap_memory|      imag_op_12|         array|
|imag_op_12_we0           |  out|    1|   ap_memory|      imag_op_12|         array|
|imag_op_12_d0            |  out|   32|   ap_memory|      imag_op_12|         array|
|imag_op_13_address0      |  out|    1|   ap_memory|      imag_op_13|         array|
|imag_op_13_ce0           |  out|    1|   ap_memory|      imag_op_13|         array|
|imag_op_13_we0           |  out|    1|   ap_memory|      imag_op_13|         array|
|imag_op_13_d0            |  out|   32|   ap_memory|      imag_op_13|         array|
|imag_op_14_address0      |  out|    1|   ap_memory|      imag_op_14|         array|
|imag_op_14_ce0           |  out|    1|   ap_memory|      imag_op_14|         array|
|imag_op_14_we0           |  out|    1|   ap_memory|      imag_op_14|         array|
|imag_op_14_d0            |  out|   32|   ap_memory|      imag_op_14|         array|
|imag_op_15_address0      |  out|    1|   ap_memory|      imag_op_15|         array|
|imag_op_15_ce0           |  out|    1|   ap_memory|      imag_op_15|         array|
|imag_op_15_we0           |  out|    1|   ap_memory|      imag_op_15|         array|
|imag_op_15_d0            |  out|   32|   ap_memory|      imag_op_15|         array|
+-------------------------+-----+-----+------------+----------------+--------------+

