================================================================================ 
Commit: a92b70bae84d8e774644facaa403ac6104afdc34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 23 08:57:28 2022 -0800
Change-Id: Ibc7f78341ef56514719e8a8c65534b0e706a1307
Original commit hash: aa32aa21308cc2033e14b648a66e905f6ca86e60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b4c5e57246477be631cc63bdd681692131b17a44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3047_00

Hsd-es-id: N/A
Original commit date: Sun Jan 23 08:53:41 2022 -0800
Change-Id: I5852cd6692b191fe5f8ff9568344773f943498f3
Original commit hash: d6bc4a3a6cc361a6d6d33293a448689862c35002

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7745c8bd49f1077b933245b6e52a4e5e5d38ca41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:47 2022 +0800 
-------------------------------------------------------------------------------- 
Nvme recovery: Enable ACM/ucode/me code resiliency in BKC bios

Enable acm ucode me code resiliency in bkc bios, this is an follow up
of nvme recovery, witht this enabling, bkc bios will have full functinality for
NIST193-800

Hsd-es-id: 15010139300
Original commit date: Fri Jan 21 09:48:13 2022 +0800
Change-Id: I118c9f324b5738cc8aa6880132194c0076a06a9a
Original commit hash: 4237b4d9a4f43cfe0696b2476e06f0f002bbed6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 575903fdf0ac05a22b3a15d00586f046381bad6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.102

(cherry picked from commit c9795d507eef753d35175ae6293392bbe6cf62aa)

Sun Jan 23 08:46:44 2022 +0000
Original commit date: Sun Jan 23 08:46:44 2022 +0000
Original commit hash: 27fbc12a5161ccce3b2da0ca2961234768d68c91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 976b9e64666127814c648401102e8e0cccf628e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3046_01

Hsd-es-id: N/A
Original commit date: Sat Jan 22 09:07:18 2022 -0800
Change-Id: I3eaeb2d0d45d02da838a2db8a1fa24c85a3262ae
Original commit hash: 86f813494a60a8389b4d6ad7502a300c6eebf6ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6fd5692fcdd685d9fc898744f59c652ced26ca8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3046_00

Hsd-es-id: N/A
Original commit date: Sat Jan 22 08:48:00 2022 -0800
Change-Id: I3ace2a8bd9df2efedddfe4939f002f5ad494b73b
Original commit hash: 3a84211be2a0f82d1014b7e19ba1355a444d70ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d31aa38d4ef3a9f5758fe5cde3542e67a06d5951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.101

(cherry picked from commit 79fe587c441ba27dc84c7ec42bd18bc434e800b0)

Sat Jan 22 11:54:02 2022 +0000
Original commit date: Sat Jan 22 11:54:02 2022 +0000
Original commit hash: 1d6f726891fa010699dfbac205e69339b4a4293c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af4bea4f504cfd4cd2df44a3410f4beb37260bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:36 2022 +0800 
-------------------------------------------------------------------------------- 
[22014469523][ADL-S ADL-P ADL-M] Enable Refreshes during MATS8 MemTest

[Issue/Feature Description]
For testing for Row and Bank failed addresses, the MATS8 algorithm writes a pattern separately from when the data is read-back for verification.
Refresh should be enabled for all Ranks to ensure data is retained until it is read-back
[Resolution]
Add RefreshFeatureEnable = 0x3 when configuring CPGC test for MATS algorithm
Add McChBitMask parameter when configuring CPGC settings
Add correct value of BgInterleave for DDR4, and usage throughout the algorithm

Hsd-es-id: 22014469523
Original commit date: Thu Jan 13 13:04:56 2022 -0800
Change-Id: Ib3ffc6048bd9a04f61f120d04607233b120d7e54
Original commit hash: 2575abd13ec90d46a30fd8e1270035e8623f8b22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 7294ed5a978a8789a13a6499ee7dbe005d23bb3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 21 18:34:06 2022 -0800
Change-Id: Idf13a0a025014ae329c39652cbd35aef96998272
Original commit hash: 173aa07c298ce513ac7c235aded889d5bc20dc42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 36959c8e6a5511c3d68a5d244c708030a039cf8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_02

Hsd-es-id: N/A
Original commit date: Fri Jan 21 09:06:50 2022 -0800
Change-Id: I3dd96714eb6bc061c7da398c28a3f7350c067ad6
Original commit hash: 070bd46c9540d0e6baee106d11c894ae2e95357a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21189b6ca821b966eed6485939e911c1e3397688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_01

Hsd-es-id: N/A
Original commit date: Fri Jan 21 08:47:43 2022 -0800
Change-Id: I81b238d05c710b775557fe92d938e3f141fcfb06
Original commit hash: d4a82064c3d556b6dda54b6339a6fb1ccd691f73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d047483811c3185059e29f9937476a969d0afda5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:24 2022 +0800 
-------------------------------------------------------------------------------- 
Platform/LPE: Assert Error Observed while triggering LPE with Simulated mode under Debug BIOS.

Issue: Module variable format is not correct and causes module driver uses the wrong pointer.
Solution: Update correct module variable format.

Hsd-es-id: 16015627135
Original commit date: Fri Jan 21 15:57:56 2022 +0800
Change-Id: Ieaaa26a46222a59dfb10bf097ffd6e335ce90519
Original commit hash: 3d19e0f69773bf8df55460046928e6b4884347d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 9496319a763421d77687e11f9cb3df7ef48b72c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:23 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: Add Camera/Image iSclk support

Add Camera/Image iSclk support.

Hsd-es-id: 16015635358
Original commit date: Fri Jan 21 19:41:27 2022 +0530
Change-Id: I905301c063c00927b4f051dfcb998b2773a305e9
Original commit hash: 9ebfb42763ecd7d32f6cbbe821dce25a2fbb7778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl

================================================================================ 
Commit: 6d5674e1f9337cef9eca1e550d334c96beb03768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][IMAGING] Add Image clock support
Add Image clock support

Hsd-es-id: 16015635358
Original commit date: Fri Jan 21 12:25:41 2022 +0530
Change-Id: I8190df0e2e61a616a97374a9d89edd13add79ad8
Original commit hash: 076e3985ea1f001bfca87fae141aa663d3429f3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 1d2507002029e67fa29540d94b9fced1f845e7b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 21 06:36:22 2022 -0800
Change-Id: I54043a111938296e60c07b54f5284f6c9464dc73
Original commit hash: 60bf8b9bee1ae32ee8dc1d11bf99e966187b7424

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb41adf1d309462335e9fc3e9cd11f53cdeaca0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:17 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] More Reuse RPL-S SKUs Support

Support RPLS 6+8 & 6+4 SKUs based on ADL 8+8 (with new CPUID)
and RPLS 4+0 & 2+0 SKUs based on ADL 6+0 (with new CPUID).

Hsd-es-id: 15010587229
Original commit date: Fri Jan 21 14:43:07 2022 +0800
Change-Id: I8d3c463930613168749dfb299a7d6c7d530d771c
Original commit hash: cd1931f84c9d0712280d77206b54e8d8f977cbf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: a289595b5415cca224555372a855578acab4547c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Support BIOS Recovery/Resiliency with UFS drive as main storage

[Description]
To support the BIOS recovery or resiliency feature. Require external storage
to keep capsule image file and OBB backup files for recovery usage.
Current flow only support NVMe and SATA SSD storage to support.
Extend the support to UFS storage.

[Change]
1. PEI phase
    - Storage feature package add the UFS HC and BlockIo driver.
    - Require to switch the link Power Mode and Gear.
2. DXE phase
    - In BdsPlatform connect the PCI device earlier to detect UFS.
3. Increase the PcdVTdPeiDmaBufferSize from 4MB to 16MB.

[Impacted Platform]
ADL

Hsd-es-id: 16015490404
Original commit date: Fri Jan 14 22:46:39 2022 +0800
Change-Id: I1a9c6b87ded9164174742a33a756fcf154bc9def
Original commit hash: 826ea2249db2fece2a35f6f56b7db911477005f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/DmaMem.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.h
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.inf
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.uni
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPeiExtra.uni
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHcMem.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHcMem.h
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHci.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHci.h
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec
Features/Storage/UfsFeaturePkg/UfsPciHcPei/UfsPciHcPei.c
Features/Storage/UfsFeaturePkg/UfsPciHcPei/UfsPciHcPei.h
Features/Storage/UfsFeaturePkg/UfsPciHcPei/UfsPciHcPei.inf
Features/Storage/UfsFeaturePkg/UfsPciHcPei/UfsPciHcPei.uni
Features/Storage/UfsFeaturePkg/UfsPciHcPei/UfsPciHcPeiExtra.uni

================================================================================ 
Commit: 890848035f18b5bb41cc38f04c41a70e91e58332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:13 2022 +0800 
-------------------------------------------------------------------------------- 
[CSPV][CSPV_SH][UX][ADL-P][GCS][COBALT][Pre-Check/UX][K0][] - Camera LED Flash YB with latest IFWI

Flash Driver Selection for Camera 1 is reuqred to disable for ADL-P GCS.

Hsd-es-id: 22014407295
Original commit date: Fri Jan 14 16:33:37 2022 +0800
Change-Id: Ia3d5dffe00176cdac3ff050bfb8a458db72159f1
Original commit hash: 81ba2459932cc4c8704377b0a889560fdab23653

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: df6b8ed359298a850bf1ffe24170b051db560981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:11 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_02

Hsd-es-id: N/A
Original commit date: Thu Jan 20 21:51:10 2022 -0800
Change-Id: Ie546e9a60725e269af0bc80423188a8e46db19e0
Original commit hash: 7b9b8d10d10d6efede319b7636533d1f51d07018

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 042a246b9b7f27502a1a2ec724b30633ac5a005b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][HLK][GC][DC1]USB Exposed Port System Test is failing with the error \"Failing Exposed Connector\"

correct port mapping for GC and DC1 configs

Hsd-es-id: 16015633240
Original commit date: Thu Jan 20 18:27:49 2022 +0800
Change-Id: I8f8dac2f27d7223aebc3b30516291577d53598ae
Original commit hash: 4ba9773ae838ca0cdd315ef1709c6656d1a23b91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 299c18bd1dfcee710a731ed6f00d71725d9ea06f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:08 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: RPL EXT PERF build BIOS observed can't detect the MR (TBT) device in shell.

Symptom: TBT don't exist on PCI device.
Root Cause: miss to get correct VPD data.

Hsd-es-id: 15010609199
Original commit date: Thu Jan 20 09:27:03 2022 +0800
Change-Id: Ibdcf12de0294cd26f37fff28cb6189e3ca31cbfd
Original commit hash: 5753cb18531405a5727f77f882c87bc30f7cb300

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc

================================================================================ 
Commit: 31219b191d47fc2209acb36296dce6ec5b00a400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:06 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR5] HiZ unused GPIO

To avoid power consumption,set unused GPIOs to HiZ.

Hsd-es-id: 22014521983
Original commit date: Tue Jan 11 10:48:06 2022 +0800
Change-Id: Iac3c4a2d4d4c889032cd95da1aaa2adf40130489
Original commit hash: 8b49fcba13d9e562aee899c188f05e26307e64c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 8744d3a353cdbf2b42ad0b0cd3f59bc090e8059b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:05 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 3 - Quick SPI Driver policy support
-- Supported frequency rounded down for the maximum supported
-- All Read/Write/InputHeader etc. values are consumed from policy
-- Updates in binding supported for both THCs
-- Fixed copyright headers
-- Added Gpio Reset pad Handling (removed hardcoded offsets)
-- Removed QuickSpiLibReset/QuickSpiDisableEndDevice
-- Added QuickSpiLibSetReset - place in reset state
-- Fixeed GPIO Reset Pad Tx control in PEI
-- Updated POR Device Ids

Hsd-es-id: 14015880038
Original commit date: Mon Jan 10 17:49:01 2022 -0800
Change-Id: I628c99db5a3eb63c2f32a3fc26092a6041c2ae3e
Original commit hash: 655cda15b502a4c47319aa9e6620f2c38fd6f9a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: ef42674733c9a004b777677b105f6a99ac916cb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_01

Hsd-es-id: N/A
Original commit date: Thu Jan 20 09:11:04 2022 -0800
Change-Id: I627e8dc314ef3208600eed3a4945e8674bcccb5c
Original commit hash: 3597fa9020696f65ee48e1c4424c2e0164084871

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b9e7e349cf029fbc5fa786efadf0f96ffd25cbca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:01 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_00

Hsd-es-id: N/A
Original commit date: Thu Jan 20 08:50:25 2022 -0800
Change-Id: Ie363b73e6e614531f33f85779640b00285083ea9
Original commit hash: 730ae56d8711d8df2fefa750250ecaa5572f00e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f85a379274c9d3d2345489dac9aeb00b4ec29c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:59:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.100

(cherry picked from commit f4e90b5306f26e99402357f767e9235b0c780c73)

Thu Jan 20 15:38:09 2022 +0000
Original commit date: Thu Jan 20 15:38:09 2022 +0000
Original commit hash: 83a98747e164edd8583dcae1183b63c8e5e8ed9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cbc44d3fcc549cc9ec00e4bcc036b9940ff39ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:58 2022 +0800 
-------------------------------------------------------------------------------- 
[14015859413][ise][ADL-S ADL-P | DDR5][Optimize SAGV latency by waiting tDFE only once]

[Feature Description]
 Optimize DDR5 SAGV latency by waiting tDFE only once.
 Current code waits tDFE = 80ns after every DFE MR, and we have 64 such MR's per rank.

[Resolution]
 SAGV switch latency optimization: wait tDFE = 80ns only after the last DFE MR is programmed (MR252).
 Wait tMOD after all other DFE MR's.
 This reduces MR programming time by 256 * (80ns-16ns) = 16.4us per rank.

[Impacted Area]
 DDR5

[Register Impacted]
 DRAM

Hsd-es-id: 14015859413
Original commit date: Sun Jan 16 21:28:46 2022 -0800
Change-Id: Ic195abd734128092c61fc49ee8317a22480dd7c7
Original commit hash: 7a8fe25c689d0531c54d2fd5931959f54b835df5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a70f84c27ba8176e024e1aa252fb02223ff93ff6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:55 2022 +0800 
-------------------------------------------------------------------------------- 
Restore Crash Log device's BAR into S3 resume flow

Hsd-es-id: 16015597625
Original commit date: Thu Dec 9 15:47:10 2021 +0530
Change-Id: I0cf25517c75cafe93ddc4414d0cb9789a184e963
Original commit hash: 627594b1840247eb47fc14b1bc35d95678df507a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 1ed4c84defe9718d3b9644914103769a80590594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:54 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.99

(cherry picked from commit b95ca4bc611803d4b20b300faf01ce376208c1ce)

Thu Jan 20 06:43:02 2022 +0000
Original commit date: Thu Jan 20 06:43:02 2022 +0000
Original commit hash: 8b7f216557f945d5115f2244dd2d06d69585ef7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 265bd804326d004f327245b0fa2f1af84e202e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:52 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | DDR5 DDR4 LP4 LP5] Observed lpmode2 traffic before oddrphy_initcomplete is assert during Warm Reset

[Issue]
LpMode2 traffic is issued by MC before oddrphy_initcomplete is asserted by PHY
This causes Warmboot hang or MCA in system.

[Root Cause]
MRC enables LpMode in ColdBoot and saves config values for FastBoot/WarmBoot.
MC starts issuing Lpmode traffic as soon as MRC restores LpMode values in FastBoot/WarmBoot.
PHY is not ready to handle the traffic before oddrphy_initcomplete is asserted.
This causes boot hang or MCA in system.

[Resolution]
One way to ensure that 10 cycles between init_complete and lpmode !=0 limitation is met, is for MRC to re-enable lpmode as part of exit flow, only after SR exit.
During MRC Training mode program LpMode Disable and save same value for MRC save restore.
Enable Lpmode only after PHY init is complete at the end of MRC just before SAGV switch.
This will make LpMode traffic disabled during MRC and Pcode will get correct LpMode enabled values.
LpMode wil be enabled at the end of MRC.

[Register Impacted]
PHY, MC

[Impacted Area]:
  ADL-P ADL-M LP5 LP4 DDR4 DDR5

internal only:

Hsd-es-id: 16015600777
Original commit date: Thu Jan 6 15:31:39 2022 +0530
Change-Id: Ifcfa678eab180c6d56578c1f17c9352818d67461
Original commit hash: 555a984d40314601cc514e87b565f07875a7f71c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h

================================================================================ 
Commit: 22691f167f163c91798188931e5da4137a5a41b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 19 22:13:48 2022 -0800
Change-Id: I723ad934eeac78563c07807a4d5163b14d297cbe
Original commit hash: 954985eabc59e7418bbbfddf2f137b1c2e2c39a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 618bf9b74bd929f99f8687bf8472adec43b89f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA][eDP] Fix eDP not working bug during ERB PO.

Make the following modifications according to RPL_SBGA_SODIMM_RVP1_Platform_Mapping_document_WW1P3_Rev_0p3 file.
Modify GPP_F4 GpioDirInOut to GpioDirOut.
Modify GPP_F4 GpioOutHigh  to GpioOutLow.
Modify GPP_F4 GpioPlatformReset to GpioHostDeepReset.
Modify GPP_E18 GpioDirNone     to GpioDirOut.
Modify GPP_E18 GpioOutDefault to GpioOutLow.

Hsd-es-id: 15010590441
Original commit date: Thu Jan 20 10:49:41 2022 +0800
Change-Id: I1881b3a7e7e035c5a77399464a1a82e23dcdea88
Original commit hash: fe3ecd68551b0a1134a3015c00e882350c3ba117

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 60cbe7a915250897989922bc2034bf48574fdfb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:43 2022 +0800 
-------------------------------------------------------------------------------- 
Intel FirmwareGuard: Nvme based recovery image and other related changes

1. Add DMA buffer support for get CSME image.
2. Changed image format based on discussion with CSME.
3. Changed to support both RPLS and RPLP bios build.
4. Added CSME API calling for CSME restore image.

Hsd-es-id: 1509783864
Original commit date: Thu Dec 9 16:37:05 2021 +0800
Change-Id: I5fc8a2cb2d905d06d020d4e51bbfd7e83fb5e0d3
Original commit hash: e195f1e38d55c86ba50a6deac2715206a9c65e22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f1db0d9a0287e0176723e22af0f6f1309e61db00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Hsti skip VSCC tests with SAF enabled

When SAF mode is enabled skip following tests:
- Component Property Parameter Table Valid
- Component Property Parameter Table Valid - Secondary SPI Flash part

Hsd-es-id: 16015619091
Original commit date: Wed Jan 19 14:14:02 2022 +0100
Change-Id: If0a2184509e9c0a646c08ee5d34992cfc18fb6fe
Original commit hash: 6c0eb8cdc6679872729ab97d744270c32d1b8ac5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 5a331edea091d5446a730d49c0f242b47b1c9100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:40 2022 +0800 
-------------------------------------------------------------------------------- 
Support for DG2 MRB not added in BIOS under Platform Setting in SBGA
- DG related setup option needs to be exposed for SBGA

Hsd-es-id: 16015620307
Original commit date: Mon Jan 17 23:00:01 2022 +0530
Change-Id: Ib63308b0ec999b240d933f90448fa83e4a4987b0
Original commit hash: 3fee01e1771f03f1bd1c66d87b0830690cc0f4ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: d7fc04ebd4e1037dcdf30c97f32b4f40d06dbcd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS][RPL-P] Change IOM_FW_INFO according to ADL-P document

According to ADL-P document of OneSource Consumer, Change Register
Offset for TCSS_IOM_CR_IOM_FW_INFO and TCSS_IOM_CR_IOM_FW_INFO_ENGR.

Hsd-es-id: 15010587335
Original commit date: Fri Jan 14 13:16:13 2022 +0800
Change-Id: I72da733ac1d19712f8f706883fd94d5f0279702e
Original commit hash: 04ecc9b6a653596d362eaed191ebe0de99d6b94e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h

================================================================================ 
Commit: a228279c32e34e7c776f7e4a8093a021ac5fa228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-HX] [Cinnamon Bay] Dell Precision 7670/7770 ES2 MODS HW drips 8~10% delta to SW drips.

Update SPI Power Control Enable programming

Hsd-es-id: 14015839131
Original commit date: Thu Jan 13 13:05:25 2022 -0800
Change-Id: I6e21cdb87f1305f4455f8ada3bbc2b5e9cef1305
Original commit hash: a7d3279cb723f2a68b459c4e0141adad605252f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 5143b0965d83754d32b20f6a089b00c2853a5310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:32 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3043_01

Hsd-es-id: N/A
Original commit date: Wed Jan 19 09:12:58 2022 -0800
Change-Id: I7a69e43735a68a8fea56cd1709d330487007cd36
Original commit hash: 0e940ea596f56f495dcf98d5d1072b2eb9a5416c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85cbbaf20b327e9bb260bc336be7d35f002c2497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 19 08:49:59 2022 -0800
Change-Id: I9d8c2f75c280f34de7be6500597711cd718f892b
Original commit hash: b71752501faf3096e39439ed1b98d153cf469103

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2098c3d04bffdbfe4c62b6922addd6a747132c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.98

(cherry picked from commit e1d738400626c2d5099b78fd34f5c8387eb3c3a0)

Wed Jan 19 15:23:33 2022 +0000
Original commit date: Wed Jan 19 15:23:33 2022 +0000
Original commit hash: 73a32ddcc09b112069dbad4906fb593dc73db8a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e19c27254a5c6b2cf2631be4c663e8511694828 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010599956][ADL-S | DDR5 DDR4] Vccdll change for DDR5 and DDR4

[Feature Description]
Vccdll change for DDR5 and DDR4
Condition  vdlllodaccode  vdlltargdaccode  vdllhidaccode
default
450
650
800
DDR4 && Gear2 && DataRate >= 3200
450
700
850
(DataRate >= 4000) || (DDR4 && Gear1 && DataRate >= 2667)
450
750
850
(DDR5 && Gear2 && DataRate >= 3600) && (DataRate < 4000)
450
700
850

[Resolution]
Vccdll change

[Impacted Area]
Vccdll

[Register Impacted]
PHY

Hsd-es-id: 15010599956
Original commit date: Mon Jan 10 18:03:40 2022 +0800
Change-Id: I65c25fc32bf5bc10755170b034707d5b3e8d8938
Original commit hash: 0d5ed3539c862eae6e0d01faeaf76b28063f90ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0ad6e703f282bf9253815f4f8cf4eed6d18fb846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]: CPU_VR_OVERRIDE_TABLE should be aligned with mCpuVrOverrideTable

The value should be aligned in CPU_VR_OVERRIDE_TABLE and mCpuVrOverrideTable

Hsd-es-id: 15010597877
Original commit date: Wed Jan 19 14:35:26 2022 +0800
Change-Id: I00f5bccc2fcd90002ee3958ae64522014531cb07
Original commit hash: 6cf5033754979ba8df3ffaec92620afcab898806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h

================================================================================ 
Commit: 5357e839a8dcd54ba8d7ef48bcd4e50bfa789149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:25 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA][LAN] Fix LAN not working bug buring ERB PO.

LAN not working, but working with free Clk run during ERB PO.
Add PCIe clock mapping for RPL-SBGA.
Modify GPP_R20.

Hsd-es-id: 15010590521
Original commit date: Tue Jan 18 14:36:24 2022 +0800
Change-Id: Ie8216d4cbdc8abcb30433756164e2ccc5323dad2
Original commit hash: 56911794ac1d77e95708c8e7c9d03d3462590616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc

================================================================================ 
Commit: 3f1af4b2a642074753495fcbe409eb168379be24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN]:Wrongly Updated WAKP variable instead of WAKG in ssdt Rtd3 File.

WAKG variable are used in _ON and _OFF method to switch the hostswownership from acpi to gpio in case _on to disable wake(to avoid unattended wake event) and gpio to acpi in _off to switch from gpio ->acpi driver in D3 cold scenerio.

Hsd-es-id: 16015607199
Original commit date: Wed Jan 19 08:04:03 2022 +0530
Change-Id: I62c2e0638cc94606a7df6269374f03ccf7340ba8
Original commit hash: 29c879a52ece77008584a6291f1f4c1b92cffa0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNDDR4RvpRtd3.asl

================================================================================ 
Commit: 2ba2f1cdbe55656bcae39e60a5f8a6d1a0e495a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:21 2022 +0800 
-------------------------------------------------------------------------------- 
RaptorLate/NvmeBasedRecovery: [RPL-P][RPL-SBGA] NVME RPMB key provision and migration service - migration part

Create HII to support NVME device migration action

Hsd-es-id: 15010139393
Original commit date: Wed Jan 19 07:39:57 2022 +0800
Change-Id: Id9a04d06158a642a975a17c6b586832b27f177fe
Original commit hash: 01ac744f2f1d455720f41a9032394782bb7fe95d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHii.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiForm.vfr
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormStrings.uni
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormValues.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: a010e3eb1b592496cee1c5ff586fa5546204f642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:20 2022 +0800 
-------------------------------------------------------------------------------- 
Fix Performance build not able to enable PcdPerformanceEnable

Hsd-es-id: 16015605087
Original commit date: Tue Jan 18 23:07:03 2022 +0800
Change-Id: Ib6766b501ed10c71d70f8a69fcc640641bd20abb
Original commit hash: c632795453e757b5bce093ab3aeb09ae574a07e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 58bb9a2debfe7305935498a6726f91dd7152a81e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3042_01

Hsd-es-id: N/A
Original commit date: Tue Jan 18 09:09:41 2022 -0800
Change-Id: I01b5ffa158f7648069a2baf1269572e067b3bade
Original commit hash: b7cb4cbc29cb57b11c2c2cbeea8d5cc847115f71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f53815289a9cd662629a046e3f0fe33bec624a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 18 08:50:39 2022 -0800
Change-Id: I74730ab987ade8421abe4ae8809e1134a664bb6e
Original commit hash: 2494cb97db2534898683618acc36f2a067a01607

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ac2dd68076adb7422a0bf7f5a6a3d6f5aef0f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:12 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] FWTS v21.11.00 gives failures with latest ADL BIOS

1. Rename _UID of power meter device for uniqueid test
2. _OFF should return no values

Hsd-es-id: 22014341469
Original commit date: Fri Dec 24 20:13:19 2021 +0800
Change-Id: I53f262e00ecccc1f3154ad2f5c19717db94814b1
Original commit hash: e9fc6c13593900a0a886e3d0d769b1af28bda7ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 965f10dcddf80907966044a3b049f29cb6c2460b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:10 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] AlderLakeBoardPkg: Move latest strpping uCode to first order

[Description]
Due to the FV size limit, resiliency debug BIOS only support one uCode.
Require to move the latest stepping uCode into first priority.

[Change]
1. Move the L0/R0 uCode into first priority.

[Impacted Platform]
ADL-P
ADL-M

Hsd-es-id: N/A
Original commit date: Mon Jan 17 18:29:19 2022 +0800
Change-Id: If1655acca62fb9750b25a1c363f3bcfa76507288
Original commit hash: afb00cb4a752209fa31bdb7dd39610d37e91922f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8dc334ff19fbae074559d3348da97a443ccbd83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:08 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3041_01

Hsd-es-id: N/A
Original commit date: Mon Jan 17 09:09:00 2022 -0800
Change-Id: If81a8abcd03903bc8a32026a4b22c9fb434da9ca
Original commit hash: c45473ce68303783f8e339095ace906f8e46d8a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 60c859ee428ec6f4da4f3f15d18e02541317bac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3041_00

Hsd-es-id: N/A
Original commit date: Mon Jan 17 08:48:56 2022 -0800
Change-Id: I2fc6a9c31ece1299fccace0bdab8c3be0dea7530
Original commit hash: 55fb17621126b9a65527cd4606b8374f27e4eaac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4b88797c395dcb2d37d01bd288b3fa47f40ca4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:05 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.97

(cherry picked from commit 218753b1884f7d2823e0b4508a5beba52d23c7d5)

Mon Jan 17 16:16:41 2022 +0000
Original commit date: Mon Jan 17 16:16:41 2022 +0000
Original commit hash: b954c310a8d29e93085706e0ea8530f78ef0791d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf4133ce1d144a57f799b8e6318e601dcdd64b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010553617][ADL-S ADL-SBGA | DDR5] Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Feature Description]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Resolution]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.
   Change the max frequency to 4000
   Change the SAGV point 3 frequency to 3600.
   The SAGV frequency will be 2000 G2  3600 G2  3600 G2  4000 G2.

[Impacted Area]
DDR5 SODIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010553617
Original commit date: Tue Jan 11 11:03:17 2022 +0800
Change-Id: I68ccdad151bd632d0c710c7cbc891f92026a80bb
Original commit hash: 6b8173626a83e5e4e8ef00190f4e688457c00f77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7a792573326e29f352991f9d4bb90a6898c789d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:02 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Fix Performance build not able to enable PcdPerformanceEnable"

This reverts commit 650b556d6c0909db21450aa10dd727443331fa46.

Original commit date: Sun Jan 23 21:52:39 2022 +0800
Change-Id: I9efb927d818ed786ed46f4e953a3262ff0699d72
Original commit hash: dd5cca1a7a6b3a9d7fe54588590eb8f154cfabba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 91b1dc8fecc3de2b18a2a3a52fed808a147c8ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:58:00 2022 +0800 
-------------------------------------------------------------------------------- 
Fix Performance build not able to enable PcdPerformanceEnable

Hsd-es-id: 16015605087
Original commit date: Tue Jan 18 23:07:03 2022 +0800
Change-Id: Ib6766b501ed10c71d70f8a69fcc640641bd20abb
Original commit hash: 650b556d6c0909db21450aa10dd727443331fa46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 7c6edea0f9b21e274ccdbf69a86968dba0fbc274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:58 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events."

This reverts commit c9c454abba31f9c22e19ec147ca834246cbd4e23.

The original code will cause S4 resume failed in RPL-S Upgrade platform
with storage in PCH M.2 slot.

Hsd-es-id: 15010591149
Original commit date: Mon Jan 17 19:52:23 2022 +0800
Change-Id: I52585fd4277e978affcf5b7a86fde2af4a4045ec
Original commit hash: 265ed72519ead6ef62a799cfb2d94c6f61dc30a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 1b2bf4c1799fc49d29a5cf500044667a237faeba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:57 2022 +0800 
-------------------------------------------------------------------------------- 
[PSR][BIOS] EventDate display incorrectly

In Event Data Ledger, the unix timestamp value is not based on Epoch timer
instead its starting from Genesis Data Ledger. This was in order to have
a consistant time representation in the time stamp for all cases -both in
case we have or don't have an RTC event.

In Each event,we write the number of second that passed from the creation of
the log. In order to calculate the Unix time of the event, one needs only to
compute: (int)event time + (int)genesis time.

Hsd-es-id: 1309284622
Original commit date: Fri Jan 7 11:59:20 2022 +0530
Change-Id: Ica4165f119b1722115dd9002a0117a0856636065
Original commit hash: 2a40e0966049ec34bfc789c2c077a6b896f5de4e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: 16012f88a0655f9b50d65f0eae39cd0a96dacc44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.96

(cherry picked from commit 09cf6ce4dd4626f28f74a0b10a08f10386a9c111)

Mon Jan 17 09:34:00 2022 +0000
Original commit date: Mon Jan 17 09:34:00 2022 +0000
Original commit hash: 1f94c7ec14ac9759291499555240a068c33be49a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e153d6241ccddda1adc05e7fac9841e66bc3b1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010590563][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Apply the Fub mask change for all only for LP5

[Feature Description]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.

[Resolution]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010590563
Original commit date: Mon Jan 17 16:27:03 2022 +0800
Change-Id: I8d7405f9cdaaeb654d0e422fb1f97ad2504fa4b6
Original commit hash: 31b832feb054fc565b06bb6e97561b9c960e07bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 0b8a44a6e56592b55d22ba0b932e56bb3c48852e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.95

(cherry picked from commit b633b79c6c7479acaece6e051ca2becb123cf405)

Mon Jan 17 08:46:57 2022 +0000
Original commit date: Mon Jan 17 08:46:57 2022 +0000
Original commit hash: 6db6788355d4ce4483b672dc4e0cf3798c91d1e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e8b04501e74013109d30fc7a6ac40c57a940bfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 17 00:15:39 2022 -0800
Change-Id: I0a805925ecd3143601850f2e88a69f39dabd15d2
Original commit hash: 3b03135a5321d2de92cd4805fde333c470f58d1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe33ba72845d993be5328f185e01e409205f1349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010589668][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Fub mask change for all

[Feature Description]
Fub mask change for all to correct the phy behavior.

[Resolution]
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010589668
Original commit date: Sun Jan 16 15:16:49 2022 +0800
Change-Id: If6e8ad248131c18740b0f9c27666b86fdcc3beae
Original commit hash: 032290771c3eeccd6bb210b20719258cb48bdbce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f3dfc6cb4ab717ce829b65b60085bab9753ba90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.94

(cherry picked from commit dd081ed93e902e3351e813b04cd07fd427494a92)

Mon Jan 17 07:59:03 2022 +0000
Original commit date: Mon Jan 17 07:59:03 2022 +0000
Original commit hash: e27c456b19ab0a4d10b52cbea65133f644f7e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 73a8e3923e835bbe557052ab608ad548224831ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010589682][ADL-P ADL-M | LP5] Rload target as 600 for lp5 frequency > 4800.
[Feature Description]
Rload target as 600 for lp5 frequency > 4800.

[Resolution]
Rload target as 600 for lp5 frequency > 4800.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589682
Original commit date: Fri Jan 14 02:23:34 2022 +0800
Change-Id: Ib11630caa80d5f556e052ed7795f6bb4aa600edd
Original commit hash: 1c54700f8fd82bc28d41213162e0407dd185c4ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d8972d6b3a2a5911f22a86e457f48ff45303ed70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.93

(cherry picked from commit eac96c2ea0c90a09189f2ec08b82ce45473ca33e)

Mon Jan 17 07:24:47 2022 +0000
Original commit date: Mon Jan 17 07:24:47 2022 +0000
Original commit hash: eb42bd82ac03829eb0ab8aa5d87a55a00824b3cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 736b8e19a4106fde96acda4917fcd04d7012b9e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010589701][ADL-P ADL-M | LP5] program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Feature Description]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Resolution]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589701
Original commit date: Fri Jan 14 02:29:31 2022 +0800
Change-Id: I8b4e23dd7191d4c7528ce56187060a96bb52cfb5
Original commit hash: feff08d4016d1a5a1744b8aa2db4e40fbfaf724f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fe2aafed183f2db2266c5b8ce9627b0b48a9932e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.92

(cherry picked from commit 33df41412e48313b8ed5b6c2bc55d69d37c46bef)

Mon Jan 17 05:30:00 2022 +0000
Original commit date: Mon Jan 17 05:30:00 2022 +0000
Original commit hash: 2cc0f13498c88cbe077a00ca80fb4bd62a2e65d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0013af57cbb9be70bac0321ae81790f2562aa0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:37 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  ADL-P GPIOs for DMIC Pin Mux need to be updated

Change:
1. Corrected GPIO Group number for GPP_R.
2. Removed redundant code for ISH_GPx.
3. No Pin muxing for UART0, updated related UPDs to 0.

Hsd-es-id: 15010510057
Original commit date: Tue Jan 11 15:19:52 2022 +0530
Change-Id: I9ccb2c97d014351213019d3d00d445c63effa679
Original commit hash: c0a6a7cc6e09895ff39c9e66d5d1868a8d68d287

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 9d329583280a7a8eba44ce48930be86a52299152 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:36 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010586581][ADL-S | DDR5 double size] Update the DIMM ODT training range for double size module.

[Feature Description]
1. Update the DIMM ODT training range for double size module.

[Resolution]
1. Update the DIMM ODT training range for double size module when frequency >= 3200.
   Odt Park {48, 60, 80, 120,240}
   Odt Wr   {240, 120, 80, 60}
   Odt Nom Wr {48, 60, 80, 120}
   Odt Nom Rd {48, 60, 80, 120}

[Impacted Area]
DDR5 double size ODT

[Register Impacted]
PHY

Hsd-es-id: 15010586581
Original commit date: Sun Jan 9 00:50:42 2022 +0800
Change-Id: I0f46f816a34bd35d7b5c18b5d485085ae725187b
Original commit hash: 00cbc42c89ec31a854a0e003e652426658815dd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cf1c403c2862c77c8b6b5ff6783878ef6a70719d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_02

Hsd-es-id: N/A
Original commit date: Sun Jan 16 19:42:22 2022 -0800
Change-Id: I9880438eeab81e430f2c4135990908839ce2650e
Original commit hash: b0e19f9f42629d04a341f489acbd7dc12b6e1b48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ee912efb58611f9333ef2ac888279c01e36087f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:32 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Increase FvPreMemory size 0x10000 bytes in debug build

FvPreMemory is out of space when build with 'prep rpls lmebx'.
Change FvPrememory size from 0x100000 to 0x110000.
Change FvMicrocode size from 0x240000 to 0x230000.

Hsd-es-id: 15010585430
Original commit date: Sat Jan 15 21:35:04 2022 +0800
Change-Id: I3bc7a389a2cdc52bac843b135c5d51cf709b77c5
Original commit hash: 381233f7a94a414aa0fc91667b8225ad6e0f3e89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: b1619bba7b04f1ea997c215516b995303eb05fab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:31 2022 +0800 
-------------------------------------------------------------------------------- 
HstiIhvDxe: System Agent tests incorrectly failing for ADL-S CPU

Removed HSTI flags for System Agent Tests when internal graphic device disabled.

Hsd-es-id: 15010562596
Original commit date: Wed Jan 12 16:37:46 2022 +0800
Change-Id: I703d8131517dfd2efe7826439ef616e7dff4fe4a
Original commit hash: c31cc12d5e514a14601a8ba6b92a0be1f6ee304d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: 05268875dcfc089d9db31f63c315661ba6d8147f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:29 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] SaSetup.hfr: Add questionid for BIOS setup ZPODD option.

The original code will build failed with 'prep lmebx rpls':
VfrCompile...
TcgSetup.hfr(64): ERROR 12288: 4171
        : already defined

VfrCompile: ERROR 0003: Error parsing

Hsd-es-id: 15010585430
Original commit date: Sat Jan 15 22:49:06 2022 +0800
Change-Id: I82c84254e74e706a962c996a44f04ad9434a9d1d
Original commit hash: a5beee5ba50b6b20d206ce2823a2d28a15940a6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8570f31efd15aedbffeae822acae02a45466103e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] dTBT: Clear PCIE2TBT command register after sending OSUP command

Hsd-es-id: 16015521689
Original commit date: Mon Jan 10 17:48:45 2022 +0800
Change-Id: I94e841c2f70381b485fdcce7460fe1921e66b53c
Original commit hash: 6368528813f08c8784e5dc233c9dbc8f012c8d91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 6db79be91c6daa425074f756a11ac51d898badfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_01

Hsd-es-id: N/A
Original commit date: Sun Jan 16 09:09:00 2022 -0800
Change-Id: I21f8251589e7f8da75a2e54a86df9e37f9fd6dcc
Original commit hash: d3d5fa5c1762b1f5c0744b128e6fe6d953de1220

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b43ecfdb62f2c2978887b60edc286d168be5011f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:23 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 16 08:50:55 2022 -0800
Change-Id: I505c1328322e869cb3b4fd210372831de1bff27a
Original commit hash: 8440646dc73462bd527304e8bfd90cab6b816cd4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 707930b1de287f2a37e4ede9841c797905b848a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3036_01

Hsd-es-id: N/A
Original commit date: Sat Jan 15 09:10:46 2022 -0800
Change-Id: I9b644d7128097f5c93f352f5f42f3025545584bd
Original commit hash: 04f78db38bca134926e93676f2178c75cd25f1f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a03c105d504a9ac19c9ff09f023cb2944e8b3d71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 15 08:50:56 2022 -0800
Change-Id: I9fafaa836346df4fb3bb6677ed507ede2716045b
Original commit hash: eac1dad316c528827f92ebc6e0c70c6b8abbb936

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9255a96df2242955082fa89f092dfd3288640fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:17 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS] DTBT retimer capsule update impact ITBT retimer capsule flow.

Move disconnect USB handle place for do not impact ITBT retimer capsule flow.

Hsd-es-id: 15010527928
Original commit date: Thu Jan 13 14:54:22 2022 +0800
Change-Id: Ic36adc37553a3f80a218529d170903883a758a2b
Original commit hash: 0066a49e26476d27ecc46d30018b4f7a06f419f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 717c2a05c3f53237f5b4dc41f18c429037d40700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3035_01

Hsd-es-id: N/A
Original commit date: Fri Jan 14 09:09:38 2022 -0800
Change-Id: I01d8b9edbdda11d8fc506d5c2a536b63196f538d
Original commit hash: 9e9e1a7e679d99383409df132bf5449915520092

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 301a4c6479f48b680a3ba0827f0397895c9ebdfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:14 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 14 08:51:15 2022 -0800
Change-Id: I924f3636d75ed77d5dcee8a111695b18cafb43ca
Original commit hash: 79b0267caec325d58d9c18691529672d399b0fe4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e726f2a1b4104fe418c5d41ce109f06a28946895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:12 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Transition the ME FwUpdateLib to 16.1

[Description]
Support the new ME FwUpdateLib version to 16.1.

Hsd-es-id: 16015568572
Original commit date: Fri Jan 14 14:57:46 2022 +0800
Change-Id: Ia05cd81c1bb19a0be4b04ab060b4a806f02c0c12
Original commit hash: 08944c5abb5fd6e6d036e70459c120c43305703e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c321aa759fd031eb548dac1cfd513125187dc8d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:10 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPLS]Rebranding DPTF to IPF requires BIOS setup string changes"

This reverts commit 2a304aba089f81546a60677ffb156b1962eebade.

Hsd-es-id: 22014439580
Original commit date: Thu Jan 13 22:21:12 2022 -0700
Change-Id: I45ddec14807fffa0c9aca717f6af72fd10e2293d
Original commit hash: d0df3768de57d96d42bf55824a1474a5b37be555

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 79deb860465d2a7769edae222c4cc61ed2a20015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:09 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Rtc: Topwarp policy always override TopSwap bit to disabled in boot

Since it is not avoidable to program TS bit when programming Daylight Saving Override bit, use below mitigation:
Write 0 and read back to examine if TS is asserted by HW. If it is asserted by HW, the readback value will stay as 1.
If it is asserted by HW, write 0 to TS bit. Otherwise, keep its original state (either 0 or 1).

Hsd-es-id: 16015350113
Original commit date: Mon Jan 10 14:51:11 2022 +0800
Change-Id: I614873927ed2f26d85523c8086f6a85a2750dc41
Original commit hash: ff5c4d5e3de068f6778ba6d5ec8a6efc58ee836c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 30261e9e049017934217632a6889837f8c4ad860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:07 2022 +0800 
-------------------------------------------------------------------------------- 
ZPODD support

1. add the bios setting to enable/disable ZPODD in VMD mode
2. Assign ZPODD DA pin to tier-1 GPE
3. add variable ZPPB bitmask of sata port to support ZPODD
4. Define new RST DSM(6) function to notify RST driver whether platform support ZPODD on specific port
5. Notify VMD0 0x87 after GPE event triggered
6. Power resource mechanism conflict with RST DSM design. When ZPODD enabled, remove Power resource
7. zpodd on/off is trigger by DSM(2)/DSM(3) called by RST driver

Hsd-es-id: 15010574740
Original commit date: Fri Jan 7 10:23:22 2022 +0800
Change-Id: Ib96d0da4aa5687ab5d56ab957ccccfac55c74cbe
Original commit hash: bb8508af8f35f768d41ad5cca10b9d05e189b5ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 54e363034afd66fd8a13f8e98fc93c34b537d4e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.91

(cherry picked from commit 4c3918ad8f6eb4c0484dcc54f6c47883655e0479)

Fri Jan 14 05:35:25 2022 +0000
Original commit date: Fri Jan 14 05:35:25 2022 +0000
Original commit hash: 13e2ed2c241d7793a3e475410bebbd4baa141a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b9af774199c906bfde6e37262611712a9e34bbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:02 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add support for TME exclude range

Add TME Exclude Base and Size configuration option.
When set any address that fails within this region
won't be encrypted/decrypted. Some restrictions are
(a) the max size allowed will be calculated using
the base address and (b) the size must be a power of 2.

Hsd-es-id: 14015406118
Original commit date: Wed Jan 5 16:10:44 2022 -0800
Change-Id: Ia4d6d1b04909a50e6712237a390466fe4d63a4b6
Original commit hash: 5edddc627b22ec14cf5c79e0cf6c126d16e4df42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: 415f1507ef87919d92cd4c06e00d47401ba1f08c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:57:00 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS]Rebranding DPTF to IPF requires BIOS setup string changes

Rebranding BIOS string "DPTF" to "IPF".
Intel(R) Dynamic Tuning Technology > Intel(R) Innovation Platform Framework
Intel(R) Dynamic Tuning Technology Configuration > Intel(R) Innovation Platform Framework Configuration
INT3400 Device > IPF Manager Device
Enable/Disable Intel Dynamic Platform Thermal Framework > Enable/Disable Innovation Platform Framework

Hsd-es-id: 22014439580
Original commit date: Thu Jan 13 21:47:46 2022 +0800
Change-Id: I0cbb70ab9c9d9177bf4376c38e29dc5d1880efad
Original commit hash: c0f71723649db6bf55068106cdf092cf73807bb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8196dcb324d47e02f06f7d51a5c38075bbd85265 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.90

(cherry picked from commit a21788122747b0af540dab16d625a1d22dc41923)

Thu Jan 13 17:27:29 2022 +0000
Original commit date: Thu Jan 13 17:27:29 2022 +0000
Original commit hash: 47e1cfb6890a278ea712db69a3d45ef9ef48f080

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9801355b8cda4b3bd2806d3282416451ac33bae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3034_01

Hsd-es-id: N/A
Original commit date: Thu Jan 13 09:13:05 2022 -0800
Change-Id: I099df8b58fe677ababe87254c5ce3c6717d96147
Original commit hash: c148a62404c73ae7248046e3c1798b1bf1eba1d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d7f568995c0c654b1c1319732e01b76b7cfce9b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010576918][ADL-P ADL-M | LP5] Make MR30 as per rank in MRS FSM

[Feature Description]
1. Make MR30 as per rank in MRS FSM

[Resolution]
1. Make MR30 as per rank in MRS FSM

[Impacted Area]
LP5

[Register Impacted]
DRAM

Hsd-es-id: 15010576918
Original commit date: Thu Jan 13 17:11:38 2022 +0800
Change-Id: I72c5ab716bad885be4bc5fc292e802dd337dcfb1
Original commit hash: 364dfd278e93640849b73075452cf74a458509da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: c1595dbdac98273786a906142f2ba6abca88cc4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:51 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 13 08:51:53 2022 -0800
Change-Id: I4417f57facb692de90ea598785c7cb4a33c8c2b0
Original commit hash: cd3d6790ab89b18c12d2885a2bf7c48fd1bc0c4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dfa565b2c973a97fe4921617161d5ab1ebc09e26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:49 2022 +0800 
-------------------------------------------------------------------------------- 
Itss: [ADL-N] Interrupt Configuration of SerialIO I2C controller #3
is conflicting with INTSEL of GPIO H3

SerialIO I2C controller #3 and GPPC_H3 is assigned with the same interrupt number(43)
which is causing ASSERT while booting.

Fix: Use unused GPIO GPPC_B9 interrupt number 33 (21h) for SerialIO I2C controller  #3
for ADLN, and also fixed a missmatch in D17F1 IRQ number in PcieTree.asl
file

Hsd-es-id: 16015549678
Original commit date: Wed Jan 12 15:45:15 2022 +0530
Change-Id: I38319b19f5f9080f6a25423264e5781517101dd4
Original commit hash: 2d6187f11830f1934ffd89f0e3ec7fcdab965983

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: d59fd4d4f4029ab00bf868c556db8b2b681b346b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:48 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] DTBT Retimer capsule check CM mode error

Modify CM mode check behavior for ADL-SBGA.
ADL-SBGA only support FW CM mode.

Hsd-es-id: 16015552204
Original commit date: Wed Jan 12 16:55:53 2022 +0800
Change-Id: I8b245c295de60bc4fd363579835edee015a439c0
Original commit hash: 459f55ac74273f0509967cb3f7a0502b06d6a54d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: faed9cb96113d6c11b7b87cd6035d5fd7f6caed6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:46 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Restart graphics console driver at ChangeResolutionForKvm

When video mode is changed, restart graphics console driver
and higher level driver.
Reconnect graphics console driver and higher level driver.
Locate all the handles with GOP protocol and reconnect it.

Hsd-es-id: 16015490374
Original commit date: Wed Jan 12 19:58:27 2022 +0800
Change-Id: I9f25d12e8983ee007ff94f7a6a2cb19605857ace
Original commit hash: 95970d23f5dfbceec974642ba1ef40adf549ccd1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 0db775a637e18e1d39c0569a4dc59303ada10f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:45 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLPx][TCSS] CPU USB Type-C Over Current Support.

For CPU TYPE-C ports, both physical over current and virtual over current are supported.
Note that is not allowed to enable mixture of physical and virtual over current support
 at the same time across CPU Type-C ports, all ports shall be either physical over
 current pin or virtual wire.

Hsd-es-id: 16015511997
Original commit date: Fri Jan 7 19:55:56 2022 +0800
Change-Id: I2efc1ea499b815ec87b211678e561fdb37a8d8e3
Original commit hash: 51a84b465aaeed56fefec57e52a5a6540b7d6b34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 594e16dc32774dfa4e4e4f26456901d751bf618c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:43 2022 +0800 
-------------------------------------------------------------------------------- 
CPU DMI GEN3 coefficient is incorrect

Hsd-es-id: 16015569441
Original commit date: Thu Jan 13 10:42:14 2022 +0530
Change-Id: I024931360bfa0151bc09b2b1e404639c845aae11
Original commit hash: ef512b97c611ad9ef68f739b75cd1e8d59dd2f78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: 5c5822e259f37c696e93a3250d11dac16842b77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:42 2022 +0800 
-------------------------------------------------------------------------------- 
[OC] Correcting initialization for TvbTempThreshold0 and TvbTempThreshold1

Correcting the typo as TvbTempThreshold0 is getting initialized 2 times instead of TvbTempThreshold1.

Hsd-es-id: 22014439669
Original commit date: Tue Jan 11 22:32:46 2022 -0800
Change-Id: Ie016fc1ff4b5752e450ca8e2cf21fd3c3bde9831
Original commit hash: 15bb54e6f42b1da186cc2c97efc16ac454e467c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 7f9e5a4aec35084aec65d17c382b0258383074f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:40 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN] Getting Assert when "PlatformDebugConsent" set to "Enabled (All Probes+TraceHub)" with debug bios

System asserted at MTRR Transfer to Default WriteBack, when setting UC: [00000000FF000000, 0000000100000000] due to running out of MTRR entries.

FF00_0000~10000_0000 (presume flash region) is set to WP in TempRamExit;
FF60_0000~10000_0000 (real BIOS region) is set to UC in SpiFvbServiceDxe, which starts to introduce 2 entries to keep WP range (FF00-FF40; FF40-FF60)
When PDC = All may introduce another 2 MTRR entries for TH hence the issue is hit.

The fix is to keep FF00_0000~10000_0000 WP during BIOS boot (not set BIOS range to UC in SpiFvbServices)
and set UC until the end of boot to avoid introducing more MTRR entries.

Hsd-es-id: 16015504875
Original commit date: Wed Jan 12 15:44:58 2022 +0800
Change-Id: I3c6ddd268bc9e598cec6844dd04856e4d7723adf
Original commit hash: 6be6c30ef9c5136813ccf1ee601ae915b1263bad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 0b4ea9cbc8b14037145f533c553552b6e392616a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] PrimaryDisplay detection logic in PEI does not work properly when both PEG & PCIE Offboard VGA cards are present

Several lines of description for the change.

Hsd-es-id: 22014278773
Original commit date: Wed Jan 12 15:19:10 2022 +0530
Change-Id: I0e0277434f8e1c241c38934ecee3c82c2ebc5e55
Original commit hash: 6cae6b923371926227d9eb2327f669dcfa1667b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: eb73bd7bc9e70c7792ec02cfb50713efce39547b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:37 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.

Hsd-es-id: 16015347418
Original commit date: Thu Dec 23 12:58:04 2021 +0530
Change-Id: I5f576d9b9495d8c66a4f39509bc15dade96c620a
Original commit hash: 9e6df72e6303d2959bdc014ea26385b76b917277

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 0a6662edffeeee01400c28251633c480aafaca7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_02

Hsd-es-id: N/A
Original commit date: Wed Jan 12 09:12:42 2022 -0800
Change-Id: I29a902d9e08c82c7a2df35f35e676b467c21d97f
Original commit hash: 027e7b39334291e9c321fb3261b00b7a5088e1ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a6da57ec3743bab9de118e48825ba3073fd09d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:34 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_01

Hsd-es-id: N/A
Original commit date: Wed Jan 12 08:51:14 2022 -0800
Change-Id: Ief056ae121361bbdf6ad961441ae5f733f763309
Original commit hash: c1d8d3455b54c992d71b6a9db2e067454f8549a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b7c7652a140d13594d6ba559f936bd87bc13d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.89

(cherry picked from commit 2b223cc27937c6f0e646a3a523e7a83c6c9ad01d)

Wed Jan 12 13:01:32 2022 +0000
Original commit date: Wed Jan 12 13:01:32 2022 +0000
Original commit hash: cb8bc3ad2bde5026fc758004e53b01c169c7c325

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25d7f4f44c733deac81d009c0fc2c359c14f8432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22012724918][LP5] LPDDR5 DQSOSC stop counting mr23 and causing SRX hang

[Feature Description]
1. LPDDR5 DQSOSC stop counting mr23 and causing SRX hang

[Impacted Area]
LPDDR5

[Register Impacted]
MC

Hsd-es-id: 22012724918
Original commit date: Tue Jan 11 23:15:28 2022 +0800
Change-Id: Ia76ceba509285d725b00b65c7f107b7172e26649
Original commit hash: 8decc8ceb426d536770eace9e32832352c47fd57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: ce42c748302b51b5ab9573cca2637948f1d909fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] System can't act right now after Time changed in Win 10.

Both _GRT and _SRT have 1 second timeout to wait for RTC update.
Change the timeout to 0.1 second to sync with RtcWaitToUpdate in PcRtc module.

Hsd-es-id: 15010486884
Original commit date: Tue Dec 28 15:42:54 2021 +0800
Change-Id: Id7682a2e73107b446b80c990b3016f3f5fe5ebe1
Original commit hash: 6a5993eae3a1f9ed136b68d9b6527d6ad43286a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 4b494ab6bdec0c153d84e1349352ffa857b8206c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.88

(cherry picked from commit 3992e3b8d649dc239f76c8b84bbb1893a7bac2b0)

Wed Jan 12 11:52:44 2022 +0000
Original commit date: Wed Jan 12 11:52:44 2022 +0000
Original commit hash: 4cc85a218f57baa43af2d973c3dcde334c1d3cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5d5f75e19807485b8b2897a38d8a922a5a14441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22012222699][ADL | DDR5] Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Feature Description]
1. Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Resolution]
1. Extend the VREF range in EarlyWriteTimingCentering2D to (-20, 20) for frequency > 4800.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 22012222699
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ia4f925edce95ff9f5a01ea3cc6dafcdb4bb87cc8
Original commit hash: 3f0ce530d8d5346a5547c1af727b9d6ca1c93748

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 7f60823730c26ddb31638584d2b7a44a775f289d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 12 02:25:07 2022 -0800
Change-Id: I66b5fa53cb31df2128006a1ae7982be99f70b768
Original commit hash: 2b67e02fd0744523721307e588ca04b4dd07f15d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 542c31139018279e6aeda246d15009c402bcd4fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:23 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix Klockwork issues

Pointer 'CpuDataHob' checked for NULL at line 1117 may be dereferenced at line 1120.

Hsd-es-id: 16015487905
Original commit date: Fri Jan 7 10:13:45 2022 +0800
Change-Id: I269766eb48e46e37e4110816b217bf78557a16a6
Original commit hash: f72cf05fa80e08235bfc34f4e32092d22ca32a00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 5b485a03b93df4a63f90765dd13c83c32da9460a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:21 2022 +0800 
-------------------------------------------------------------------------------- 
Platform/RPE: ssd erase of password protected ssd with RPE fails with EMA 1.6.0.0

Issue: Remote Platform Erase driver didn't receive password from CSME with EMA tool.
       After discussing with CSME team, if secure erase is triggered by RPE, password is sent through Asf_GetUefiBootParameters.
       If secure erase is triggered by Remore Secure Erase, password is retrieved by GetRsePassword command.
Solution: Use different method to retrieve password depends on secure erase feature.

Hsd-es-id: 22014369682
Original commit date: Mon Jan 10 11:49:21 2022 +0800
Change-Id: I227d286aea6ec81f16c89c34dce26e613025b862
Original commit hash: 53550ddfe36c7b235b09ccce53406709658716aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: eb2c7ed92d2cf3581b8fe3358b9f1228d65ea1b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:19 2022 +0800 
-------------------------------------------------------------------------------- 
Incorrect HDA Bar mask value in SndwInitDxe.c

Fix bit mask for bar programming.
Fix RestricedMaintainers file because file does not follow the maintainers
file specification.

Hsd-es-id: 15010503454
Original commit date: Tue Jan 11 12:29:16 2022 +0100
Change-Id: I4625b71e61c6f9c88fe111bb60b59a0ee90b9075
Original commit hash: 3297b9bc032dc2c5e0c31af10d0c66237e6d4534

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwCavsRegs.h
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: de4e2cc9e29635b51ac9e561b33d162ea0ea4f5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:17 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.87

(cherry picked from commit 01fbff05e19a178359662b037bb0bcb01b1d7bfa)

Wed Jan 12 06:28:31 2022 +0000
Original commit date: Wed Jan 12 06:28:31 2022 +0000
Original commit hash: 29b07566a1f9b0b83cce015e06b365a6555472a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f70d8a16afe378fba5b707cfe6bec322e638636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010559756][ADL-S  DDR5] Able to change the frequency for each SAGV point for 2DPC board.

[Feature Description]
1. Able to change the frequency for each SAGV point for 2DPC board.

[Resolution]
1. Allow the user to change the SAGV frequency per point from setup menu for 2DPC board.
   The SAGV point frequency from policy input takes precedence.
   Only use the c code logic to define the SAGV point frequency for a specific configuration in a 2DPC board when the SaGvFreq input value is 0.

[Impacted Area]
DDR5 SAGV BIOS setup

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010559756
Original commit date: Tue Jan 11 15:03:26 2022 +0800
Change-Id: I6fe3ebac2ca937292dfc7d4652224aab7ec2f840
Original commit hash: a7390c94156053b455b70fcd29c78580cadf492d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 59c1c730be83106c64d2969aedf537c4b9a38076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:13 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Setup: Fix _allmul

For VS2015, it happens on default.
For VS2017/VS2019, it happens on disable optimization.

Hsd-es-id: 15010562487
Original commit date: Wed Jan 12 11:56:15 2022 +0800
Change-Id: I4a445eeda524c9fc7d3b1815f374f955dd6a4a56
Original commit hash: 99a7616a94c3daa68a3d88c281a2448ea9fe36dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c

================================================================================ 
Commit: 434517071929df283ae6441b44c12f1afaaf0d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:12 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_04

Hsd-es-id: N/A
Original commit date: Tue Jan 11 21:29:14 2022 -0800
Change-Id: Ifad5d282bf3f4e29c6028162363e5915c3ccb439
Original commit hash: 4c205285ab5bb170a55a0023078cad6c121ece03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e3983999ed0466800fb2d1ba2283782d1821b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:10 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Increase PcdFlashFvPreMemorySize to 0x000B0000

Reduce PcdFlashFvMicrocodeSize from 0x00180000 to 0x00170000
IncreasePcdFlashFvPreMemorySize from 0x000A0000 to 0x000B0000
To fix build error:
Error while patch FIT Table Data or reset vector data.
Error. The boot firmware volume (BFV) has only the spare space 0x1d68 bytes.
But the default setting data takes 0x26d0 bytes, which can't be inserted into BFV.

Hsd-es-id: 15010546437
Original commit date: Tue Jan 11 15:39:57 2022 +0800
Change-Id: Ib68d0d9cbec7f32ceee04448f069a703008dd22f
Original commit hash: 65f1388d82d160aa7875bd45ed9b3cdf8f835048

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: caf5fff26192d3d1fa6cf69bfeceba980fc56e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_03

Hsd-es-id: N/A
Original commit date: Tue Jan 11 20:43:38 2022 -0800
Change-Id: I65a10b606cfc5f37d1d1ede6920335bc214acd7d
Original commit hash: c1c396b71d285689400f5ddef5c691da4e782b3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0df5430e51c31bbde8cf7b3b29b7ed3ab0f37869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:07 2022 +0800 
-------------------------------------------------------------------------------- 
[RFIM] Added disclaimer for DDR-RFI-Mitigation Enable/Disable

Added "\nThis RFI mitigation feature may result in temporary slowdown of the DDR speed." to STR_CNVI_RFIM_HELP

Hsd-es-id: 22014224563
Original commit date: Tue Dec 28 10:34:22 2021 -0800
Change-Id: I6d74035ac6e52b548fff68d2574fadc02cca4889
Original commit hash: 72c8fbc925de0d32983c5fadd46b3d23eaea7aee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: cd1894feca151979fa07a29c5b0dccf67962b236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:06 2022 +0800 
-------------------------------------------------------------------------------- 
[Supermicro][X13SAV]SMBIOS type16 Maximum Capacity

Fix correct Smbios Type 16 DDR4 Maximum Capacity

Hsd-es-id: 16015416614
Original commit date: Tue Jan 11 15:19:34 2022 +0800
Change-Id: I17a87732a977403628c733f39533813a2f5f517d
Original commit hash: 3754c2073aa3b823b68f2f104f9358916c0c551c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: 7563063806b4faf357daa802114d46920acc506c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:04 2022 +0800 
-------------------------------------------------------------------------------- 
Security/TXT: [RPL] Add support for ACM benchmarking

This change adds support for collecting benchmarking data for BootGuard ACM.
Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.

Hsd-es-id: 14015376522
Original commit date: Wed Dec 8 20:38:55 2021 -0800
Change-Id: I42c131e1a17d1a827b6a993f3aaaa8b3d3e58285
Original commit hash: 270df8341b710b5d92d59e610aa6a537cfbc124b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 3d63dd0e3aba73c149f38bd17029153f4707438d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:03 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_02

Hsd-es-id: N/A
Original commit date: Tue Jan 11 18:37:23 2022 -0800
Change-Id: Ifd9115ca5d5840bd2d327aad84caed94df8efd81
Original commit hash: 7dfd3edf63dcbc435150f67e355ce7ce1aab11d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aed8038d65261e23f5eacc4ae7005a04ecbcea35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:56:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_01

Hsd-es-id: N/A
Original commit date: Tue Jan 11 12:51:01 2022 -0800
Change-Id: I0063c4c29fcbdc468dcfdc5eb70b4f5ef447ed88
Original commit hash: 546130007ee03b929082586a77aa6194201ad9c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7c2cb866cc293aa7fee1b5ef8ef3f0c2a8a5147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.86

(cherry picked from commit 9972309b5f6c127445bdb922fe893ac04a80e589)

Tue Jan 11 18:25:39 2022 +0000
Original commit date: Tue Jan 11 18:25:39 2022 +0000
Original commit hash: 949e3c009daa07d07c71fcb03b8dc2a37a2d0607

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cfb48267ca72b4fb54b18b0e41bf2ff59d76fc93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S ADL-M ADL-P | DDR5 LP5] Statically Assign Generic MRS FSM Timing Indexes

[Issue Description]
MC-IP SAGV enabled simulation fails during normal operation frequency
transitions.

Root Cause:
The MemSS PMA does not save the control registers on work-point basis so
there is an implicit requirement that all SAGV points must share the same
SAGV runtime Generic MRS FSM (GMF) control register configuration.

When programming MC0_CH0_CR_GENERIC_MRS_FSM_TIMING_STORAGE_0/
1_TIMING_FIELD_0/1/2 MRC has an optimization where if more than 1 MR
needs to use the same timing, it will reuse the same timing field. In the
case where the work point is LP5 4267, the tFC and tVREFCA timings end up
with the same encoded timing register value. In this case, the code
optimizes to reuse the same timing field. This optimization of the timing
index results in a different GMF control register configuration for that
work point compared to other work points. This will result in runtime
failures since the last work point's GMF configuration will be expecting
5 timing register entries but the MemSS PMA will restore the timing
register set with only 4 entries.

[Resolution]
The Generic MRS FSM timing register fields are now statically assigned
a timing symbol which will remain the same across SAGV work points. Only
the value of the timing will differ across work points.

[Impacted Platform]
All

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 15010273716
Original commit date: Wed Nov 17 15:00:31 2021 +0800
Change-Id: I550232e2104865864f119f8807c160d8c077619c
Original commit hash: ca642e95bf22cf84fa0e6537ed459084fbebd55d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9ed236ae53fb1660f8a043f94d6583b88fea0bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 11 08:50:26 2022 -0800
Change-Id: I83fe4a916795bdf38c4abc483d118f39b60c6f55
Original commit hash: 45ea5330bdd255299ad37b27ecf1194701c9821c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a90abf9192136e96355d130a07a62a6ae42d6d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:51 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.85

(cherry picked from commit 84adbabe82ac9175134e2c96a835586865410c9f)

Tue Jan 11 14:33:31 2022 +0000
Original commit date: Tue Jan 11 14:33:31 2022 +0000
Original commit hash: 13ca199c1d376f7b090d1f225e73a4efee28ae12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45aede0957ad495e01809ae979962a017b1c64f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:49 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] JEDEC Reset does not shift LP5 Rank 0 CTL PI code or MR programming

[Issue]
JEDEC Reset does not shift LP5 Rank 0 CTL PI code for MR programming

[Root Cause]
It was found via Code Review that ShiftPIforCmdTraining is passing Rank as an index when the API calls for a bit mask.
This leads to Rank 0 Chip Select not being shifted for LPDDR5.

[Resolution]
Conver the Rank parameter on the function call to a bitmask.

[Register Impacted]
PHY

internal only:

Hsd-es-id: 22014184073
Original commit date: Thu Nov 11 11:28:13 2021 +0530
Change-Id: Ia274f1349399c133a1b9d1f83db194beb73b69ce
Original commit hash: 4b6a83395b38ebff43f10241eaabed744eee6ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: f58fa1e009a65b10aefc586baa39bf27c108935a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.84

(cherry picked from commit 056fe1202da380d1b8f4c92f43c721e363fe33dd)

Tue Jan 11 08:11:12 2022 +0000
Original commit date: Tue Jan 11 08:11:12 2022 +0000
Original commit hash: a34b769e3554664cca7c897402156ae58b3badb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23409173e664d334575425312d89ee79f82881d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:46 2022 +0800 
-------------------------------------------------------------------------------- 
RPL: Update reuse ADL CPUID data.

Hsd-es-id: 15010535006
Original commit date: Tue Jan 11 13:32:00 2022 +0800
Change-Id: Id9a9797676bceb0889a54f7c541a27323991ae9b
Original commit hash: 113ea9e86f567d4b2c0f4c75a0ded9bff76f2ffb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 26d54980a652bce909017502c0d4a7ea3f4efae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:44 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16015542272][ADL-P ADL-M | LP5] Tx Vddq is not set properly for higher frequencies in 2R configuration.

[Issue Description]
  TX_VDDQ for frequencies above 5200 in 2R config should be 1000 mV but current MRC is configuring 800 mV.
  'Outputs->VccddqVoltage' policy is updated based on 'Outputs->ValidRankMask' in MrcSetOverrides. But
  'Outputs->ValidRankMask' updated with right value later in MRC, hence using wrong ValidRankMask updates
  VccddqVoltage with wrong value.

[Resolution]
  Use 'Outputs->Any2Ranks' policy to find number of ranks present and update the VccddqVoltage accordingly.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015542272
Original commit date: Tue Jan 11 10:33:56 2022 +0530
Change-Id: I2984bc085e6fef129105bddbd611b7b05b3b30c4
Original commit hash: 21f72ab9cc2e8f5d2291566cbc0dfe6d0550f09f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 018b72353cce528cdc968059161f4eac2a1027ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:43 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC."

This reverts commit 8bc41b04b6620fcb9d494ad4707f8716d3a9a91b.

Hsd-es-id: 16015523160
Original commit date: Mon Jan 10 22:53:49 2022 -0700
Change-Id: I6206216bc0789f8cddc5dd5aa41a925363688c00
Original commit hash: 309da33396a3eb22adbc317689801ad01dd038cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 770ee453517003c2a1ff3b5001d8e06739d045eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Updated _CPC NominalFrequency base on CTDP level

Hsd-es-id: 16015386324
Original commit date: Wed Jan 5 10:21:44 2022 +0800
Change-Id: I788ae8d167d723a0fed6d4bf19145eb1971e37c2
Original commit hash: 1d8169836a94b124dd3a48bb9afdf23c072438df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: ab70498964e2aee88b86cee163458b0ecd58a74e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 10 08:48:42 2022 -0800
Change-Id: Ib9ff1633084d0a5c0ddbfe98e6b128cca133a346
Original commit hash: eac811ae5d5a7aee2e5c0a0ccb8305fccf35ffd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bab2c9848a720c32f07f3473bcdd198417d7b21e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:34 2022 +0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FastBoot:change assert appear condition

Fix: after Enabling Fast Boot option in BIOS page, System is hung at 109A

Hsd-es-id: 16015500538
Original commit date: Mon Jan 10 08:55:43 2022 +0800
Change-Id: I4900bd2e1a804744637f23a56e422024f0f49742
Original commit hash: ede06745eaeceb5a9f3d65238aad09ffb0ac66eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c

================================================================================ 
Commit: 5e0218396c90fabf4b1d5f01741d5c72b11a6c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:33 2022 +0800 
-------------------------------------------------------------------------------- 
[PSR] UPID value should not be displayed in GUID format

UPID value should be displayed in byte array format and
not in GUID format

Hsd-es-id: 1309301908
Original commit date: Sun Jan 9 21:05:15 2022 +0530
Change-Id: I2c89891a341c0b65c7cc78c0109cd1ef97350f10
Original commit hash: 5c62ffe5ec6fa31ea8dffd08ddb877bf5bdb9c6d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: 2195ece26844cfe03acb213b61e7d633d23cf497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:31 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010548755][ADL-S | DDR5] Add questionid for setup item "Early DIMM DFE Training".

[Feature Description]
1. Add questionid for setup item "Early DIMM DFE Training".

[Resolution]
1. Add questionid for setup item "Early DIMM DFE Training".

[Impacted Area]
ADL

[Register Impacted]
No

Hsd-es-id: 15010548755
Original commit date: Mon Jan 10 10:33:04 2022 +0800
Change-Id: I65a887fc8a1656b13221444dfb966ae70dff36b2
Original commit hash: 0cf7d42a5c23a18d320e3b1ca4507c496f12f745

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 081a24585c69ad19715abd834453c2f61421ec2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000416

Hsd-es-id: N/A
Original commit date: Mon Jan 10 10:16:31 2022 +0530
Change-Id: I98adb031a6a293018835c40aa4453d5f1ea268b6
Original commit hash: b749628fec6116d7fcad72f57695aaaf569e26c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd587d9a326bd47906b247091c1f6433f764ec35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:27 2022 +0800 
-------------------------------------------------------------------------------- 
[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC.

Hsd-es-id: 16015523160
Original commit date: Fri Jan 7 12:51:03 2022 +0530
Change-Id: Ic868823dd021bdd8e9f188b9367b03d155e3a63f
Original commit hash: d8e2f739a2e8ca7d1c9ce1b7c75ea0aff00469f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 9c5fac5ab4fce4989240449245d4a83c471043a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 9 08:50:12 2022 -0800
Change-Id: I9da733112171e9d86bbd9191c8676a58b120078a
Original commit hash: c7b02422b62769f921b0d0fd102826a48bea3b0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94d4199108c4d8e5a6811b7a072383ad0bd071eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.83

(cherry picked from commit be4f4733271fcf34a36f3df5eda6824ee8f2b70d)

Sun Jan 9 08:30:59 2022 +0000
Original commit date: Sun Jan 9 08:30:59 2022 +0000
Original commit hash: 3d00b239df4d0f37c077ea55c4b5020b749a9673

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8ef6fb5bf551f07bafbfdafe1e159b81470c29a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:20 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010545160][ADL-S | DDR5] Early DIMM DFE Training.

[Feature Description]
1. Enable Early DIMM DFE Training.

[Resolution]
1. Run Early DIMM DFE Training before write timing centering with loop count 8.
2. Only train TAP 1 in early DIMM DFE training.
3. Add a setup option "EARLY DIMM DFE Training" for it, and it's disabled by default.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010545160
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ic8c66d36be386e2f1c9b6db5b7de95063246a7c7
Original commit hash: 2ee906a9808dd85655f7cfa1b406aaf4e6a08d2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9414e495ff3c96b2edc5cb4ee8dd9486fbf216af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 8 08:51:00 2022 -0800
Change-Id: I9ffb638eb44d993dc2f3a910224f9eab7591e388
Original commit hash: ac8363061bf28f246a771ac9f3d32e7730466e83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a41c1660f9d6320877dac10cb838e9d9ccd14382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 7 08:49:44 2022 -0800
Change-Id: Ibe6f71c7e19d12c508c5b6e9aa1cc1754b3b609f
Original commit hash: 3681812cf46834b8e1f2cf5219b126cf45e1eb44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7bc78fc7935007923b7ab0050561dfd1aedb9fc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.82

(cherry picked from commit b03cb5ca56a5ac481bc5f18905a75d6e1242d055)

Fri Jan 7 12:23:42 2022 +0000
Original commit date: Fri Jan 7 12:23:42 2022 +0000
Original commit hash: 5495ec04c8d04b5bc35a62958c157afe3efaa6f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4892e16ef98eab79f25d562671d39e042000b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:10 2022 +0800 
-------------------------------------------------------------------------------- 
[Bug][15010535538][ADL] fix value overfollow in VsshiCompLeakerRoCalibration

[Issue Description]
When not found suitable VsshiFfLeakVddq in VsshiCompLeakerRoCalibration,
RoDivSel and StaticLegEn will be larger than max accepted value.

[Solution]
Set RoDivSel and StaticLegEn to max accepted value when not found.

[Impacted Platform]

Hsd-es-id: 15010535538
Original commit date: Thu Jan 6 14:30:23 2022 +0800
Change-Id: If8f5fe66f0e3169451f8f23b67e0f697ab62ad80
Original commit hash: e297adbf31a92d87f802c4855daf581f0e52abd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4ed7256025bbd3139715593b0c41c39c6d2042ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:08 2022 +0800 
-------------------------------------------------------------------------------- 
DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 22014380537
Original commit date: Mon Jan 3 10:47:38 2022 +0800
Change-Id: I5e58980fcde4eae1aafc3219fe6d27a2742018bc
Original commit hash: 89befeaef5c2a172ceaab16bdabae6650a9daa27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: 11366eb0ea1c709d121a62a066cdc194a7595eec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:06 2022 +0800 
-------------------------------------------------------------------------------- 
Improve pre-memory UEFI variable

Set NvStorage Write Protect Cacheable

Hsd-es-id: 15010229266
Original commit date: Wed Nov 10 14:44:21 2021 +0800
Change-Id: I3adb4d7e1ef58f023266317ae61b7245d9e63f3e
Original commit hash: d63b7d73f23d4369ac4fed68b9649e0aa33d5839

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/MultiIbb/Include/Library/NemConfigMtrrLib.h
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.c
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.inf
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf

================================================================================ 
Commit: bd8982272b5dcbee5e09c5b1698cf13d3efc22af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:04 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.81

(cherry picked from commit 2536ac94dff6da653aa847f5a5be870d8bc5868b)

Fri Jan 7 05:40:46 2022 +0000
Original commit date: Fri Jan 7 05:40:46 2022 +0000
Original commit hash: 11471815d50c2cd68d5b3d9442eb775daf052b35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4094a774761af8c93d6b352c98af7adc6f5db40d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:03 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][15010525977] fix KW issues in mrc

[Resolution]
1. initialize variables before using them
2. remove unneeded code

Hsd-es-id: 15010525977
Original commit date: Thu Jan 6 14:06:41 2022 +0800
Change-Id: I0eee47cc2801a34ca75aac799d74d83dcdf52bdd
Original commit hash: 2a14f3d25566dcfcc0a9f3b479fff53988dacc5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1287d0b0ba65fa865afd4fe99a75c5a97100aac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:55:01 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL][TXT]: After TXT provisioning, PTT always get TPM_STATUS_REG bit0 0.

Remove IsSptPtt() in TxtDxeLib.c and also clean up this redundant code from both PEI/DXE phase

Hsd-es-id: 16015148306
Original commit date: Thu Jan 6 12:24:57 2022 +0800
Change-Id: I0d50fc91ed3c3566255a73ab8978d266c51ac68b
Original commit hash: 3c77ffc9230b0b547be2c0a5a5e5c17c884051d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c

================================================================================ 
Commit: 1c7be4ce33d9f1a7740a7bfae1d0d2c786a03907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3024_00

Hsd-es-id: N/A
Original commit date: Thu Jan 6 08:48:24 2022 -0800
Change-Id: I7997fecdfd628cb60f82eeeb020c1c9f9572efb2
Original commit hash: 0e6095bc4901bc9c8a820c67b3cf07f7572df791

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0cbd792143ac73e139a24064104c2f1bf59eb161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:57 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.80

(cherry picked from commit e5b7ca0702591a1488849d7005dcc691fc7b50cd)

Thu Jan 6 14:52:42 2022 +0000
Original commit date: Thu Jan 6 14:52:42 2022 +0000
Original commit hash: a7d7eda31727903c4d675dd179429d094ed23eee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e8c4f2c5f3e8a9050e672e2877aca93f2fc4729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010537672][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1.

[Feature Description]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

[Resolution]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

If all SAGV points have the same Vddq voltage then:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 1 :always bypass LVR and use global vddq
else:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 0 :enable LVR for early DVFS comp scenarios

[Impacted Area]
ADL-P and ADL-M Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010537672
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I4e826a513f1a43c36c5dac5f22cdd2e28ad0f0af
Original commit hash: 38a31a6dafaf5f984c55f22b68d91d4d79afdc94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2e8f124079871dc6f0136a79d4fb04c4b771db05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:54 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.79

(cherry picked from commit 94cad7b9090eea7fcd7f54ae32a75c7da37c410b)

Thu Jan 6 13:56:59 2022 +0000
Original commit date: Thu Jan 6 13:56:59 2022 +0000
Original commit hash: 25e9463538b5ca32d4ac8203775a1ee770599855

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2cad6142699f71e28a068ac911929681c4b41c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:52 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16015508142][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] vccddqldo_dvfscomp_ctrl0 register values are not matching expected values.

[Issue Description]
  vccddqldo_dvfscomp_ctrl0 register offset from Q0 is same as rxdqscomp_cmn_ctrl1_new register offset
  of A0/J0. Programming rxdqscomp_cmn_ctrl1_new register on Q0 and later steps corrupting
  vccddqldo_dvfscomp_ctrl0 register values

[Resolution]
  Skip programming rxdqscomp_cmn_ctrl1_new for Q0 and later steppings.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015508142
Original commit date: Wed Jan 5 14:10:21 2022 +0530
Change-Id: If0eebf467ae38d5d7be905da173d270722e549bf
Original commit hash: 668f627c942de009e044b7eda6b0267ae11be041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0dab214ccdd87e35388f09c07166448c567606ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:47 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL Px][AEP] - Bios support for RPL Px LP5 AEP

- MRC Changes
- Clock Mapping
- Gpio Changes
- USB Changes

Hsd-es-id: 15010400149
Original commit date: Thu Dec 9 14:01:42 2021 +0530
Change-Id: Id8e190e8e1f6e5ee3def36c0ff7d69edd1161aa2
Original commit hash: ced98f1380e092f7ca7626943797b524deea7de2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 4464204cb13b00711a3d5ec6110a0e5340ed8e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:45 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.78

(cherry picked from commit 05fcfa343cb3aab6aa97aead37fb0b1bf7e3022a)

Thu Jan 6 06:04:52 2022 +0000
Original commit date: Thu Jan 6 06:04:52 2022 +0000
Original commit hash: e0769498f3e150af9704d86892e77d8ff744cda7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c8f3fca17e47166ea8d1648c2d71d74be74a6f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:42 2022 +0800 
-------------------------------------------------------------------------------- 
VccInAux IccMax update for ADL N SKUs

Hsd-es-id: 16015501281
Original commit date: Wed Jan 5 14:10:35 2022 +0530
Change-Id: Ia5c39596b1a5fa37c15e868cbeaac05fbf2ca772
Original commit hash: aea1bc7fd5a0f1722dc5e2f3fd0bee8e6d52ba48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: b7696b2c25ea839be3198fe7daefb56b227a2d7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:39 2022 +0800 
-------------------------------------------------------------------------------- 
Chasm Falls: Add support for me capsule update when no ESP partition available.

Currently, for me capsule update, if no esp partition, bios will continue perform update without exit.
expect to exit update when there is no ESP available with ME resiliency enabled.

Hsd-es-id: 16015470606
Original commit date: Wed Jan 5 13:40:11 2022 +0800
Change-Id: If6764fe683400a5b8a153946d5fe423f3f778d6a
Original commit hash: fd55b180081b4ac7417985516867c4e8bf48c39e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: 1fff25e9034f97336d2c92217e276f00c4d7cead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3023_00

Hsd-es-id: N/A
Original commit date: Wed Jan 5 08:49:34 2022 -0800
Change-Id: I6013da5f3ceb88bc4909df710c9564d62ac408a9
Original commit hash: 6434d41b7066740265eb4c93349ce721a862d2ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 476fa6676d7e6e413afda140e398faedea635fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.77

(cherry picked from commit 2749781f52813726c3fafb684680be478ca86215)

Wed Jan 5 12:14:25 2022 +0000
Original commit date: Wed Jan 5 12:14:25 2022 +0000
Original commit hash: d4d5e24d39985ba429c0f6950910413f97883665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa065d1b1d68803625f83726833f8a7c56c6a9bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010527817][ADL-P ADL-M | LP5] Rcomp target {48,30,20,20,20} update for LP5

[Feature Description]
Rcomp target {48,30,20,20,20} update for LP5

[Resolution]
Rcomp target {48,30,20,20,20} update for LP5

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010527817
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I6bfc4599e20926e8d3ddabe95a64ac23218d12fb
Original commit hash: b60dc92df3526617adedb05d72a0d32fff74872c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 16589ec00654607f1a82d672145a301a126e0073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:30 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.76

(cherry picked from commit 2aa85250febbf1e7d9480918093843eeacf2f932)

Wed Jan 5 10:53:19 2022 +0000
Original commit date: Wed Jan 5 10:53:19 2022 +0000
Original commit hash: 492790d8932c55a3a2552e0a5ec4501a704a9ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6bd3622d5a80264ed63f142bf4d7c5aca704e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015461908][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation for all protocols.

[Resolution]
1. Set the rload target with value 30 for all protocols.
2. Update rload equations in phy init, expected rload target is 800Ohms.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 16015461908
Original commit date: Wed Dec 29 18:08:09 2021 +0530
Change-Id: I0553ead060819cc7be087fbbd70d10bdc7ae42d4
Original commit hash: 1443d6fdf2028fcd78ca40ae6803e0c0aa9c9fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a48c901833807324a81b70520879b87be29ccd41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:27 2022 +0800 
-------------------------------------------------------------------------------- 
RPLS: Reuse ADL VR/PM data for fused ADL SKUs

Hsd-es-id: 1509205252
Original commit date: Wed Dec 22 10:11:52 2021 +0800
Change-Id: I9827186b08b300327505c108c2aa35345fe39475
Original commit hash: 2f2cd6d22fe0597ee42d0a92ae9d022f58f9dbd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 68ee7bedbfe39b04d987f21a165c02b3161794cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:25 2022 +0800 
-------------------------------------------------------------------------------- 
[C1S] SmbusPrepareToArp() returns ERROR

Change : Byte should be written to Command Register

Hsd-es-id: 16015419501
Original commit date: Wed Dec 22 16:49:29 2021 +0800
Change-Id: I8a783adb054b86ba650da9daebc918aa007894cb
Original commit hash: 5083b3c9d5d53ce4a2a63ddea5b2bcc802c4e2c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c

================================================================================ 
Commit: 80260717164b38db6f1a365b4521cf415de56d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:23 2022 +0800 
-------------------------------------------------------------------------------- 
RTD3 support for HMP Rvp

Hsd-es-id: 1309267678
Original commit date: Mon Nov 29 15:00:24 2021 +0200
Change-Id: I5a32118948d3e73f7d323635229dfe139b64347c
Original commit hash: e51d8f870af4107b16a5cb56c0590842f2b12b99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSHmpRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSHmpRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 2e547672f30704822be19d1454deea9c7fb40ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:21 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS]Update comment for specific configuration

Update comment for specific configuration

Hsd-es-id: 16015249495
Original commit date: Mon Dec 13 21:19:45 2021 +0800
Change-Id: Id2de392a5ea28b17f4dfa765dbf4c89c58395d32
Original commit hash: 959b80bfffd3938df9c9e839faae9ea61fa1737d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 92c8d7faccc1b3c8074edbe223a411f45b2815d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Updated the comment with proper info.

Corrected the comment from "// 0.75V@Bypass-0.75V@Bypass-1.05V@Internal"
to "// 0.78V@Bypass-0.78V@Bypass-1.05V@Internal".

Hsd-es-id: 16015486466
Original commit date: Tue Jan 4 16:57:44 2022 +0530
Change-Id: Ib63b185c0838a246c7afe69e8964c91e68906022
Original commit hash: 61b78aa0c45a5307f3ec438a126004785608e771

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 972385d697766e21ecaaac380f1df2d9d9212f5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.75

(cherry picked from commit 194be2ba02d6c8963f2ab664ea81cb8edc058f11)

Wed Jan 5 03:15:52 2022 +0000
Original commit date: Wed Jan 5 03:15:52 2022 +0000
Original commit hash: f36ffbe2a930c197b3c2c92a71be62df03519191

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e74b1893eb6b50c42b521ce7306f2f9548622300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP4] JEDEC tZQCAL needs both channel & rank ZQCAL serialization on some byte-mode LP4 parts

[Issue/Feature Description]
  When a system has byte-mode LP4 parts, as indicated by the SPD,
  MRC needs to set the following ADL configuration register setting bits to ensure MC schedules ZQCAL commands in serial across ranks:
  cpu.mem.mcs.scheduler_chs.sched_cbit_0_0_0_mchbar.serialize_zq = 1
  cpu.mem.mcs.maintenance_chs.tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 1

[Resolution]
  If a system has byte-mode LP4 parts or 4 ranks, indicated by the SPD.
  Then MRC needs to set the following  configuration register setting bits to ensure MC schedules ZQCAL commands in serial across channels
  -> Sched_cbit_0_0_0_mchbar.serialize_zq = 0x1
  -> Tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 0x1

[Impacted Area]:
  ADL-P ADL-M LP4

[Registers impacted]
  MC [x] PHY [] Both []

internal only:

Hsd-es-id: 16014958430
Original commit date: Thu Oct 14 17:31:21 2021 +0530
Change-Id: I99445bbdf1c329c32c3bc8d5915ed3c11c4993a3
Original commit hash: f0436cce495ca99b10a596a9f2f6829fa339b9ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f886690b2a30703a9efdf49f86d1365b4f2b24e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL-S Cx

Updated the Ucode 0x0000001a of Cx

Hsd-es-id: N/A
Original commit date: Tue Jan 4 18:22:24 2022 +0800
Change-Id: Ibe07744b3f87ba61bc61a8808831a35b92ed880f
Original commit hash: 0007d1e63fbdf45e46f727ebbe00ae69d32417d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65571fc831d0e993c8d867320b38faca5635ee95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:12 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][PM] Power off the dVPU when enter S4

When the SUT enter S4/hibernate, the full card power off of the
dVPU(KeemBay) device should be asserted.

Hsd-es-id: 15010266076
Original commit date: Tue Dec 28 11:05:34 2021 +0800
Change-Id: I67cc8edaaa71d6be20a38f69b8338a9affa88139
Original commit hash: b996b9b6273fd9377766aecc17b22460c79d1cdf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 6b398b47f0808b78b122335103090e66ec2ddd43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][PM] dVPU RTD3 D3Cold support

To support the dVPU D3Cold-SR, the PWREN should be kept
during D3Cold state to suppor the DDR self-refresh.

Hsd-es-id: 1509247247, 15010266043, 15010266082
Original commit date: Thu Dec 2 16:26:57 2021 +0800
Change-Id: Ic6ed7998f67fd12ace9563a9bef6091fef1ab937
Original commit hash: 7b29b0420ebac38671dfe9cc328f6205658ff346

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/KeemBayDsm.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpKeemBayDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: c48c1a9cba1c325f2a37a447f4c6c45c68c04025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3022_00

Hsd-es-id: N/A
Original commit date: Tue Jan 4 08:50:16 2022 -0800
Change-Id: Ia54ea2d1b205fc2df7e09b4606f8310c4f9002b6
Original commit hash: 71d9bd9efc0417b1bff03697c2f3f88e615b2980

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 689f9d935b6b586d8e50336eba84fc5cbb2e50df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:04 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AcpiTables: Fix Sata port can't enter D3Cold in non-VMD

To support D3Cold for sata port in non-VMD case, should have proper port
management _DSM under sata controller, this commit fix the issue which miss
the proper _DSM definition for some boards which doesn't have ZPODD support.

Hsd-es-id: 16015411823
Original commit date: Tue Dec 28 16:17:30 2021 +0800
Change-Id: Id1e821108bbf0a77ae403f1e13af04ff8b88782e
Original commit hash: 144265bf40e05f95abb6c3c25f0052c64747295e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 6164837ca3610c93bc1cffebf63ac0b17c224bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:54:03 2022 +0800 
-------------------------------------------------------------------------------- 
[BT Tile] Unable to set Tile LED Pulse duration and Interval to 0.

Default value for LED Pulse duration and Pulse interval should
be 0.

Hsd-es-id: 16015333423
Original commit date: Thu Dec 30 12:24:46 2021 +0530
Change-Id: Ia59a17c73d2b9ddbfe9561d50ff75c6093d17405
Original commit hash: 14f715db5cc428d186465d5f823154254faccfcf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 5fba2e1de24ab376886ff29abcba0e2413930249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3021_00

Hsd-es-id: N/A
Original commit date: Mon Jan 3 08:47:42 2022 -0800
Change-Id: I7ad55772e58bd39c2e83e4dde2f272fb001b63af
Original commit hash: cf79b45531671d94a3a875412a2161ebc9d591d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1813d18b401072c9de74eb2c9e939d48cebcfce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:57 2022 +0800 
-------------------------------------------------------------------------------- 
PEG10/11 HSPHY Lane Margining is not working

Hsd-es-id: 16015451498
Original commit date: Tue Dec 28 12:18:26 2021 +0530
Change-Id: I738d48b8816d7d087cc349f84ada4250333b8bb7
Original commit hash: 24fd1bfc246aa1e00d8234ab146b4953fd68d343

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: f5c35944252cb9ce5a909077fa42c4716fb9c3fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000315

Hsd-es-id: N/A
Original commit date: Mon Jan 3 17:14:30 2022 +0530
Change-Id: I7ff63b936f27523c3c17316445cbae60cd47788d
Original commit hash: a97e107b5342cfcfb4889c9b398491c997ab8ee7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1be5ac94fa601cab7514654238b4624e401abe85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:53 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1046

Hsd-es-id: N/A
Original commit date: Mon Jan 3 15:23:25 2022 +0530
Change-Id: I33819c903a7080e39a0aaa3d83b0e27e4406517d
Original commit hash: 346c6da06d3e13c9e5a0e6b3ae4fd3b7ea3e3149

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: d145cf18fd53c165cb5ae5f1266cd36f09e36a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:50 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add ADL-P and RPL-P to USB Secure (AKA VTIO) Biometric FRs

Hsd-es-id: 16015477884
Original commit date: Mon Dec 27 18:19:37 2021 +0530
Change-Id: I8bf877afb86f662e2d5368a1dee4356ab967cad2
Original commit hash: 95eb0f21ed797f9a83cc365a906f68fc9411d58e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 932027452b850e0374cd8a1fe5e7fafb258ef506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:48 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][TCSS][SWCM ver2] - SWCM version 2 support

[Description]
1. Adding SWCM2 support on USB4_PLATFORM_INFO.
2. Adding CmVer in CM stucture (USB4_HR_INFO, USB4_ROUTER) for recording CM version.
3. Adding supported CM2 device ID and detection process.
4. Adding SWCM version 2 option in setup menu.
5. Update to USB4_PLATFORM_INFO once select on menu.
6. Add NVS for display each HR CM version on U4FN.

Hsd-es-id: 15010375750
Original commit date: Mon Dec 20 22:09:32 2021 +0800
Change-Id: I0def64ffbae0b4ed7cd03278e25041e38a7cb326
Original commit hash: 3c7dcf48a60d450a28d928b89a48482ba3098871

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmEvtLib/CmEvtLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4CsLib/Usb4CsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HiCoreLib/Usb4HiCoreLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/Usb4ProtocolsLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: 37f7aa50cb20aeb702755e2a8d36ee28f8768131 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Feature: MTRR library provides APIs for MTRR operation to change NEM range.

[Description]
Support NEM range change
Calculate the available NEM size
Get the ACM size

Hsd-es-id: 15010463938
Original commit date: Wed Dec 22 11:36:03 2021 +0800
Change-Id: Ide5fddb249a3c46386229e72c9a9925d2447d289
Original commit hash: 075366df32cc2735876749037fb7d849f2cda4c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Features/MultiIbb/Include/Library/NemConfigMtrrLib.h
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.c
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.inf

================================================================================ 
Commit: 4eee7d7f9bdc9d9e7b508469d45b503e91fc14bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Feb 10 09:53:44 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  ADL-P GPIOs for DMIC Pin Mux need to be updated

Change : Corrected typo mistake.
         1. Renamed GPIO_VER2_LP_MUXING_DMIC0_CLKB_GPP_R5 -> GPIO_VER2_LP_MUXING_DMIC0_DATA_GPP_R5
         2. Renamed GPIO_VER2_LP_MUXING_DMIC1_CLKB_GPP_R7 -> GPIO_VER2_LP_MUXING_DMIC1_DATA_GPP_R7

Hsd-es-id: 15010510057
Original commit date: Wed Dec 29 15:33:51 2021 +0530
Change-Id: I8ce8e1e77c9a52157a58866778135defd18b4f39
Original commit hash: cefc2219ae4fd9f1fb63e4a2ea85d1e66eec59a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
