<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.08.03.10:46:00"
 outputDirectory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE10F17C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="control_dma" kind="avalon" start="0">
   <property name="addressAlignment" value="NATIVE" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="control_dma_address" direction="input" role="address" width="3" />
   <port
       name="control_dma_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port
       name="control_dma_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port name="control_dma_write_n" direction="input" role="write_n" width="1" />
   <port
       name="control_dma_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="dma_controller:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE10F17C8,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1533303945,AUTO_UNIQUE_ID=(clock_source:13.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_dma:13.1:actualDmaTransactionRegisterWidth=32,allowByteTransactions=true,allowDoubleWordTransactions=false,allowHalfWordTransactions=false,allowLegacySignals=false,allowQuadWordTransactions=false,allowWordTransactions=false,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=4,maxBurstSize=128,minimumDmaTransactionRegisterWidth=32,minimumNumberOfByteTransfers=4294967295,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=13,readSlaveDataWidthMax=32,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=8192,writeSlaveAddressWidthMax=13,writeSlaveDataWidthMax=32)(altera_avalon_onchip_memory2:13.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=dma_controller_onchip_memory2_0,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_data_width=32,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=false)(clock:13.1:)(reset:13.1:)(avalon:13.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:13.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:13.1:)(clock:13.1:)(reset:13.1:)(reset:13.1:)"
   instancePathKey="dma_controller"
   kind="dma_controller"
   version="1.0"
   name="dma_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE10F17C8" />
  <parameter name="AUTO_GENERATION_ID" value="1533303945" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/dma_controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_interconnect_wrapper/altera_merlin_interconnect_wrapper_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 0 starting:dma_controller "dma_controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>3</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_0.write_master and dma_0_write_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_0.read_master and dma_0_read_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>11</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>14</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>19</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>21</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>11</b> connections]]></message>
   <message level="Info" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug" culprit="dma_controller"><![CDATA["<b>dma_controller</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/dma_controller_dma_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller"><![CDATA["<b>dma_controller</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/dma_controller_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller"><![CDATA["<b>dma_controller</b>" reuses <b>altera_merlin_interconnect_wrapper</b> "<b>submodules/dma_controller_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller"><![CDATA["<b>dma_controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 3 starting:altera_avalon_dma "submodules/dma_controller_dma_0"</message>
   <message level="Info" culprit="dma_0">Starting RTL generation for module 'dma_controller_dma_0'</message>
   <message level="Info" culprit="dma_0">  Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_0"># 2018.08.03 10:45:51 (*)   dma_controller_dma_0: allowing these transactions: byte_access</message>
   <message level="Info" culprit="dma_0">Done RTL generation for module 'dma_controller_dma_0'</message>
   <message level="Info" culprit="dma_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 2 starting:altera_avalon_onchip_memory2 "submodules/dma_controller_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'dma_controller_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'dma_controller_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 1 starting:altera_merlin_interconnect_wrapper "submodules/dma_controller_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_addr_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_addr_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_id_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_merlin_interconnect_wrapper</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_0_write_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_0_write_master_translator</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 15 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 14 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="dma_0_write_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_0_write_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 10 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 8 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 7 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 5 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 4 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 3 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:13.1:actualDmaTransactionRegisterWidth=32,allowByteTransactions=true,allowDoubleWordTransactions=false,allowHalfWordTransactions=false,allowLegacySignals=false,allowQuadWordTransactions=false,allowWordTransactions=false,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=4,maxBurstSize=128,minimumDmaTransactionRegisterWidth=32,minimumNumberOfByteTransfers=4294967295,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=13,readSlaveDataWidthMax=32,useRegistersForFIFO=true,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=8192,writeSlaveAddressWidthMax=13,writeSlaveDataWidthMax=32"
   instancePathKey="dma_controller:.:dma_0"
   kind="altera_avalon_dma"
   version="13.1"
   name="dma_controller_dma_0">
  <parameter name="minimumDmaTransactionRegisterWidth" value="32" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="actualDmaTransactionRegisterWidth" value="32" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
  <parameter name="writeSlaveAddressWidthMax" value="13" />
  <parameter name="allowWordTransactions" value="false" />
  <parameter name="readMaximumSlaveSpan" value="8192" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="allowQuadWordTransactions" value="false" />
  <parameter name="bigEndian" value="false" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="minimumNumberOfByteTransfers" value="4294967295" />
  <parameter name="allowDoubleWordTransactions" value="false" />
  <parameter name="maxBurstSize" value="128" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="fifoDepth" value="4" />
  <parameter name="useRegistersForFIFO" value="true" />
  <parameter name="writeMaximumSlaveSpan" value="8192" />
  <parameter name="burstEnable" value="false" />
  <parameter name="readSlaveAddressWidthMax" value="13" />
  <parameter name="allowHalfWordTransactions" value="false" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_dma_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller" as="dma_0" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 3 starting:altera_avalon_dma "submodules/dma_controller_dma_0"</message>
   <message level="Info" culprit="dma_0">Starting RTL generation for module 'dma_controller_dma_0'</message>
   <message level="Info" culprit="dma_0">  Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0001_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_0"># 2018.08.03 10:45:51 (*)   dma_controller_dma_0: allowing these transactions: byte_access</message>
   <message level="Info" culprit="dma_0">Done RTL generation for module 'dma_controller_dma_0'</message>
   <message level="Info" culprit="dma_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:13.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=dma_controller_onchip_memory2_0,blockType=AUTO,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_data_width=32,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=false"
   instancePathKey="dma_controller:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   name="dma_controller_onchip_memory2_0">
  <parameter name="dataWidth" value="32" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="writable" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="memorySize" value="8192" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter
     name="initializationFileName"
     value="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter
     name="derived_init_file_name"
     value="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/DMA_Project.hex" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter
     name="autoInitializationFileName"
     value="dma_controller_onchip_memory2_0" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 2 starting:altera_avalon_onchip_memory2 "submodules/dma_controller_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'dma_controller_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_9058382003996275102.dir/0002_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'dma_controller_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_interconnect_wrapper:13.1:AUTO_DEVICE=EP4CE10F17C8,AUTO_DEVICE_FAMILY=Cyclone IV E,COMPOSE_CONTENTS=add_instance {dma_0_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_write_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_write_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_0_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {dma_0_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_read_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_read_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_0_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_0_write_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {46};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {44};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {39};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {31};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {31};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {34};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {32};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {36};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {35};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {30};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {28};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {21};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {23};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {25};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {41};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {41};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {42};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {42};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {43};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {43};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {50};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {47};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {38};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {38};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {40};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {40};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {37};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {37};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {56};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ID} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {dma_0_read_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {46};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {44};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {39};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {31};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {31};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {34};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {32};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {36};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {35};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {30};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {28};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {21};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {23};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {25};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {41};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {41};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {42};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {42};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {43};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {43};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {50};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {47};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {38};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {38};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {40};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {40};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {37};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {37};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {56};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SRC_ID_H} {68};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DEST_ID_H} {69};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DEST_ID_L} {69};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_PROTECTION_H} {73};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_PROTECTION_L} {71};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ST_DATA_W} {83};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {84};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {addr_router} {altera_merlin_router};set_instance_parameter_value {addr_router} {DESTINATION_ID} {0 };set_instance_parameter_value {addr_router} {CHANNEL_ID} {1 };set_instance_parameter_value {addr_router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {addr_router} {START_ADDRESS} {0x0 };set_instance_parameter_value {addr_router} {END_ADDRESS} {0x2000 };set_instance_parameter_value {addr_router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {addr_router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {addr_router} {SECURED_RANGE_LIST} { };set_instance_parameter_value {addr_router} {SPAN_OFFSET} {};set_instance_parameter_value {addr_router} {PKT_ADDR_H} {21};set_instance_parameter_value {addr_router} {PKT_ADDR_L} {9};set_instance_parameter_value {addr_router} {PKT_PROTECTION_H} {46};set_instance_parameter_value {addr_router} {PKT_PROTECTION_L} {44};set_instance_parameter_value {addr_router} {PKT_DEST_ID_H} {42};set_instance_parameter_value {addr_router} {PKT_DEST_ID_L} {42};set_instance_parameter_value {addr_router} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {addr_router} {PKT_TRANS_READ} {25};set_instance_parameter_value {addr_router} {ST_DATA_W} {56};set_instance_parameter_value {addr_router} {ST_CHANNEL_W} {2};set_instance_parameter_value {addr_router} {DECODER_TYPE} {0};set_instance_parameter_value {addr_router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {addr_router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {addr_router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {addr_router} {DEFAULT_DESTID} {0};set_instance_parameter_value {addr_router} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {addr_router} {MEMORY_ALIASING_DECODE} {0};add_instance {addr_router_001} {altera_merlin_router};set_instance_parameter_value {addr_router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {addr_router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {addr_router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {addr_router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {addr_router_001} {END_ADDRESS} {0x2000 };set_instance_parameter_value {addr_router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {addr_router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {addr_router_001} {SECURED_RANGE_LIST} { };set_instance_parameter_value {addr_router_001} {SPAN_OFFSET} {};set_instance_parameter_value {addr_router_001} {PKT_ADDR_H} {21};set_instance_parameter_value {addr_router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {addr_router_001} {PKT_PROTECTION_H} {46};set_instance_parameter_value {addr_router_001} {PKT_PROTECTION_L} {44};set_instance_parameter_value {addr_router_001} {PKT_DEST_ID_H} {42};set_instance_parameter_value {addr_router_001} {PKT_DEST_ID_L} {42};set_instance_parameter_value {addr_router_001} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {addr_router_001} {PKT_TRANS_READ} {25};set_instance_parameter_value {addr_router_001} {ST_DATA_W} {56};set_instance_parameter_value {addr_router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {addr_router_001} {DECODER_TYPE} {0};set_instance_parameter_value {addr_router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {addr_router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {addr_router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {addr_router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {addr_router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {addr_router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {id_router} {altera_merlin_router};set_instance_parameter_value {id_router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {id_router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {id_router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {id_router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {id_router} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {id_router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {id_router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {id_router} {SECURED_RANGE_LIST} {  };set_instance_parameter_value {id_router} {SPAN_OFFSET} {};set_instance_parameter_value {id_router} {PKT_ADDR_H} {48};set_instance_parameter_value {id_router} {PKT_ADDR_L} {36};set_instance_parameter_value {id_router} {PKT_PROTECTION_H} {73};set_instance_parameter_value {id_router} {PKT_PROTECTION_L} {71};set_instance_parameter_value {id_router} {PKT_DEST_ID_H} {69};set_instance_parameter_value {id_router} {PKT_DEST_ID_L} {69};set_instance_parameter_value {id_router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {id_router} {PKT_TRANS_READ} {52};set_instance_parameter_value {id_router} {ST_DATA_W} {83};set_instance_parameter_value {id_router} {ST_CHANNEL_W} {2};set_instance_parameter_value {id_router} {DECODER_TYPE} {1};set_instance_parameter_value {id_router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {id_router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {id_router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {id_router} {DEFAULT_DESTID} {1};set_instance_parameter_value {id_router} {MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {id_router} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_xbar_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_xbar_demux} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_xbar_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_xbar_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {cmd_xbar_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_xbar_demux_001} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_xbar_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_xbar_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {cmd_xbar_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_xbar_mux} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_xbar_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_xbar_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_xbar_mux} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {cmd_xbar_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_xbar_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_xbar_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_xbar_demux} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_xbar_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_xbar_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_xbar_mux} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_xbar_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_xbar_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_xbar_mux} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {rsp_xbar_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_xbar_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_xbar_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_xbar_mux_001} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_xbar_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_xbar_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_xbar_mux_001} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {rsp_xbar_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_xbar_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_xbar_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {width_adapter} {IN_PKT_ADDR_H} {21};set_instance_parameter_value {width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {width_adapter} {IN_PKT_BYTE_CNT_H} {30};set_instance_parameter_value {width_adapter} {IN_PKT_BYTE_CNT_L} {28};set_instance_parameter_value {width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {width_adapter} {IN_PKT_BURSTWRAP_H} {31};set_instance_parameter_value {width_adapter} {IN_PKT_BURSTWRAP_L} {31};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_SIZE_H} {34};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_SIZE_L} {32};set_instance_parameter_value {width_adapter} {IN_PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {width_adapter} {IN_PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_TYPE_H} {36};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_TYPE_L} {35};set_instance_parameter_value {width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {width_adapter} {IN_ST_DATA_W} {56};set_instance_parameter_value {width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {width_adapter} {OUT_ST_DATA_W} {83};set_instance_parameter_value {width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_adapter} {PACKING} {1};set_instance_parameter_value {width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_adapter} {COMMAND_SIZE_W} {3};add_instance {width_adapter_001} {altera_merlin_width_adapter};set_instance_parameter_value {width_adapter_001} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {width_adapter_001} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {width_adapter_001} {IN_PKT_DATA_H} {31};set_instance_parameter_value {width_adapter_001} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {width_adapter_001} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {width_adapter_001} {IN_PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {width_adapter_001} {IN_PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {width_adapter_001} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {width_adapter_001} {IN_PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {width_adapter_001} {IN_PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {width_adapter_001} {IN_ST_DATA_W} {83};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ADDR_H} {21};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {width_adapter_001} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {width_adapter_001} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTE_CNT_H} {30};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTE_CNT_L} {28};set_instance_parameter_value {width_adapter_001} {OUT_PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_SIZE_H} {34};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_SIZE_L} {32};set_instance_parameter_value {width_adapter_001} {OUT_PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {width_adapter_001} {OUT_PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {width_adapter_001} {OUT_PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_TYPE_H} {36};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_TYPE_L} {35};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {width_adapter_001} {OUT_ST_DATA_W} {56};set_instance_parameter_value {width_adapter_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {width_adapter_001} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {width_adapter_001} {RESPONSE_PATH} {1};set_instance_parameter_value {width_adapter_001} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_adapter_001} {PACKING} {1};set_instance_parameter_value {width_adapter_001} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_adapter_001} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {width_adapter_001} {COMMAND_SIZE_W} {3};add_instance {dma_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_0_write_master_translator.avalon_universal_master_0} {dma_0_write_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {rsp_xbar_mux.src} {dma_0_write_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_xbar_mux.src/dma_0_write_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {dma_0_read_master_translator.avalon_universal_master_0} {dma_0_read_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {rsp_xbar_mux_001.src} {dma_0_read_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_xbar_mux_001.src/dma_0_read_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rf_source} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.out} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rdata_fifo_src} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_0_write_master_translator_avalon_universal_master_0_agent.cp} {addr_router.sink} {avalon_streaming};preview_set_connection_tag {dma_0_write_master_translator_avalon_universal_master_0_agent.cp/addr_router.sink} {qsys_mm.command};add_connection {addr_router.src} {cmd_xbar_demux.sink} {avalon_streaming};preview_set_connection_tag {addr_router.src/cmd_xbar_demux.sink} {qsys_mm.command};add_connection {dma_0_read_master_translator_avalon_universal_master_0_agent.cp} {addr_router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_0_read_master_translator_avalon_universal_master_0_agent.cp/addr_router_001.sink} {qsys_mm.command};add_connection {addr_router_001.src} {cmd_xbar_demux_001.sink} {avalon_streaming};preview_set_connection_tag {addr_router_001.src/cmd_xbar_demux_001.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rp} {id_router.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rp/id_router.sink} {qsys_mm.response};add_connection {cmd_xbar_demux.src0} {cmd_xbar_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_xbar_demux.src0/cmd_xbar_mux.sink0} {qsys_mm.command};add_connection {cmd_xbar_demux_001.src0} {cmd_xbar_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_xbar_demux_001.src0/cmd_xbar_mux.sink1} {qsys_mm.command};add_connection {rsp_xbar_demux.src0} {rsp_xbar_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_xbar_demux.src0/rsp_xbar_mux.sink0} {qsys_mm.response};add_connection {rsp_xbar_demux.src1} {rsp_xbar_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_xbar_demux.src1/rsp_xbar_mux_001.sink0} {qsys_mm.response};add_connection {cmd_xbar_mux.src} {width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_xbar_mux.src/width_adapter.sink} {qsys_mm.command};add_connection {width_adapter.src} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {width_adapter.src/onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.cp} {qsys_mm.command};add_connection {id_router.src} {width_adapter_001.sink} {avalon_streaming};preview_set_connection_tag {id_router.src/width_adapter_001.sink} {qsys_mm.response};add_connection {width_adapter_001.src} {rsp_xbar_demux.sink} {avalon_streaming};preview_set_connection_tag {width_adapter_001.src/rsp_xbar_demux.sink} {qsys_mm.response};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_write_master_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_read_master_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_write_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_read_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {addr_router.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {addr_router_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {id_router.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_demux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_demux_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_mux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_demux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_mux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_mux_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {width_adapter.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {width_adapter_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_write_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_read_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_write_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_read_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {addr_router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {addr_router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {width_adapter_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {dma_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_0_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_0_reset_reset_bridge.in_reset};add_interface {dma_0_read_master} {avalon} {slave};set_interface_property {dma_0_read_master} {EXPORT_OF} {dma_0_read_master_translator.avalon_anti_master_0};add_interface {dma_0_write_master} {avalon} {slave};set_interface_property {dma_0_write_master} {EXPORT_OF} {dma_0_write_master_translator.avalon_anti_master_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_0.read_master} {0};set_module_assignment {interconnect_id.dma_0.write_master} {1};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {0};(altera_merlin_master_translator:13.1:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:13.1:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:13.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:13.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=37,PKT_ADDR_SIDEBAND_L=37,PKT_BEGIN_BURST=39,PKT_BURSTWRAP_H=31,PKT_BURSTWRAP_L=31,PKT_BURST_SIZE_H=34,PKT_BURST_SIZE_L=32,PKT_BURST_TYPE_H=36,PKT_BURST_TYPE_L=35,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=30,PKT_BYTE_CNT_L=28,PKT_CACHE_H=50,PKT_CACHE_L=47,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=38,PKT_DATA_SIDEBAND_L=38,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_ORI_BURST_SIZE_H=55,PKT_ORI_BURST_SIZE_L=53,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_QOS_H=40,PKT_QOS_L=40,PKT_RESPONSE_STATUS_H=52,PKT_RESPONSE_STATUS_L=51,PKT_SRC_ID_H=41,PKT_SRC_ID_L=41,PKT_THREAD_ID_H=43,PKT_THREAD_ID_L=43,PKT_TRANS_COMPRESSED_READ=22,PKT_TRANS_EXCLUSIVE=27,PKT_TRANS_LOCK=26,PKT_TRANS_POSTED=23,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=56,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:13.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=37,PKT_ADDR_SIDEBAND_L=37,PKT_BEGIN_BURST=39,PKT_BURSTWRAP_H=31,PKT_BURSTWRAP_L=31,PKT_BURST_SIZE_H=34,PKT_BURST_SIZE_L=32,PKT_BURST_TYPE_H=36,PKT_BURST_TYPE_L=35,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=30,PKT_BYTE_CNT_L=28,PKT_CACHE_H=50,PKT_CACHE_L=47,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=38,PKT_DATA_SIDEBAND_L=38,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_ORI_BURST_SIZE_H=55,PKT_ORI_BURST_SIZE_L=53,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_QOS_H=40,PKT_QOS_L=40,PKT_RESPONSE_STATUS_H=52,PKT_RESPONSE_STATUS_L=51,PKT_SRC_ID_H=41,PKT_SRC_ID_L=41,PKT_THREAD_ID_H=43,PKT_THREAD_ID_L=43,PKT_TRANS_COMPRESSED_READ=22,PKT_TRANS_EXCLUSIVE=27,PKT_TRANS_LOCK=26,PKT_TRANS_POSTED=23,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=56,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:13.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=69,PKT_DEST_ID_L=69,PKT_ORI_BURST_SIZE_H=82,PKT_ORI_BURST_SIZE_L=80,PKT_PROTECTION_H=73,PKT_PROTECTION_L=71,PKT_RESPONSE_STATUS_H=79,PKT_RESPONSE_STATUS_L=78,PKT_SRC_ID_H=68,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=83,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:13.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=84,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:13.1:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0::1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=56,TYPE_OF_TRANSACTION=both)(altera_merlin_router:13.1:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0::1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=56,TYPE_OF_TRANSACTION=both)(altera_merlin_router:13.1:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=69,PKT_DEST_ID_L=69,PKT_PROTECTION_H=73,PKT_PROTECTION_L=71,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0::1,0:10:0x0:0x0:read:1:0::1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=83,TYPE_OF_TRANSACTION=write,read)(altera_merlin_demultiplexer:13.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=56,VALID_WIDTH=1)(altera_merlin_demultiplexer:13.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=56,VALID_WIDTH=1)(altera_merlin_multiplexer:13.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=26,ST_CHANNEL_W=2,ST_DATA_W=56,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:13.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=56,VALID_WIDTH=1)(altera_merlin_multiplexer:13.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=26,ST_CHANNEL_W=2,ST_DATA_W=56,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:13.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=26,ST_CHANNEL_W=2,ST_DATA_W=56,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:13.1:AUTO_CLK_CLOCK_RATE=50000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),IN_PKT_ADDR_H=21,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=31,IN_PKT_BURSTWRAP_L=31,IN_PKT_BURST_SIZE_H=34,IN_PKT_BURST_SIZE_L=32,IN_PKT_BURST_TYPE_H=36,IN_PKT_BURST_TYPE_L=35,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=30,IN_PKT_BYTE_CNT_L=28,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=55,IN_PKT_ORI_BURST_SIZE_L=53,IN_PKT_RESPONSE_STATUS_H=52,IN_PKT_RESPONSE_STATUS_L=51,IN_PKT_TRANS_COMPRESSED_READ=22,IN_PKT_TRANS_EXCLUSIVE=27,IN_ST_DATA_W=56,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=82,OUT_PKT_ORI_BURST_SIZE_L=80,OUT_PKT_RESPONSE_STATUS_H=79,OUT_PKT_RESPONSE_STATUS_L=78,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=83,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_merlin_width_adapter:13.1:AUTO_CLK_CLOCK_RATE=50000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=58,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=57,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=82,IN_PKT_ORI_BURST_SIZE_L=80,IN_PKT_RESPONSE_STATUS_H=79,IN_PKT_RESPONSE_STATUS_L=78,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_ST_DATA_W=83,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=21,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=34,OUT_PKT_BURST_SIZE_L=32,OUT_PKT_BURST_TYPE_H=36,OUT_PKT_BURST_TYPE_L=35,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=30,OUT_PKT_BYTE_CNT_L=28,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=55,OUT_PKT_ORI_BURST_SIZE_L=53,OUT_PKT_RESPONSE_STATUS_H=52,OUT_PKT_RESPONSE_STATUS_L=51,OUT_PKT_TRANS_COMPRESSED_READ=22,OUT_PKT_TRANS_EXCLUSIVE=27,OUT_ST_DATA_W=56,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_reset_bridge:13.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert)(altera_clock_bridge:13.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:13.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:13.1:)(avalon:13.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:13.1:)(avalon:13.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(avalon_streaming:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(reset:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)(clock:13.1:)"
   instancePathKey="dma_controller:.:mm_interconnect_0"
   kind="altera_merlin_interconnect_wrapper"
   version="13.1"
   name="dma_controller_mm_interconnect_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE" value="EP4CE10F17C8" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_0_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_write_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_write_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_0_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_0_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_0_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_0_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {dma_0_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_read_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {dma_0_read_master_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_0_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_0_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_0_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_0_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_0_write_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {46};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {44};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {39};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {31};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {31};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {34};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {32};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {36};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {35};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {30};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {28};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {21};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {23};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {25};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {41};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {41};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {42};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {42};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {43};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {43};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {50};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {47};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {38};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {38};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {40};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {40};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {37};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {37};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {56};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {ID} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_write_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {dma_0_read_master_translator_avalon_universal_master_0_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_H} {46};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_PROTECTION_L} {44};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BEGIN_BURST} {39};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_H} {31};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURSTWRAP_L} {31};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_H} {34};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_SIZE_L} {32};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_H} {36};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BURST_TYPE_L} {35};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_H} {30};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTE_CNT_L} {28};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_H} {21};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_POSTED} {23};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_READ} {25};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_H} {7};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_H} {41};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_SRC_ID_L} {41};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_H} {42};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DEST_ID_L} {42};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_H} {43};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_THREAD_ID_L} {43};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_H} {50};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_CACHE_L} {47};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_H} {38};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_DATA_SIDEBAND_L} {38};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_QOS_H} {40};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_QOS_L} {40};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_H} {37};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ADDR_SIDEBAND_L} {37};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ST_DATA_W} {56};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {ID} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_0_read_master_translator_avalon_universal_master_0_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SRC_ID_H} {68};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DEST_ID_H} {69};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_DEST_ID_L} {69};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_PROTECTION_H} {73};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_PROTECTION_L} {71};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ST_DATA_W} {83};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {ID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent} {USE_WRITERESPONSE} {0};add_instance {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {84};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {addr_router} {altera_merlin_router};set_instance_parameter_value {addr_router} {DESTINATION_ID} {0 };set_instance_parameter_value {addr_router} {CHANNEL_ID} {1 };set_instance_parameter_value {addr_router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {addr_router} {START_ADDRESS} {0x0 };set_instance_parameter_value {addr_router} {END_ADDRESS} {0x2000 };set_instance_parameter_value {addr_router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {addr_router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {addr_router} {SECURED_RANGE_LIST} { };set_instance_parameter_value {addr_router} {SPAN_OFFSET} {};set_instance_parameter_value {addr_router} {PKT_ADDR_H} {21};set_instance_parameter_value {addr_router} {PKT_ADDR_L} {9};set_instance_parameter_value {addr_router} {PKT_PROTECTION_H} {46};set_instance_parameter_value {addr_router} {PKT_PROTECTION_L} {44};set_instance_parameter_value {addr_router} {PKT_DEST_ID_H} {42};set_instance_parameter_value {addr_router} {PKT_DEST_ID_L} {42};set_instance_parameter_value {addr_router} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {addr_router} {PKT_TRANS_READ} {25};set_instance_parameter_value {addr_router} {ST_DATA_W} {56};set_instance_parameter_value {addr_router} {ST_CHANNEL_W} {2};set_instance_parameter_value {addr_router} {DECODER_TYPE} {0};set_instance_parameter_value {addr_router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {addr_router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {addr_router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {addr_router} {DEFAULT_DESTID} {0};set_instance_parameter_value {addr_router} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {addr_router} {MEMORY_ALIASING_DECODE} {0};add_instance {addr_router_001} {altera_merlin_router};set_instance_parameter_value {addr_router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {addr_router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {addr_router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {addr_router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {addr_router_001} {END_ADDRESS} {0x2000 };set_instance_parameter_value {addr_router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {addr_router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {addr_router_001} {SECURED_RANGE_LIST} { };set_instance_parameter_value {addr_router_001} {SPAN_OFFSET} {};set_instance_parameter_value {addr_router_001} {PKT_ADDR_H} {21};set_instance_parameter_value {addr_router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {addr_router_001} {PKT_PROTECTION_H} {46};set_instance_parameter_value {addr_router_001} {PKT_PROTECTION_L} {44};set_instance_parameter_value {addr_router_001} {PKT_DEST_ID_H} {42};set_instance_parameter_value {addr_router_001} {PKT_DEST_ID_L} {42};set_instance_parameter_value {addr_router_001} {PKT_TRANS_WRITE} {24};set_instance_parameter_value {addr_router_001} {PKT_TRANS_READ} {25};set_instance_parameter_value {addr_router_001} {ST_DATA_W} {56};set_instance_parameter_value {addr_router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {addr_router_001} {DECODER_TYPE} {0};set_instance_parameter_value {addr_router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {addr_router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {addr_router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {addr_router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {addr_router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {addr_router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {id_router} {altera_merlin_router};set_instance_parameter_value {id_router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {id_router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {id_router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {id_router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {id_router} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {id_router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {id_router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {id_router} {SECURED_RANGE_LIST} {  };set_instance_parameter_value {id_router} {SPAN_OFFSET} {};set_instance_parameter_value {id_router} {PKT_ADDR_H} {48};set_instance_parameter_value {id_router} {PKT_ADDR_L} {36};set_instance_parameter_value {id_router} {PKT_PROTECTION_H} {73};set_instance_parameter_value {id_router} {PKT_PROTECTION_L} {71};set_instance_parameter_value {id_router} {PKT_DEST_ID_H} {69};set_instance_parameter_value {id_router} {PKT_DEST_ID_L} {69};set_instance_parameter_value {id_router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {id_router} {PKT_TRANS_READ} {52};set_instance_parameter_value {id_router} {ST_DATA_W} {83};set_instance_parameter_value {id_router} {ST_CHANNEL_W} {2};set_instance_parameter_value {id_router} {DECODER_TYPE} {1};set_instance_parameter_value {id_router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {id_router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {id_router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {id_router} {DEFAULT_DESTID} {1};set_instance_parameter_value {id_router} {MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {id_router} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_xbar_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_xbar_demux} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_xbar_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_xbar_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {cmd_xbar_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_xbar_demux_001} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_xbar_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_xbar_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {cmd_xbar_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_xbar_mux} {ST_DATA_W} {56};set_instance_parameter_value {cmd_xbar_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_xbar_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_xbar_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_xbar_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_xbar_mux} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {cmd_xbar_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_xbar_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_xbar_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_xbar_demux} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_xbar_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_xbar_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_xbar_mux} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_xbar_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_xbar_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_xbar_mux} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {rsp_xbar_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_xbar_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_xbar_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {rsp_xbar_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_xbar_mux_001} {ST_DATA_W} {56};set_instance_parameter_value {rsp_xbar_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_xbar_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_xbar_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_xbar_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_xbar_mux_001} {PKT_TRANS_LOCK} {26};set_instance_parameter_value {rsp_xbar_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_xbar_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_xbar_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};add_instance {width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {width_adapter} {IN_PKT_ADDR_H} {21};set_instance_parameter_value {width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {width_adapter} {IN_PKT_BYTE_CNT_H} {30};set_instance_parameter_value {width_adapter} {IN_PKT_BYTE_CNT_L} {28};set_instance_parameter_value {width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {width_adapter} {IN_PKT_BURSTWRAP_H} {31};set_instance_parameter_value {width_adapter} {IN_PKT_BURSTWRAP_L} {31};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_SIZE_H} {34};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_SIZE_L} {32};set_instance_parameter_value {width_adapter} {IN_PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {width_adapter} {IN_PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_TYPE_H} {36};set_instance_parameter_value {width_adapter} {IN_PKT_BURST_TYPE_L} {35};set_instance_parameter_value {width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {width_adapter} {IN_ST_DATA_W} {56};set_instance_parameter_value {width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {width_adapter} {OUT_ST_DATA_W} {83};set_instance_parameter_value {width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_adapter} {PACKING} {1};set_instance_parameter_value {width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_adapter} {COMMAND_SIZE_W} {3};add_instance {width_adapter_001} {altera_merlin_width_adapter};set_instance_parameter_value {width_adapter_001} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {width_adapter_001} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {width_adapter_001} {IN_PKT_DATA_H} {31};set_instance_parameter_value {width_adapter_001} {IN_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {width_adapter_001} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {width_adapter_001} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {width_adapter_001} {IN_PKT_RESPONSE_STATUS_H} {79};set_instance_parameter_value {width_adapter_001} {IN_PKT_RESPONSE_STATUS_L} {78};set_instance_parameter_value {width_adapter_001} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {width_adapter_001} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {width_adapter_001} {IN_PKT_ORI_BURST_SIZE_L} {80};set_instance_parameter_value {width_adapter_001} {IN_PKT_ORI_BURST_SIZE_H} {82};set_instance_parameter_value {width_adapter_001} {IN_ST_DATA_W} {83};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ADDR_H} {21};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {width_adapter_001} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {width_adapter_001} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTE_CNT_H} {30};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BYTE_CNT_L} {28};set_instance_parameter_value {width_adapter_001} {OUT_PKT_TRANS_COMPRESSED_READ} {22};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_SIZE_H} {34};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_SIZE_L} {32};set_instance_parameter_value {width_adapter_001} {OUT_PKT_RESPONSE_STATUS_H} {52};set_instance_parameter_value {width_adapter_001} {OUT_PKT_RESPONSE_STATUS_L} {51};set_instance_parameter_value {width_adapter_001} {OUT_PKT_TRANS_EXCLUSIVE} {27};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_TYPE_H} {36};set_instance_parameter_value {width_adapter_001} {OUT_PKT_BURST_TYPE_L} {35};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ORI_BURST_SIZE_L} {53};set_instance_parameter_value {width_adapter_001} {OUT_PKT_ORI_BURST_SIZE_H} {55};set_instance_parameter_value {width_adapter_001} {OUT_ST_DATA_W} {56};set_instance_parameter_value {width_adapter_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {width_adapter_001} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {width_adapter_001} {RESPONSE_PATH} {1};set_instance_parameter_value {width_adapter_001} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {width_adapter_001} {PACKING} {1};set_instance_parameter_value {width_adapter_001} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {width_adapter_001} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)};set_instance_parameter_value {width_adapter_001} {COMMAND_SIZE_W} {3};add_instance {dma_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_0_write_master_translator.avalon_universal_master_0} {dma_0_write_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_0_write_master_translator.avalon_universal_master_0/dma_0_write_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {rsp_xbar_mux.src} {dma_0_write_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_xbar_mux.src/dma_0_write_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {dma_0_read_master_translator.avalon_universal_master_0} {dma_0_read_master_translator_avalon_universal_master_0_agent.av} {avalon};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_0_read_master_translator.avalon_universal_master_0/dma_0_read_master_translator_avalon_universal_master_0_agent.av} {defaultConnection} {false};add_connection {rsp_xbar_mux_001.src} {dma_0_read_master_translator_avalon_universal_master_0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_xbar_mux_001.src/dma_0_read_master_translator_avalon_universal_master_0_agent.rp} {qsys_mm.response};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rf_source} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.out} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rdata_fifo_src} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_0_write_master_translator_avalon_universal_master_0_agent.cp} {addr_router.sink} {avalon_streaming};preview_set_connection_tag {dma_0_write_master_translator_avalon_universal_master_0_agent.cp/addr_router.sink} {qsys_mm.command};add_connection {addr_router.src} {cmd_xbar_demux.sink} {avalon_streaming};preview_set_connection_tag {addr_router.src/cmd_xbar_demux.sink} {qsys_mm.command};add_connection {dma_0_read_master_translator_avalon_universal_master_0_agent.cp} {addr_router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_0_read_master_translator_avalon_universal_master_0_agent.cp/addr_router_001.sink} {qsys_mm.command};add_connection {addr_router_001.src} {cmd_xbar_demux_001.sink} {avalon_streaming};preview_set_connection_tag {addr_router_001.src/cmd_xbar_demux_001.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rp} {id_router.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.rp/id_router.sink} {qsys_mm.response};add_connection {cmd_xbar_demux.src0} {cmd_xbar_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_xbar_demux.src0/cmd_xbar_mux.sink0} {qsys_mm.command};add_connection {cmd_xbar_demux_001.src0} {cmd_xbar_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_xbar_demux_001.src0/cmd_xbar_mux.sink1} {qsys_mm.command};add_connection {rsp_xbar_demux.src0} {rsp_xbar_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_xbar_demux.src0/rsp_xbar_mux.sink0} {qsys_mm.response};add_connection {rsp_xbar_demux.src1} {rsp_xbar_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_xbar_demux.src1/rsp_xbar_mux_001.sink0} {qsys_mm.response};add_connection {cmd_xbar_mux.src} {width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_xbar_mux.src/width_adapter.sink} {qsys_mm.command};add_connection {width_adapter.src} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {width_adapter.src/onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.cp} {qsys_mm.command};add_connection {id_router.src} {width_adapter_001.sink} {avalon_streaming};preview_set_connection_tag {id_router.src/width_adapter_001.sink} {qsys_mm.response};add_connection {width_adapter_001.src} {rsp_xbar_demux.sink} {avalon_streaming};preview_set_connection_tag {width_adapter_001.src/rsp_xbar_demux.sink} {qsys_mm.response};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_write_master_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_read_master_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_write_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {dma_0_read_master_translator_avalon_universal_master_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {addr_router.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {addr_router_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {id_router.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_demux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_demux_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {cmd_xbar_mux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_demux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_mux.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {rsp_xbar_mux_001.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {width_adapter.clk_reset} {reset};add_connection {dma_0_reset_reset_bridge.out_reset} {width_adapter_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_write_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_read_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_write_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_read_master_translator_avalon_universal_master_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {addr_router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {addr_router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_xbar_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_xbar_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {width_adapter_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {dma_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {dma_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_0_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_0_reset_reset_bridge.in_reset};add_interface {dma_0_read_master} {avalon} {slave};set_interface_property {dma_0_read_master} {EXPORT_OF} {dma_0_read_master_translator.avalon_anti_master_0};add_interface {dma_0_write_master} {avalon} {slave};set_interface_property {dma_0_write_master} {EXPORT_OF} {dma_0_write_master_translator.avalon_anti_master_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_0.read_master} {0};set_module_assignment {interconnect_id.dma_0.write_master} {1};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {0};" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_interconnect_wrapper/altera_merlin_interconnect_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="dma_controller" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 1 starting:altera_merlin_interconnect_wrapper "submodules/dma_controller_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Info">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Info" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_addr_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_addr_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/dma_controller_mm_interconnect_0_id_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_merlin_interconnect_wrapper</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_0_write_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_0_write_master_translator</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 15 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 14 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="dma_0_write_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_0_write_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 10 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 8 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 7 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 5 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 4 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 3 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="dma_controller">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:13.1:ADAPT_RESET_REQUEST=0,AUTO_CLK_CLOCK_RATE=-1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="dma_controller:.:rst_controller"
   kind="altera_reset_controller"
   version="13.1"
   name="altera_reset_controller">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>dma_controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:13.1:AUTO_CLK_CLOCK_RATE=50000000,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:dma_0_write_master_translator"
   kind="altera_merlin_master_translator"
   version="13.1"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="dma_0_write_master_translator,dma_0_read_master_translator" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 17 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="dma_0_write_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>dma_0_write_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:13.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:onchip_memory2_0_s1_translator"
   kind="altera_merlin_slave_translator"
   version="13.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="onchip_memory2_0_s1_translator" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 15 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:13.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=50000000,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=37,PKT_ADDR_SIDEBAND_L=37,PKT_BEGIN_BURST=39,PKT_BURSTWRAP_H=31,PKT_BURSTWRAP_L=31,PKT_BURST_SIZE_H=34,PKT_BURST_SIZE_L=32,PKT_BURST_TYPE_H=36,PKT_BURST_TYPE_L=35,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=30,PKT_BYTE_CNT_L=28,PKT_CACHE_H=50,PKT_CACHE_L=47,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=38,PKT_DATA_SIDEBAND_L=38,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_ORI_BURST_SIZE_H=55,PKT_ORI_BURST_SIZE_L=53,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_QOS_H=40,PKT_QOS_L=40,PKT_RESPONSE_STATUS_H=52,PKT_RESPONSE_STATUS_L=51,PKT_SRC_ID_H=41,PKT_SRC_ID_L=41,PKT_THREAD_ID_H=43,PKT_THREAD_ID_L=43,PKT_TRANS_COMPRESSED_READ=22,PKT_TRANS_EXCLUSIVE=27,PKT_TRANS_LOCK=26,PKT_TRANS_POSTED=23,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=56,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:dma_0_write_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="13.1"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="dma_0_write_master_translator_avalon_universal_master_0_agent,dma_0_read_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 14 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="dma_0_write_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>dma_0_write_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:13.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=69,PKT_DEST_ID_L=69,PKT_ORI_BURST_SIZE_H=82,PKT_ORI_BURST_SIZE_L=80,PKT_PROTECTION_H=73,PKT_PROTECTION_L=71,PKT_RESPONSE_STATUS_H=79,PKT_RESPONSE_STATUS_L=78,PKT_SRC_ID_H=68,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=83,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="13.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 12 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:13.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=84,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="13.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 11 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.1:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=21,PKT_ADDR_L=9,PKT_DEST_ID_H=42,PKT_DEST_ID_L=42,PKT_PROTECTION_H=46,PKT_PROTECTION_L=44,PKT_TRANS_READ=25,PKT_TRANS_WRITE=24,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0::1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=56,TYPE_OF_TRANSACTION=both"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:addr_router"
   kind="altera_merlin_router"
   version="13.1"
   name="dma_controller_mm_interconnect_0_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="addr_router,addr_router_001" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 10 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:13.1:AUTO_CLK_CLOCK_RATE=50000000,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=69,PKT_DEST_ID_L=69,PKT_PROTECTION_H=73,PKT_PROTECTION_L=71,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:write:1:0::1,0:10:0x0:0x0:read:1:0::1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=83,TYPE_OF_TRANSACTION=write,read"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:id_router"
   kind="altera_merlin_router"
   version="13.1"
   name="dma_controller_mm_interconnect_0_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller_mm_interconnect_0" as="id_router" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 8 starting:altera_merlin_router "submodules/dma_controller_mm_interconnect_0_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=56,VALID_WIDTH=1"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.1"
   name="dma_controller_mm_interconnect_0_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="56" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="cmd_xbar_demux,cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 7 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=26,ST_CHANNEL_W=2,ST_DATA_W=56,USE_EXTERNAL_ARB=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.1"
   name="dma_controller_mm_interconnect_0_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="56" />
  <parameter name="PKT_TRANS_LOCK" value="26" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller_mm_interconnect_0" as="cmd_xbar_mux" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 5 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:13.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=56,VALID_WIDTH=1"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="13.1"
   name="dma_controller_mm_interconnect_0_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="56" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dma_controller_mm_interconnect_0" as="rsp_xbar_demux" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 4 starting:altera_merlin_demultiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:13.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=26,ST_CHANNEL_W=2,ST_DATA_W=56,USE_EXTERNAL_ARB=0"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="13.1"
   name="dma_controller_mm_interconnect_0_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="56" />
  <parameter name="PKT_TRANS_LOCK" value="26" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="rsp_xbar_mux,rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 3 starting:altera_merlin_multiplexer "submodules/dma_controller_mm_interconnect_0_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:13.1:AUTO_CLK_CLOCK_RATE=50000000,COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,IN_MERLIN_PACKET_FORMAT=ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0),IN_PKT_ADDR_H=21,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=31,IN_PKT_BURSTWRAP_L=31,IN_PKT_BURST_SIZE_H=34,IN_PKT_BURST_SIZE_L=32,IN_PKT_BURST_TYPE_H=36,IN_PKT_BURST_TYPE_L=35,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=30,IN_PKT_BYTE_CNT_L=28,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=55,IN_PKT_ORI_BURST_SIZE_L=53,IN_PKT_RESPONSE_STATUS_H=52,IN_PKT_RESPONSE_STATUS_L=51,IN_PKT_TRANS_COMPRESSED_READ=22,IN_PKT_TRANS_EXCLUSIVE=27,IN_ST_DATA_W=56,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=82,OUT_PKT_ORI_BURST_SIZE_L=80,OUT_PKT_RESPONSE_STATUS_H=79,OUT_PKT_RESPONSE_STATUS_L=78,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=83,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2"
   instancePathKey="dma_controller:.:mm_interconnect_0:.:width_adapter"
   kind="altera_merlin_width_adapter"
   version="13.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="82" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(82:80) response_status(79:78) cache(77:74) protection(73:71) thread_id(70) dest_id(69) src_id(68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="80" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(55:53) response_status(52:51) cache(50:47) protection(46:44) thread_id(43) dest_id(42) src_id(41) qos(40) begin_burst(39) data_sideband(38) addr_sideband(37) burst_type(36:35) burst_size(34:32) burstwrap(31) byte_cnt(30:28) trans_exclusive(27) trans_lock(26) trans_read(25) trans_write(24) trans_posted(23) trans_compressed_read(22) addr(21:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="55" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="53" />
  <generatedFiles>
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/gaut/Programs/altera/13.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="dma_controller_mm_interconnect_0"
     as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="dma_controller">queue size: 1 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/db/ip/dma_controller/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
