module quicktest(in, out);
	input [31:0] in;
	output [31:0] out;
	
	genvar i;
	genvar j;
	generate
		for (j = 0; j < 32; j = j + 1) begin: L2
		wire temp;
			for (i = 0; i < 32; i = i + 1) begin: L1
			wire [31:0] temp;
			if (i>1) begin
					assign temp2 = L1[i-1].temp[j];
					assign temp = temp2;
			end
			else if (i == 31) begin
				assign out = L1[30].temp;
			end
			else begin
				assign temp = in[i];
			end
		end
		assign temp = L1[j].temp;
		end
	endgenerate
	
endmodule