

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_361_4'
================================================================
* Date:           Tue May 20 14:34:43 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      128|      128|  1.280 us|  1.280 us|  127|  127|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_361_4  |      126|      126|         2|          1|          1|   126|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_246 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 5 'alloca' 'i_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln346 = store i7 0, i7 %i_246" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 6 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i7 %i_246" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.87ns)   --->   "%icmp_ln361 = icmp_eq  i7 %i, i7 126" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 9 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 126, i64 126, i64 126"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.87ns)   --->   "%i_279 = add i7 %i, i7 1" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 11 'add' 'i_279' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %icmp_ln361, void %for.inc18.i.split, void %for.end20.i.exitStub" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 12 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln361 = trunc i7 %i" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 13 'trunc' 'trunc_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln346_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i, i32 2, i32 6" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 14 'partselect' 'lshr_ln346_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i7 %i" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 15 'zext' 'zext_ln362' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i8 %in_r, i32 0, i32 %zext_ln362" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 16 'getelementptr' 'in_addr' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%in_load = load i7 %in_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 17 'load' 'in_load' <Predicate = (!icmp_ln361)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%switch_ln362 = switch i2 %trunc_ln361, void %arrayidx17.i.case.3, i2 0, void %arrayidx17.i.case.0, i2 1, void %arrayidx17.i.case.1, i2 2, void %arrayidx17.i.case.2" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 18 'switch' 'switch_ln362' <Predicate = (!icmp_ln361)> <Delay = 1.56>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln346 = store i7 %i_279, i7 %i_246" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 19 'store' 'store_ln346' <Predicate = (!icmp_ln361)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln361 = br void %for.inc18.i" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 20 'br' 'br_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln361)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 21 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/sha3/fips202.c:361->src/sha3/fips202.c:545]   --->   Operation 22 'specloopname' 'specloopname_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_load = load i7 %in_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 23 'load' 'in_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i5 %lshr_ln346_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 24 'zext' 'zext_ln362_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 25 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_60_addr_1 = getelementptr i8 %t_60, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 't_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_61_addr = getelementptr i8 %t_61, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 27 'getelementptr' 't_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_62_addr = getelementptr i8 %t_62, i32 0, i32 %zext_ln362_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 28 'getelementptr' 't_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_61_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 29 'store' 'store_ln362' <Predicate = (trunc_ln361 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 30 'br' 'br_ln362' <Predicate = (trunc_ln361 == 2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_60_addr_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 31 'store' 'store_ln362' <Predicate = (trunc_ln361 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 32 'br' 'br_ln362' <Predicate = (trunc_ln361 == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_addr_1" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 33 'store' 'store_ln362' <Predicate = (trunc_ln361 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 34 'br' 'br_ln362' <Predicate = (trunc_ln361 == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln362 = store i8 %in_load, i6 %t_62_addr" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 35 'store' 'store_ln362' <Predicate = (trunc_ln361 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln362 = br void %arrayidx17.i.exit" [src/sha3/fips202.c:362->src/sha3/fips202.c:545]   --->   Operation 36 'br' 'br_ln362' <Predicate = (trunc_ln361 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln346', src/sha3/fips202.c:346->src/sha3/fips202.c:545) of constant 0 on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [7]  (1.588 ns)
	'load' operation 7 bit ('i', src/sha3/fips202.c:361->src/sha3/fips202.c:545) on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [10]  (0.000 ns)
	'add' operation 7 bit ('i', src/sha3/fips202.c:361->src/sha3/fips202.c:545) [13]  (1.870 ns)
	'store' operation 0 bit ('store_ln346', src/sha3/fips202.c:346->src/sha3/fips202.c:545) of variable 'i', src/sha3/fips202.c:361->src/sha3/fips202.c:545 on local variable 'i', src/sha3/fips202.c:346->src/sha3/fips202.c:545 [42]  (1.588 ns)

 <State 2>: 4.644ns
The critical path consists of the following:
	'load' operation 8 bit ('in_load', src/sha3/fips202.c:362->src/sha3/fips202.c:545) on array 'in_r' [22]  (2.322 ns)
	'store' operation 0 bit ('store_ln362', src/sha3/fips202.c:362->src/sha3/fips202.c:545) of variable 'in_load', src/sha3/fips202.c:362->src/sha3/fips202.c:545 on array 't' [36]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
