<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_decode_comb.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_decode_comb.v</a>
time_elapsed: 0.077s
ram usage: 11384 KB
</pre>
<pre class="log">

module bsg_8b10b_decode_comb (
	data_i,
	rd_i,
	data_o,
	k_o,
	rd_o,
	data_err_o,
	rd_err_o
);
	input [9:0] data_i;
	input rd_i;
	output wire [7:0] data_o;
	output wire k_o;
	output wire rd_o;
	output wire data_err_o;
	output wire rd_err_o;
	wire A = data_i[0];
	wire B = data_i[1];
	wire C = data_i[2];
	wire D = data_i[3];
	wire E = data_i[4];
	wire I = data_i[5];
	wire F = data_i[6];
	wire G = data_i[7];
	wire H = data_i[8];
	wire J = data_i[9];
	wire AxorB = (A ^ B);
	wire AandB = (A &amp; B);
	wire NAandNB = (~A &amp; ~B);
	wire CxorD = (C ^ D);
	wire CandD = (C &amp; D);
	wire NCandND = (~C &amp; ~D);
	wire ExnorI = ~(E ^ I);
	wire EandI = (E &amp; I);
	wire NEandNI = (~E &amp; ~I);
	wire FxorG = (F ^ G);
	wire FandG = (F &amp; G);
	wire NFandNG = (~F &amp; ~G);
	wire HxorJ = (H ^ J);
	wire HandJ = (H &amp; J);
	wire NHandNJ = (~H &amp; ~J);
	wire P22 = (((AandB &amp; NCandND) | (CandD &amp; NAandNB)) | (AxorB &amp; CxorD));
	wire P13 = ((AxorB &amp; NCandND) | (CxorD &amp; NAandNB));
	wire P31 = ((AxorB &amp; CandD) | (CxorD &amp; AandB));
	wire N0 = (((P22 &amp; A) &amp; C) &amp; ExnorI);
	wire N1 = (((P22 &amp; ~A) &amp; ~C) &amp; ExnorI);
	wire N2 = (((P22 &amp; B) &amp; C) &amp; ExnorI);
	wire N3 = (((P22 &amp; ~B) &amp; ~C) &amp; ExnorI);
	wire N4 = (NAandNB &amp; NEandNI);
	wire N5 = (AandB &amp; EandI);
	wire N6 = ((P13 &amp; D) &amp; EandI);
	wire N7 = (P13 &amp; ~I);
	wire N8 = (P13 &amp; ~E);
	wire N9 = (P31 &amp; I);
	wire N10 = (CandD &amp; EandI);
	wire N11 = (NCandND &amp; NEandNI);
	wire N12 = (((~E &amp; I) &amp; G) &amp; HandJ);
	wire N13 = (((E &amp; ~I) &amp; ~G) &amp; NHandNJ);
	assign k_o = (((N10 | N11) | (N12 &amp; P13)) | (N13 &amp; P31));
	wire M0 = (N1 | N8);
	wire M1 = ((N5 | N11) | N9);
	wire M2 = ((N9 | N2) | N6);
	wire M3 = (N0 | N8);
	wire M4 = ((N8 | N11) | N4);
	wire M5 = (N1 | N7);
	wire M6 = (N6 | N3);
	wire T0 = ((M6 | M0) | M1);
	wire T1 = ((M1 | M3) | M2);
	wire T2 = ((M2 | M0) | M4);
	wire T3 = ((M1 | M3) | M6);
	wire T4 = ((M5 | M4) | M6);
	assign data_o[0] = (A ^ T0);
	assign data_o[1] = (B ^ T1);
	assign data_o[2] = (C ^ T2);
	assign data_o[3] = (D ^ T3);
	assign data_o[4] = (E ^ T4);
	wire N14 = (G &amp; HandJ);
	wire N15 = (HandJ &amp; F);
	wire N16 = (FandG &amp; J);
	wire N17 = (NFandNG &amp; ~H);
	wire N18 = (NFandNG &amp; HandJ);
	wire N19 = (~F &amp; NHandNJ);
	wire N20 = (NHandNJ &amp; ~G);
	wire N21 = ((~HandJ &amp; ~NHandNJ) &amp; N11);
	wire M7 = ((N14 | N15) | N21);
	wire M8 = ((N16 | N17) | N18);
	wire M9 = ((N19 | N21) | N20);
	wire M10 = ((N20 | N15) | N21);
	wire T5 = (M7 | M8);
	wire T6 = (M8 | M9);
	wire T7 = (M8 | M10);
	assign data_o[5] = (F ^ T5);
	assign data_o[6] = (G ^ T6);
	assign data_o[7] = (H ^ T7);
	wire rd6p = ((P31 &amp; ~NEandNI) | (P22 &amp; EandI));
	wire rd6n = ((P13 &amp; ~EandI) | (P22 &amp; NEandNI));
	wire rd4p = ((FxorG &amp; HandJ) | (HxorJ &amp; FandG));
	wire rd4n = ((FxorG &amp; NHandNJ) | (HxorJ &amp; NFandNG));
	assign rd_o = (~NHandNJ &amp; ((rd4p | HandJ) | (((D | ~NEandNI) &amp; ((((rd_i &amp; P31) | ((rd_i | ~P13) &amp; EandI)) | (((rd_i &amp; P22) | P31) &amp; ~NEandNI)) | (D &amp; EandI))) &amp; (((FandG &amp; NHandNJ) | N18) | (FxorG &amp; HxorJ)))));
	assign data_err_o = (((((((((((((((((((((NAandNB &amp; NCandND) | (AandB &amp; CandD)) | (NFandNG &amp; NHandNJ)) | (FandG &amp; HandJ)) | ((EandI &amp; FandG) &amp; H)) | (NEandNI &amp; N17)) | ((E &amp; ~I) &amp; N14)) | ((~E &amp; I) &amp; N20)) | (~P31 &amp; N13)) | (~P13 &amp; N12)) | (N7 &amp; ~E)) | (N9 &amp; E)) | ((FandG &amp; NHandNJ) &amp; rd6p)) | (N18 &amp; rd6n)) | (N10 &amp; N17)) | ((N11 &amp; FandG) &amp; H)) | (rd6p &amp; rd4p)) | (rd6n &amp; rd4n)) | (((AandB &amp; C) &amp; NEandNI) &amp; (NFandNG | rd4n))) | (((NAandNB &amp; ~C) &amp; EandI) &amp; (FandG | rd4p))) | ((((EandI &amp; N20) | (NEandNI &amp; N14)) &amp; ~(CandD &amp; E)) &amp; ~(NCandND &amp; ~E)));
	assign rd_err_o = ((((((((((rd6p &amp; rd4p) | (rd6n &amp; rd4n)) | (rd_i &amp; rd6p)) | (~rd_i &amp; rd6n)) | ((rd_i &amp; ~rd6n) &amp; FandG)) | ((~rd_i &amp; ~rd6p) &amp; NFandNG)) | ((rd_i &amp; ~rd6n) &amp; rd4p)) | ((~rd_i &amp; ~rd6p) &amp; rd4n)) | ((rd_i &amp; AandB) &amp; C)) | ((~rd_i &amp; NAandNB) &amp; ~C));
endmodule

</pre>
</body>