
<!--
-->

There is an open source UltraSPARC core like Niagra called Sirocco
and it is on OpenCores as "S1 Core".

https://en.wikipedia.org/wiki/S1_Core
http://opencores.org/project,s1_core


iverilog for Virtex II
http://projects.csail.mit.edu/beehive/FPGA_Verilog.pdf
http://manpages.ubuntu.com/manpages/hardy/man1/iverilog-fpga.1.html
https://en.wikipedia.org/wiki/Icarus_Verilog
http://numato.com/learning-fpga-and-verilog-a-beginners-guide-part-1-introduction


HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL


https://sourceforge.net/projects/sim-sim/?source=navbar

http://iverilog.icarus.com/

A collection of big designs to run post-synthesis simulations with yosys

https://github.com/cliffordwolf/yosys-bigsim/
http://www.clifford.at/yosys/

https://sourceforge.net/projects/veriwell/


https://github.com/Arlet/verilog-6502
http://www.aholme.co.uk/6502/Main.htm
http://www.visual6502.org/
https://github.com/BigEd/verilog-6502

<!-- vim: set autoindent expandtab sw=4 syntax=markdown: -->
