#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14670d380 .scope module, "tb_top_module" "tb_top_module" 2 16;
 .timescale -9 -12;
v0x6000035345a0_0 .var "a", 0 0;
v0x600003534630_0 .var "b", 0 0;
v0x6000035346c0_0 .var "expected_out", 0 0;
v0x600003534750_0 .var/i "num_tests_passed", 31 0;
v0x6000035347e0_0 .net "out", 0 0, L_0x600002c35c70;  1 drivers
v0x600003534870_0 .var/i "total_tests", 31 0;
S_0x14670bbe0 .scope task, "check_result" "check_result" 2 200, 2 200 0, S_0x14670d380;
 .timescale -9 -12;
v0x600003534120_0 .var "exp_out", 0 0;
v0x6000035341b0_0 .var "test_name", 160 1;
TD_tb_top_module.check_result ;
    %load/vec4 v0x600003534870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003534870_0, 0, 32;
    %load/vec4 v0x6000035347e0_0;
    %load/vec4 v0x600003534120_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call 2 206 "$display", "%3t  | %b | %b |  %b  |    %b     | %s", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0, v0x600003534120_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x6000035347e0_0;
    %load/vec4 v0x600003534120_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x600003534750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003534750_0, 0, 32;
T_0.2 ;
    %end;
S_0x14670cbe0 .scope module, "dut" "top_module_import" 2 25, 3 1 0, S_0x14670d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x6000035343f0_0 .net "a", 0 0, v0x6000035345a0_0;  1 drivers
v0x600003534480_0 .net "b", 0 0, v0x600003534630_0;  1 drivers
v0x600003534510_0 .net "out", 0 0, L_0x600002c35c70;  alias, 1 drivers
S_0x1467062e0 .scope module, "instance1" "mod_a" 3 3, 2 5 0, S_0x14670cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x600002c35c70 .functor AND 1, v0x6000035345a0_0, v0x600003534630_0, C4<1>, C4<1>;
v0x600003534240_0 .net "in1", 0 0, v0x6000035345a0_0;  alias, 1 drivers
v0x6000035342d0_0 .net "in2", 0 0, v0x600003534630_0;  alias, 1 drivers
v0x600003534360_0 .net "out", 0 0, L_0x600002c35c70;  alias, 1 drivers
    .scope S_0x14670d380;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003534750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003534870_0, 0, 32;
    %vpi_call 2 44 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 45 "$display", "Testing top_module_import with mod_a instantiation" {0 0 0};
    %vpi_call 2 46 "$display", "top_module passes signals a, b to mod_a instance" {0 0 0};
    %vpi_call 2 47 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 50 "$display", "\012Determining mod_a operation:" {0 0 0};
    %vpi_call 2 51 "$display", "-----------------------------" {0 0 0};
    %vpi_call 2 52 "$display", "Time | a | b | out | Operation?" {0 0 0};
    %vpi_call 2 53 "$display", "---------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "%3t  | %b | %b |  %b  |", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%3t  | %b | %b |  %b  |", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%3t  | %b | %b |  %b  |", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "%3t  | %b | %b |  %b  |", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %vpi_call 2 73 "$display", "\012Analyzing the truth table:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 81 "$display", "Operation appears to be: AND" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 82 "$display", "Operation appears to be: NOR" {0 0 0};
T_1.8 ;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035347e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %vpi_call 2 85 "$display", "Operation appears to be: XOR" {0 0 0};
    %jmp T_1.11;
T_1.10 ;
    %vpi_call 2 86 "$display", "Operation appears to be: OR" {0 0 0};
T_1.11 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 89 "$display", "Operation could be NAND, NOT(a), or other" {0 0 0};
T_1.3 ;
T_1.0 ;
    %vpi_call 2 94 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 95 "$display", "Comprehensive Testing:" {0 0 0};
    %vpi_call 2 96 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 97 "$display", "Time | a | b | out | Expected | Result" {0 0 0};
    %vpi_call 2 98 "$display", "---------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035345a0_0;
    %load/vec4 v0x600003534630_0;
    %and;
    %store/vec4 v0x6000035346c0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1114600552, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543977335, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000035341b0_0, 0, 160;
    %load/vec4 v0x6000035346c0_0;
    %store/vec4 v0x600003534120_0, 0, 1;
    %fork TD_tb_top_module.check_result, S_0x14670bbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035345a0_0;
    %load/vec4 v0x600003534630_0;
    %and;
    %store/vec4 v0x6000035346c0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1631400236, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543309104, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000035341b0_0, 0, 160;
    %load/vec4 v0x6000035346c0_0;
    %store/vec4 v0x600003534120_0, 0, 1;
    %fork TD_tb_top_module.check_result, S_0x14670bbe0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035345a0_0;
    %load/vec4 v0x600003534630_0;
    %and;
    %store/vec4 v0x6000035346c0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1631399980, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543309105, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000035341b0_0, 0, 160;
    %load/vec4 v0x6000035346c0_0;
    %store/vec4 v0x600003534120_0, 0, 1;
    %fork TD_tb_top_module.check_result, S_0x14670bbe0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000035345a0_0;
    %load/vec4 v0x600003534630_0;
    %and;
    %store/vec4 v0x6000035346c0_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 66, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869899808, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1751738216, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000035341b0_0, 0, 160;
    %load/vec4 v0x6000035346c0_0;
    %store/vec4 v0x600003534120_0, 0, 1;
    %fork TD_tb_top_module.check_result, S_0x14670bbe0;
    %join;
    %vpi_call 2 126 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 127 "$display", "Signal Transition Testing:" {0 0 0};
    %vpi_call 2 128 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 131 "$display", "\012Toggling 'a' while 'b' is constant:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %vpi_call 2 133 "$display", "b = 0:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 135 "$display", "  a=%b => out=%b", v0x6000035345a0_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 137 "$display", "  a=%b => out=%b", v0x6000035345a0_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %vpi_call 2 140 "$display", "b = 1:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "  a=%b => out=%b", v0x6000035345a0_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 144 "$display", "  a=%b => out=%b", v0x6000035345a0_0, v0x6000035347e0_0 {0 0 0};
    %vpi_call 2 147 "$display", "\012Toggling 'b' while 'a' is constant:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %vpi_call 2 149 "$display", "a = 0:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 151 "$display", "  b=%b => out=%b", v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 153 "$display", "  b=%b => out=%b", v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %vpi_call 2 156 "$display", "a = 1:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 158 "$display", "  b=%b => out=%b", v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 160 "$display", "  b=%b => out=%b", v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %vpi_call 2 163 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 164 "$display", "Rapid Transition Test:" {0 0 0};
    %vpi_call 2 165 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035345a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003534630_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 173 "$display", "After rapid transitions: a=%b, b=%b, out=%b", v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %vpi_call 2 176 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 177 "$display", "Module Hierarchy Verification:" {0 0 0};
    %vpi_call 2 178 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 179 "$display", "top_module.instance1 is an instance of mod_a" {0 0 0};
    %vpi_call 2 180 "$display", "Signals are connected as:" {0 0 0};
    %vpi_call 2 181 "$display", "  top_module.a -> mod_a.in1" {0 0 0};
    %vpi_call 2 182 "$display", "  top_module.b -> mod_a.in2" {0 0 0};
    %vpi_call 2 183 "$display", "  mod_a.out -> top_module.out" {0 0 0};
    %vpi_call 2 186 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 187 "$display", "Test Summary: %0d/%0d tests passed", v0x600003534750_0, v0x600003534870_0 {0 0 0};
    %load/vec4 v0x600003534750_0;
    %load/vec4 v0x600003534870_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 189 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x600003534750_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 2 191 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 2 193 "$display", "Overall Result: NO TESTS PASSED \342\234\227" {0 0 0};
T_1.15 ;
T_1.13 ;
    %vpi_call 2 194 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14670d380;
T_2 ;
    %vpi_call 2 218 "$monitor", "Time=%0t: a=%b, b=%b, out=%b", $time, v0x6000035345a0_0, v0x600003534630_0, v0x6000035347e0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x14670d380;
T_3 ;
    %vpi_call 2 223 "$dumpfile", "top_module_tb.vcd" {0 0 0};
    %vpi_call 2 224 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14670d380 {0 0 0};
    %vpi_call 2 226 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x1467062e0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_modules.v";
    "answer_modules.v";
