{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570005536068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570005536069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 10:38:55 2019 " "Processing started: Wed Oct  2 10:38:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570005536069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005536069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off maxv_top -c maxv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005536069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570005536182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570005536183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src_cpld/maxv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src_cpld/maxv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxv_top-struct " "Found design unit 1: maxv_top-struct" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src_cpld/maxv_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570005543907 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxv_top " "Found entity 1: maxv_top" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src_cpld/maxv_top.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570005543907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005543907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src/bin_lin_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src/bin_lin_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_lin_3to8-flot_don " "Found design unit 1: bin_lin_3to8-flot_don" {  } { { "../src/bin_lin_3to8.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src/bin_lin_3to8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570005543907 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_lin_3to8 " "Found entity 1: bin_lin_3to8" {  } { { "../src/bin_lin_3to8.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src/bin_lin_3to8.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570005543907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005543907 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "bin_lin_2to4 work maxv_top.vhd(90) " "VHDL Use Clause error at maxv_top.vhd(90): design library \"work\" does not contain primary unit \"bin_lin_2to4\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/cours_REDS/CSN/PierrickMuller/CSN/Labos/Labo1/intro_bin_lin/src_cpld/maxv_top.vhd" 90 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1570005543908 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570005543952 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  2 10:39:03 2019 " "Processing ended: Wed Oct  2 10:39:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570005543952 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570005543952 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570005543952 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005543952 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570005544077 ""}
