<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/sumo_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - sumo_dpm.c<span style="font-size: 80%;"> (source / <a href="sumo_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1122</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">98</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2012 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  */
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;sumod.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;cypress_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;sumo_dpm.h&quot;
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : #define SUMO_MAX_DEEPSLEEP_DIVIDER_ID 5
<span class="lineNum">      33 </span>            : #define SUMO_MINIMUM_ENGINE_CLOCK 800
<span class="lineNum">      34 </span>            : #define BOOST_DPM_LEVEL 7
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : static const u32 sumo_utc[SUMO_PM_NUMBER_OF_TC] =
<span class="lineNum">      37 </span>            : {
<span class="lineNum">      38 </span>            :         SUMO_UTC_DFLT_00,
<span class="lineNum">      39 </span>            :         SUMO_UTC_DFLT_01,
<span class="lineNum">      40 </span>            :         SUMO_UTC_DFLT_02,
<span class="lineNum">      41 </span>            :         SUMO_UTC_DFLT_03,
<span class="lineNum">      42 </span>            :         SUMO_UTC_DFLT_04,
<span class="lineNum">      43 </span>            :         SUMO_UTC_DFLT_05,
<span class="lineNum">      44 </span>            :         SUMO_UTC_DFLT_06,
<span class="lineNum">      45 </span>            :         SUMO_UTC_DFLT_07,
<span class="lineNum">      46 </span>            :         SUMO_UTC_DFLT_08,
<span class="lineNum">      47 </span>            :         SUMO_UTC_DFLT_09,
<span class="lineNum">      48 </span>            :         SUMO_UTC_DFLT_10,
<span class="lineNum">      49 </span>            :         SUMO_UTC_DFLT_11,
<span class="lineNum">      50 </span>            :         SUMO_UTC_DFLT_12,
<span class="lineNum">      51 </span>            :         SUMO_UTC_DFLT_13,
<span class="lineNum">      52 </span>            :         SUMO_UTC_DFLT_14,
<span class="lineNum">      53 </span>            : };
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            : static const u32 sumo_dtc[SUMO_PM_NUMBER_OF_TC] =
<span class="lineNum">      56 </span>            : {
<span class="lineNum">      57 </span>            :         SUMO_DTC_DFLT_00,
<span class="lineNum">      58 </span>            :         SUMO_DTC_DFLT_01,
<span class="lineNum">      59 </span>            :         SUMO_DTC_DFLT_02,
<span class="lineNum">      60 </span>            :         SUMO_DTC_DFLT_03,
<span class="lineNum">      61 </span>            :         SUMO_DTC_DFLT_04,
<span class="lineNum">      62 </span>            :         SUMO_DTC_DFLT_05,
<span class="lineNum">      63 </span>            :         SUMO_DTC_DFLT_06,
<span class="lineNum">      64 </span>            :         SUMO_DTC_DFLT_07,
<span class="lineNum">      65 </span>            :         SUMO_DTC_DFLT_08,
<span class="lineNum">      66 </span>            :         SUMO_DTC_DFLT_09,
<span class="lineNum">      67 </span>            :         SUMO_DTC_DFLT_10,
<span class="lineNum">      68 </span>            :         SUMO_DTC_DFLT_11,
<span class="lineNum">      69 </span>            :         SUMO_DTC_DFLT_12,
<span class="lineNum">      70 </span>            :         SUMO_DTC_DFLT_13,
<span class="lineNum">      71 </span>            :         SUMO_DTC_DFLT_14,
<a name="72"><span class="lineNum">      72 </span>            : };</a>
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 : static struct sumo_ps *sumo_get_ps(struct radeon_ps *rps)</span>
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = rps-&gt;ps_priv;</span>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         return ps;</span>
<a name="79"><span class="lineNum">      79 </span>            : }</a>
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 : struct sumo_power_info *sumo_get_pi(struct radeon_device *rdev)</span>
<span class="lineNum">      82 </span>            : {
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = rdev-&gt;pm.dpm.priv;</span>
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         return pi;</span>
<a name="86"><span class="lineNum">      86 </span>            : }</a>
<span class="lineNum">      87 </span>            : 
<span class="lineNum">      88 </span><span class="lineNoCov">          0 : static void sumo_gfx_clockgating_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">      89 </span>            : {
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, DYN_GFX_CLK_OFF_EN, ~DYN_GFX_CLK_OFF_EN);</span>
<span class="lineNum">      92 </span>            :         else {
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~DYN_GFX_CLK_OFF_EN);</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, GFX_CLK_FORCE_ON, ~GFX_CLK_FORCE_ON);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~GFX_CLK_FORCE_ON);</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 RREG32(GB_ADDR_CONFIG);</span>
<span class="lineNum">      97 </span>            :         }
<span class="lineNum">      98 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            : #define CGCG_CGTT_LOCAL0_MASK 0xE5BFFFFF
<a name="101"><span class="lineNum">     101 </span>            : #define CGCG_CGTT_LOCAL1_MASK 0xEFFF07FF</a>
<span class="lineNum">     102 </span>            : 
<span class="lineNum">     103 </span><span class="lineNoCov">          0 : static void sumo_mg_clockgating_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     104 </span>            : {
<span class="lineNum">     105 </span>            :         u32 local0;
<span class="lineNum">     106 </span>            :         u32 local1;
<span class="lineNum">     107 </span>            : 
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         local0 = RREG32(CG_CGTT_LOCAL_0);</span>
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :         local1 = RREG32(CG_CGTT_LOCAL_1);</span>
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 WREG32(CG_CGTT_LOCAL_0, (0 &amp; CGCG_CGTT_LOCAL0_MASK) | (local0 &amp; ~CGCG_CGTT_LOCAL0_MASK) );</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 WREG32(CG_CGTT_LOCAL_1, (0 &amp; CGCG_CGTT_LOCAL1_MASK) | (local1 &amp; ~CGCG_CGTT_LOCAL1_MASK) );</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 WREG32(CG_CGTT_LOCAL_0, (0xFFFFFFFF &amp; CGCG_CGTT_LOCAL0_MASK) | (local0 &amp; ~CGCG_CGTT_LOCAL0_MASK) );</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 WREG32(CG_CGTT_LOCAL_1, (0xFFFFCFFF &amp; CGCG_CGTT_LOCAL1_MASK) | (local1 &amp; ~CGCG_CGTT_LOCAL1_MASK) );</span>
<span class="lineNum">     117 </span>            :         }
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span><span class="lineNoCov">          0 : static void sumo_program_git(struct radeon_device *rdev)</span>
<span class="lineNum">     121 </span>            : {
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(SUMO_GICST_DFLT,</span>
<span class="lineNum">     126 </span>            :                                xclk, 16, &amp;p, &amp;u);
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         WREG32_P(CG_GIT, CG_GICST(p), ~CG_GICST_MASK);</span>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span><span class="lineNoCov">          0 : static void sumo_program_grsd(struct radeon_device *rdev)</span>
<span class="lineNum">     132 </span>            : {
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     135 </span>            :         u32 grs = 256 * 25 / 100;
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(1, xclk, 14, &amp;p, &amp;u);</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         WREG32(CG_GCOOR, PHC(grs) | SDC(p) | SU(u));</span>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     141 </span>            : 
<span class="lineNum">     142 </span><span class="lineNoCov">          0 : void sumo_gfx_clockgating_initialize(struct radeon_device *rdev)</span>
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         sumo_program_git(rdev);</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         sumo_program_grsd(rdev);</span>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 : static void sumo_gfx_powergating_initialize(struct radeon_device *rdev)</span>
<span class="lineNum">     149 </span>            : {
<span class="lineNum">     150 </span>            :         u32 rcu_pwr_gating_cntl;
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     152 </span>            :         u32 p_c, p_p, d_p;
<span class="lineNum">     153 </span>            :         u32 r_t, i_t;
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     157 </span>            :                 p_c = 4;
<span class="lineNum">     158 </span>            :                 d_p = 10;
<span class="lineNum">     159 </span>            :                 r_t = 10;
<span class="lineNum">     160 </span>            :                 i_t = 4;
<span class="lineNum">     161 </span>            :                 p_p = 50 + 1000/200 + 6 * 32;
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     163 </span>            :                 p_c = 16;
<span class="lineNum">     164 </span>            :                 d_p = 50;
<span class="lineNum">     165 </span>            :                 r_t = 50;
<span class="lineNum">     166 </span>            :                 i_t  = 50;
<span class="lineNum">     167 </span>            :                 p_p = 113;
<span class="lineNum">     168 </span>            :         }
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         WREG32(CG_SCRATCH2, 0x01B60A17);</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(SUMO_GFXPOWERGATINGT_DFLT,</span>
<span class="lineNum">     173 </span>            :                                xclk, 16, &amp;p, &amp;u);
<span class="lineNum">     174 </span>            : 
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         WREG32_P(CG_PWR_GATING_CNTL, PGP(p) | PGU(u),</span>
<span class="lineNum">     176 </span>            :                  ~(PGP_MASK | PGU_MASK));
<span class="lineNum">     177 </span>            : 
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(SUMO_VOLTAGEDROPT_DFLT,</span>
<span class="lineNum">     179 </span>            :                                xclk, 16, &amp;p, &amp;u);
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         WREG32_P(CG_CG_VOLTAGE_CNTL, PGP(p) | PGU(u),</span>
<span class="lineNum">     182 </span>            :                  ~(PGP_MASK | PGU_MASK));
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_SEQ0, 0x10103210);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_SEQ1, 0x10101010);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_SEQ0, 0x76543210);</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_SEQ1, 0xFEDCBA98);</span>
<span class="lineNum">     190 </span>            :         }
<span class="lineNum">     191 </span>            : 
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl &amp;=</span>
<span class="lineNum">     194 </span>            :                 ~(RSVD_MASK | PCV_MASK | PGS_MASK);
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= PCV(p_c) | PGS(1) | PWR_GATING_EN;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl &amp;= ~PCP_MASK;</span>
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl |= PCP(0x77);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     201 </span>            : 
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_2);</span>
<span class="lineNum">     203 </span>            :         rcu_pwr_gating_cntl &amp;= ~(MPPU_MASK | MPPD_MASK);
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= MPPU(p_p) | MPPD(50);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL_2, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_3);</span>
<span class="lineNum">     208 </span>            :         rcu_pwr_gating_cntl &amp;= ~(DPPU_MASK | DPPD_MASK);
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= DPPU(d_p) | DPPD(50);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL_3, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_4);</span>
<span class="lineNum">     213 </span>            :         rcu_pwr_gating_cntl &amp;= ~(RT_MASK | IT_MASK);
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= RT(r_t) | IT(i_t);</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL_4, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM)</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_CNTL_5, 0xA02);</span>
<span class="lineNum">     219 </span>            : 
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         sumo_smu_pg_init(rdev);</span>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL);</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl &amp;=</span>
<span class="lineNum">     224 </span>            :                 ~(RSVD_MASK | PCV_MASK | PGS_MASK);
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= PCV(p_c) | PGS(4) | PWR_GATING_EN;</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl &amp;= ~PCP_MASK;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl |= PCP(0x77);</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     231 </span>            : 
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_2);</span>
<span class="lineNum">     234 </span>            :                 rcu_pwr_gating_cntl &amp;= ~(MPPU_MASK | MPPD_MASK);
<span class="lineNum">     235 </span>            :                 rcu_pwr_gating_cntl |= MPPU(113) | MPPD(50);
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_CNTL_2, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     237 </span>            : 
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_3);</span>
<span class="lineNum">     239 </span>            :                 rcu_pwr_gating_cntl &amp;= ~(DPPU_MASK | DPPD_MASK);
<span class="lineNum">     240 </span>            :                 rcu_pwr_gating_cntl |= DPPU(16) | DPPD(50);
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_CNTL_3, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         sumo_smu_pg_init(rdev);</span>
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl &amp;=</span>
<span class="lineNum">     248 </span>            :                 ~(RSVD_MASK | PCV_MASK | PGS_MASK);
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         rcu_pwr_gating_cntl |= PGS(5) | PWR_GATING_EN;</span>
<span class="lineNum">     250 </span>            : 
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl |= PCV(4);</span>
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl &amp;= ~PCP_MASK;</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl |= PCP(0x77);</span>
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl |= PCV(11);</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         WREG32_RCU(RCU_PWR_GATING_CNTL, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM) {</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_2);</span>
<span class="lineNum">     261 </span>            :                 rcu_pwr_gating_cntl &amp;= ~(MPPU_MASK | MPPD_MASK);
<span class="lineNum">     262 </span>            :                 rcu_pwr_gating_cntl |= MPPU(113) | MPPD(50);
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_CNTL_2, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 rcu_pwr_gating_cntl = RREG32_RCU(RCU_PWR_GATING_CNTL_3);</span>
<span class="lineNum">     266 </span>            :                 rcu_pwr_gating_cntl &amp;= ~(DPPU_MASK | DPPD_MASK);
<span class="lineNum">     267 </span>            :                 rcu_pwr_gating_cntl |= DPPU(22) | DPPD(50);
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 WREG32_RCU(RCU_PWR_GATING_CNTL_3, rcu_pwr_gating_cntl);</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :         sumo_smu_pg_init(rdev);</span>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span><span class="lineNoCov">          0 : static void sumo_gfx_powergating_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     275 </span>            : {
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_PWR_GATING_CNTL, DYN_PWR_DOWN_EN, ~DYN_PWR_DOWN_EN);</span>
<span class="lineNum">     278 </span>            :         else {
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_PWR_GATING_CNTL, 0, ~DYN_PWR_DOWN_EN);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 RREG32(GB_ADDR_CONFIG);</span>
<span class="lineNum">     281 </span>            :         }
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     283 </span>            : 
<span class="lineNum">     284 </span><span class="lineNoCov">          0 : static int sumo_enable_clock_power_gating(struct radeon_device *rdev)</span>
<span class="lineNum">     285 </span>            : {
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_clock_gating)</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 sumo_gfx_clockgating_initialize(rdev);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_power_gating)</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                 sumo_gfx_powergating_initialize(rdev);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_mg_clock_gating)</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 sumo_mg_clockgating_enable(rdev, true);</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_clock_gating)</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                 sumo_gfx_clockgating_enable(rdev, true);</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_power_gating)</span>
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 sumo_gfx_powergating_enable(rdev, true);</span>
<span class="lineNum">     298 </span>            : 
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="300"><span class="lineNum">     300 </span>            : }</a>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 : static void sumo_disable_clock_power_gating(struct radeon_device *rdev)</span>
<span class="lineNum">     303 </span>            : {
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_clock_gating)</span>
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 sumo_gfx_clockgating_enable(rdev, false);</span>
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_power_gating)</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 sumo_gfx_powergating_enable(rdev, false);</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_mg_clock_gating)</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 sumo_mg_clockgating_enable(rdev, false);</span>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     313 </span>            : 
<span class="lineNum">     314 </span><span class="lineNoCov">          0 : static void sumo_calculate_bsp(struct radeon_device *rdev,</span>
<span class="lineNum">     315 </span>            :                                u32 high_clk)
<span class="lineNum">     316 </span>            : {
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         pi-&gt;pasi = 65535 * 100 / high_clk;</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         pi-&gt;asi = 65535 * 100 / high_clk;</span>
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(pi-&gt;asi,</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                                xclk, 16, &amp;pi-&gt;bsp, &amp;pi-&gt;bsu);</span>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(pi-&gt;pasi,</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                                xclk, 16, &amp;pi-&gt;pbsp, &amp;pi-&gt;pbsu);</span>
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         pi-&gt;dsp = BSP(pi-&gt;bsp) | BSU(pi-&gt;bsu);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         pi-&gt;psp = BSP(pi-&gt;pbsp) | BSU(pi-&gt;pbsu);</span>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span><span class="lineNoCov">          0 : static void sumo_init_bsp(struct radeon_device *rdev)</span>
<span class="lineNum">     334 </span>            : {
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         WREG32(CG_BSP_0, pi-&gt;psp);</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 : }</span>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 : static void sumo_program_bsp(struct radeon_device *rdev,</span>
<span class="lineNum">     342 </span>            :                              struct radeon_ps *rps)
<span class="lineNum">     343 </span>            : {
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">     346 </span>            :         u32 i;
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         u32 highest_engine_clock = ps-&gt;levels[ps-&gt;num_levels - 1].sclk;</span>
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         if (ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE)</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                 highest_engine_clock = pi-&gt;boost_pl.sclk;</span>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :         sumo_calculate_bsp(rdev, highest_engine_clock);</span>
<span class="lineNum">     353 </span>            : 
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;num_levels - 1; i++)</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 WREG32(CG_BSP_0 + (i * 4), pi-&gt;dsp);</span>
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         WREG32(CG_BSP_0 + (i * 4), pi-&gt;psp);</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         if (ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE)</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 WREG32(CG_BSP_0 + (BOOST_DPM_LEVEL * 4), pi-&gt;psp);</span>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span><span class="lineNoCov">          0 : static void sumo_write_at(struct radeon_device *rdev,</span>
<span class="lineNum">     364 </span>            :                           u32 index, u32 value)
<span class="lineNum">     365 </span>            : {
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         if (index == 0)</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_0, value);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         else if (index == 1)</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_1, value);</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         else if (index == 2)</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_2, value);</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :         else if (index == 3)</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_3, value);</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         else if (index == 4)</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_4, value);</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :         else if (index == 5)</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_5, value);</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         else if (index == 6)</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_6, value);</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         else if (index == 7)</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                 WREG32(CG_AT_7, value);</span>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     383 </span>            : 
<span class="lineNum">     384 </span><span class="lineNoCov">          0 : static void sumo_program_at(struct radeon_device *rdev,</span>
<span class="lineNum">     385 </span>            :                             struct radeon_ps *rps)
<span class="lineNum">     386 </span>            : {
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">     389 </span>            :         u32 asi;
<span class="lineNum">     390 </span>            :         u32 i;
<span class="lineNum">     391 </span>            :         u32 m_a;
<span class="lineNum">     392 </span>            :         u32 a_t;
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         u32 r[SUMO_MAX_HARDWARE_POWERLEVELS];</span>
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         u32 l[SUMO_MAX_HARDWARE_POWERLEVELS];</span>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         r[0] = SUMO_R_DFLT0;</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         r[1] = SUMO_R_DFLT1;</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         r[2] = SUMO_R_DFLT2;</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         r[3] = SUMO_R_DFLT3;</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :         r[4] = SUMO_R_DFLT4;</span>
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         l[0] = SUMO_L_DFLT0;</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         l[1] = SUMO_L_DFLT1;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         l[2] = SUMO_L_DFLT2;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         l[3] = SUMO_L_DFLT3;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         l[4] = SUMO_L_DFLT4;</span>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;num_levels; i++) {</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 asi = (i == ps-&gt;num_levels - 1) ? pi-&gt;pasi : pi-&gt;asi;</span>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 m_a = asi * ps-&gt;levels[i].sclk / 100;</span>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 a_t = CG_R(m_a * r[i] / 100) | CG_L(m_a * l[i] / 100);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                 sumo_write_at(rdev, i, a_t);</span>
<span class="lineNum">     416 </span>            :         }
<span class="lineNum">     417 </span>            : 
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         if (ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE) {</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 asi = pi-&gt;pasi;</span>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 m_a = asi * pi-&gt;boost_pl.sclk / 100;</span>
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                 a_t = CG_R(m_a * r[ps-&gt;num_levels - 1] / 100) |</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                         CG_L(m_a * l[ps-&gt;num_levels - 1] / 100);</span>
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                 sumo_write_at(rdev, BOOST_DPM_LEVEL, a_t);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         }</span>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 : static void sumo_program_tp(struct radeon_device *rdev)</span>
<span class="lineNum">     431 </span>            : {
<span class="lineNum">     432 </span>            :         int i;
<span class="lineNum">     433 </span>            :         enum r600_td td = R600_TD_DFLT;
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SUMO_PM_NUMBER_OF_TC; i++) {</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_FFCT_0 + (i * 4), UTC_0(sumo_utc[i]), ~UTC_0_MASK);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_FFCT_0 + (i * 4), DTC_0(sumo_dtc[i]), ~DTC_0_MASK);</span>
<span class="lineNum">     438 </span>            :         }
<span class="lineNum">     439 </span>            : 
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         if (td == R600_TD_AUTO)</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">     442 </span>            :         else
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_FORCE_TREND_SEL, ~FIR_FORCE_TREND_SEL);</span>
<span class="lineNum">     444 </span>            : 
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         if (td == R600_TD_UP)</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_TREND_MODE);</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (td == R600_TD_DOWN)</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 WREG32_P(SCLK_PWRMGT_CNTL, FIR_TREND_MODE, ~FIR_TREND_MODE);</span>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 : void sumo_program_vc(struct radeon_device *rdev, u32 vrc)</span>
<span class="lineNum">     453 </span>            : {
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         WREG32(CG_FTV, vrc);</span>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span><span class="lineNoCov">          0 : void sumo_clear_vc(struct radeon_device *rdev)</span>
<span class="lineNum">     458 </span>            : {
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :         WREG32(CG_FTV, 0);</span>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     461 </span>            : 
<span class="lineNum">     462 </span><span class="lineNoCov">          0 : void sumo_program_sstp(struct radeon_device *rdev)</span>
<span class="lineNum">     463 </span>            : {
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     466 </span>            : 
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(SUMO_SST_DFLT,</span>
<span class="lineNum">     468 </span>            :                                xclk, 16, &amp;p, &amp;u);
<span class="lineNum">     469 </span>            : 
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :         WREG32(CG_SSP, SSTU(u) | SST(p));</span>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span><span class="lineNoCov">          0 : static void sumo_set_divider_value(struct radeon_device *rdev,</span>
<span class="lineNum">     474 </span>            :                                    u32 index, u32 divider)
<span class="lineNum">     475 </span>            : {
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         u32 reg_index = index / 4;</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         u32 field_index = index % 4;</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         if (field_index == 0)</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     481 </span>            :                          SCLK_FSTATE_0_DIV(divider), ~SCLK_FSTATE_0_DIV_MASK);
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :         else if (field_index == 1)</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     484 </span>            :                          SCLK_FSTATE_1_DIV(divider), ~SCLK_FSTATE_1_DIV_MASK);
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         else if (field_index == 2)</span>
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     487 </span>            :                          SCLK_FSTATE_2_DIV(divider), ~SCLK_FSTATE_2_DIV_MASK);
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         else if (field_index == 3)</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     490 </span>            :                          SCLK_FSTATE_3_DIV(divider), ~SCLK_FSTATE_3_DIV_MASK);
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span><span class="lineNoCov">          0 : static void sumo_set_ds_dividers(struct radeon_device *rdev,</span>
<span class="lineNum">     494 </span>            :                                  u32 index, u32 divider)
<span class="lineNum">     495 </span>            : {
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_sclk_ds) {</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                 u32 dpm_ctrl = RREG32(CG_SCLK_DPM_CTRL_6);</span>
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 dpm_ctrl &amp;= ~(0x7 &lt;&lt; (index * 3));</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 dpm_ctrl |= (divider &lt;&lt; (index * 3));</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 WREG32(CG_SCLK_DPM_CTRL_6, dpm_ctrl);</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         }</span>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span><span class="lineNoCov">          0 : static void sumo_set_ss_dividers(struct radeon_device *rdev,</span>
<span class="lineNum">     508 </span>            :                                  u32 index, u32 divider)
<span class="lineNum">     509 </span>            : {
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_sclk_ds) {</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                 u32 dpm_ctrl = RREG32(CG_SCLK_DPM_CTRL_11);</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 dpm_ctrl &amp;= ~(0x7 &lt;&lt; (index * 3));</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 dpm_ctrl |= (divider &lt;&lt; (index * 3));</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 WREG32(CG_SCLK_DPM_CTRL_11, dpm_ctrl);</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         }</span>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 : static void sumo_set_vid(struct radeon_device *rdev, u32 index, u32 vid)</span>
<span class="lineNum">     522 </span>            : {
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         u32 voltage_cntl = RREG32(CG_DPM_VOLTAGE_CNTL);</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         voltage_cntl &amp;= ~(DPM_STATE0_LEVEL_MASK &lt;&lt; (index * 2));</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :         voltage_cntl |= (vid &lt;&lt; (DPM_STATE0_LEVEL_SHIFT + index * 2));</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         WREG32(CG_DPM_VOLTAGE_CNTL, voltage_cntl);</span>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span><span class="lineNoCov">          0 : static void sumo_set_allos_gnb_slow(struct radeon_device *rdev, u32 index, u32 gnb_slow)</span>
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     533 </span>            :         u32 temp = gnb_slow;
<span class="lineNum">     534 </span>            :         u32 cg_sclk_dpm_ctrl_3;
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         if (pi-&gt;driver_nbps_policy_disable)</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 temp = 1;</span>
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_3 = RREG32(CG_SCLK_DPM_CTRL_3);</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_3 &amp;= ~(GNB_SLOW_FSTATE_0_MASK &lt;&lt; index);</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_3 |= (temp &lt;&lt; (GNB_SLOW_FSTATE_0_SHIFT + index));</span>
<span class="lineNum">     542 </span>            : 
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_3, cg_sclk_dpm_ctrl_3);</span>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 : static void sumo_program_power_level(struct radeon_device *rdev,</span>
<span class="lineNum">     547 </span>            :                                      struct sumo_pl *pl, u32 index)
<span class="lineNum">     548 </span>            : {
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     550 </span>            :         int ret;
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         u32 ds_en = RREG32(DEEP_SLEEP_CNTL) &amp; ENABLE_DS;</span>
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                                              pl-&gt;sclk, false, &amp;dividers);</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         sumo_set_divider_value(rdev, index, dividers.post_div);</span>
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :         sumo_set_vid(rdev, index, pl-&gt;vddc_index);</span>
<span class="lineNum">     562 </span>            : 
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         if (pl-&gt;ss_divider_index == 0 || pl-&gt;ds_divider_index == 0) {</span>
<span class="lineNum">     564 </span><span class="lineNoCov">          0 :                 if (ds_en)</span>
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                         WREG32_P(DEEP_SLEEP_CNTL, 0, ~ENABLE_DS);</span>
<span class="lineNum">     566 </span>            :         } else {
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 sumo_set_ss_dividers(rdev, index, pl-&gt;ss_divider_index);</span>
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                 sumo_set_ds_dividers(rdev, index, pl-&gt;ds_divider_index);</span>
<span class="lineNum">     569 </span>            : 
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 if (!ds_en)</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                         WREG32_P(DEEP_SLEEP_CNTL, ENABLE_DS, ~ENABLE_DS);</span>
<span class="lineNum">     572 </span>            :         }
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         sumo_set_allos_gnb_slow(rdev, index, pl-&gt;allow_gnb_slow);</span>
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_boost)</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 sumo_set_tdp_limit(rdev, index, pl-&gt;sclk_dpm_tdp_limit);</span>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     579 </span>            : 
<span class="lineNum">     580 </span><span class="lineNoCov">          0 : static void sumo_power_level_enable(struct radeon_device *rdev, u32 index, bool enable)</span>
<span class="lineNum">     581 </span>            : {
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         u32 reg_index = index / 4;</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         u32 field_index = index % 4;</span>
<span class="lineNum">     584 </span>            : 
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :         if (field_index == 0)</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     587 </span>            :                          enable ? SCLK_FSTATE_0_VLD : 0, ~SCLK_FSTATE_0_VLD);
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         else if (field_index == 1)</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     590 </span>            :                          enable ? SCLK_FSTATE_1_VLD : 0, ~SCLK_FSTATE_1_VLD);
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         else if (field_index == 2)</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     593 </span>            :                          enable ? SCLK_FSTATE_2_VLD : 0, ~SCLK_FSTATE_2_VLD);
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :         else if (field_index == 3)</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL + (reg_index * 4),</span>
<span class="lineNum">     596 </span>            :                          enable ? SCLK_FSTATE_3_VLD : 0, ~SCLK_FSTATE_3_VLD);
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     598 </span>            : 
<span class="lineNum">     599 </span><span class="lineNoCov">          0 : static bool sumo_dpm_enabled(struct radeon_device *rdev)</span>
<span class="lineNum">     600 </span>            : {
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         if (RREG32(CG_SCLK_DPM_CTRL_3) &amp; DPM_SCLK_ENABLE)</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     603 </span>            :         else
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 return false;</span>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     606 </span>            : 
<span class="lineNum">     607 </span><span class="lineNoCov">          0 : static void sumo_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     608 </span>            : {
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SCLK_DPM_CTRL_3, DPM_SCLK_ENABLE, ~DPM_SCLK_ENABLE);</span>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span><span class="lineNoCov">          0 : static void sumo_stop_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     613 </span>            : {
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SCLK_DPM_CTRL_3, 0, ~DPM_SCLK_ENABLE);</span>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     616 </span>            : 
<span class="lineNum">     617 </span><span class="lineNoCov">          0 : static void sumo_set_forced_mode(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     618 </span>            : {
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL_3, FORCE_SCLK_STATE_EN, ~FORCE_SCLK_STATE_EN);</span>
<span class="lineNum">     621 </span>            :         else
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_SCLK_DPM_CTRL_3, 0, ~FORCE_SCLK_STATE_EN);</span>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     624 </span>            : 
<span class="lineNum">     625 </span><span class="lineNoCov">          0 : static void sumo_set_forced_mode_enabled(struct radeon_device *rdev)</span>
<span class="lineNum">     626 </span>            : {
<span class="lineNum">     627 </span>            :         int i;
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         sumo_set_forced_mode(rdev, true);</span>
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 if (RREG32(CG_SCLK_STATUS) &amp; SCLK_OVERCLK_DETECT)</span>
<span class="lineNum">     632 </span>            :                         break;
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     634 </span>            :         }
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     636 </span>            : 
<span class="lineNum">     637 </span><span class="lineNoCov">          0 : static void sumo_wait_for_level_0(struct radeon_device *rdev)</span>
<span class="lineNum">     638 </span>            : {
<span class="lineNum">     639 </span>            :         int i;
<span class="lineNum">     640 </span>            : 
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :                 if ((RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURR_SCLK_INDEX_MASK) == 0)</span>
<span class="lineNum">     643 </span>            :                         break;
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     645 </span>            :         }
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 if ((RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURR_INDEX_MASK) == 0)</span>
<span class="lineNum">     648 </span>            :                         break;
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     650 </span>            :         }
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span><span class="lineNoCov">          0 : static void sumo_set_forced_mode_disabled(struct radeon_device *rdev)</span>
<span class="lineNum">     654 </span>            : {
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         sumo_set_forced_mode(rdev, false);</span>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 : static void sumo_enable_power_level_0(struct radeon_device *rdev)</span>
<span class="lineNum">     659 </span>            : {
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         sumo_power_level_enable(rdev, 0, true);</span>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 : static void sumo_patch_boost_state(struct radeon_device *rdev,</span>
<span class="lineNum">     664 </span>            :                                    struct radeon_ps *rps)
<span class="lineNum">     665 </span>            : {
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         if (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE) {</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 pi-&gt;boost_pl = new_ps-&gt;levels[new_ps-&gt;num_levels - 1];</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 pi-&gt;boost_pl.sclk = pi-&gt;sys_info.boost_sclk;</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 pi-&gt;boost_pl.vddc_index = pi-&gt;sys_info.boost_vid_2bit;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 pi-&gt;boost_pl.sclk_dpm_tdp_limit = pi-&gt;sys_info.sclk_dpm_tdp_limit_boost;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         }</span>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     676 </span>            : 
<span class="lineNum">     677 </span><span class="lineNoCov">          0 : static void sumo_pre_notify_alt_vddnb_change(struct radeon_device *rdev,</span>
<span class="lineNum">     678 </span>            :                                              struct radeon_ps *new_rps,
<span class="lineNum">     679 </span>            :                                              struct radeon_ps *old_rps)
<span class="lineNum">     680 </span>            : {
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :         struct sumo_ps *old_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">     683 </span>            :         u32 nbps1_old = 0;
<span class="lineNum">     684 </span>            :         u32 nbps1_new = 0;
<span class="lineNum">     685 </span>            : 
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         if (old_ps != NULL)</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 nbps1_old = (old_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE) ? 1 : 0;</span>
<span class="lineNum">     688 </span>            : 
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :         nbps1_new = (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE) ? 1 : 0;</span>
<span class="lineNum">     690 </span>            : 
<span class="lineNum">     691 </span><span class="lineNoCov">          0 :         if (nbps1_old == 1 &amp;&amp; nbps1_new == 0)</span>
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                 sumo_smu_notify_alt_vddnb_change(rdev, 0, 0);</span>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span><span class="lineNoCov">          0 : static void sumo_post_notify_alt_vddnb_change(struct radeon_device *rdev,</span>
<span class="lineNum">     696 </span>            :                                               struct radeon_ps *new_rps,
<span class="lineNum">     697 </span>            :                                               struct radeon_ps *old_rps)
<span class="lineNum">     698 </span>            : {
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :         struct sumo_ps *old_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">     701 </span>            :         u32 nbps1_old = 0;
<span class="lineNum">     702 </span>            :         u32 nbps1_new = 0;
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         if (old_ps != NULL)</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 nbps1_old = (old_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE)? 1 : 0;</span>
<span class="lineNum">     706 </span>            : 
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :         nbps1_new = (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE)? 1 : 0;</span>
<span class="lineNum">     708 </span>            : 
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         if (nbps1_old == 0 &amp;&amp; nbps1_new == 1)</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 sumo_smu_notify_alt_vddnb_change(rdev, 1, 1);</span>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     712 </span>            : 
<span class="lineNum">     713 </span><span class="lineNoCov">          0 : static void sumo_enable_boost(struct radeon_device *rdev,</span>
<span class="lineNum">     714 </span>            :                               struct radeon_ps *rps,
<span class="lineNum">     715 </span>            :                               bool enable)
<span class="lineNum">     716 </span>            : {
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">     718 </span>            : 
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                 if (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE)</span>
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                         sumo_boost_state_enable(rdev, true);</span>
<span class="lineNum">     722 </span>            :         } else
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                 sumo_boost_state_enable(rdev, false);</span>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 : static void sumo_set_forced_level(struct radeon_device *rdev, u32 index)</span>
<span class="lineNum">     727 </span>            : {
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SCLK_DPM_CTRL_3, FORCE_SCLK_STATE(index), ~FORCE_SCLK_STATE_MASK);</span>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     730 </span>            : 
<span class="lineNum">     731 </span><span class="lineNoCov">          0 : static void sumo_set_forced_level_0(struct radeon_device *rdev)</span>
<span class="lineNum">     732 </span>            : {
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         sumo_set_forced_level(rdev, 0);</span>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span><span class="lineNoCov">          0 : static void sumo_program_wl(struct radeon_device *rdev,</span>
<span class="lineNum">     737 </span>            :                             struct radeon_ps *rps)
<span class="lineNum">     738 </span>            : {
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         u32 dpm_ctrl4 = RREG32(CG_SCLK_DPM_CTRL_4);</span>
<span class="lineNum">     741 </span>            : 
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         dpm_ctrl4 &amp;= 0xFFFFFF00;</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :         dpm_ctrl4 |= (1 &lt;&lt; (new_ps-&gt;num_levels - 1));</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :         if (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE)</span>
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 dpm_ctrl4 |= (1 &lt;&lt; BOOST_DPM_LEVEL);</span>
<span class="lineNum">     747 </span>            : 
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_4, dpm_ctrl4);</span>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 : static void sumo_program_power_levels_0_to_n(struct radeon_device *rdev,</span>
<span class="lineNum">     752 </span>            :                                              struct radeon_ps *new_rps,
<span class="lineNum">     753 </span>            :                                              struct radeon_ps *old_rps)
<span class="lineNum">     754 </span>            : {
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         struct sumo_ps *old_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">     758 </span>            :         u32 i;
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         u32 n_current_state_levels = (old_ps == NULL) ? 1 : old_ps-&gt;num_levels;</span>
<span class="lineNum">     760 </span>            : 
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; new_ps-&gt;num_levels; i++) {</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 sumo_program_power_level(rdev, &amp;new_ps-&gt;levels[i], i);</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 sumo_power_level_enable(rdev, i, true);</span>
<span class="lineNum">     764 </span>            :         }
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         for (i = new_ps-&gt;num_levels; i &lt; n_current_state_levels; i++)</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 sumo_power_level_enable(rdev, i, false);</span>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         if (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_BOOST_STATE)</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 sumo_program_power_level(rdev, &amp;pi-&gt;boost_pl, BOOST_DPM_LEVEL);</span>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span><span class="lineNoCov">          0 : static void sumo_enable_acpi_pm(struct radeon_device *rdev)</span>
<span class="lineNum">     774 </span>            : {
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         WREG32_P(GENERAL_PWRMGT, STATIC_PM_EN, ~STATIC_PM_EN);</span>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span><span class="lineNoCov">          0 : static void sumo_program_power_level_enter_state(struct radeon_device *rdev)</span>
<span class="lineNum">     779 </span>            : {
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SCLK_DPM_CTRL_5, SCLK_FSTATE_BOOTUP(0), ~SCLK_FSTATE_BOOTUP_MASK);</span>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 : static void sumo_program_acpi_power_level(struct radeon_device *rdev)</span>
<span class="lineNum">     784 </span>            : {
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">     787 </span>            :         int ret;
<span class="lineNum">     788 </span>            : 
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                                              pi-&gt;acpi_pl.sclk,</span>
<span class="lineNum">     791 </span>            :                                              false, &amp;dividers);
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         WREG32_P(CG_ACPI_CNTL, SCLK_ACPI_DIV(dividers.post_div), ~SCLK_ACPI_DIV_MASK);</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         WREG32_P(CG_ACPI_VOLTAGE_CNTL, 0, ~ACPI_VOLTAGE_EN);</span>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 : static void sumo_program_bootup_state(struct radeon_device *rdev)</span>
<span class="lineNum">     800 </span>            : {
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :         u32 dpm_ctrl4 = RREG32(CG_SCLK_DPM_CTRL_4);</span>
<span class="lineNum">     803 </span>            :         u32 i;
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         sumo_program_power_level(rdev, &amp;pi-&gt;boot_pl, 0);</span>
<span class="lineNum">     806 </span>            : 
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         dpm_ctrl4 &amp;= 0xFFFFFF00;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_4, dpm_ctrl4);</span>
<span class="lineNum">     809 </span>            : 
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 8; i++)</span>
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 sumo_power_level_enable(rdev, i, false);</span>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     813 </span>            : 
<span class="lineNum">     814 </span><span class="lineNoCov">          0 : static void sumo_setup_uvd_clocks(struct radeon_device *rdev,</span>
<span class="lineNum">     815 </span>            :                                   struct radeon_ps *new_rps,
<span class="lineNum">     816 </span>            :                                   struct radeon_ps *old_rps)
<span class="lineNum">     817 </span>            : {
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     819 </span>            : 
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_power_gating) {</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 sumo_gfx_powergating_enable(rdev, false);</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     823 </span>            : 
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, new_rps-&gt;vclk, new_rps-&gt;dclk);</span>
<span class="lineNum">     825 </span>            : 
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_gfx_power_gating) {</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 if (!pi-&gt;disable_gfx_power_gating_in_uvd ||</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                     !r600_is_uvd_state(new_rps-&gt;class, new_rps-&gt;class2))</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         sumo_gfx_powergating_enable(rdev, true);</span>
<span class="lineNum">     830 </span>            :         }
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span><span class="lineNoCov">          0 : static void sumo_set_uvd_clock_before_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     834 </span>            :                                                     struct radeon_ps *new_rps,
<span class="lineNum">     835 </span>            :                                                     struct radeon_ps *old_rps)
<span class="lineNum">     836 </span>            : {
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">     838 </span><span class="lineNoCov">          0 :         struct sumo_ps *current_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         if ((new_rps-&gt;vclk == old_rps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :             (new_rps-&gt;dclk == old_rps-&gt;dclk))</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     843 </span>            : 
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :         if (new_ps-&gt;levels[new_ps-&gt;num_levels - 1].sclk &gt;=</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :             current_ps-&gt;levels[current_ps-&gt;num_levels - 1].sclk)</span>
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     847 </span>            : 
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         sumo_setup_uvd_clocks(rdev, new_rps, old_rps);</span>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     850 </span>            : 
<span class="lineNum">     851 </span><span class="lineNoCov">          0 : static void sumo_set_uvd_clock_after_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     852 </span>            :                                                    struct radeon_ps *new_rps,
<span class="lineNum">     853 </span>            :                                                    struct radeon_ps *old_rps)
<span class="lineNum">     854 </span>            : {
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         struct sumo_ps *current_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">     857 </span>            : 
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         if ((new_rps-&gt;vclk == old_rps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :             (new_rps-&gt;dclk == old_rps-&gt;dclk))</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     861 </span>            : 
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         if (new_ps-&gt;levels[new_ps-&gt;num_levels - 1].sclk &lt;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :             current_ps-&gt;levels[current_ps-&gt;num_levels - 1].sclk)</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     865 </span>            : 
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         sumo_setup_uvd_clocks(rdev, new_rps, old_rps);</span>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     868 </span>            : 
<span class="lineNum">     869 </span><span class="lineNoCov">          0 : void sumo_take_smu_control(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     870 </span>            : {
<span class="lineNum">     871 </span>            : /* This bit selects who handles display phy powergating.
<span class="lineNum">     872 </span>            :  * Clear the bit to let atom handle it.
<span class="lineNum">     873 </span>            :  * Set it to let the driver handle it.
<span class="lineNum">     874 </span>            :  * For now we just let atom handle it.
<span class="lineNum">     875 </span>            :  */
<span class="lineNum">     876 </span>            : #if 0
<span class="lineNum">     877 </span>            :         u32 v = RREG32(DOUT_SCRATCH3);
<span class="lineNum">     878 </span>            : 
<span class="lineNum">     879 </span>            :         if (enable)
<span class="lineNum">     880 </span>            :                 v |= 0x4;
<span class="lineNum">     881 </span>            :         else
<span class="lineNum">     882 </span>            :                 v &amp;= 0xFFFFFFFB;
<span class="lineNum">     883 </span>            : 
<span class="lineNum">     884 </span>            :         WREG32(DOUT_SCRATCH3, v);
<span class="lineNum">     885 </span>            : #endif
<a name="886"><span class="lineNum">     886 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     887 </span>            : 
<span class="lineNum">     888 </span><span class="lineNoCov">          0 : static void sumo_enable_sclk_ds(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     889 </span>            : {
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 u32 deep_sleep_cntl = RREG32(DEEP_SLEEP_CNTL);</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 u32 deep_sleep_cntl2 = RREG32(DEEP_SLEEP_CNTL2);</span>
<span class="lineNum">     893 </span>            :                 u32 t = 1;
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl &amp;= ~R_DIS;</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl &amp;= ~HS_MASK;</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl |= HS(t &gt; 4095 ? 4095 : t);</span>
<span class="lineNum">     898 </span>            : 
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl2 |= LB_UFP_EN;</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl2 &amp;= INOUT_C_MASK;</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 deep_sleep_cntl2 |= INOUT_C(0xf);</span>
<span class="lineNum">     902 </span>            : 
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 WREG32(DEEP_SLEEP_CNTL2, deep_sleep_cntl2);</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                 WREG32(DEEP_SLEEP_CNTL, deep_sleep_cntl);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 WREG32_P(DEEP_SLEEP_CNTL, 0, ~ENABLE_DS);</span>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     908 </span>            : 
<span class="lineNum">     909 </span><span class="lineNoCov">          0 : static void sumo_program_bootup_at(struct radeon_device *rdev)</span>
<span class="lineNum">     910 </span>            : {
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         WREG32_P(CG_AT_0, CG_R(0xffff), ~CG_R_MASK);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         WREG32_P(CG_AT_0, CG_L(0), ~CG_L_MASK);</span>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span><span class="lineNoCov">          0 : static void sumo_reset_am(struct radeon_device *rdev)</span>
<span class="lineNum">     916 </span>            : {
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_PWRMGT_CNTL, FIR_RESET, ~FIR_RESET);</span>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span><span class="lineNoCov">          0 : static void sumo_start_am(struct radeon_device *rdev)</span>
<span class="lineNum">     921 </span>            : {
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         WREG32_P(SCLK_PWRMGT_CNTL, 0, ~FIR_RESET);</span>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     924 </span>            : 
<span class="lineNum">     925 </span><span class="lineNoCov">          0 : static void sumo_program_ttp(struct radeon_device *rdev)</span>
<span class="lineNum">     926 </span>            : {
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :         u32 cg_sclk_dpm_ctrl_5 = RREG32(CG_SCLK_DPM_CTRL_5);</span>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(1000,</span>
<span class="lineNum">     932 </span>            :                                xclk, 16, &amp;p, &amp;u);
<span class="lineNum">     933 </span>            : 
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_5 &amp;= ~(TT_TP_MASK | TT_TU_MASK);</span>
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_5 |= TT_TP(p) | TT_TU(u);</span>
<span class="lineNum">     936 </span>            : 
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_5, cg_sclk_dpm_ctrl_5);</span>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span><span class="lineNoCov">          0 : static void sumo_program_ttt(struct radeon_device *rdev)</span>
<span class="lineNum">     941 </span>            : {
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :         u32 cg_sclk_dpm_ctrl_3 = RREG32(CG_SCLK_DPM_CTRL_3);</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     944 </span>            : 
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_3 &amp;= ~(GNB_TT_MASK | GNB_THERMTHRO_MASK);</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_3 |= GNB_TT(pi-&gt;thermal_auto_throttling + 49);</span>
<span class="lineNum">     947 </span>            : 
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_3, cg_sclk_dpm_ctrl_3);</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 : }</span>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<span class="lineNum">     951 </span>            : 
<span class="lineNum">     952 </span><span class="lineNoCov">          0 : static void sumo_enable_voltage_scaling(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     953 </span>            : {
<span class="lineNum">     954 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_DPM_VOLTAGE_CNTL, DPM_VOLTAGE_EN, ~DPM_VOLTAGE_EN);</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_CG_VOLTAGE_CNTL, 0, ~CG_VOLTAGE_EN);</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_CG_VOLTAGE_CNTL, CG_VOLTAGE_EN, ~CG_VOLTAGE_EN);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_DPM_VOLTAGE_CNTL, 0, ~DPM_VOLTAGE_EN);</span>
<span class="lineNum">     960 </span>            :         }
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span><span class="lineNoCov">          0 : static void sumo_override_cnb_thermal_events(struct radeon_device *rdev)</span>
<span class="lineNum">     964 </span>            : {
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :         WREG32_P(CG_SCLK_DPM_CTRL_3, CNB_THERMTHRO_MASK_SCLK,</span>
<span class="lineNum">     966 </span>            :                  ~CNB_THERMTHRO_MASK_SCLK);
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span><span class="lineNoCov">          0 : static void sumo_program_dc_hto(struct radeon_device *rdev)</span>
<span class="lineNum">     970 </span>            : {
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :         u32 cg_sclk_dpm_ctrl_4 = RREG32(CG_SCLK_DPM_CTRL_4);</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :         u32 p, u;</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :         u32 xclk = radeon_get_xclk(rdev);</span>
<span class="lineNum">     974 </span>            : 
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :         r600_calculate_u_and_p(100000,</span>
<span class="lineNum">     976 </span>            :                                xclk, 14, &amp;p, &amp;u);
<span class="lineNum">     977 </span>            : 
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_4 &amp;= ~(DC_HDC_MASK | DC_HU_MASK);</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :         cg_sclk_dpm_ctrl_4 |= DC_HDC(p) | DC_HU(u);</span>
<span class="lineNum">     980 </span>            : 
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :         WREG32(CG_SCLK_DPM_CTRL_4, cg_sclk_dpm_ctrl_4);</span>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     983 </span>            : 
<span class="lineNum">     984 </span><span class="lineNoCov">          0 : static void sumo_force_nbp_state(struct radeon_device *rdev,</span>
<span class="lineNum">     985 </span>            :                                  struct radeon_ps *rps)
<span class="lineNum">     986 </span>            : {
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         if (!pi-&gt;driver_nbps_policy_disable) {</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 if (new_ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE)</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                         WREG32_P(CG_SCLK_DPM_CTRL_3, FORCE_NB_PSTATE_1, ~FORCE_NB_PSTATE_1);</span>
<span class="lineNum">     993 </span>            :                 else
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                         WREG32_P(CG_SCLK_DPM_CTRL_3, 0, ~FORCE_NB_PSTATE_1);</span>
<span class="lineNum">     995 </span>            :         }
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     997 </span>            : 
<span class="lineNum">     998 </span><span class="lineNoCov">          0 : u32 sumo_get_sleep_divider_from_id(u32 id)</span>
<span class="lineNum">     999 </span>            : {
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :         return 1 &lt;&lt; id;</span>
<a name="1001"><span class="lineNum">    1001 </span>            : }</a>
<span class="lineNum">    1002 </span>            : 
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 : u32 sumo_get_sleep_divider_id_from_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    1004 </span>            :                                          u32 sclk,
<span class="lineNum">    1005 </span>            :                                          u32 min_sclk_in_sr)
<span class="lineNum">    1006 </span>            : {
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1008 </span>            :         u32 i;
<span class="lineNum">    1009 </span>            :         u32 temp;
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         u32 min = (min_sclk_in_sr &gt; SUMO_MINIMUM_ENGINE_CLOCK) ?</span>
<span class="lineNum">    1011 </span>            :                 min_sclk_in_sr : SUMO_MINIMUM_ENGINE_CLOCK;
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         if (sclk &lt; min)</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1015 </span>            : 
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :         if (!pi-&gt;enable_sclk_ds)</span>
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         for (i = SUMO_MAX_DEEPSLEEP_DIVIDER_ID;  ; i--) {</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :                 temp = sclk / sumo_get_sleep_divider_from_id(i);</span>
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                 if (temp &gt;= min || i == 0)</span>
<span class="lineNum">    1023 </span>            :                         break;
<span class="lineNum">    1024 </span>            :         }
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :         return i;</span>
<a name="1026"><span class="lineNum">    1026 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1027 </span>            : 
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 : static u32 sumo_get_valid_engine_clock(struct radeon_device *rdev,</span>
<span class="lineNum">    1029 </span>            :                                        u32 lower_limit)
<span class="lineNum">    1030 </span>            : {
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1032 </span>            :         u32 i;
<span class="lineNum">    1033 </span>            : 
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pi-&gt;sys_info.sclk_voltage_mapping_table.num_max_dpm_entries; i++) {</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                 if (pi-&gt;sys_info.sclk_voltage_mapping_table.entries[i].sclk_frequency &gt;= lower_limit)</span>
<span class="lineNum">    1036 </span><span class="lineNoCov">          0 :                         return pi-&gt;sys_info.sclk_voltage_mapping_table.entries[i].sclk_frequency;</span>
<span class="lineNum">    1037 </span>            :         }
<span class="lineNum">    1038 </span>            : 
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         return pi-&gt;sys_info.sclk_voltage_mapping_table.entries[pi-&gt;sys_info.sclk_voltage_mapping_table.num_max_dpm_entries - 1].sclk_frequency;</span>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1041 </span>            : 
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 : static void sumo_patch_thermal_state(struct radeon_device *rdev,</span>
<span class="lineNum">    1043 </span>            :                                      struct sumo_ps *ps,
<span class="lineNum">    1044 </span>            :                                      struct sumo_ps *current_ps)
<span class="lineNum">    1045 </span>            : {
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         u32 sclk_in_sr = pi-&gt;sys_info.min_sclk; /* ??? */</span>
<span class="lineNum">    1048 </span>            :         u32 current_vddc;
<span class="lineNum">    1049 </span>            :         u32 current_sclk;
<span class="lineNum">    1050 </span>            :         u32 current_index = 0;
<span class="lineNum">    1051 </span>            : 
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         if (current_ps) {</span>
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 current_vddc = current_ps-&gt;levels[current_index].vddc_index;</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 current_sclk = current_ps-&gt;levels[current_index].sclk;</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 current_vddc = pi-&gt;boot_pl.vddc_index;</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 current_sclk = pi-&gt;boot_pl.sclk;</span>
<span class="lineNum">    1058 </span>            :         }
<span class="lineNum">    1059 </span>            : 
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         ps-&gt;levels[0].vddc_index = current_vddc;</span>
<span class="lineNum">    1061 </span>            : 
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         if (ps-&gt;levels[0].sclk &gt; current_sclk)</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[0].sclk = current_sclk;</span>
<span class="lineNum">    1064 </span>            : 
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         ps-&gt;levels[0].ss_divider_index =</span>
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 sumo_get_sleep_divider_id_from_clock(rdev, ps-&gt;levels[0].sclk, sclk_in_sr);</span>
<span class="lineNum">    1067 </span>            : 
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         ps-&gt;levels[0].ds_divider_index =</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 sumo_get_sleep_divider_id_from_clock(rdev, ps-&gt;levels[0].sclk, SUMO_MINIMUM_ENGINE_CLOCK);</span>
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         if (ps-&gt;levels[0].ds_divider_index &gt; ps-&gt;levels[0].ss_divider_index + 1)</span>
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[0].ds_divider_index = ps-&gt;levels[0].ss_divider_index + 1;</span>
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         if (ps-&gt;levels[0].ss_divider_index == ps-&gt;levels[0].ds_divider_index) {</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[0].ss_divider_index &gt; 1)</span>
<span class="lineNum">    1076 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[0].ss_divider_index = ps-&gt;levels[0].ss_divider_index - 1;</span>
<span class="lineNum">    1077 </span>            :         }
<span class="lineNum">    1078 </span>            : 
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         if (ps-&gt;levels[0].ss_divider_index == 0)</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[0].ds_divider_index = 0;</span>
<span class="lineNum">    1081 </span>            : 
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         if (ps-&gt;levels[0].ds_divider_index == 0)</span>
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[0].ss_divider_index = 0;</span>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1085 </span>            : 
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 : static void sumo_apply_state_adjust_rules(struct radeon_device *rdev,</span>
<span class="lineNum">    1087 </span>            :                                           struct radeon_ps *new_rps,
<span class="lineNum">    1088 </span>            :                                           struct radeon_ps *old_rps)
<span class="lineNum">    1089 </span>            : {
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(new_rps);</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         struct sumo_ps *current_ps = sumo_get_ps(old_rps);</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1093 </span>            :         u32 min_voltage = 0; /* ??? */
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :         u32 min_sclk = pi-&gt;sys_info.min_sclk; /* XXX check against disp reqs */</span>
<span class="lineNum">    1095 </span>            :         u32 sclk_in_sr = pi-&gt;sys_info.min_sclk; /* ??? */
<span class="lineNum">    1096 </span>            :         u32 i;
<span class="lineNum">    1097 </span>            : 
<span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         if (new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_THERMAL)</span>
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 return sumo_patch_thermal_state(rdev, ps, current_ps);</span>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_boost) {</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                 if (new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE)</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :                         ps-&gt;flags |= SUMO_POWERSTATE_FLAGS_BOOST_STATE;</span>
<span class="lineNum">    1104 </span>            :         }
<span class="lineNum">    1105 </span>            : 
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         if ((new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UI_BATTERY) ||</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :             (new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_SDSTATE) ||</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :             (new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_HDSTATE))</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :                 ps-&gt;flags |= SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE;</span>
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;num_levels; i++) {</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].vddc_index &lt; min_voltage)</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].vddc_index = min_voltage;</span>
<span class="lineNum">    1114 </span>            : 
<span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].sclk &lt; min_sclk)</span>
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].sclk =</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :                                 sumo_get_valid_engine_clock(rdev, min_sclk);</span>
<span class="lineNum">    1118 </span>            : 
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[i].ss_divider_index =</span>
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :                         sumo_get_sleep_divider_id_from_clock(rdev, ps-&gt;levels[i].sclk, sclk_in_sr);</span>
<span class="lineNum">    1121 </span>            : 
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 ps-&gt;levels[i].ds_divider_index =</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                         sumo_get_sleep_divider_id_from_clock(rdev, ps-&gt;levels[i].sclk, SUMO_MINIMUM_ENGINE_CLOCK);</span>
<span class="lineNum">    1124 </span>            : 
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].ds_divider_index &gt; ps-&gt;levels[i].ss_divider_index + 1)</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].ds_divider_index = ps-&gt;levels[i].ss_divider_index + 1;</span>
<span class="lineNum">    1127 </span>            : 
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].ss_divider_index == ps-&gt;levels[i].ds_divider_index) {</span>
<span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                         if (ps-&gt;levels[i].ss_divider_index &gt; 1)</span>
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                                 ps-&gt;levels[i].ss_divider_index = ps-&gt;levels[i].ss_divider_index - 1;</span>
<span class="lineNum">    1131 </span>            :                 }
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].ss_divider_index == 0)</span>
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].ds_divider_index = 0;</span>
<span class="lineNum">    1135 </span>            : 
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 if (ps-&gt;levels[i].ds_divider_index == 0)</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].ss_divider_index = 0;</span>
<span class="lineNum">    1138 </span>            : 
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :                 if (ps-&gt;flags &amp; SUMO_POWERSTATE_FLAGS_FORCE_NBPS1_STATE)</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].allow_gnb_slow = 1;</span>
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 else if ((new_rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE) ||</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                          (new_rps-&gt;class2 &amp; ATOM_PPLIB_CLASSIFICATION2_MVC))</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].allow_gnb_slow = 0;</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 else if (i == ps-&gt;num_levels - 1)</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].allow_gnb_slow = 0;</span>
<span class="lineNum">    1146 </span>            :                 else
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         ps-&gt;levels[i].allow_gnb_slow = 1;</span>
<span class="lineNum">    1148 </span>            :         }
<a name="1149"><span class="lineNum">    1149 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 : static void sumo_cleanup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">    1152 </span>            : {
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         sumo_take_smu_control(rdev, false);</span>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 : static int sumo_set_thermal_temperature_range(struct radeon_device *rdev,</span>
<span class="lineNum">    1157 </span>            :                                               int min_temp, int max_temp)
<span class="lineNum">    1158 </span>            : {
<span class="lineNum">    1159 </span>            :         int low_temp = 0 * 1000;
<span class="lineNum">    1160 </span>            :         int high_temp = 255 * 1000;
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         if (low_temp &lt; min_temp)</span>
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 low_temp = min_temp;</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         if (high_temp &gt; max_temp)</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                 high_temp = max_temp;</span>
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :         if (high_temp &lt; low_temp) {</span>
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid thermal range: %d - %d\n&quot;, low_temp, high_temp);</span>
<span class="lineNum">    1168 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1169 </span>            :         }
<span class="lineNum">    1170 </span>            : 
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTH(49 + (high_temp / 1000)), ~DIG_THERM_INTH_MASK);</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         WREG32_P(CG_THERMAL_INT, DIG_THERM_INTL(49 + (low_temp / 1000)), ~DIG_THERM_INTL_MASK);</span>
<span class="lineNum">    1173 </span>            : 
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.min_temp = low_temp;</span>
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.thermal.max_temp = high_temp;</span>
<span class="lineNum">    1176 </span>            : 
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 : static void sumo_update_current_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    1181 </span>            :                                    struct radeon_ps *rps)
<span class="lineNum">    1182 </span>            : {
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1185 </span>            : 
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         pi-&gt;current_rps = *rps;</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         pi-&gt;current_ps = *new_ps;</span>
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         pi-&gt;current_rps.ps_priv = &amp;pi-&gt;current_ps;</span>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1190 </span>            : 
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 : static void sumo_update_requested_ps(struct radeon_device *rdev,</span>
<span class="lineNum">    1192 </span>            :                                      struct radeon_ps *rps)
<span class="lineNum">    1193 </span>            : {
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         struct sumo_ps *new_ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1196 </span>            : 
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         pi-&gt;requested_rps = *rps;</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         pi-&gt;requested_ps = *new_ps;</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         pi-&gt;requested_rps.ps_priv = &amp;pi-&gt;requested_ps;</span>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 : int sumo_dpm_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1203 </span>            : {
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1205 </span>            : 
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         if (sumo_dpm_enabled(rdev))</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1208 </span>            : 
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         sumo_program_bootup_state(rdev);</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :         sumo_init_bsp(rdev);</span>
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         sumo_reset_am(rdev);</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         sumo_program_tp(rdev);</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         sumo_program_bootup_at(rdev);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         sumo_start_am(rdev);</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_auto_thermal_throttling) {</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 sumo_program_ttp(rdev);</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 sumo_program_ttt(rdev);</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         sumo_program_dc_hto(rdev);</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         sumo_program_power_level_enter_state(rdev);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         sumo_enable_voltage_scaling(rdev, true);</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         sumo_program_sstp(rdev);</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         sumo_program_vc(rdev, SUMO_VRC_DFLT);</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :         sumo_override_cnb_thermal_events(rdev);</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         sumo_start_dpm(rdev);</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         sumo_wait_for_level_0(rdev);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_sclk_ds)</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                 sumo_enable_sclk_ds(rdev, true);</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_boost)</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 sumo_enable_boost_timer(rdev);</span>
<span class="lineNum">    1231 </span>            : 
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         sumo_update_current_ps(rdev, rdev-&gt;pm.dpm.boot_ps);</span>
<span class="lineNum">    1233 </span>            : 
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1236 </span>            : 
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 : int sumo_dpm_late_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1238 </span>            : {
<span class="lineNum">    1239 </span>            :         int ret;
<span class="lineNum">    1240 </span>            : 
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         ret = sumo_enable_clock_power_gating(rdev);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1244 </span>            : 
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed &amp;&amp;</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :             r600_is_internal_thermal_sensor(rdev-&gt;pm.int_thermal_type)) {</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 ret = sumo_set_thermal_temperature_range(rdev, R600_TEMP_RANGE_MIN, R600_TEMP_RANGE_MAX);</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = true;</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1256 </span>            : 
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 : void sumo_dpm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    1258 </span>            : {
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1260 </span>            : 
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :         if (!sumo_dpm_enabled(rdev))</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         sumo_disable_clock_power_gating(rdev);</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_sclk_ds)</span>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                 sumo_enable_sclk_ds(rdev, false);</span>
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         sumo_clear_vc(rdev);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :         sumo_wait_for_level_0(rdev);</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         sumo_stop_dpm(rdev);</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         sumo_enable_voltage_scaling(rdev, false);</span>
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed &amp;&amp;</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :             r600_is_internal_thermal_sensor(rdev-&gt;pm.int_thermal_type)) {</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = false;</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1276 </span>            : 
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         sumo_update_current_ps(rdev, rdev-&gt;pm.dpm.boot_ps);</span>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 : int sumo_dpm_pre_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    1281 </span>            : {
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         struct radeon_ps requested_ps = *rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">    1284 </span>            :         struct radeon_ps *new_ps = &amp;requested_ps;
<span class="lineNum">    1285 </span>            : 
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         sumo_update_requested_ps(rdev, new_ps);</span>
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_dynamic_patch_ps)</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 sumo_apply_state_adjust_rules(rdev,</span>
<span class="lineNum">    1290 </span><span class="lineNoCov">          0 :                                               &amp;pi-&gt;requested_rps,</span>
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                                               &amp;pi-&gt;current_rps);</span>
<span class="lineNum">    1292 </span>            : 
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1295 </span>            : 
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 : int sumo_dpm_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    1297 </span>            : {
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;pi-&gt;requested_rps;</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         struct radeon_ps *old_ps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    1301 </span>            : 
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_dpm)</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 sumo_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_boost) {</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 sumo_enable_boost(rdev, new_ps, false);</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                 sumo_patch_boost_state(rdev, new_ps);</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_dpm) {</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 sumo_pre_notify_alt_vddnb_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :                 sumo_enable_power_level_0(rdev);</span>
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                 sumo_set_forced_level_0(rdev);</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 sumo_wait_for_level_0(rdev);</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 sumo_program_power_levels_0_to_n(rdev, new_ps, old_ps);</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 sumo_program_wl(rdev, new_ps);</span>
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                 sumo_program_bsp(rdev, new_ps);</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 sumo_program_at(rdev, new_ps);</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 sumo_force_nbp_state(rdev, new_ps);</span>
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_disabled(rdev);</span>
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_disabled(rdev);</span>
<span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 sumo_post_notify_alt_vddnb_change(rdev, new_ps, old_ps);</span>
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_boost)</span>
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 sumo_enable_boost(rdev, new_ps, true);</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_dpm)</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 sumo_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">    1328 </span>            : 
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1330"><span class="lineNum">    1330 </span>            : }</a>
<span class="lineNum">    1331 </span>            : 
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 : void sumo_dpm_post_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">    1333 </span>            : {
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = &amp;pi-&gt;requested_rps;</span>
<span class="lineNum">    1336 </span>            : 
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         sumo_update_current_ps(rdev, new_ps);</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1339 </span>            : 
<span class="lineNum">    1340 </span>            : #if 0
<span class="lineNum">    1341 </span>            : void sumo_dpm_reset_asic(struct radeon_device *rdev)
<span class="lineNum">    1342 </span>            : {
<span class="lineNum">    1343 </span>            :         sumo_program_bootup_state(rdev);
<span class="lineNum">    1344 </span>            :         sumo_enable_power_level_0(rdev);
<span class="lineNum">    1345 </span>            :         sumo_set_forced_level_0(rdev);
<span class="lineNum">    1346 </span>            :         sumo_set_forced_mode_enabled(rdev);
<span class="lineNum">    1347 </span>            :         sumo_wait_for_level_0(rdev);
<span class="lineNum">    1348 </span>            :         sumo_set_forced_mode_disabled(rdev);
<span class="lineNum">    1349 </span>            :         sumo_set_forced_mode_enabled(rdev);
<span class="lineNum">    1350 </span>            :         sumo_set_forced_mode_disabled(rdev);
<span class="lineNum">    1351 </span>            : }
<a name="1352"><span class="lineNum">    1352 </span>            : #endif</a>
<span class="lineNum">    1353 </span>            : 
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 : void sumo_dpm_setup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">    1355 </span>            : {
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1357 </span>            : 
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         sumo_initialize_m3_arb(rdev);</span>
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         pi-&gt;fw_version = sumo_get_running_fw_version(rdev);</span>
<span class="lineNum">    1360 </span>            :         DRM_INFO(&quot;Found smc ucode version: 0x%08x\n&quot;, pi-&gt;fw_version);
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         sumo_program_acpi_power_level(rdev);</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :         sumo_enable_acpi_pm(rdev);</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :         sumo_take_smu_control(rdev, true);</span>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1365 </span>            : 
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 : void sumo_dpm_display_configuration_changed(struct radeon_device *rdev)</span>
<span class="lineNum">    1367 </span>            : {
<span class="lineNum">    1368 </span>            : 
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1370 </span>            : 
<span class="lineNum">    1371 </span>            : union power_info {
<span class="lineNum">    1372 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">    1373 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">    1374 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">    1375 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">    1376 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">    1377 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">    1378 </span>            : };
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span>            : union pplib_clock_info {
<span class="lineNum">    1381 </span>            :         struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
<span class="lineNum">    1382 </span>            :         struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
<span class="lineNum">    1383 </span>            :         struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
<span class="lineNum">    1384 </span>            :         struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
<span class="lineNum">    1385 </span>            : };
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span>            : union pplib_power_state {
<span class="lineNum">    1388 </span>            :         struct _ATOM_PPLIB_STATE v1;
<span class="lineNum">    1389 </span>            :         struct _ATOM_PPLIB_STATE_V2 v2;
<a name="1390"><span class="lineNum">    1390 </span>            : };</a>
<span class="lineNum">    1391 </span>            : 
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 : static void sumo_patch_boot_state(struct radeon_device *rdev,</span>
<span class="lineNum">    1393 </span>            :                                   struct sumo_ps *ps)
<span class="lineNum">    1394 </span>            : {
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         ps-&gt;num_levels = 1;</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         ps-&gt;flags = 0;</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         ps-&gt;levels[0] = pi-&gt;boot_pl;</span>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 : static void sumo_parse_pplib_non_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    1403 </span>            :                                             struct radeon_ps *rps,
<span class="lineNum">    1404 </span>            :                                             struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
<span class="lineNum">    1405 </span>            :                                             u8 table_rev)
<span class="lineNum">    1406 </span>            : {
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         rps-&gt;caps = le32_to_cpu(non_clock_info-&gt;ulCapsAndSettings);</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         rps-&gt;class = le16_to_cpu(non_clock_info-&gt;usClassification);</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :         rps-&gt;class2 = le16_to_cpu(non_clock_info-&gt;usClassification2);</span>
<span class="lineNum">    1412 </span>            : 
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :         if (ATOM_PPLIB_NONCLOCKINFO_VER1 &lt; table_rev) {</span>
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = le32_to_cpu(non_clock_info-&gt;ulVCLK);</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = le32_to_cpu(non_clock_info-&gt;ulDCLK);</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = 0;</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = 0;</span>
<span class="lineNum">    1419 </span>            :         }
<span class="lineNum">    1420 </span>            : 
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT) {</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.boot_ps = rps;</span>
<span class="lineNum">    1423 </span><span class="lineNoCov">          0 :                 sumo_patch_boot_state(rdev, ps);</span>
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.uvd_ps = rps;</span>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 : static void sumo_parse_pplib_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">    1430 </span>            :                                         struct radeon_ps *rps, int index,
<span class="lineNum">    1431 </span>            :                                         union pplib_clock_info *clock_info)
<span class="lineNum">    1432 </span>            : {
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         struct sumo_pl *pl = &amp;ps-&gt;levels[index];</span>
<span class="lineNum">    1436 </span>            :         u32 sclk;
<span class="lineNum">    1437 </span>            : 
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         sclk = le16_to_cpu(clock_info-&gt;sumo.usEngineClockLow);</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         sclk |= clock_info-&gt;sumo.ucEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         pl-&gt;sclk = sclk;</span>
<span class="lineNum">    1441 </span><span class="lineNoCov">          0 :         pl-&gt;vddc_index = clock_info-&gt;sumo.vddcIndex;</span>
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :         pl-&gt;sclk_dpm_tdp_limit = clock_info-&gt;sumo.tdpLimit;</span>
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :         ps-&gt;num_levels = index + 1;</span>
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :         if (pi-&gt;enable_sclk_ds) {</span>
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 pl-&gt;ds_divider_index = 5;</span>
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                 pl-&gt;ss_divider_index = 4;</span>
<span class="lineNum">    1449 </span><span class="lineNoCov">          0 :         }</span>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1451 </span>            : 
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 : static int sumo_parse_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">    1453 </span>            : {
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    1455 </span>            :         struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
<span class="lineNum">    1456 </span>            :         union pplib_power_state *power_state;
<span class="lineNum">    1457 </span>            :         int i, j, k, non_clock_array_index, clock_array_index;
<span class="lineNum">    1458 </span>            :         union pplib_clock_info *clock_info;
<span class="lineNum">    1459 </span>            :         struct _StateArray *state_array;
<span class="lineNum">    1460 </span>            :         struct _ClockInfoArray *clock_info_array;
<span class="lineNum">    1461 </span>            :         struct _NonClockInfoArray *non_clock_info_array;
<span class="lineNum">    1462 </span>            :         union power_info *power_info;
<span class="lineNum">    1463 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    1466 </span>            :         u8 *power_state_offset;
<span class="lineNum">    1467 </span>            :         struct sumo_ps *ps;
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    1470 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">    1473 </span>            : 
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :         state_array = (struct _StateArray *)</span>
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usStateArrayOffset));</span>
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         clock_info_array = (struct _ClockInfoArray *)</span>
<span class="lineNum">    1478 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usClockInfoArrayOffset));</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         non_clock_info_array = (struct _NonClockInfoArray *)</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                  le16_to_cpu(power_info-&gt;pplib.usNonClockInfoArrayOffset));</span>
<span class="lineNum">    1483 </span>            : 
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *</span>
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                                   state_array-&gt;ucNumEntries, GFP_KERNEL);</span>
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.ps)</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :         power_state_offset = (u8 *)state_array-&gt;states;</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; state_array-&gt;ucNumEntries; i++) {</span>
<span class="lineNum">    1490 </span>            :                 u8 *idx;
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :                 power_state = (union pplib_power_state *)power_state_offset;</span>
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :                 non_clock_array_index = power_state-&gt;v2.nonClockInfoIndex;</span>
<span class="lineNum">    1493 </span>            :                 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)
<span class="lineNum">    1494 </span><span class="lineNoCov">          0 :                         &amp;non_clock_info_array-&gt;nonClockInfo[non_clock_array_index];</span>
<span class="lineNum">    1495 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;pm.power_state[i].clock_info)</span>
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 ps = kzalloc(sizeof(struct sumo_ps), GFP_KERNEL);</span>
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 if (ps == NULL) {</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    1501 </span>            :                 }
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.ps[i].ps_priv = ps;</span>
<span class="lineNum">    1503 </span>            :                 k = 0;
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 idx = (u8 *)&amp;power_state-&gt;v2.clockInfoIndex[0];</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; power_state-&gt;v2.ucNumDPMLevels; j++) {</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                         clock_array_index = idx[j];</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :                         if (k &gt;= SUMO_MAX_HARDWARE_POWERLEVELS)</span>
<span class="lineNum">    1508 </span>            :                                 break;
<span class="lineNum">    1509 </span>            : 
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                                 ((u8 *)&amp;clock_info_array-&gt;clockInfo[0] +</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :                                  (clock_array_index * clock_info_array-&gt;ucEntrySize));</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                         sumo_parse_pplib_clock_info(rdev,</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :                                                     &amp;rdev-&gt;pm.dpm.ps[i], k,</span>
<span class="lineNum">    1515 </span>            :                                                     clock_info);
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                         k++;</span>
<span class="lineNum">    1517 </span>            :                 }
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 sumo_parse_pplib_non_clock_info(rdev, &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">    1519 </span>            :                                                 non_clock_info,
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :                                                 non_clock_info_array-&gt;ucEntrySize);</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 power_state_offset += 2 + power_state-&gt;v2.ucNumDPMLevels;</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.num_ps = state_array-&gt;ucNumEntries;</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 : u32 sumo_convert_vid2_to_vid7(struct radeon_device *rdev,</span>
<span class="lineNum">    1528 </span>            :                               struct sumo_vid_mapping_table *vid_mapping_table,
<span class="lineNum">    1529 </span>            :                               u32 vid_2bit)
<span class="lineNum">    1530 </span>            : {
<span class="lineNum">    1531 </span>            :         u32 i;
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; vid_mapping_table-&gt;num_entries; i++) {</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 if (vid_mapping_table-&gt;entries[i].vid_2bit == vid_2bit)</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                         return vid_mapping_table-&gt;entries[i].vid_7bit;</span>
<span class="lineNum">    1536 </span>            :         }
<span class="lineNum">    1537 </span>            : 
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :         return vid_mapping_table-&gt;entries[vid_mapping_table-&gt;num_entries - 1].vid_7bit;</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1540 </span>            : 
<span class="lineNum">    1541 </span>            : #if 0
<span class="lineNum">    1542 </span>            : u32 sumo_convert_vid7_to_vid2(struct radeon_device *rdev,
<span class="lineNum">    1543 </span>            :                               struct sumo_vid_mapping_table *vid_mapping_table,
<span class="lineNum">    1544 </span>            :                               u32 vid_7bit)
<span class="lineNum">    1545 </span>            : {
<span class="lineNum">    1546 </span>            :         u32 i;
<span class="lineNum">    1547 </span>            : 
<span class="lineNum">    1548 </span>            :         for (i = 0; i &lt; vid_mapping_table-&gt;num_entries; i++) {
<span class="lineNum">    1549 </span>            :                 if (vid_mapping_table-&gt;entries[i].vid_7bit == vid_7bit)
<span class="lineNum">    1550 </span>            :                         return vid_mapping_table-&gt;entries[i].vid_2bit;
<span class="lineNum">    1551 </span>            :         }
<span class="lineNum">    1552 </span>            : 
<span class="lineNum">    1553 </span>            :         return vid_mapping_table-&gt;entries[vid_mapping_table-&gt;num_entries - 1].vid_2bit;
<span class="lineNum">    1554 </span>            : }
<a name="1555"><span class="lineNum">    1555 </span>            : #endif</a>
<span class="lineNum">    1556 </span>            : 
<span class="lineNum">    1557 </span><span class="lineNoCov">          0 : static u16 sumo_convert_voltage_index_to_value(struct radeon_device *rdev,</span>
<span class="lineNum">    1558 </span>            :                                                u32 vid_2bit)
<span class="lineNum">    1559 </span>            : {
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :         u32 vid_7bit = sumo_convert_vid2_to_vid7(rdev, &amp;pi-&gt;sys_info.vid_mapping_table, vid_2bit);</span>
<span class="lineNum">    1562 </span>            : 
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         if (vid_7bit &gt; 0x7C)</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1565 </span>            : 
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         return (15500 - vid_7bit * 125 + 5) / 10;</span>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 : static void sumo_construct_display_voltage_mapping_table(struct radeon_device *rdev,</span>
<span class="lineNum">    1570 </span>            :                                                          struct sumo_disp_clock_voltage_mapping_table *disp_clk_voltage_mapping_table,
<span class="lineNum">    1571 </span>            :                                                          ATOM_CLK_VOLT_CAPABILITY *table)
<span class="lineNum">    1572 </span>            : {
<span class="lineNum">    1573 </span>            :         u32 i;
<span class="lineNum">    1574 </span>            : 
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SUMO_MAX_NUMBER_VOLTAGES; i++) {</span>
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :                 if (table[i].ulMaximumSupportedCLK == 0)</span>
<span class="lineNum">    1577 </span>            :                         break;
<span class="lineNum">    1578 </span>            : 
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 disp_clk_voltage_mapping_table-&gt;display_clock_frequency[i] =</span>
<span class="lineNum">    1580 </span>            :                         table[i].ulMaximumSupportedCLK;
<span class="lineNum">    1581 </span>            :         }
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         disp_clk_voltage_mapping_table-&gt;num_max_voltage_levels = i;</span>
<span class="lineNum">    1584 </span>            : 
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :         if (disp_clk_voltage_mapping_table-&gt;num_max_voltage_levels == 0) {</span>
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :                 disp_clk_voltage_mapping_table-&gt;display_clock_frequency[0] = 80000;</span>
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 disp_clk_voltage_mapping_table-&gt;num_max_voltage_levels = 1;</span>
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         }</span>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 : void sumo_construct_sclk_voltage_mapping_table(struct radeon_device *rdev,</span>
<span class="lineNum">    1592 </span>            :                                                struct sumo_sclk_voltage_mapping_table *sclk_voltage_mapping_table,
<span class="lineNum">    1593 </span>            :                                                ATOM_AVAILABLE_SCLK_LIST *table)
<span class="lineNum">    1594 </span>            : {
<span class="lineNum">    1595 </span>            :         u32 i;
<span class="lineNum">    1596 </span>            :         u32 n = 0;
<span class="lineNum">    1597 </span>            :         u32 prev_sclk = 0;
<span class="lineNum">    1598 </span>            : 
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SUMO_MAX_HARDWARE_POWERLEVELS; i++) {</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 if (table[i].ulSupportedSCLK &gt; prev_sclk) {</span>
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :                         sclk_voltage_mapping_table-&gt;entries[n].sclk_frequency =</span>
<span class="lineNum">    1602 </span>            :                                 table[i].ulSupportedSCLK;
<span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                         sclk_voltage_mapping_table-&gt;entries[n].vid_2bit =</span>
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                                 table[i].usVoltageIndex;</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                         prev_sclk = table[i].ulSupportedSCLK;</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                         n++;</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1608 </span>            :         }
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         sclk_voltage_mapping_table-&gt;num_max_dpm_entries = n;</span>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1612 </span>            : 
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 : void sumo_construct_vid_mapping_table(struct radeon_device *rdev,</span>
<span class="lineNum">    1614 </span>            :                                       struct sumo_vid_mapping_table *vid_mapping_table,
<span class="lineNum">    1615 </span>            :                                       ATOM_AVAILABLE_SCLK_LIST *table)
<span class="lineNum">    1616 </span>            : {
<span class="lineNum">    1617 </span>            :         u32 i, j;
<span class="lineNum">    1618 </span>            : 
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SUMO_MAX_HARDWARE_POWERLEVELS; i++) {</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                 if (table[i].ulSupportedSCLK != 0) {</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                         vid_mapping_table-&gt;entries[table[i].usVoltageIndex].vid_7bit =</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                                 table[i].usVoltageID;</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                         vid_mapping_table-&gt;entries[table[i].usVoltageIndex].vid_2bit =</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                                 table[i].usVoltageIndex;</span>
<span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1626 </span>            :         }
<span class="lineNum">    1627 </span>            : 
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; SUMO_MAX_NUMBER_VOLTAGES; i++) {</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :                 if (vid_mapping_table-&gt;entries[i].vid_7bit == 0) {</span>
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :                         for (j = i + 1; j &lt; SUMO_MAX_NUMBER_VOLTAGES; j++) {</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                                 if (vid_mapping_table-&gt;entries[j].vid_7bit != 0) {</span>
<span class="lineNum">    1632 </span>            :                                         vid_mapping_table-&gt;entries[i] =
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :                                                 vid_mapping_table-&gt;entries[j];</span>
<span class="lineNum">    1634 </span><span class="lineNoCov">          0 :                                         vid_mapping_table-&gt;entries[j].vid_7bit = 0;</span>
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">    1636 </span>            :                                 }
<span class="lineNum">    1637 </span>            :                         }
<span class="lineNum">    1638 </span>            : 
<span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                         if (j == SUMO_MAX_NUMBER_VOLTAGES)</span>
<span class="lineNum">    1640 </span>            :                                 break;
<span class="lineNum">    1641 </span>            :                 }
<span class="lineNum">    1642 </span>            :         }
<span class="lineNum">    1643 </span>            : 
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         vid_mapping_table-&gt;num_entries = i;</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span>            : union igp_info {
<span class="lineNum">    1648 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO info;
<span class="lineNum">    1649 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2;
<span class="lineNum">    1650 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO_V5 info_5;
<span class="lineNum">    1651 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO_V6 info_6;
<a name="1652"><span class="lineNum">    1652 </span>            : };</a>
<span class="lineNum">    1653 </span>            : 
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 : static int sumo_parse_sys_info_table(struct radeon_device *rdev)</span>
<span class="lineNum">    1655 </span>            : {
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">    1658 </span>            :         int index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);
<span class="lineNum">    1659 </span>            :         union igp_info *igp_info;
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">    1662 </span>            :         int i;
<span class="lineNum">    1663 </span>            : 
<span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         if (atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">    1665 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset)) {
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 igp_info = (union igp_info *)(mode_info-&gt;atom_context-&gt;bios +</span>
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                                               data_offset);</span>
<span class="lineNum">    1668 </span>            : 
<span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                 if (crev != 6) {</span>
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unsupported IGP table: %d %d\n&quot;, frev, crev);</span>
<span class="lineNum">    1671 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1672 </span>            :                 }
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.bootup_sclk = le32_to_cpu(igp_info-&gt;info_6.ulBootUpEngineClock);</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.min_sclk = le32_to_cpu(igp_info-&gt;info_6.ulMinEngineClock);</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.bootup_uma_clk = le32_to_cpu(igp_info-&gt;info_6.ulBootUpUMAClock);</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.bootup_nb_voltage_index =</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :                         le16_to_cpu(igp_info-&gt;info_6.usBootUpNBVoltage);</span>
<span class="lineNum">    1678 </span><span class="lineNoCov">          0 :                 if (igp_info-&gt;info_6.ucHtcTmpLmt == 0)</span>
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.htc_tmp_lmt = 203;</span>
<span class="lineNum">    1680 </span>            :                 else
<span class="lineNum">    1681 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.htc_tmp_lmt = igp_info-&gt;info_6.ucHtcTmpLmt;</span>
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 :                 if (igp_info-&gt;info_6.ucHtcHystLmt == 0)</span>
<span class="lineNum">    1683 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.htc_hyst_lmt = 5;</span>
<span class="lineNum">    1684 </span>            :                 else
<span class="lineNum">    1685 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.htc_hyst_lmt = igp_info-&gt;info_6.ucHtcHystLmt;</span>
<span class="lineNum">    1686 </span><span class="lineNoCov">          0 :                 if (pi-&gt;sys_info.htc_tmp_lmt &lt;= pi-&gt;sys_info.htc_hyst_lmt) {</span>
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;The htcTmpLmt should be larger than htcHystLmt.\n&quot;);</span>
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1689 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; NUMBER_OF_M3ARB_PARAM_SETS; i++) {</span>
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.csr_m3_arb_cntl_default[i] =</span>
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(igp_info-&gt;info_6.ulCSR_M3_ARB_CNTL_DEFAULT[i]);</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.csr_m3_arb_cntl_uvd[i] =</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(igp_info-&gt;info_6.ulCSR_M3_ARB_CNTL_UVD[i]);</span>
<span class="lineNum">    1694 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.csr_m3_arb_cntl_fs3d[i] =</span>
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(igp_info-&gt;info_6.ulCSR_M3_ARB_CNTL_FS3D[i]);</span>
<span class="lineNum">    1696 </span>            :                 }
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.sclk_dpm_boost_margin =</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                         le32_to_cpu(igp_info-&gt;info_6.SclkDpmBoostMargin);</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.sclk_dpm_throttle_margin =</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                         le32_to_cpu(igp_info-&gt;info_6.SclkDpmThrottleMargin);</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.sclk_dpm_tdp_limit_pg =</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                         le16_to_cpu(igp_info-&gt;info_6.SclkDpmTdpLimitPG);</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.gnb_tdp_limit = le16_to_cpu(igp_info-&gt;info_6.GnbTdpLimit);</span>
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.sclk_dpm_tdp_limit_boost =</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                         le16_to_cpu(igp_info-&gt;info_6.SclkDpmTdpLimitBoost);</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.boost_sclk = le32_to_cpu(igp_info-&gt;info_6.ulBoostEngineCLock);</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 pi-&gt;sys_info.boost_vid_2bit = igp_info-&gt;info_6.ulBoostVid_2bit;</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 if (igp_info-&gt;info_6.EnableBoost)</span>
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.enable_boost = true;</span>
<span class="lineNum">    1710 </span>            :                 else
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                         pi-&gt;sys_info.enable_boost = false;</span>
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :                 sumo_construct_display_voltage_mapping_table(rdev,</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                                                              &amp;pi-&gt;sys_info.disp_clk_voltage_mapping_table,</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                                                              igp_info-&gt;info_6.sDISPCLK_Voltage);</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 sumo_construct_sclk_voltage_mapping_table(rdev,</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                                                           &amp;pi-&gt;sys_info.sclk_voltage_mapping_table,</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                                                           igp_info-&gt;info_6.sAvail_SCLK);</span>
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 sumo_construct_vid_mapping_table(rdev, &amp;pi-&gt;sys_info.vid_mapping_table,</span>
<span class="lineNum">    1719 </span>            :                                                  igp_info-&gt;info_6.sAvail_SCLK);
<span class="lineNum">    1720 </span>            : 
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1723"><span class="lineNum">    1723 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1724 </span>            : 
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 : static void sumo_construct_boot_and_acpi_state(struct radeon_device *rdev)</span>
<span class="lineNum">    1726 </span>            : {
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1728 </span>            : 
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         pi-&gt;boot_pl.sclk = pi-&gt;sys_info.bootup_sclk;</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :         pi-&gt;boot_pl.vddc_index = pi-&gt;sys_info.bootup_nb_voltage_index;</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         pi-&gt;boot_pl.ds_divider_index = 0;</span>
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         pi-&gt;boot_pl.ss_divider_index = 0;</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         pi-&gt;boot_pl.allow_gnb_slow = 1;</span>
<span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         pi-&gt;acpi_pl = pi-&gt;boot_pl;</span>
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :         pi-&gt;current_ps.num_levels = 1;</span>
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         pi-&gt;current_ps.levels[0] = pi-&gt;boot_pl;</span>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1738 </span>            : 
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 : int sumo_dpm_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1740 </span>            : {
<span class="lineNum">    1741 </span>            :         struct sumo_power_info *pi;
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         u32 hw_rev = (RREG32(HW_REV) &amp; ATI_REV_ID_MASK) &gt;&gt; ATI_REV_ID_SHIFT;</span>
<span class="lineNum">    1743 </span>            :         int ret;
<span class="lineNum">    1744 </span>            : 
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         pi = kzalloc(sizeof(struct sumo_power_info), GFP_KERNEL);</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         if (pi == NULL)</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.priv = pi;</span>
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         pi-&gt;driver_nbps_policy_disable = false;</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_PALM) &amp;&amp; (hw_rev &lt; 3))</span>
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :                 pi-&gt;disable_gfx_power_gating_in_uvd = true;</span>
<span class="lineNum">    1753 </span>            :         else
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :                 pi-&gt;disable_gfx_power_gating_in_uvd = false;</span>
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         pi-&gt;enable_alt_vddnb = true;</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         pi-&gt;enable_sclk_ds = true;</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         pi-&gt;enable_dynamic_m3_arbiter = false;</span>
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         pi-&gt;enable_dynamic_patch_ps = true;</span>
<span class="lineNum">    1759 </span>            :         /* Some PALM chips don't seem to properly ungate gfx when UVD is in use;
<span class="lineNum">    1760 </span>            :          * for now just disable gfx PG.
<span class="lineNum">    1761 </span>            :          */
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_PALM)</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :                 pi-&gt;enable_gfx_power_gating = false;</span>
<span class="lineNum">    1764 </span>            :         else
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :                 pi-&gt;enable_gfx_power_gating = true;</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         pi-&gt;enable_gfx_clock_gating = true;</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         pi-&gt;enable_mg_clock_gating = true;</span>
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         pi-&gt;enable_auto_thermal_throttling = true;</span>
<span class="lineNum">    1769 </span>            : 
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         ret = sumo_parse_sys_info_table(rdev);</span>
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1773 </span>            : 
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         sumo_construct_boot_and_acpi_state(rdev);</span>
<span class="lineNum">    1775 </span>            : 
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         ret = r600_get_platform_caps(rdev);</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1779 </span>            : 
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         ret = sumo_parse_power_table(rdev);</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         pi-&gt;pasi = CYPRESS_HASI_DFLT;</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         pi-&gt;asi = RV770_ASI_DFLT;</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         pi-&gt;thermal_auto_throttling = pi-&gt;sys_info.htc_tmp_lmt;</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         pi-&gt;enable_boost = pi-&gt;sys_info.enable_boost;</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         pi-&gt;enable_dpm = true;</span>
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1791"><span class="lineNum">    1791 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 : void sumo_dpm_print_power_state(struct radeon_device *rdev,</span>
<span class="lineNum">    1794 </span>            :                                 struct radeon_ps *rps)
<span class="lineNum">    1795 </span>            : {
<span class="lineNum">    1796 </span>            :         int i;
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         r600_dpm_print_class_info(rps-&gt;class, rps-&gt;class2);</span>
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         r600_dpm_print_cap_info(rps-&gt;caps);</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         printk(&quot;\tuvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ps-&gt;num_levels; i++) {</span>
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :                 struct sumo_pl *pl = &amp;ps-&gt;levels[i];</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :                 printk(&quot;\t\tpower level %d    sclk: %u vddc: %u\n&quot;,</span>
<span class="lineNum">    1805 </span>            :                        i, pl-&gt;sclk,
<span class="lineNum">    1806 </span>            :                        sumo_convert_voltage_index_to_value(rdev, pl-&gt;vddc_index));
<span class="lineNum">    1807 </span>            :         }
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         r600_dpm_print_ps_status(rdev, rps);</span>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1810 </span>            : 
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 : void sumo_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    1812 </span>            :                                                       struct seq_file *m)
<span class="lineNum">    1813 </span>            : {
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1817 </span>            :         struct sumo_pl *pl;
<span class="lineNum">    1818 </span>            :         u32 current_index =
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURR_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    1820 </span>            :                 CURR_INDEX_SHIFT;
<span class="lineNum">    1821 </span>            : 
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         if (current_index == BOOST_DPM_LEVEL) {</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                 pl = &amp;pi-&gt;boost_pl;</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;uvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level %d    sclk: %u vddc: %u\n&quot;,</span>
<span class="lineNum">    1826 </span><span class="lineNoCov">          0 :                            current_index, pl-&gt;sclk,</span>
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                            sumo_convert_voltage_index_to_value(rdev, pl-&gt;vddc_index));</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         } else if (current_index &gt;= ps-&gt;num_levels) {</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;invalid dpm profile %d\n&quot;, current_index);</span>
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;levels[current_index];</span>
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;uvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level %d    sclk: %u vddc: %u\n&quot;,</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :                            current_index, pl-&gt;sclk,</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                            sumo_convert_voltage_index_to_value(rdev, pl-&gt;vddc_index));</span>
<span class="lineNum">    1836 </span>            :         }
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1838 </span>            : 
<span class="lineNum">    1839 </span><span class="lineNoCov">          0 : u32 sumo_dpm_get_current_sclk(struct radeon_device *rdev)</span>
<span class="lineNum">    1840 </span>            : {
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1844 </span>            :         struct sumo_pl *pl;
<span class="lineNum">    1845 </span>            :         u32 current_index =
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                 (RREG32(TARGET_AND_CURRENT_PROFILE_INDEX) &amp; CURR_INDEX_MASK) &gt;&gt;</span>
<span class="lineNum">    1847 </span>            :                 CURR_INDEX_SHIFT;
<span class="lineNum">    1848 </span>            : 
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         if (current_index == BOOST_DPM_LEVEL) {</span>
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :                 pl = &amp;pi-&gt;boost_pl;</span>
<span class="lineNum">    1851 </span><span class="lineNoCov">          0 :                 return pl-&gt;sclk;</span>
<span class="lineNum">    1852 </span><span class="lineNoCov">          0 :         } else if (current_index &gt;= ps-&gt;num_levels) {</span>
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1854 </span>            :         } else {
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 pl = &amp;ps-&gt;levels[current_index];</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 return pl-&gt;sclk;</span>
<span class="lineNum">    1857 </span>            :         }
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1859 </span>            : 
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 : u32 sumo_dpm_get_current_mclk(struct radeon_device *rdev)</span>
<span class="lineNum">    1861 </span>            : {
<span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         return pi-&gt;sys_info.bootup_uma_clk;</span>
<a name="1865"><span class="lineNum">    1865 </span>            : }</a>
<span class="lineNum">    1866 </span>            : 
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 : void sumo_dpm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1868 </span>            : {
<span class="lineNum">    1869 </span>            :         int i;
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         sumo_cleanup_asic(rdev); /* ??? */</span>
<span class="lineNum">    1872 </span>            : 
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.num_ps; i++) {</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                 kfree(rdev-&gt;pm.dpm.ps[i].ps_priv);</span>
<span class="lineNum">    1875 </span>            :         }
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.priv);</span>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1879 </span>            : 
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 : u32 sumo_dpm_get_sclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    1881 </span>            : {
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         struct sumo_ps *requested_state = sumo_get_ps(&amp;pi-&gt;requested_rps);</span>
<span class="lineNum">    1884 </span>            : 
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;levels[0].sclk;</span>
<span class="lineNum">    1887 </span>            :         else
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;levels[requested_state-&gt;num_levels - 1].sclk;</span>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1890 </span>            : 
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 : u32 sumo_dpm_get_mclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">    1892 </span>            : {
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         return pi-&gt;sys_info.bootup_uma_clk;</span>
<a name="1896"><span class="lineNum">    1896 </span>            : }</a>
<span class="lineNum">    1897 </span>            : 
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 : int sumo_dpm_force_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    1899 </span>            :                                      enum radeon_dpm_forced_level level)
<span class="lineNum">    1900 </span>            : {
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         struct sumo_power_info *pi = sumo_get_pi(rdev);</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = &amp;pi-&gt;current_rps;</span>
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         struct sumo_ps *ps = sumo_get_ps(rps);</span>
<span class="lineNum">    1904 </span>            :         int i;
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         if (ps-&gt;num_levels &lt;= 1)</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {</span>
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :                 if (pi-&gt;enable_boost)</span>
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                         sumo_enable_boost(rdev, rps, false);</span>
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 sumo_power_level_enable(rdev, ps-&gt;num_levels - 1, true);</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                 sumo_set_forced_level(rdev, ps-&gt;num_levels - 1);</span>
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;num_levels - 1; i++) {</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :                         sumo_power_level_enable(rdev, i, false);</span>
<span class="lineNum">    1917 </span>            :                 }
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode(rdev, false);</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode(rdev, false);</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 if (pi-&gt;enable_boost)</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                         sumo_enable_boost(rdev, rps, false);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 sumo_power_level_enable(rdev, 0, true);</span>
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 sumo_set_forced_level(rdev, 0);</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 for (i = 1; i &lt; ps-&gt;num_levels; i++) {</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                         sumo_power_level_enable(rdev, i, false);</span>
<span class="lineNum">    1929 </span>            :                 }
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode(rdev, false);</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode_enabled(rdev);</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 sumo_set_forced_mode(rdev, false);</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ps-&gt;num_levels; i++) {</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                         sumo_power_level_enable(rdev, i, true);</span>
<span class="lineNum">    1936 </span>            :                 }
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                 if (pi-&gt;enable_boost)</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                         sumo_enable_boost(rdev, rps, true);</span>
<span class="lineNum">    1939 </span>            :         }
<span class="lineNum">    1940 </span>            : 
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.forced_level = level;</span>
<span class="lineNum">    1942 </span>            : 
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
