<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/radiantproject/StandaloneRiscv/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file '/home/anonymous/lscc/radiant/2024.1/cae_library/synthesis/verilog/lav-ate-es.v'
(VERI-1482) Analyzing Verilog file '/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv'
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(4822,26-4822,33) (VERI-2418) parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(4823,32-4823,42) (VERI-2418) parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(23671,3-23675,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(23671,3-23675,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(28979,3-28981,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(28979,3-28981,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29160,3-29162,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29160,3-29162,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29603,3-29631,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29603,3-29631,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29641,3-29643,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29641,3-29643,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29648,3-29650,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29648,3-29650,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29868,3-29870,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29868,3-29870,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29927,3-29930,6) (VERI-2387) design contains a SystemVerilog implicit generate region
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(29927,3-29930,6) (VERI-2365) generate block is only allowed inside a loop or conditional generate in SystemVerilog mode
WARNING <2049991> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(34849,13-34849,28) (VERI-1199) parameter 'NR_BYPASS_PORTS' becomes localparam in 'miss_handler' with formal parameter declaration list
ERROR <2049990> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(66074,45-66126,2) (VERI-1652) incomplete structure literal; no value is specified for field 'HaltAddress'
ERROR <2049990> - /home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv(66049,1-66153,10) (VERI-1072) module 'cva6_avant' is ignored due to previous errors
(VERI-1483) Verilog file '/home/anonymous/code/cva6-softcore-contest/corev_apu/fpga/lattice/scripts/lattice_ariane.sv' ignored due to errors
Done: design load finished with (2) errors, and (19) warnings

</PRE></BODY></HTML>