Compiling example code...
nvcc -std=c++17 -O3 -I. -I../../thirdparty -I../../thirdparty/phantom-fhe/include -I../../ -Xlinker -rpath -Xlinker ../../build/thirdparty/phantom-fhe/lib -L../../build/thirdparty/phantom-fhe/lib -lPhantom -lpthread -lnvToolsExt -o build/example.out build/generated.cu example.cu 
ncu --nvtx --nvtx-include "compute/" ./build/example.out
==PROF== Connected to process 44120 (/opt/mount/PolyFHE/example/ckks_HMult/build/example.out)
/
| Encryption parameters :
|   scheme: CKKS
|   poly_modulus_degree: 65536
|   coeff_modulus size: 1580 (60 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 40 + 60 + 60 + 60 + 60 + 60 + 60) bits

1152921504589938689 ,  1099460640769 ,  1099460902913 ,  1099461820417 ,  1099463786497 ,  1099465359361 ,  1099467194369 ,  1099468505089 ,  1099468767233 ,  1099469684737 ,  1099479121921 ,  1099480956929 ,  1099482923009 ,  1099484495873 ,  1099484889089 ,  1099486855169 ,  1099488428033 ,  1099489607681 ,  1099490000897 ,  1099498258433 ,  1099499175937 ,  1099499569153 ,  1099500617729 ,  1099502714881 ,  1099503370241 ,  1099503894529 ,  1099504549889 ,  1099506515969 ,  1099507695617 ,  1099510054913 ,  1152921504592429057 ,  1152921504592822273 ,  1152921504595968001 ,  1152921504597016577 ,  1152921504598720513 ,  1152921504606584833 ,  

\
Input vector 1: length = 32768

    [ 0.9615403 + i * 0.5226580, 0.8317290 + i * 0.7694145, 0.8349828 + i * 0.9089292, ..., 0.7269182 + i * 0.3520750, 0.2568332 + i * 0.7923964, 0.5898626 + i * 0.9316304 ]

Input vector 2: length = 32768

    [ 0.2955724 + i * 0.5127014, 0.6686797 + i * 0.7033428, 0.8327678 + i * 0.7488867, ..., 0.7142118 + i * 0.8776787, 0.1175872 + i * 0.2743613, 0.6080364 + i * 0.5261417 ]

x_plain.chain_index(): 1
x_plain.chain_index(): 1
x_cipher.chain_index(): 1
coeff_mod_size: 30
beta: 5
### Warm up and Test
N : 65536
L : 30
dnum : 5
alpha : 6
### Benchmark
==PROF== Profiling "NTTPhase2_general" - 0: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 1: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 2: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 3: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 4: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 5: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 6: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 7: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 8: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 9: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 10: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 11: 0%....50%....100% - 8 passes
Elapsed time: 2494527us
==PROF== Profiling "NTTPhase2_general" - 12: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 13: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 14: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 15: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 16: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 17: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 18: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 19: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 20: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 21: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 22: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 23: 0%....50%....100% - 8 passes
Elapsed time: 2163789us
==PROF== Profiling "NTTPhase2_general" - 24: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 25: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 26: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 27: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 28: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 29: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 30: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 31: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 32: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 33: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 34: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 35: 0%....50%....100% - 8 passes
Elapsed time: 2178858us
==PROF== Profiling "NTTPhase2_general" - 36: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 37: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 38: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 39: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 40: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 41: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 42: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 43: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 44: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 45: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 46: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 47: 0%....50%....100% - 8 passes
Elapsed time: 2174177us
==PROF== Profiling "NTTPhase2_general" - 48: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 49: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 50: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 51: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 52: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 53: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 54: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 55: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 56: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 57: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 58: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 59: 0%....50%....100% - 8 passes
Elapsed time: 2156109us
==PROF== Profiling "NTTPhase2_general" - 60: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 61: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 62: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 63: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 64: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 65: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 66: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 67: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 68: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 69: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 70: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 71: 0%....50%....100% - 8 passes
Elapsed time: 2162351us
==PROF== Profiling "NTTPhase2_general" - 72: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 73: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 74: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 75: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 76: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 77: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 78: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 79: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 80: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 81: 0%....50%....100% - 8 passes
==PROF== Profiling "NTTPhase2_general" - 82: 0%....50%....100% - 8 passes
==PROF== Profiling "MultKeyAccum_8" - 83: 0%....50%....100% - 8 passes
Elapsed time: 2162548us
Average time[us]: 2.16631e+06
xy_cipher.chain_index(): 1
idx: 0
  OK
idx: 1
  OK
idx: 2
  OK
Modup result
params_h.KL: 36
poly_degree: 65536
beta_idx: 0
beta_idx: 1
  OK
Average elapsed time (Phantom): 5344.67 us
==PROF== Disconnected from process 44120
[44120] example.out@127.0.0.1
  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77043
    Memory Throughput                   %        83.22
    DRAM Throughput                     %        83.22
    Duration                      usecond        34.59
    L1/TEX Cache Throughput             %        32.25
    L2 Cache Throughput                 %        36.15
    SM Active Cycles                cycle     68961.29
    Compute (SM) Throughput             %        20.38
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.94
    Achieved Active Warps Per SM           warp        20.61
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294482.67
    Total DRAM Elapsed Cycles        cycle      4246528
    Average L1 Active Cycles         cycle     68961.29
    Total L1 Elapsed Cycles          cycle      9808590
    Average L2 Active Cycles         cycle     61466.44
    Total L2 Elapsed Cycles          cycle      2441448
    Average SM Active Cycles         cycle     68961.29
    Total SM Elapsed Cycles          cycle      9808590
    Average SMSP Active Cycles       cycle     69348.65
    Total SMSP Elapsed Cycles        cycle     39234360
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.307%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.01% above the average, while the minimum instance value is 21.64% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.576%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.16% above the average, while the minimum instance value is 21.94% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.307%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.01% above the average, while the minimum instance value is 21.64% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77432
    Memory Throughput                   %        82.82
    DRAM Throughput                     %        82.82
    Duration                      usecond        34.78
    L1/TEX Cache Throughput             %        32.05
    L2 Cache Throughput                 %        35.97
    SM Active Cycles                cycle     69384.09
    Compute (SM) Throughput             %        19.76
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.94
    Achieved Active Warps Per SM           warp        20.61
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4267008
    Average L1 Active Cycles         cycle     69384.09
    Total L1 Elapsed Cycles          cycle     10118372
    Average L2 Active Cycles         cycle     61679.89
    Total L2 Elapsed Cycles          cycle      2453400
    Average SM Active Cycles         cycle     69384.09
    Total SM Elapsed Cycles          cycle     10118372
    Average SMSP Active Cycles       cycle     69151.97
    Total SMSP Elapsed Cycles        cycle     40473488
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.204%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.07% above the average, while the minimum instance value is 21.58% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.55%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.49% above the average, while the minimum instance value is 21.51% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.204%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.07% above the average, while the minimum instance value is 21.58% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        53009
    Memory Throughput                   %        80.09
    DRAM Throughput                     %        80.09
    Duration                      usecond        23.97
    L1/TEX Cache Throughput             %        31.36
    L2 Cache Throughput                 %        34.93
    SM Active Cycles                cycle     47717.21
    Compute (SM) Throughput             %        20.25
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.55
    Achieved Active Warps Per SM           warp        21.38
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2942976
    Average L1 Active Cycles         cycle     47717.21
    Total L1 Elapsed Cycles          cycle      6709060
    Average L2 Active Cycles         cycle     41315.83
    Total L2 Elapsed Cycles          cycle      1684260
    Average SM Active Cycles         cycle     47717.21
    Total SM Elapsed Cycles          cycle      6709060
    Average SMSP Active Cycles       cycle     47737.15
    Total SMSP Elapsed Cycles        cycle     26836240
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        53053
    Memory Throughput                   %        79.98
    DRAM Throughput                     %        79.98
    Duration                      usecond           24
    L1/TEX Cache Throughput             %        31.34
    L2 Cache Throughput                 %        34.89
    SM Active Cycles                cycle     47749.38
    Compute (SM) Throughput             %        20.36
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.15
    Achieved Active Warps Per SM           warp        21.19
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2947072
    Average L1 Active Cycles         cycle     47749.38
    Total L1 Elapsed Cycles          cycle      6673454
    Average L2 Active Cycles         cycle     41248.08
    Total L2 Elapsed Cycles          cycle      1686240
    Average SM Active Cycles         cycle     47749.38
    Total SM Elapsed Cycles          cycle      6673454
    Average SMSP Active Cycles       cycle     47889.15
    Total SMSP Elapsed Cycles        cycle     26693816
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53322
    Memory Throughput                   %        79.96
    DRAM Throughput                     %        79.96
    Duration                      usecond        24.03
    L1/TEX Cache Throughput             %        30.96
    L2 Cache Throughput                 %        34.78
    SM Active Cycles                cycle     48312.31
    Compute (SM) Throughput             %        20.00
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.42
    Achieved Active Warps Per SM           warp        21.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2948096
    Average L1 Active Cycles         cycle     48312.31
    Total L1 Elapsed Cycles          cycle      6795918
    Average L2 Active Cycles         cycle     41323.58
    Total L2 Elapsed Cycles          cycle      1691568
    Average SM Active Cycles         cycle     48312.31
    Total SM Elapsed Cycles          cycle      6795918
    Average SMSP Active Cycles       cycle     48294.61
    Total SMSP Elapsed Cycles        cycle     27183672
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       372375
    Memory Throughput                   %        93.23
    DRAM Throughput                     %        93.23
    Duration                      usecond       166.75
    L1/TEX Cache Throughput             %         9.48
    L2 Cache Throughput                 %        37.53
    SM Active Cycles                cycle    364651.80
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.53
    Achieved Active Warps Per SM           warp        42.50
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.47%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.5%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      1591608
    Total DRAM Elapsed Cycles        cycle     20487168
    Average L1 Active Cycles         cycle    364651.80
    Total L1 Elapsed Cycles          cycle     46426708
    Average L2 Active Cycles         cycle    313372.17
    Total L2 Elapsed Cycles          cycle     11788308
    Average SM Active Cycles         cycle    364651.80
    Total SM Elapsed Cycles          cycle     46426708
    Average SMSP Active Cycles       cycle    354680.15
    Total SMSP Elapsed Cycles        cycle    185706832
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52674
    Memory Throughput                   %        80.10
    DRAM Throughput                     %        80.10
    Duration                      usecond           24
    L1/TEX Cache Throughput             %        31.57
    L2 Cache Throughput                 %        35.05
    SM Active Cycles                cycle     47388.55
    Compute (SM) Throughput             %        19.85
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.34
    Achieved Active Warps Per SM           warp        21.29
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2942976
    Average L1 Active Cycles         cycle     47388.55
    Total L1 Elapsed Cycles          cycle      6846158
    Average L2 Active Cycles         cycle     41486.69
    Total L2 Elapsed Cycles          cycle      1678428
    Average SM Active Cycles         cycle     47388.55
    Total SM Elapsed Cycles          cycle      6846158
    Average SMSP Active Cycles       cycle     48058.50
    Total SMSP Elapsed Cycles        cycle     27384632
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52487
    Memory Throughput                   %        80.43
    DRAM Throughput                     %        80.43
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.27
    L2 Cache Throughput                 %        35.18
    SM Active Cycles                cycle     47836.27
    Compute (SM) Throughput             %        19.75
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.56
    Achieved Active Warps Per SM           warp        20.91
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2930688
    Average L1 Active Cycles         cycle     47836.27
    Total L1 Elapsed Cycles          cycle      6878780
    Average L2 Active Cycles         cycle     41398.03
    Total L2 Elapsed Cycles          cycle      1672164
    Average SM Active Cycles         cycle     47836.27
    Total SM Elapsed Cycles          cycle      6878780
    Average SMSP Active Cycles       cycle     48139.22
    Total SMSP Elapsed Cycles        cycle     27515120
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77379
    Memory Throughput                   %        82.76
    DRAM Throughput                     %        82.76
    Duration                      usecond        34.78
    L1/TEX Cache Throughput             %        32.03
    L2 Cache Throughput                 %        35.98
    SM Active Cycles                cycle     69428.84
    Compute (SM) Throughput             %        20.34
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.86
    Achieved Active Warps Per SM           warp        20.57
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4270080
    Average L1 Active Cycles         cycle     69428.84
    Total L1 Elapsed Cycles          cycle      9829462
    Average L2 Active Cycles         cycle     61735.17
    Total L2 Elapsed Cycles          cycle      2452392
    Average SM Active Cycles         cycle     69428.84
    Total SM Elapsed Cycles          cycle      9829462
    Average SMSP Active Cycles       cycle     69699.09
    Total SMSP Elapsed Cycles        cycle     39317848
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.034%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.67% above the average, while the minimum instance value is 22.08% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.004%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.61% above the average, while the minimum instance value is 21.36% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.034%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.67% above the average, while the minimum instance value is 22.08% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        76340
    Memory Throughput                   %        83.89
    DRAM Throughput                     %        83.89
    Duration                      usecond        34.30
    L1/TEX Cache Throughput             %        32.03
    L2 Cache Throughput                 %        36.45
    SM Active Cycles                cycle     69434.47
    Compute (SM) Throughput             %        20.15
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.57
    Achieved Active Warps Per SM           warp        20.43
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294493.33
    Total DRAM Elapsed Cycles        cycle      4212736
    Average L1 Active Cycles         cycle     69434.47
    Total L1 Elapsed Cycles          cycle      9922140
    Average L2 Active Cycles         cycle     61566.78
    Total L2 Elapsed Cycles          cycle      2421036
    Average SM Active Cycles         cycle     69434.47
    Total SM Elapsed Cycles          cycle      9922140
    Average SMSP Active Cycles       cycle     69283.99
    Total SMSP Elapsed Cycles        cycle     39688560
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.127%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.74% above the average, while the minimum instance value is 22.56% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76325
    Memory Throughput                   %        83.30
    DRAM Throughput                     %        83.30
    Duration                      usecond        34.53
    L1/TEX Cache Throughput             %        32.61
    L2 Cache Throughput                 %        36.35
    SM Active Cycles                cycle     68188.68
    Compute (SM) Throughput             %        20.32
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.76
    Achieved Active Warps Per SM           warp        21.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4242432
    Average L1 Active Cycles         cycle     68188.68
    Total L1 Elapsed Cycles          cycle      9838808
    Average L2 Active Cycles         cycle     61992.17
    Total L2 Elapsed Cycles          cycle      2428092
    Average SM Active Cycles         cycle     68188.68
    Total SM Elapsed Cycles          cycle      9838808
    Average SMSP Active Cycles       cycle     69278.21
    Total SMSP Elapsed Cycles        cycle     39355232
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.193%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.98% above the average, while the minimum instance value is 21.88% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.943%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.70% above the average, while the minimum instance value is 23.09% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.193%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.98% above the average, while the minimum instance value is 21.88% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371084
    Memory Throughput                   %        93.70
    DRAM Throughput                     %        93.70
    Duration                      usecond       166.18
    L1/TEX Cache Throughput             %         9.50
    L2 Cache Throughput                 %        37.66
    SM Active Cycles                cycle    364063.80
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.39
    Achieved Active Warps Per SM           warp        42.43
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.61%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.4%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1594141.33
    Total DRAM Elapsed Cycles        cycle     20415488
    Average L1 Active Cycles         cycle    364063.80
    Total L1 Elapsed Cycles          cycle     46453070
    Average L2 Active Cycles         cycle    313552.94
    Total L2 Elapsed Cycles          cycle     11747196
    Average SM Active Cycles         cycle    364063.80
    Total SM Elapsed Cycles          cycle     46453070
    Average SMSP Active Cycles       cycle    353927.70
    Total SMSP Elapsed Cycles        cycle    185812280
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        75663
    Memory Throughput                   %        84.09
    DRAM Throughput                     %        84.09
    Duration                      usecond        34.27
    L1/TEX Cache Throughput             %        32.21
    L2 Cache Throughput                 %        36.69
    SM Active Cycles                cycle     69046.72
    Compute (SM) Throughput             %        20.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.45
    Achieved Active Warps Per SM           warp        20.37
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4202496
    Average L1 Active Cycles         cycle     69046.72
    Total L1 Elapsed Cycles          cycle      9778574
    Average L2 Active Cycles         cycle     61823.39
    Total L2 Elapsed Cycles          cycle      2405196
    Average SM Active Cycles         cycle     69046.72
    Total SM Elapsed Cycles          cycle      9778574
    Average SMSP Active Cycles       cycle     69203.90
    Total SMSP Elapsed Cycles        cycle     39114296
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.042%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.77% above the average, while the minimum instance value is 21.12% below the average.      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        78162
    Memory Throughput                   %        81.68
    DRAM Throughput                     %        81.68
    Duration                      usecond        35.23
    L1/TEX Cache Throughput             %        32.10
    L2 Cache Throughput                 %        35.58
    SM Active Cycles                cycle     69291.95
    Compute (SM) Throughput             %        20.18
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.53
    Achieved Active Warps Per SM           warp        20.41
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4326400
    Average L1 Active Cycles         cycle     69291.95
    Total L1 Elapsed Cycles          cycle      9906028
    Average L2 Active Cycles         cycle     61379.36
    Total L2 Elapsed Cycles          cycle      2480436
    Average SM Active Cycles         cycle     69291.95
    Total SM Elapsed Cycles          cycle      9906028
    Average SMSP Active Cycles       cycle     68807.35
    Total SMSP Elapsed Cycles        cycle     39624112
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.126%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.96% above the average, while the minimum instance value is 22.43% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.678%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.39% above the average, while the minimum instance value is 21.79% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.126%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.96% above the average, while the minimum instance value is 22.43% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53152
    Memory Throughput                   %        80.26
    DRAM Throughput                     %        80.26
    Duration                      usecond        23.94
    L1/TEX Cache Throughput             %        31.13
    L2 Cache Throughput                 %        34.90
    SM Active Cycles                cycle     48065.41
    Compute (SM) Throughput             %        20.20
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.80
    Achieved Active Warps Per SM           warp        21.50
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2936832
    Average L1 Active Cycles         cycle     48065.41
    Total L1 Elapsed Cycles          cycle      6726066
    Average L2 Active Cycles         cycle     41145.67
    Total L2 Elapsed Cycles          cycle      1685628
    Average SM Active Cycles         cycle     48065.41
    Total SM Elapsed Cycles          cycle      6726066
    Average SMSP Active Cycles       cycle     47781.98
    Total SMSP Elapsed Cycles        cycle     26904264
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52169
    Memory Throughput                   %        80.97
    DRAM Throughput                     %        80.97
    Duration                      usecond        23.74
    L1/TEX Cache Throughput             %        31.47
    L2 Cache Throughput                 %        35.42
    SM Active Cycles                cycle     47541.74
    Compute (SM) Throughput             %        20.06
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.68
    Achieved Active Warps Per SM           warp        21.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196437.33
    Total DRAM Elapsed Cycles        cycle      2911232
    Average L1 Active Cycles         cycle     47541.74
    Total L1 Elapsed Cycles          cycle      6775484
    Average L2 Active Cycles         cycle     41174.67
    Total L2 Elapsed Cycles          cycle      1661004
    Average SM Active Cycles         cycle     47541.74
    Total SM Elapsed Cycles          cycle      6775484
    Average SMSP Active Cycles       cycle     47514.59
    Total SMSP Elapsed Cycles        cycle     27101936
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52416
    Memory Throughput                   %        80.57
    DRAM Throughput                     %        80.57
    Duration                      usecond        23.84
    L1/TEX Cache Throughput             %        31.58
    L2 Cache Throughput                 %        35.24
    SM Active Cycles                cycle     47390.92
    Compute (SM) Throughput             %        19.78
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.46
    Achieved Active Warps Per SM           warp        21.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196436
    Total DRAM Elapsed Cycles        cycle      2925568
    Average L1 Active Cycles         cycle     47390.92
    Total L1 Elapsed Cycles          cycle      6868122
    Average L2 Active Cycles         cycle        41292
    Total L2 Elapsed Cycles          cycle      1669572
    Average SM Active Cycles         cycle     47390.92
    Total SM Elapsed Cycles          cycle      6868122
    Average SMSP Active Cycles       cycle     48047.79
    Total SMSP Elapsed Cycles        cycle     27472488
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       372248
    Memory Throughput                   %        93.26
    DRAM Throughput                     %        93.26
    Duration                      usecond       166.59
    L1/TEX Cache Throughput             %         9.48
    L2 Cache Throughput                 %        37.55
    SM Active Cycles                cycle    364779.35
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.52
    Achieved Active Warps Per SM           warp        42.49
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.48%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.5%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1590950.67
    Total DRAM Elapsed Cycles        cycle     20470784
    Average L1 Active Cycles         cycle    364779.35
    Total L1 Elapsed Cycles          cycle     46322964
    Average L2 Active Cycles         cycle    313275.53
    Total L2 Elapsed Cycles          cycle     11782548
    Average SM Active Cycles         cycle    364779.35
    Total SM Elapsed Cycles          cycle     46322964
    Average SMSP Active Cycles       cycle    353630.13
    Total SMSP Elapsed Cycles        cycle    185291856
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53155
    Memory Throughput                   %        80.21
    DRAM Throughput                     %        80.21
    Duration                      usecond        23.94
    L1/TEX Cache Throughput             %        31.21
    L2 Cache Throughput                 %        34.89
    SM Active Cycles                cycle     47939.22
    Compute (SM) Throughput             %        20.06
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.23
    Achieved Active Warps Per SM           warp        21.23
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2938880
    Average L1 Active Cycles         cycle     47939.22
    Total L1 Elapsed Cycles          cycle      6774244
    Average L2 Active Cycles         cycle     41432.64
    Total L2 Elapsed Cycles          cycle      1686168
    Average SM Active Cycles         cycle     47939.22
    Total SM Elapsed Cycles          cycle      6774244
    Average SMSP Active Cycles       cycle     47887.56
    Total SMSP Elapsed Cycles        cycle     27096976
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53162
    Memory Throughput                   %        80.27
    DRAM Throughput                     %        80.27
    Duration                      usecond        23.94
    L1/TEX Cache Throughput             %        31.10
    L2 Cache Throughput                 %        34.88
    SM Active Cycles                cycle        48102
    Compute (SM) Throughput             %        20.07
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.87
    Achieved Active Warps Per SM           warp        21.06
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196440
    Total DRAM Elapsed Cycles        cycle      2936832
    Average L1 Active Cycles         cycle        48102
    Total L1 Elapsed Cycles          cycle      6770994
    Average L2 Active Cycles         cycle     41276.61
    Total L2 Elapsed Cycles          cycle      1686564
    Average SM Active Cycles         cycle        48102
    Total SM Elapsed Cycles          cycle      6770994
    Average SMSP Active Cycles       cycle     48206.99
    Total SMSP Elapsed Cycles        cycle     27083976
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76792
    Memory Throughput                   %        82.80
    DRAM Throughput                     %        82.80
    Duration                      usecond        34.78
    L1/TEX Cache Throughput             %        32.48
    L2 Cache Throughput                 %        36.14
    SM Active Cycles                cycle     68483.38
    Compute (SM) Throughput             %        20.06
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.50
    Achieved Active Warps Per SM           warp        20.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4268032
    Average L1 Active Cycles         cycle     68483.38
    Total L1 Elapsed Cycles          cycle      9964892
    Average L2 Active Cycles         cycle     61693.83
    Total L2 Elapsed Cycles          cycle      2441700
    Average SM Active Cycles         cycle     68483.38
    Total SM Elapsed Cycles          cycle      9964892
    Average SMSP Active Cycles       cycle     69188.34
    Total SMSP Elapsed Cycles        cycle     39859568
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.39%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.26% above the average, while the minimum instance value is 22.67% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.04%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.80% above the average, while the minimum instance value is 21.03% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.39%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.26% above the average, while the minimum instance value is 22.67% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76843
    Memory Throughput                   %        82.84
    DRAM Throughput                     %        82.84
    Duration                      usecond        34.78
    L1/TEX Cache Throughput             %        32.38
    L2 Cache Throughput                 %        36.14
    SM Active Cycles                cycle     68720.73
    Compute (SM) Throughput             %        19.91
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.66
    Achieved Active Warps Per SM           warp        20.48
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4265984
    Average L1 Active Cycles         cycle     68720.73
    Total L1 Elapsed Cycles          cycle     10041172
    Average L2 Active Cycles         cycle     61694.92
    Total L2 Elapsed Cycles          cycle      2442096
    Average SM Active Cycles         cycle     68720.73
    Total SM Elapsed Cycles          cycle     10041172
    Average SMSP Active Cycles       cycle     68899.01
    Total SMSP Elapsed Cycles        cycle     40164688
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.289%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.18% above the average, while the minimum instance value is 20.78% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.217%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.08% above the average, while the minimum instance value is 23.01% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.289%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.18% above the average, while the minimum instance value is 20.78% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        77847
    Memory Throughput                   %        82.00
    DRAM Throughput                     %        82.00
    Duration                      usecond        35.14
    L1/TEX Cache Throughput             %        32.34
    L2 Cache Throughput                 %        35.71
    SM Active Cycles                cycle     68774.33
    Compute (SM) Throughput             %        20.19
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.01
    Achieved Active Warps Per SM           warp        20.64
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294501.33
    Total DRAM Elapsed Cycles        cycle      4310016
    Average L1 Active Cycles         cycle     68774.33
    Total L1 Elapsed Cycles          cycle      9901320
    Average L2 Active Cycles         cycle     61727.36
    Total L2 Elapsed Cycles          cycle      2470968
    Average SM Active Cycles         cycle     68774.33
    Total SM Elapsed Cycles          cycle      9901320
    Average SMSP Active Cycles       cycle     69361.92
    Total SMSP Elapsed Cycles        cycle     39605280
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.127%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 8.02% above the average, while the minimum instance value is 20.58% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.373%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.99% above the average, while the minimum instance value is 22.09% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.127%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 8.02% above the average, while the minimum instance value is 20.58% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371059
    Memory Throughput                   %        93.73
    DRAM Throughput                     %        93.73
    Duration                      usecond       166.08
    L1/TEX Cache Throughput             %         9.49
    L2 Cache Throughput                 %        37.67
    SM Active Cycles                cycle    364305.70
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.53
    Achieved Active Warps Per SM           warp        42.49
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.47%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.5%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1593734.67
    Total DRAM Elapsed Cycles        cycle     20404224
    Average L1 Active Cycles         cycle    364305.70
    Total L1 Elapsed Cycles          cycle     46389924
    Average L2 Active Cycles         cycle    313567.89
    Total L2 Elapsed Cycles          cycle     11744892
    Average SM Active Cycles         cycle    364305.70
    Total SM Elapsed Cycles          cycle     46389924
    Average SMSP Active Cycles       cycle    354703.72
    Total SMSP Elapsed Cycles        cycle    185559696
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77197
    Memory Throughput                   %        82.99
    DRAM Throughput                     %        82.99
    Duration                      usecond        34.72
    L1/TEX Cache Throughput             %        32.07
    L2 Cache Throughput                 %        36.06
    SM Active Cycles                cycle     69353.95
    Compute (SM) Throughput             %        20.31
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.80
    Achieved Active Warps Per SM           warp        20.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294478.67
    Total DRAM Elapsed Cycles        cycle      4257792
    Average L1 Active Cycles         cycle     69353.95
    Total L1 Elapsed Cycles          cycle      9842730
    Average L2 Active Cycles         cycle     61787.25
    Total L2 Elapsed Cycles          cycle      2447496
    Average SM Active Cycles         cycle     69353.95
    Total SM Elapsed Cycles          cycle      9842730
    Average SMSP Active Cycles       cycle     69636.97
    Total SMSP Elapsed Cycles        cycle     39370920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.003%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.66% above the average, while the minimum instance value is 21.27% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.362%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.92% above the average, while the minimum instance value is 18.18% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.003%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.66% above the average, while the minimum instance value is 21.27% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        78115
    Memory Throughput                   %        82.17
    DRAM Throughput                     %        82.17
    Duration                      usecond        35.04
    L1/TEX Cache Throughput             %        31.99
    L2 Cache Throughput                 %        35.67
    SM Active Cycles                cycle     69532.91
    Compute (SM) Throughput             %        20.36
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.74
    Achieved Active Warps Per SM           warp        20.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4300800
    Average L1 Active Cycles         cycle     69532.91
    Total L1 Elapsed Cycles          cycle      9821686
    Average L2 Active Cycles         cycle     61729.69
    Total L2 Elapsed Cycles          cycle      2473920
    Average SM Active Cycles         cycle     69532.91
    Total SM Elapsed Cycles          cycle      9821686
    Average SMSP Active Cycles       cycle     69745.33
    Total SMSP Elapsed Cycles        cycle     39286744
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.859%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.57% above the average, while the minimum instance value is 20.73% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.439%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 8.18% above the average, while the minimum instance value is 12.65% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.859%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.57% above the average, while the minimum instance value is 20.73% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52510
    Memory Throughput                   %        80.40
    DRAM Throughput                     %        80.40
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.41
    L2 Cache Throughput                 %        35.18
    SM Active Cycles                cycle     47609.52
    Compute (SM) Throughput             %        20.13
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.44
    Achieved Active Warps Per SM           warp        21.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196436
    Total DRAM Elapsed Cycles        cycle      2931712
    Average L1 Active Cycles         cycle     47609.52
    Total L1 Elapsed Cycles          cycle      6750828
    Average L2 Active Cycles         cycle     41347.42
    Total L2 Elapsed Cycles          cycle      1672632
    Average SM Active Cycles         cycle     47609.52
    Total SM Elapsed Cycles          cycle      6750828
    Average SMSP Active Cycles       cycle     47924.60
    Total SMSP Elapsed Cycles        cycle     27003312
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52119
    Memory Throughput                   %        81.11
    DRAM Throughput                     %        81.11
    Duration                      usecond        23.71
    L1/TEX Cache Throughput             %        31.71
    L2 Cache Throughput                 %        35.44
    SM Active Cycles                cycle     47205.27
    Compute (SM) Throughput             %        20.29
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.04
    Achieved Active Warps Per SM           warp        21.14
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196437.33
    Total DRAM Elapsed Cycles        cycle      2906112
    Average L1 Active Cycles         cycle     47205.27
    Total L1 Elapsed Cycles          cycle      6695584
    Average L2 Active Cycles         cycle     41220.97
    Total L2 Elapsed Cycles          cycle      1659816
    Average SM Active Cycles         cycle     47205.27
    Total SM Elapsed Cycles          cycle      6695584
    Average SMSP Active Cycles       cycle     47453.29
    Total SMSP Elapsed Cycles        cycle     26782336
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53145
    Memory Throughput                   %        80.23
    DRAM Throughput                     %        80.23
    Duration                      usecond        23.97
    L1/TEX Cache Throughput             %        31.03
    L2 Cache Throughput                 %        34.89
    SM Active Cycles                cycle        48219
    Compute (SM) Throughput             %        20.29
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.02
    Achieved Active Warps Per SM           warp        21.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2937856
    Average L1 Active Cycles         cycle        48219
    Total L1 Elapsed Cycles          cycle      6696090
    Average L2 Active Cycles         cycle     41173.14
    Total L2 Elapsed Cycles          cycle      1686348
    Average SM Active Cycles         cycle        48219
    Total SM Elapsed Cycles          cycle      6696090
    Average SMSP Active Cycles       cycle     47681.76
    Total SMSP Elapsed Cycles        cycle     26784360
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       372234
    Memory Throughput                   %        93.28
    DRAM Throughput                     %        93.28
    Duration                      usecond       166.59
    L1/TEX Cache Throughput             %         9.47
    L2 Cache Throughput                 %        37.55
    SM Active Cycles                cycle    365145.57
    Compute (SM) Throughput             %         9.62
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.09
    Achieved Active Warps Per SM           warp        42.28
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.91%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.1%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      1591172
    Total DRAM Elapsed Cycles        cycle     20468736
    Average L1 Active Cycles         cycle    365145.57
    Total L1 Elapsed Cycles          cycle     46331032
    Average L2 Active Cycles         cycle    313347.97
    Total L2 Elapsed Cycles          cycle     11781576
    Average SM Active Cycles         cycle    365145.57
    Total SM Elapsed Cycles          cycle     46331032
    Average SMSP Active Cycles       cycle    354529.35
    Total SMSP Elapsed Cycles        cycle    185324128
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53061
    Memory Throughput                   %        80.52
    DRAM Throughput                     %        80.52
    Duration                      usecond        23.87
    L1/TEX Cache Throughput             %        30.99
    L2 Cache Throughput                 %        34.96
    SM Active Cycles                cycle     48272.32
    Compute (SM) Throughput             %        20.02
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.17
    Achieved Active Warps Per SM           warp        21.20
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196433.33
    Total DRAM Elapsed Cycles        cycle      2927616
    Average L1 Active Cycles         cycle     48272.32
    Total L1 Elapsed Cycles          cycle      6787864
    Average L2 Active Cycles         cycle     41319.19
    Total L2 Elapsed Cycles          cycle      1682820
    Average SM Active Cycles         cycle     48272.32
    Total SM Elapsed Cycles          cycle      6787864
    Average SMSP Active Cycles       cycle     47780.46
    Total SMSP Elapsed Cycles        cycle     27151456
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52366
    Memory Throughput                   %        80.60
    DRAM Throughput                     %        80.60
    Duration                      usecond        23.84
    L1/TEX Cache Throughput             %        31.55
    L2 Cache Throughput                 %        35.25
    SM Active Cycles                cycle     47402.17
    Compute (SM) Throughput             %        20.05
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.95
    Achieved Active Warps Per SM           warp        21.58
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2924544
    Average L1 Active Cycles         cycle     47402.17
    Total L1 Elapsed Cycles          cycle      6777016
    Average L2 Active Cycles         cycle     41455.89
    Total L2 Elapsed Cycles          cycle      1668924
    Average SM Active Cycles         cycle     47402.17
    Total SM Elapsed Cycles          cycle      6777016
    Average SMSP Active Cycles       cycle     48263.72
    Total SMSP Elapsed Cycles        cycle     27108064
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76419
    Memory Throughput                   %        83.26
    DRAM Throughput                     %        83.26
    Duration                      usecond        34.59
    L1/TEX Cache Throughput             %        32.38
    L2 Cache Throughput                 %        36.32
    SM Active Cycles                cycle     68686.29
    Compute (SM) Throughput             %        19.96
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.15
    Achieved Active Warps Per SM           warp        20.71
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4244480
    Average L1 Active Cycles         cycle     68686.29
    Total L1 Elapsed Cycles          cycle     10015250
    Average L2 Active Cycles         cycle     61884.42
    Total L2 Elapsed Cycles          cycle      2429928
    Average SM Active Cycles         cycle     68686.29
    Total SM Elapsed Cycles          cycle     10015250
    Average SMSP Active Cycles       cycle     69225.22
    Total SMSP Elapsed Cycles        cycle     40061000
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.321%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.06% above the average, while the minimum instance value is 22.81% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.582%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.44% above the average, while the minimum instance value is 22.07% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.321%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.06% above the average, while the minimum instance value is 22.81% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        77712
    Memory Throughput                   %        82.24
    DRAM Throughput                     %        82.24
    Duration                      usecond        35.01
    L1/TEX Cache Throughput             %        32.31
    L2 Cache Throughput                 %        35.79
    SM Active Cycles                cycle     68838.63
    Compute (SM) Throughput             %        20.31
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.88
    Achieved Active Warps Per SM           warp        20.58
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294545.33
    Total DRAM Elapsed Cycles        cycle      4297728
    Average L1 Active Cycles         cycle     68838.63
    Total L1 Elapsed Cycles          cycle      9844244
    Average L2 Active Cycles         cycle     61674.31
    Total L2 Elapsed Cycles          cycle      2465388
    Average SM Active Cycles         cycle     68838.63
    Total SM Elapsed Cycles          cycle      9844244
    Average SMSP Active Cycles       cycle     69153.37
    Total SMSP Elapsed Cycles        cycle     39376976
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.866%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.67% above the average, while the minimum instance value is 23.19% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.134%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.82% above the average, while the minimum instance value is 21.22% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.866%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.67% above the average, while the minimum instance value is 23.19% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77639
    Memory Throughput                   %        82.46
    DRAM Throughput                     %        82.46
    Duration                      usecond        34.91
    L1/TEX Cache Throughput             %        32.04
    L2 Cache Throughput                 %        35.84
    SM Active Cycles                cycle     69408.67
    Compute (SM) Throughput             %        20.01
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.86
    Achieved Active Warps Per SM           warp        20.57
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4285440
    Average L1 Active Cycles         cycle     69408.67
    Total L1 Elapsed Cycles          cycle      9991492
    Average L2 Active Cycles         cycle     61734.56
    Total L2 Elapsed Cycles          cycle      2462004
    Average SM Active Cycles         cycle     69408.67
    Total SM Elapsed Cycles          cycle      9991492
    Average SMSP Active Cycles       cycle     69448.37
    Total SMSP Elapsed Cycles        cycle     39965968
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.279%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.06% above the average, while the minimum instance value is 21.71% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.857%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.58% above the average, while the minimum instance value is 22.39% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.279%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.06% above the average, while the minimum instance value is 21.71% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371750
    Memory Throughput                   %        93.59
    DRAM Throughput                     %        93.59
    Duration                      usecond       166.37
    L1/TEX Cache Throughput             %         9.48
    L2 Cache Throughput                 %        37.60
    SM Active Cycles                cycle    364745.72
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.32
    Achieved Active Warps Per SM           warp        42.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.68%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.3%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle      1594160
    Total DRAM Elapsed Cycles        cycle     20441088
    Average L1 Active Cycles         cycle    364745.72
    Total L1 Elapsed Cycles          cycle     46453450
    Average L2 Active Cycles         cycle    313475.86
    Total L2 Elapsed Cycles          cycle     11766492
    Average SM Active Cycles         cycle    364745.72
    Total SM Elapsed Cycles          cycle     46453450
    Average SMSP Active Cycles       cycle    353510.75
    Total SMSP Elapsed Cycles        cycle    185813800
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77172
    Memory Throughput                   %        82.99
    DRAM Throughput                     %        82.99
    Duration                      usecond        34.69
    L1/TEX Cache Throughput             %        31.88
    L2 Cache Throughput                 %        36.07
    SM Active Cycles                cycle     69769.41
    Compute (SM) Throughput             %        20.33
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.41
    Achieved Active Warps Per SM           warp        20.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294478.67
    Total DRAM Elapsed Cycles        cycle      4257792
    Average L1 Active Cycles         cycle     69769.41
    Total L1 Elapsed Cycles          cycle      9836540
    Average L2 Active Cycles         cycle     61454.36
    Total L2 Elapsed Cycles          cycle      2446236
    Average SM Active Cycles         cycle     69769.41
    Total SM Elapsed Cycles          cycle      9836540
    Average SMSP Active Cycles       cycle     69111.84
    Total SMSP Elapsed Cycles        cycle     39346160
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.41%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.96% above the average, while the minimum instance value is 21.65% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.835%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.60% above the average, while the minimum instance value is 20.49% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.41%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.96% above the average, while the minimum instance value is 21.65% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76912
    Memory Throughput                   %        82.70
    DRAM Throughput                     %        82.70
    Duration                      usecond        34.82
    L1/TEX Cache Throughput             %        32.43
    L2 Cache Throughput                 %        36.09
    SM Active Cycles                cycle     68602.52
    Compute (SM) Throughput             %        20.28
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.35
    Achieved Active Warps Per SM           warp        20.81
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4273152
    Average L1 Active Cycles         cycle     68602.52
    Total L1 Elapsed Cycles          cycle      9859710
    Average L2 Active Cycles         cycle     61508.17
    Total L2 Elapsed Cycles          cycle      2445444
    Average SM Active Cycles         cycle     68602.52
    Total SM Elapsed Cycles          cycle      9859710
    Average SMSP Active Cycles       cycle     69256.86
    Total SMSP Elapsed Cycles        cycle     39438840
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.347%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.13% above the average, while the minimum instance value is 20.79% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.38%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.10% above the average, while the minimum instance value is 21.52% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.347%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.13% above the average, while the minimum instance value is 20.79% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        53174
    Memory Throughput                   %        79.43
    DRAM Throughput                     %        79.43
    Duration                      usecond        24.16
    L1/TEX Cache Throughput             %        31.46
    L2 Cache Throughput                 %        34.74
    SM Active Cycles                cycle     47582.75
    Compute (SM) Throughput             %        20.18
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.58
    Achieved Active Warps Per SM           warp        21.88
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196437.33
    Total DRAM Elapsed Cycles        cycle      2967552
    Average L1 Active Cycles         cycle     47582.75
    Total L1 Elapsed Cycles          cycle      6733798
    Average L2 Active Cycles         cycle     41249.25
    Total L2 Elapsed Cycles          cycle      1693368
    Average SM Active Cycles         cycle     47582.75
    Total SM Elapsed Cycles          cycle      6733798
    Average SMSP Active Cycles       cycle     48094.05
    Total SMSP Elapsed Cycles        cycle     26935192
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52659
    Memory Throughput                   %        80.32
    DRAM Throughput                     %        80.32
    Duration                      usecond        23.94
    L1/TEX Cache Throughput             %        31.58
    L2 Cache Throughput                 %        35.10
    SM Active Cycles                cycle     47362.81
    Compute (SM) Throughput             %        20.09
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.42
    Achieved Active Warps Per SM           warp        21.32
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2934784
    Average L1 Active Cycles         cycle     47362.81
    Total L1 Elapsed Cycles          cycle      6764490
    Average L2 Active Cycles         cycle     41072.61
    Total L2 Elapsed Cycles          cycle      1675944
    Average SM Active Cycles         cycle     47362.81
    Total SM Elapsed Cycles          cycle      6764490
    Average SMSP Active Cycles       cycle     47514.94
    Total SMSP Elapsed Cycles        cycle     27057960
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53344
    Memory Throughput                   %        80.18
    DRAM Throughput                     %        80.18
    Duration                      usecond           24
    L1/TEX Cache Throughput             %        30.86
    L2 Cache Throughput                 %        34.80
    SM Active Cycles                cycle     48474.03
    Compute (SM) Throughput             %        20.02
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.76
    Achieved Active Warps Per SM           warp        21.00
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2939904
    Average L1 Active Cycles         cycle     48474.03
    Total L1 Elapsed Cycles          cycle      6788642
    Average L2 Active Cycles         cycle     41139.44
    Total L2 Elapsed Cycles          cycle      1690740
    Average SM Active Cycles         cycle     48474.03
    Total SM Elapsed Cycles          cycle      6788642
    Average SMSP Active Cycles       cycle     47721.90
    Total SMSP Elapsed Cycles        cycle     27154568
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371233
    Memory Throughput                   %        93.54
    DRAM Throughput                     %        93.54
    Duration                      usecond       166.14
    L1/TEX Cache Throughput             %         9.49
    L2 Cache Throughput                 %        37.65
    SM Active Cycles                cycle       364309
    Compute (SM) Throughput             %         9.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.50
    Achieved Active Warps Per SM           warp        42.48
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.5%                                                                                     
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.5%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1591213.33
    Total DRAM Elapsed Cycles        cycle     20413440
    Average L1 Active Cycles         cycle       364309
    Total L1 Elapsed Cycles          cycle     46370350
    Average L2 Active Cycles         cycle    314252.14
    Total L2 Elapsed Cycles          cycle     11750040
    Average SM Active Cycles         cycle       364309
    Total SM Elapsed Cycles          cycle     46370350
    Average SMSP Active Cycles       cycle    354240.33
    Total SMSP Elapsed Cycles        cycle    185481400
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.18
    Elapsed Cycles                  cycle        52651
    Memory Throughput                   %        80.10
    DRAM Throughput                     %        80.10
    Duration                      usecond           24
    L1/TEX Cache Throughput             %        31.61
    L2 Cache Throughput                 %        35.06
    SM Active Cycles                cycle     47348.32
    Compute (SM) Throughput             %        20.03
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.68
    Achieved Active Warps Per SM           warp        21.45
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2942976
    Average L1 Active Cycles         cycle     47348.32
    Total L1 Elapsed Cycles          cycle      6783166
    Average L2 Active Cycles         cycle     41432.61
    Total L2 Elapsed Cycles          cycle      1677852
    Average SM Active Cycles         cycle     47348.32
    Total SM Elapsed Cycles          cycle      6783166
    Average SMSP Active Cycles       cycle     47858.89
    Total SMSP Elapsed Cycles        cycle     27132664
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52506
    Memory Throughput                   %        80.40
    DRAM Throughput                     %        80.40
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.43
    L2 Cache Throughput                 %        35.15
    SM Active Cycles                cycle     47626.91
    Compute (SM) Throughput             %        20.06
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.30
    Achieved Active Warps Per SM           warp        21.26
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2931712
    Average L1 Active Cycles         cycle     47626.91
    Total L1 Elapsed Cycles          cycle      6773990
    Average L2 Active Cycles         cycle     41396.92
    Total L2 Elapsed Cycles          cycle      1673892
    Average SM Active Cycles         cycle     47626.91
    Total SM Elapsed Cycles          cycle      6773990
    Average SMSP Active Cycles       cycle     48016.10
    Total SMSP Elapsed Cycles        cycle     27095960
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        77216
    Memory Throughput                   %        82.74
    DRAM Throughput                     %        82.74
    Duration                      usecond        34.82
    L1/TEX Cache Throughput             %        32.41
    L2 Cache Throughput                 %        36.02
    SM Active Cycles                cycle     68617.74
    Compute (SM) Throughput             %        19.96
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.02
    Achieved Active Warps Per SM           warp        20.65
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4271104
    Average L1 Active Cycles         cycle     68617.74
    Total L1 Elapsed Cycles          cycle     10016300
    Average L2 Active Cycles         cycle     61783.19
    Total L2 Elapsed Cycles          cycle      2449908
    Average SM Active Cycles         cycle     68617.74
    Total SM Elapsed Cycles          cycle     10016300
    Average SMSP Active Cycles       cycle     69412.68
    Total SMSP Elapsed Cycles        cycle     40065200
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.299%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.18% above the average, while the minimum instance value is 21.42% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.066%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.84% above the average, while the minimum instance value is 22.37% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.299%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.18% above the average, while the minimum instance value is 21.42% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        76717
    Memory Throughput                   %        83.48
    DRAM Throughput                     %        83.48
    Duration                      usecond        34.53
    L1/TEX Cache Throughput             %        32.12
    L2 Cache Throughput                 %        36.27
    SM Active Cycles                cycle     69272.38
    Compute (SM) Throughput             %        20.40
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.78
    Achieved Active Warps Per SM           warp        20.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4233216
    Average L1 Active Cycles         cycle     69272.38
    Total L1 Elapsed Cycles          cycle      9799416
    Average L2 Active Cycles         cycle     61558.25
    Total L2 Elapsed Cycles          cycle      2432736
    Average SM Active Cycles         cycle     69272.38
    Total SM Elapsed Cycles          cycle      9799416
    Average SMSP Active Cycles       cycle     69172.13
    Total SMSP Elapsed Cycles        cycle     39197664
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.903%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.52% above the average, while the minimum instance value is 21.31% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.538%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.13% above the average, while the minimum instance value is 22.07% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.903%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.52% above the average, while the minimum instance value is 21.31% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        77775
    Memory Throughput                   %        82.48
    DRAM Throughput                     %        82.48
    Duration                      usecond        34.91
    L1/TEX Cache Throughput             %        31.79
    L2 Cache Throughput                 %        35.81
    SM Active Cycles                cycle     69980.65
    Compute (SM) Throughput             %        20.27
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.50
    Achieved Active Warps Per SM           warp        20.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4284416
    Average L1 Active Cycles         cycle     69980.65
    Total L1 Elapsed Cycles          cycle      9864800
    Average L2 Active Cycles         cycle     61694.92
    Total L2 Elapsed Cycles          cycle      2463948
    Average SM Active Cycles         cycle     69980.65
    Total SM Elapsed Cycles          cycle      9864800
    Average SMSP Active Cycles       cycle     69187.17
    Total SMSP Elapsed Cycles        cycle     39459200
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.11%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.73% above the average, while the minimum instance value is 21.37% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.212%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.92% above the average, while the minimum instance value is 22.71% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.11%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.73% above the average, while the minimum instance value is 21.37% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371511
    Memory Throughput                   %        93.63
    DRAM Throughput                     %        93.63
    Duration                      usecond       166.34
    L1/TEX Cache Throughput             %         9.50
    L2 Cache Throughput                 %        37.61
    SM Active Cycles                cycle    364144.57
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.59
    Achieved Active Warps Per SM           warp        42.52
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.41%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.6%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1594573.33
    Total DRAM Elapsed Cycles        cycle     20436992
    Average L1 Active Cycles         cycle    364144.57
    Total L1 Elapsed Cycles          cycle     46408262
    Average L2 Active Cycles         cycle    313505.44
    Total L2 Elapsed Cycles          cycle     11760876
    Average SM Active Cycles         cycle    364144.57
    Total SM Elapsed Cycles          cycle     46408262
    Average SMSP Active Cycles       cycle    353322.66
    Total SMSP Elapsed Cycles        cycle    185633048
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        77920
    Memory Throughput                   %        81.68
    DRAM Throughput                     %        81.68
    Duration                      usecond        35.23
    L1/TEX Cache Throughput             %        32.39
    L2 Cache Throughput                 %        35.62
    SM Active Cycles                cycle     68665.34
    Compute (SM) Throughput             %        19.98
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.25
    Achieved Active Warps Per SM           warp        20.76
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4326400
    Average L1 Active Cycles         cycle     68665.34
    Total L1 Elapsed Cycles          cycle     10006816
    Average L2 Active Cycles         cycle     61499.03
    Total L2 Elapsed Cycles          cycle      2477412
    Average SM Active Cycles         cycle     68665.34
    Total SM Elapsed Cycles          cycle     10006816
    Average SMSP Active Cycles       cycle     69244.39
    Total SMSP Elapsed Cycles        cycle     40027264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.198%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 8.20% above the average, while the minimum instance value is 20.63% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.709%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.57% above the average, while the minimum instance value is 21.19% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.198%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 8.20% above the average, while the minimum instance value is 20.63% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        77689
    Memory Throughput                   %        81.89
    DRAM Throughput                     %        81.89
    Duration                      usecond        35.17
    L1/TEX Cache Throughput             %        32.54
    L2 Cache Throughput                 %        35.73
    SM Active Cycles                cycle     68339.91
    Compute (SM) Throughput             %        20.45
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.83
    Achieved Active Warps Per SM           warp        20.56
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4315136
    Average L1 Active Cycles         cycle     68339.91
    Total L1 Elapsed Cycles          cycle      9777024
    Average L2 Active Cycles         cycle     61675.47
    Total L2 Elapsed Cycles          cycle      2469852
    Average SM Active Cycles         cycle     68339.91
    Total SM Elapsed Cycles          cycle      9777024
    Average SMSP Active Cycles       cycle     69485.19
    Total SMSP Elapsed Cycles        cycle     39108096
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.738%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 8.65% above the average, while the minimum instance value is 22.98% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.608%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.26% above the average, while the minimum instance value is 18.01% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.738%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 8.65% above the average, while the minimum instance value is 22.98% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        52904
    Memory Throughput                   %        80.74
    DRAM Throughput                     %        80.74
    Duration                      usecond        23.81
    L1/TEX Cache Throughput             %        31.11
    L2 Cache Throughput                 %        35.07
    SM Active Cycles                cycle     48113.49
    Compute (SM) Throughput             %        20.29
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.55
    Achieved Active Warps Per SM           warp        21.39
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2919424
    Average L1 Active Cycles         cycle     48113.49
    Total L1 Elapsed Cycles          cycle      6697626
    Average L2 Active Cycles         cycle     41150.42
    Total L2 Elapsed Cycles          cycle      1677636
    Average SM Active Cycles         cycle     48113.49
    Total SM Elapsed Cycles          cycle      6697626
    Average SMSP Active Cycles       cycle     47586.00
    Total SMSP Elapsed Cycles        cycle     26790504
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        52816
    Memory Throughput                   %        80.77
    DRAM Throughput                     %        80.77
    Duration                      usecond        23.78
    L1/TEX Cache Throughput             %        31.09
    L2 Cache Throughput                 %        35.10
    SM Active Cycles                cycle     48127.90
    Compute (SM) Throughput             %        20.19
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.82
    Achieved Active Warps Per SM           warp        21.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196433.33
    Total DRAM Elapsed Cycles        cycle      2918400
    Average L1 Active Cycles         cycle     48127.90
    Total L1 Elapsed Cycles          cycle      6729350
    Average L2 Active Cycles         cycle     41315.22
    Total L2 Elapsed Cycles          cycle      1675908
    Average SM Active Cycles         cycle     48127.90
    Total SM Elapsed Cycles          cycle      6729350
    Average SMSP Active Cycles       cycle     47750.64
    Total SMSP Elapsed Cycles        cycle     26917400
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53361
    Memory Throughput                   %        80.15
    DRAM Throughput                     %        80.15
    Duration                      usecond        23.97
    L1/TEX Cache Throughput             %        30.84
    L2 Cache Throughput                 %        34.77
    SM Active Cycles                cycle     48490.82
    Compute (SM) Throughput             %        20.02
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.31
    Achieved Active Warps Per SM           warp        21.27
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2940928
    Average L1 Active Cycles         cycle     48490.82
    Total L1 Elapsed Cycles          cycle      6787342
    Average L2 Active Cycles         cycle     41256.44
    Total L2 Elapsed Cycles          cycle      1691820
    Average SM Active Cycles         cycle     48490.82
    Total SM Elapsed Cycles          cycle      6787342
    Average SMSP Active Cycles       cycle     48013.80
    Total SMSP Elapsed Cycles        cycle     27149368
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371337
    Memory Throughput                   %        93.46
    DRAM Throughput                     %        93.46
    Duration                      usecond       166.27
    L1/TEX Cache Throughput             %         9.50
    L2 Cache Throughput                 %        37.63
    SM Active Cycles                cycle    363867.33
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.70
    Achieved Active Warps Per SM           warp        42.58
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.3%                                                                                     
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.7%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1591053.33
    Total DRAM Elapsed Cycles        cycle     20428800
    Average L1 Active Cycles         cycle    363867.33
    Total L1 Elapsed Cycles          cycle     46398780
    Average L2 Active Cycles         cycle    313297.53
    Total L2 Elapsed Cycles          cycle     11755332
    Average SM Active Cycles         cycle    363867.33
    Total SM Elapsed Cycles          cycle     46398780
    Average SMSP Active Cycles       cycle    353845.66
    Total SMSP Elapsed Cycles        cycle    185595120
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52776
    Memory Throughput                   %        80.01
    DRAM Throughput                     %        80.01
    Duration                      usecond           24
    L1/TEX Cache Throughput             %        31.67
    L2 Cache Throughput                 %        35.00
    SM Active Cycles                cycle     47244.41
    Compute (SM) Throughput             %        20.01
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.95
    Achieved Active Warps Per SM           warp        21.10
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2946048
    Average L1 Active Cycles         cycle     47244.41
    Total L1 Elapsed Cycles          cycle      6789284
    Average L2 Active Cycles         cycle     41420.28
    Total L2 Elapsed Cycles          cycle      1681092
    Average SM Active Cycles         cycle     47244.41
    Total SM Elapsed Cycles          cycle      6789284
    Average SMSP Active Cycles       cycle     47980.72
    Total SMSP Elapsed Cycles        cycle     27157136
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        52940
    Memory Throughput                   %        80.54
    DRAM Throughput                     %        80.54
    Duration                      usecond        23.87
    L1/TEX Cache Throughput             %        31.04
    L2 Cache Throughput                 %        35.01
    SM Active Cycles                cycle     48211.46
    Compute (SM) Throughput             %        20.14
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.21
    Achieved Active Warps Per SM           warp        21.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196429.33
    Total DRAM Elapsed Cycles        cycle      2926592
    Average L1 Active Cycles         cycle     48211.46
    Total L1 Elapsed Cycles          cycle      6746724
    Average L2 Active Cycles         cycle     41175.33
    Total L2 Elapsed Cycles          cycle      1680696
    Average SM Active Cycles         cycle     48211.46
    Total SM Elapsed Cycles          cycle      6746724
    Average SMSP Active Cycles       cycle     47915.37
    Total SMSP Elapsed Cycles        cycle     26986896
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        77819
    Memory Throughput                   %        82.48
    DRAM Throughput                     %        82.48
    Duration                      usecond        34.91
    L1/TEX Cache Throughput             %        32.02
    L2 Cache Throughput                 %        35.80
    SM Active Cycles                cycle     69454.02
    Compute (SM) Throughput             %        20.18
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.99
    Achieved Active Warps Per SM           warp        20.64
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294482.67
    Total DRAM Elapsed Cycles        cycle      4284416
    Average L1 Active Cycles         cycle     69454.02
    Total L1 Elapsed Cycles          cycle      9906260
    Average L2 Active Cycles         cycle     61640.56
    Total L2 Elapsed Cycles          cycle      2464992
    Average SM Active Cycles         cycle     69454.02
    Total SM Elapsed Cycles          cycle      9906260
    Average SMSP Active Cycles       cycle     69037.81
    Total SMSP Elapsed Cycles        cycle     39625040
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.455%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.19% above the average, while the minimum instance value is 20.86% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.12%                                                                                           
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.86% above the average, while the minimum instance value is 22.71% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.455%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.19% above the average, while the minimum instance value is 20.86% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        75774
    Memory Throughput                   %        83.94
    DRAM Throughput                     %        83.94
    Duration                      usecond        34.30
    L1/TEX Cache Throughput             %        32.53
    L2 Cache Throughput                 %        36.61
    SM Active Cycles                cycle     68380.10
    Compute (SM) Throughput             %        19.93
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.40
    Achieved Active Warps Per SM           warp        20.83
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294478.67
    Total DRAM Elapsed Cycles        cycle      4209664
    Average L1 Active Cycles         cycle     68380.10
    Total L1 Elapsed Cycles          cycle     10030006
    Average L2 Active Cycles         cycle     61679.28
    Total L2 Elapsed Cycles          cycle      2410596
    Average SM Active Cycles         cycle     68380.10
    Total SM Elapsed Cycles          cycle     10030006
    Average SMSP Active Cycles       cycle     69017.94
    Total SMSP Elapsed Cycles        cycle     40120024
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.288%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.06% above the average, while the minimum instance value is 21.31% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.923%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.72% above the average, while the minimum instance value is 23.20% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.288%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.06% above the average, while the minimum instance value is 21.31% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76401
    Memory Throughput                   %        83.28
    DRAM Throughput                     %        83.28
    Duration                      usecond        34.56
    L1/TEX Cache Throughput             %        32.30
    L2 Cache Throughput                 %        36.33
    SM Active Cycles                cycle     68861.64
    Compute (SM) Throughput             %        20.26
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.10
    Achieved Active Warps Per SM           warp        20.69
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294488
    Total DRAM Elapsed Cycles        cycle      4243456
    Average L1 Active Cycles         cycle     68861.64
    Total L1 Elapsed Cycles          cycle      9868816
    Average L2 Active Cycles         cycle     61719.08
    Total L2 Elapsed Cycles          cycle      2429568
    Average SM Active Cycles         cycle     68861.64
    Total SM Elapsed Cycles          cycle      9868816
    Average SMSP Active Cycles       cycle     69350.24
    Total SMSP Elapsed Cycles        cycle     39475264
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.246%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 5.87% above the average, while the minimum instance value is 22.68% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.417%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.13% above the average, while the minimum instance value is 22.22% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.246%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 5.87% above the average, while the minimum instance value is 22.68% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371605
    Memory Throughput                   %        93.56
    DRAM Throughput                     %        93.56
    Duration                      usecond       166.37
    L1/TEX Cache Throughput             %         9.50
    L2 Cache Throughput                 %        37.60
    SM Active Cycles                cycle    364142.61
    Compute (SM) Throughput             %         9.59
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.66
    Achieved Active Warps Per SM           warp        42.56
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.34%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.7%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1593913.33
    Total DRAM Elapsed Cycles        cycle     20444160
    Average L1 Active Cycles         cycle    364142.61
    Total L1 Elapsed Cycles          cycle     46453644
    Average L2 Active Cycles         cycle    313704.86
    Total L2 Elapsed Cycles          cycle     11764584
    Average SM Active Cycles         cycle    364142.61
    Total SM Elapsed Cycles          cycle     46453644
    Average SMSP Active Cycles       cycle    354636.76
    Total SMSP Elapsed Cycles        cycle    185814576
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        76947
    Memory Throughput                   %        83.00
    DRAM Throughput                     %        83.00
    Duration                      usecond        34.69
    L1/TEX Cache Throughput             %        32.20
    L2 Cache Throughput                 %        36.13
    SM Active Cycles                cycle        69083
    Compute (SM) Throughput             %        20.26
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.73
    Achieved Active Warps Per SM           warp        20.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4257792
    Average L1 Active Cycles         cycle        69083
    Total L1 Elapsed Cycles          cycle      9866700
    Average L2 Active Cycles         cycle     61348.25
    Total L2 Elapsed Cycles          cycle      2442564
    Average SM Active Cycles         cycle        69083
    Total SM Elapsed Cycles          cycle      9866700
    Average SMSP Active Cycles       cycle     69155.82
    Total SMSP Elapsed Cycles        cycle     39466800
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.171%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.89% above the average, while the minimum instance value is 21.83% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.866%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.54% above the average, while the minimum instance value is 22.91% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.171%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.89% above the average, while the minimum instance value is 21.83% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        78422
    Memory Throughput                   %        81.70
    DRAM Throughput                     %        81.70
    Duration                      usecond        35.23
    L1/TEX Cache Throughput             %        32.02
    L2 Cache Throughput                 %        35.49
    SM Active Cycles                cycle     69459.98
    Compute (SM) Throughput             %        20.02
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.84
    Achieved Active Warps Per SM           warp        20.56
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4325376
    Average L1 Active Cycles         cycle     69459.98
    Total L1 Elapsed Cycles          cycle      9985980
    Average L2 Active Cycles         cycle     61738.64
    Total L2 Elapsed Cycles          cycle      2486592
    Average SM Active Cycles         cycle     69459.98
    Total SM Elapsed Cycles          cycle      9985980
    Average SMSP Active Cycles       cycle     69055.32
    Total SMSP Elapsed Cycles        cycle     39943920
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.051%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.92% above the average, while the minimum instance value is 21.74% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.877%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.77% above the average, while the minimum instance value is 21.84% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.051%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.92% above the average, while the minimum instance value is 21.74% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52972
    Memory Throughput                   %        79.82
    DRAM Throughput                     %        79.82
    Duration                      usecond        24.10
    L1/TEX Cache Throughput             %        31.37
    L2 Cache Throughput                 %        34.87
    SM Active Cycles                cycle     47676.77
    Compute (SM) Throughput             %        20.06
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        45.25
    Achieved Active Warps Per SM           warp        21.72
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2953216
    Average L1 Active Cycles         cycle     47676.77
    Total L1 Elapsed Cycles          cycle      6775080
    Average L2 Active Cycles         cycle     41346.72
    Total L2 Elapsed Cycles          cycle      1687356
    Average SM Active Cycles         cycle     47676.77
    Total SM Elapsed Cycles          cycle      6775080
    Average SMSP Active Cycles       cycle     48092.26
    Total SMSP Elapsed Cycles        cycle     27100320
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52909
    Memory Throughput                   %        79.82
    DRAM Throughput                     %        79.82
    Duration                      usecond        24.06
    L1/TEX Cache Throughput             %        31.53
    L2 Cache Throughput                 %        34.92
    SM Active Cycles                cycle     47435.62
    Compute (SM) Throughput             %        20.07
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.07
    Achieved Active Warps Per SM           warp        21.15
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2953216
    Average L1 Active Cycles         cycle     47435.62
    Total L1 Elapsed Cycles          cycle      6770670
    Average L2 Active Cycles         cycle     41333.03
    Total L2 Elapsed Cycles          cycle      1685016
    Average SM Active Cycles         cycle     47435.62
    Total SM Elapsed Cycles          cycle      6770670
    Average SMSP Active Cycles       cycle     47718.68
    Total SMSP Elapsed Cycles        cycle     27082680
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        53160
    Memory Throughput                   %        79.93
    DRAM Throughput                     %        79.93
    Duration                      usecond        24.06
    L1/TEX Cache Throughput             %        31.21
    L2 Cache Throughput                 %        34.81
    SM Active Cycles                cycle     47904.80
    Compute (SM) Throughput             %        19.91
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.21
    Achieved Active Warps Per SM           warp        21.22
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2949120
    Average L1 Active Cycles         cycle     47904.80
    Total L1 Elapsed Cycles          cycle      6824378
    Average L2 Active Cycles         cycle     41258.69
    Total L2 Elapsed Cycles          cycle      1689840
    Average SM Active Cycles         cycle     47904.80
    Total SM Elapsed Cycles          cycle      6824378
    Average SMSP Active Cycles       cycle     47926.48
    Total SMSP Elapsed Cycles        cycle     27297512
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371292
    Memory Throughput                   %        93.51
    DRAM Throughput                     %        93.51
    Duration                      usecond       166.18
    L1/TEX Cache Throughput             %         9.49
    L2 Cache Throughput                 %        37.64
    SM Active Cycles                cycle    364440.33
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.63
    Achieved Active Warps Per SM           warp        42.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.37%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.6%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1590930.67
    Total DRAM Elapsed Cycles        cycle     20416512
    Average L1 Active Cycles         cycle    364440.33
    Total L1 Elapsed Cycles          cycle     46444798
    Average L2 Active Cycles         cycle    313160.72
    Total L2 Elapsed Cycles          cycle     11751768
    Average SM Active Cycles         cycle    364440.33
    Total SM Elapsed Cycles          cycle     46444798
    Average SMSP Active Cycles       cycle    354004.44
    Total SMSP Elapsed Cycles        cycle    185779192
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53057
    Memory Throughput                   %        80.32
    DRAM Throughput                     %        80.32
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.22
    L2 Cache Throughput                 %        34.94
    SM Active Cycles                cycle     47939.93
    Compute (SM) Throughput             %        20.13
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.80
    Achieved Active Warps Per SM           warp        21.03
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       196432
    Total DRAM Elapsed Cycles        cycle      2934784
    Average L1 Active Cycles         cycle     47939.93
    Total L1 Elapsed Cycles          cycle      6748754
    Average L2 Active Cycles         cycle     41219.89
    Total L2 Elapsed Cycles          cycle      1683540
    Average SM Active Cycles         cycle     47939.93
    Total SM Elapsed Cycles          cycle      6748754
    Average SMSP Active Cycles       cycle     47583.10
    Total SMSP Elapsed Cycles        cycle     26995016
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53621
    Memory Throughput                   %        79.73
    DRAM Throughput                     %        79.73
    Duration                      usecond        24.13
    L1/TEX Cache Throughput             %        30.95
    L2 Cache Throughput                 %        34.61
    SM Active Cycles                cycle     48308.95
    Compute (SM) Throughput             %        19.85
    ----------------------- ------------- ------------

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the    
          DRAM bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the       
          bytes transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or  
          whether there are values you can (re)compute.                                                                 

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.03
    Achieved Active Warps Per SM           warp        21.13
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2956288
    Average L1 Active Cycles         cycle     48308.95
    Total L1 Elapsed Cycles          cycle      6846802
    Average L2 Active Cycles         cycle     41332.08
    Total L2 Elapsed Cycles          cycle      1699920
    Average SM Active Cycles         cycle     48308.95
    Total SM Elapsed Cycles          cycle      6846802
    Average SMSP Active Cycles       cycle     47976.01
    Total SMSP Elapsed Cycles        cycle     27387208
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76972
    Memory Throughput                   %        82.62
    DRAM Throughput                     %        82.62
    Duration                      usecond        34.85
    L1/TEX Cache Throughput             %        32.44
    L2 Cache Throughput                 %        36.05
    SM Active Cycles                cycle     68561.43
    Compute (SM) Throughput             %        20.36
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.37
    Achieved Active Warps Per SM           warp        20.82
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294493.33
    Total DRAM Elapsed Cycles        cycle      4277248
    Average L1 Active Cycles         cycle     68561.43
    Total L1 Elapsed Cycles          cycle      9822440
    Average L2 Active Cycles         cycle     61857.97
    Total L2 Elapsed Cycles          cycle      2448072
    Average SM Active Cycles         cycle     68561.43
    Total SM Elapsed Cycles          cycle      9822440
    Average SMSP Active Cycles       cycle     69166.38
    Total SMSP Elapsed Cycles        cycle     39289760
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.335%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.09% above the average, while the minimum instance value is 23.01% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.487%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.20% above the average, while the minimum instance value is 23.33% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.335%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.09% above the average, while the minimum instance value is 23.01% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76010
    Memory Throughput                   %        83.66
    DRAM Throughput                     %        83.66
    Duration                      usecond        34.40
    L1/TEX Cache Throughput             %        32.50
    L2 Cache Throughput                 %        36.50
    SM Active Cycles                cycle     68469.78
    Compute (SM) Throughput             %        20.61
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.93
    Achieved Active Warps Per SM           warp        20.61
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4224000
    Average L1 Active Cycles         cycle     68469.78
    Total L1 Elapsed Cycles          cycle      9701752
    Average L2 Active Cycles         cycle     61904.22
    Total L2 Elapsed Cycles          cycle      2417688
    Average SM Active Cycles         cycle     68469.78
    Total SM Elapsed Cycles          cycle      9701752
    Average SMSP Active Cycles       cycle     69132.98
    Total SMSP Elapsed Cycles        cycle     38807008
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.51%                                                                                           
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.10% above the average, while the minimum instance value is 21.40% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.667%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.31% above the average, while the minimum instance value is 23.14% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.51%                                                                                           
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.10% above the average, while the minimum instance value is 21.40% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        77632
    Memory Throughput                   %        82.52
    DRAM Throughput                     %        82.52
    Duration                      usecond        34.91
    L1/TEX Cache Throughput             %        31.84
    L2 Cache Throughput                 %        35.85
    SM Active Cycles                cycle     69861.53
    Compute (SM) Throughput             %        20.41
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.42
    Achieved Active Warps Per SM           warp        20.36
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4282368
    Average L1 Active Cycles         cycle     69861.53
    Total L1 Elapsed Cycles          cycle      9797798
    Average L2 Active Cycles         cycle        61560
    Total L2 Elapsed Cycles          cycle      2461248
    Average SM Active Cycles         cycle     69861.53
    Total SM Elapsed Cycles          cycle      9797798
    Average SMSP Active Cycles       cycle     68988.19
    Total SMSP Elapsed Cycles        cycle     39191192
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.993%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.57% above the average, while the minimum instance value is 21.18% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.166%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 5.73% above the average, while the minimum instance value is 22.41% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.993%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.57% above the average, while the minimum instance value is 21.18% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371092
    Memory Throughput                   %        93.74
    DRAM Throughput                     %        93.74
    Duration                      usecond       166.08
    L1/TEX Cache Throughput             %         9.48
    L2 Cache Throughput                 %        37.66
    SM Active Cycles                cycle    364934.09
    Compute (SM) Throughput             %         9.60
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.33
    Achieved Active Warps Per SM           warp        42.40
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.67%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.3%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1593938.67
    Total DRAM Elapsed Cycles        cycle     20404224
    Average L1 Active Cycles         cycle    364934.09
    Total L1 Elapsed Cycles          cycle     46400028
    Average L2 Active Cycles         cycle    314077.67
    Total L2 Elapsed Cycles          cycle     11745216
    Average SM Active Cycles         cycle    364934.09
    Total SM Elapsed Cycles          cycle     46400028
    Average SMSP Active Cycles       cycle    354131.14
    Total SMSP Elapsed Cycles        cycle    185600112
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        77811
    Memory Throughput                   %        82.46
    DRAM Throughput                     %        82.46
    Duration                      usecond        34.91
    L1/TEX Cache Throughput             %        32.02
    L2 Cache Throughput                 %        35.80
    SM Active Cycles                cycle     69469.44
    Compute (SM) Throughput             %        20.10
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.78
    Achieved Active Warps Per SM           warp        20.53
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle       294480
    Total DRAM Elapsed Cycles        cycle      4285440
    Average L1 Active Cycles         cycle     69469.44
    Total L1 Elapsed Cycles          cycle      9946600
    Average L2 Active Cycles         cycle        62071
    Total L2 Elapsed Cycles          cycle      2465064
    Average SM Active Cycles         cycle     69469.44
    Total SM Elapsed Cycles          cycle      9946600
    Average SMSP Active Cycles       cycle     69712.36
    Total SMSP Elapsed Cycles        cycle     39786400
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 6.571%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.35% above the average, while the minimum instance value is 19.36% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.028%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.83% above the average, while the minimum instance value is 21.99% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.571%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.35% above the average, while the minimum instance value is 19.36% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.20
    Elapsed Cycles                  cycle        76840
    Memory Throughput                   %        82.78
    DRAM Throughput                     %        82.78
    Duration                      usecond        34.78
    L1/TEX Cache Throughput             %        32.08
    L2 Cache Throughput                 %        36.13
    SM Active Cycles                cycle     69326.95
    Compute (SM) Throughput             %        20.12
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.92
    Achieved Active Warps Per SM           warp        20.60
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4269056
    Average L1 Active Cycles         cycle     69326.95
    Total L1 Elapsed Cycles          cycle      9937022
    Average L2 Active Cycles         cycle     61872.94
    Total L2 Elapsed Cycles          cycle      2442816
    Average SM Active Cycles         cycle     69326.95
    Total SM Elapsed Cycles          cycle      9937022
    Average SMSP Active Cycles       cycle     69335.04
    Total SMSP Elapsed Cycles        cycle     39748088
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.627%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.30% above the average, while the minimum instance value is 11.71% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.756%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.56% above the average, while the minimum instance value is 21.99% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.627%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.30% above the average, while the minimum instance value is 11.71% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52284
    Memory Throughput                   %        80.77
    DRAM Throughput                     %        80.77
    Duration                      usecond        23.81
    L1/TEX Cache Throughput             %        31.51
    L2 Cache Throughput                 %        35.31
    SM Active Cycles                cycle     47498.05
    Compute (SM) Throughput             %        20.10
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.40
    Achieved Active Warps Per SM           warp        21.31
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2918400
    Average L1 Active Cycles         cycle     47498.05
    Total L1 Elapsed Cycles          cycle      6761954
    Average L2 Active Cycles         cycle     41296.19
    Total L2 Elapsed Cycles          cycle      1666044
    Average SM Active Cycles         cycle     47498.05
    Total SM Elapsed Cycles          cycle      6761954
    Average SMSP Active Cycles       cycle     47913.77
    Total SMSP Elapsed Cycles        cycle     27047816
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53154
    Memory Throughput                   %        80.43
    DRAM Throughput                     %        80.43
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.09
    L2 Cache Throughput                 %        34.92
    SM Active Cycles                cycle     48137.27
    Compute (SM) Throughput             %        20.01
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.72
    Achieved Active Warps Per SM           warp        20.99
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196429.33
    Total DRAM Elapsed Cycles        cycle      2930688
    Average L1 Active Cycles         cycle     48137.27
    Total L1 Elapsed Cycles          cycle      6789214
    Average L2 Active Cycles         cycle     41348.97
    Total L2 Elapsed Cycles          cycle      1684944
    Average SM Active Cycles         cycle     48137.27
    Total SM Elapsed Cycles          cycle      6789214
    Average SMSP Active Cycles       cycle     47630.24
    Total SMSP Elapsed Cycles        cycle     27156856
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        53083
    Memory Throughput                   %        80.51
    DRAM Throughput                     %        80.51
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        30.99
    L2 Cache Throughput                 %        34.95
    SM Active Cycles                cycle     48257.60
    Compute (SM) Throughput             %        20.23
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        43.96
    Achieved Active Warps Per SM           warp        21.10
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2927616
    Average L1 Active Cycles         cycle     48257.60
    Total L1 Elapsed Cycles          cycle      6716272
    Average L2 Active Cycles         cycle     41097.86
    Total L2 Elapsed Cycles          cycle      1683216
    Average SM Active Cycles         cycle     48257.60
    Total SM Elapsed Cycles          cycle      6716272
    Average SMSP Active Cycles       cycle     47623.05
    Total SMSP Elapsed Cycles        cycle     26865088
    -------------------------- ----------- ------------

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371340
    Memory Throughput                   %        93.54
    DRAM Throughput                     %        93.54
    Duration                      usecond       166.21
    L1/TEX Cache Throughput             %         9.47
    L2 Cache Throughput                 %        37.64
    SM Active Cycles                cycle    365327.92
    Compute (SM) Throughput             %         9.54
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.21
    Achieved Active Warps Per SM           warp        42.34
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.79%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.2%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1591674.67
    Total DRAM Elapsed Cycles        cycle     20419584
    Average L1 Active Cycles         cycle    365327.92
    Total L1 Elapsed Cycles          cycle     46723048
    Average L2 Active Cycles         cycle    313096.14
    Total L2 Elapsed Cycles          cycle     11753784
    Average SM Active Cycles         cycle    365327.92
    Total SM Elapsed Cycles          cycle     46723048
    Average SMSP Active Cycles       cycle    354184.74
    Total SMSP Elapsed Cycles        cycle    186892192
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.21
    SM Frequency            cycle/nsecond         2.19
    Elapsed Cycles                  cycle        52470
    Memory Throughput                   %        80.46
    DRAM Throughput                     %        80.46
    Duration                      usecond        23.90
    L1/TEX Cache Throughput             %        31.64
    L2 Cache Throughput                 %        35.18
    SM Active Cycles                cycle     47275.09
    Compute (SM) Throughput             %        19.98
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.87
    Achieved Active Warps Per SM           warp        21.54
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196438.67
    Total DRAM Elapsed Cycles        cycle      2929664
    Average L1 Active Cycles         cycle     47275.09
    Total L1 Elapsed Cycles          cycle      6800378
    Average L2 Active Cycles         cycle     41211.61
    Total L2 Elapsed Cycles          cycle      1672560
    Average SM Active Cycles         cycle     47275.09
    Total SM Elapsed Cycles          cycle      6800378
    Average SMSP Active Cycles       cycle     47571.43
    Total SMSP Elapsed Cycles        cycle     27201512
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.21
    Elapsed Cycles                  cycle        53094
    Memory Throughput                   %        80.32
    DRAM Throughput                     %        80.32
    Duration                      usecond        23.94
    L1/TEX Cache Throughput             %        31.14
    L2 Cache Throughput                 %        34.92
    SM Active Cycles                cycle     48052.71
    Compute (SM) Throughput             %        20.03
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        44.19
    Achieved Active Warps Per SM           warp        21.21
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    196430.67
    Total DRAM Elapsed Cycles        cycle      2934784
    Average L1 Active Cycles         cycle     48052.71
    Total L1 Elapsed Cycles          cycle      6783306
    Average L2 Active Cycles         cycle     41438.19
    Total L2 Elapsed Cycles          cycle      1684872
    Average SM Active Cycles         cycle     48052.71
    Total SM Elapsed Cycles          cycle      6783306
    Average SMSP Active Cycles       cycle     47936.16
    Total SMSP Elapsed Cycles        cycle     27133224
    -------------------------- ----------- ------------

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.22
    SM Frequency            cycle/nsecond         2.22
    Elapsed Cycles                  cycle        78064
    Memory Throughput                   %        82.05
    DRAM Throughput                     %        82.05
    Duration                      usecond        35.10
    L1/TEX Cache Throughput             %        32.19
    L2 Cache Throughput                 %        35.66
    SM Active Cycles                cycle     69086.66
    Compute (SM) Throughput             %        20.24
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.96
    Achieved Active Warps Per SM           warp        20.62
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294481.33
    Total DRAM Elapsed Cycles        cycle      4306944
    Average L1 Active Cycles         cycle     69086.66
    Total L1 Elapsed Cycles          cycle      9877312
    Average L2 Active Cycles         cycle     61654.03
    Total L2 Elapsed Cycles          cycle      2475000
    Average SM Active Cycles         cycle     69086.66
    Total SM Elapsed Cycles          cycle      9877312
    Average SMSP Active Cycles       cycle     69153.56
    Total SMSP Elapsed Cycles        cycle     39509248
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.108%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.94% above the average, while the minimum instance value is 20.31% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.999%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.69% above the average, while the minimum instance value is 22.79% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.108%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.94% above the average, while the minimum instance value is 20.31% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        76993
    Memory Throughput                   %        83.30
    DRAM Throughput                     %        83.30
    Duration                      usecond        34.56
    L1/TEX Cache Throughput             %        31.98
    L2 Cache Throughput                 %        36.18
    SM Active Cycles                cycle     69563.64
    Compute (SM) Throughput             %        20.21
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.72
    Achieved Active Warps Per SM           warp        20.51
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294490.67
    Total DRAM Elapsed Cycles        cycle      4242432
    Average L1 Active Cycles         cycle     69563.64
    Total L1 Elapsed Cycles          cycle      9891514
    Average L2 Active Cycles         cycle     61749.64
    Total L2 Elapsed Cycles          cycle      2439180
    Average SM Active Cycles         cycle     69563.64
    Total SM Elapsed Cycles          cycle      9891514
    Average SMSP Active Cycles       cycle     69287.46
    Total SMSP Elapsed Cycles        cycle     39566056
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 5.658%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 6.29% above the average, while the minimum instance value is 21.39% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 6.625%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 7.39% above the average, while the minimum instance value is 20.63% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.658%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 6.29% above the average, while the minimum instance value is 21.39% below the       
          average.                                                                                                      

  NTTPhase2_general(Params *, int, int, int, int, int, int, unsigned long *, unsigned long *, const unsigned long *, const unsigned long *, const DModulus *) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.23
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle        77992
    Memory Throughput                   %        82.24
    DRAM Throughput                     %        82.24
    Duration                      usecond        35.01
    L1/TEX Cache Throughput             %        31.99
    L2 Cache Throughput                 %        35.72
    SM Active Cycles                cycle     69540.22
    Compute (SM) Throughput             %        20.42
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              80
    Shared Memory Configuration Size           Kbyte           65.54
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block      Kbyte/block            8.19
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                5.33
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block            6
    Block Limit Shared Mem                block            7
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           24
    Theoretical Occupancy                     %           50
    Achieved Occupancy                        %        42.82
    Achieved Active Warps Per SM           warp        20.55
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 50%                                                                                       
          The 6.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the       
          hardware maximum of 12. This kernel's theoretical occupancy (50.0%) is limited by the number of required      
          registers.                                                                                                    

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle    294478.67
    Total DRAM Elapsed Cycles        cycle      4296704
    Average L1 Active Cycles         cycle     69540.22
    Total L1 Elapsed Cycles          cycle      9790998
    Average L2 Active Cycles         cycle     61703.86
    Total L2 Elapsed Cycles          cycle      2470788
    Average SM Active Cycles         cycle     69540.22
    Total SM Elapsed Cycles          cycle      9790998
    Average SMSP Active Cycles       cycle     69583.90
    Total SMSP Elapsed Cycles        cycle     39163992
    -------------------------- ----------- ------------

    OPT   Est. Speedup: 7.012%                                                                                          
          One or more SMs have a much lower number of active cycles than the average number of active cycles. Maximum   
          instance value is 7.71% above the average, while the minimum instance value is 22.43% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 5.596%                                                                                          
          One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum 
          instance value is 6.15% above the average, while the minimum instance value is 22.33% below the average.      
    ----- --------------------------------------------------------------------------------------------------------------
    OPT   Est. Speedup: 7.012%                                                                                          
          One or more L1 Slices have a much lower number of active cycles than the average number of active cycles.     
          Maximum instance value is 7.71% above the average, while the minimum instance value is 22.43% below the       
          average.                                                                                                      

  MultKeyAccum_8(Params *, int, int, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long *, unsigned long **) (4096, 1, 1)x(128, 1, 1), Context 1, Stream 7, Device 0, CC 8.9

    NVTX Push/Pop Stack for Thread 44120:
     <default domain>
        <0,compute>
    Section: GPU Speed Of Light Throughput
    ----------------------- ------------- ------------
    Metric Name               Metric Unit Metric Value
    ----------------------- ------------- ------------
    DRAM Frequency          cycle/nsecond        10.24
    SM Frequency            cycle/nsecond         2.23
    Elapsed Cycles                  cycle       371079
    Memory Throughput                   %        93.68
    DRAM Throughput                     %        93.68
    Duration                      usecond       166.14
    L1/TEX Cache Throughput             %         9.52
    L2 Cache Throughput                 %        37.66
    SM Active Cycles                cycle    363293.84
    Compute (SM) Throughput             %         9.58
    ----------------------- ------------- ------------

    INF   The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing DRAM in the Memory Workload Analysis section.                                              

    Section: Launch Statistics
    -------------------------------- --------------- ---------------
    Metric Name                          Metric Unit    Metric Value
    -------------------------------- --------------- ---------------
    Block Size                                                   128
    Function Cache Configuration                     CachePreferNone
    Grid Size                                                   4096
    Registers Per Thread             register/thread              40
    Shared Memory Configuration Size           Kbyte           32.77
    Driver Shared Memory Per Block       Kbyte/block            1.02
    Dynamic Shared Memory Per Block       byte/block               0
    Static Shared Memory Per Block        byte/block               0
    # SMs                                         SM             128
    Threads                                   thread          524288
    Uses Green Context                                             0
    Waves Per SM                                                2.67
    -------------------------------- --------------- ---------------

    Section: Occupancy
    ------------------------------- ----------- ------------
    Metric Name                     Metric Unit Metric Value
    ------------------------------- ----------- ------------
    Block Limit SM                        block           24
    Block Limit Registers                 block           12
    Block Limit Shared Mem                block           32
    Block Limit Warps                     block           12
    Theoretical Active Warps per SM        warp           48
    Theoretical Occupancy                     %          100
    Achieved Occupancy                        %        88.88
    Achieved Active Warps Per SM           warp        42.66
    ------------------------------- ----------- ------------

    OPT   Est. Local Speedup: 11.12%                                                                                    
          The difference between calculated theoretical (100.0%) and measured achieved occupancy (88.9%) can be the     
          result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can   
          occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices   
          Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on     
          optimizing occupancy.                                                                                         

    Section: GPU and Memory Workload Distribution
    -------------------------- ----------- ------------
    Metric Name                Metric Unit Metric Value
    -------------------------- ----------- ------------
    Average DRAM Active Cycles       cycle   1593681.33
    Total DRAM Elapsed Cycles        cycle     20413440
    Average L1 Active Cycles         cycle    363293.84
    Total L1 Elapsed Cycles          cycle     46533192
    Average L2 Active Cycles         cycle    313644.53
    Total L2 Elapsed Cycles          cycle     11747016
    Average SM Active Cycles         cycle    363293.84
    Total SM Elapsed Cycles          cycle     46533192
    Average SMSP Active Cycles       cycle    353480.04
    Total SMSP Elapsed Cycles        cycle    186132768
    -------------------------- ----------- ------------

