#------------------------------------------------------------------------------
# Author: Erik Anderson
# Email: erik.francis.anderson@gmail.com
#------------------------------------------------------------------------------

#------------------------------------------------------------------------------
# List of directories containing tools
#------------------------------------------------------------------------------
tools:
- "${internal.env.TOOLBOX_HOME}/toolbox/tools/jinja_tool/jinja_tool"
- "${internal.env.UART_INTERFACE_GENERATOR_HOME}/toolbox-buildfile-tools/make/make"
- "${internal.env.UART_INTERFACE_GENERATOR_HOME}/uart_interface_generator/uart_interface_generator"
#------------------------------------------------------------------------------

#------------------------------------------------------------------------------
# List of jobs
#------------------------------------------------------------------------------
jobs.build.tasks: [{tool: Make}]
jobs.build.description: "Generates a Makefile w/ all jobs as targets"

jobs.test.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/test.yml"]}]
jobs.test.description: "Just for testing"

jobs.uart_led.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/uart_led.yml"]}]
jobs.uart_led.description: "Generate uart interface for uart_led example"

jobs.i2c_user_clock.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/i2c_user_clock.yml"]}]
jobs.i2c_user_clock.description: "VC707 uart controlled i2c master"

jobs.ssp1_cmos.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_cmos.yml"]}]
jobs.ssp1_cmos.description: "Generate uart interface for superswitch phase 1 driver for 1 cmos chiplet"

jobs.ssp1_frame_driver.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_frame_driver.yml"]}]
jobs.ssp1_frame_driver.description: "Generate uart interface for superswitch phase 1 frame fpga driver"

jobs.ssp1_wb_4x4_frame_driver.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_wb_4x4_frame_driver.yml"]}]
jobs.ssp1_wb_4x4_frame_driver.description: "Generate uart interface for superswitch phase 1 wb 4x4 frame fpga driver"

jobs.ssp1_controller.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_controller.yml"]}]
jobs.ssp1_controller.description: "Full controller for SSP1"

jobs.ssp1_controller_single.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_controller_single.yml"]}]
jobs.ssp1_controller_single.description: "Full controller for SSP1 (single column)"

jobs.ssp1_wb_4x4.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/ssp1_wb_4x4.yml"]}]
jobs.ssp1_wb_4x4.description: "Controller for SSP1 4x4 WB Package"

jobs.uart_fmc.tasks: [{tool: UARTIFaceTool, additional_configs: ["examples/uart_fmc.yml"]}]
jobs.uart_fmc.description: "UART write/read control for full 40 * 10 FMC pinout"

make.targets:
- name: clean
  description: "Cleans directory"
  outputs: []
  dependencies: []
  commands: ["rm -rf build *.log __pycache__"]
#------------------------------------------------------------------------------

#------------------------------------------------------------------------------
# List of files and directories
#------------------------------------------------------------------------------
#files.example_file_0: "/path/to/example/file_0"
#dirs.example_dir_0: "/path/to/example/dir_0/"
#filelists.example_filelist_0: []
#dirlists.example_dirlist_0: []
#------------------------------------------------------------------------------
