Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 00:32:57 2024
| Host         : DESKTOP-VLIJTU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sevenSeg/urica/time_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.418        0.000                      0                  101        0.251        0.000                      0                  101        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.418        0.000                      0                  101        0.251        0.000                      0                  101        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.949ns (53.539%)  route 1.691ns (46.461%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  sevenSeg/urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    sevenSeg/urica/counter0_carry__0_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  sevenSeg/urica/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.447    sevenSeg/urica/counter0_carry__1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.669 r  sevenSeg/urica/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.503    sevenSeg/urica/counter0_carry__2_n_7
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.325     8.828 r  sevenSeg/urica/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.828    sevenSeg/urica/counter[13]
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[13]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.118    15.246    sevenSeg/urica/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.925ns (53.641%)  route 1.664ns (46.359%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  sevenSeg/urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    sevenSeg/urica/counter0_carry__0_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.667 r  sevenSeg/urica/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.806     8.473    sevenSeg/urica/counter0_carry__1_n_6
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.303     8.776 r  sevenSeg/urica/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.776    sevenSeg/urica/counter[10]
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[10]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.077    15.205    sevenSeg/urica/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.811ns (51.415%)  route 1.711ns (48.585%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  sevenSeg/urica/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.854     8.407    sevenSeg/urica/counter0_carry__0_n_6
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.303     8.710 r  sevenSeg/urica/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.710    sevenSeg/urica/counter[6]
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.891    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[6]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.077    15.204    sevenSeg/urica/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.835ns (52.037%)  route 1.691ns (47.963%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  sevenSeg/urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    sevenSeg/urica/counter0_carry__0_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.555 r  sevenSeg/urica/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.834     8.389    sevenSeg/urica/counter0_carry__1_n_7
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.325     8.714 r  sevenSeg/urica/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.714    sevenSeg/urica/counter[9]
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.891    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[9]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.118    15.245    sevenSeg/urica/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 urica/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urica/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.943ns (55.834%)  route 1.537ns (44.166%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     5.192    urica/CLK
    SLICE_X2Y43          FDCE                                         r  urica/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.710 r  urica/counter_reg[2]/Q
                         net (fo=2, routed)           0.683     6.393    urica/counter_reg_n_0_[2]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.067 r  urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.067    urica/counter0_carry_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.181    urica/counter0_carry__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.515 r  urica/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.854     8.369    urica/data0[10]
    SLICE_X2Y45          LUT3 (Prop_lut3_I1_O)        0.303     8.672 r  urica/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.672    urica/p_0_in[10]
    SLICE_X2Y45          FDCE                                         r  urica/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.522    14.894    urica/CLK
    SLICE_X2Y45          FDCE                                         r  urica/counter_reg[10]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDCE (Setup_fdce_C_D)        0.077    15.208    urica/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.721ns (49.141%)  route 1.781ns (50.859%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.441 r  sevenSeg/urica/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.924     8.365    sevenSeg/urica/counter0_carry__0_n_7
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.325     8.690 r  sevenSeg/urica/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.690    sevenSeg/urica/counter[5]
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.891    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[5]/C
                         clock pessimism              0.297    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.118    15.270    sevenSeg/urica/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.935ns (56.107%)  route 1.514ns (43.893%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  sevenSeg/urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    sevenSeg/urica/counter0_carry__0_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.646 r  sevenSeg/urica/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.656     8.303    sevenSeg/urica/counter0_carry__1_n_4
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.334     8.637 r  sevenSeg/urica/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     8.637    sevenSeg/urica/counter[12]
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[12]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.118    15.246    sevenSeg/urica/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 urica/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            urica/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.857ns (55.114%)  route 1.512ns (44.886%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     5.192    urica/CLK
    SLICE_X2Y43          FDCE                                         r  urica/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.710 r  urica/counter_reg[2]/Q
                         net (fo=2, routed)           0.683     6.393    urica/counter_reg_n_0_[2]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.067 r  urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.067    urica/counter0_carry_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.181    urica/counter0_carry__0_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.403 r  urica/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.829     8.232    urica/data0[9]
    SLICE_X4Y44          LUT3 (Prop_lut3_I1_O)        0.329     8.561 r  urica/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.561    urica/p_0_in[9]
    SLICE_X4Y44          FDCE                                         r  urica/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.892    urica/CLK
    SLICE_X4Y44          FDCE                                         r  urica/counter_reg[9]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.075    15.190    urica/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 1.829ns (54.958%)  route 1.499ns (45.042%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  sevenSeg/urica/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.333    sevenSeg/urica/counter0_carry__0_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.572 r  sevenSeg/urica/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.641     8.214    sevenSeg/urica/counter0_carry__1_n_5
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.302     8.516 r  sevenSeg/urica/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.516    sevenSeg/urica/counter[11]
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[11]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.081    15.209    sevenSeg/urica/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 sevenSeg/urica/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.821ns (54.606%)  route 1.514ns (45.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.188    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y41          FDCE                                         r  sevenSeg/urica/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.518     5.706 r  sevenSeg/urica/counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.563    sevenSeg/urica/counter_reg_n_0_[1]
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.219 r  sevenSeg/urica/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.219    sevenSeg/urica/counter0_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  sevenSeg/urica/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.656     8.189    sevenSeg/urica/counter0_carry__0_n_4
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.334     8.523 r  sevenSeg/urica/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.523    sevenSeg/urica/counter[8]
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.891    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y42          FDCE                                         r  sevenSeg/urica/counter_reg[8]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.118    15.245    sevenSeg/urica/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D8/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D8/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.414%)  route 0.174ns (48.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D8/counter_reg[0]/Q
                         net (fo=5, routed)           0.174     1.824    D8/Q[0]
    SLICE_X0Y42          LUT4 (Prop_lut4_I1_O)        0.043     1.867 r  D8/counter[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.867    D8/counter[3]_i_1__7_n_0
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[3]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.107     1.616    D8/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D1/CLK
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D1/counter_reg[0]/Q
                         net (fo=6, routed)           0.175     1.849    D1/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     1.892 r  D1/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    D1/counter[3]_i_1__0_n_0
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D1/CLK
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[3]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.640    D1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 D4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D4/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.508    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  D4/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     1.829    D4/Q[0]
    SLICE_X1Y39          LUT3 (Prop_lut3_I1_O)        0.042     1.871 r  D4/counter[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.871    D4/counter[2]_i_1__7_n_0
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.615    D4/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 D4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D4/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.508    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  D4/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     1.831    D4/Q[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.043     1.874 r  D4/counter[3]_i_1__6/O
                         net (fo=1, routed)           0.000     1.874    D4/counter[3]_i_1__6_n_0
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107     1.615    D4/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 D3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.728%)  route 0.186ns (50.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.507    D3/CLK
    SLICE_X4Y40          FDRE                                         r  D3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  D3/counter_reg[0]/Q
                         net (fo=6, routed)           0.186     1.834    D3/Q[0]
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.043     1.877 r  D3/counter[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.877    D3/counter[3]_i_1__4_n_0
    SLICE_X4Y40          FDRE                                         r  D3/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     2.023    D3/CLK
    SLICE_X4Y40          FDRE                                         r  D3/counter_reg[3]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.107     1.614    D3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 D1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D1/CLK
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D1/counter_reg[0]/Q
                         net (fo=6, routed)           0.175     1.849    D1/Q[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.894 r  D1/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    D1/counter[1]_i_1__0_n_0
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D1/CLK
    SLICE_X2Y42          FDRE                                         r  D1/counter_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.121     1.630    D1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 D5/overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D5/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.508    D5/CLK
    SLICE_X3Y39          FDRE                                         r  D5/overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  D5/overflow_reg/Q
                         net (fo=6, routed)           0.168     1.818    D5/E[0]
    SLICE_X3Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  D5/overflow_i_1__2/O
                         net (fo=1, routed)           0.000     1.863    D5/overflow_i_1__2_n_0
    SLICE_X3Y39          FDRE                                         r  D5/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D5/CLK
    SLICE_X3Y39          FDRE                                         r  D5/overflow_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.091     1.599    D5/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sevenSeg/urica/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/urica/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.507    sevenSeg/urica/time_tick_reg_0
    SLICE_X5Y41          FDCE                                         r  sevenSeg/urica/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     1.648 f  sevenSeg/urica/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.817    sevenSeg/urica/counter_reg_n_0_[0]
    SLICE_X5Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.862 r  sevenSeg/urica/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.000     1.862    sevenSeg/urica/counter[0]
    SLICE_X5Y41          FDCE                                         r  sevenSeg/urica/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     2.023    sevenSeg/urica/time_tick_reg_0
    SLICE_X5Y41          FDCE                                         r  sevenSeg/urica/counter_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y41          FDCE (Hold_fdce_C_D)         0.091     1.598    sevenSeg/urica/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D3/overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.508    D3/CLK
    SLICE_X2Y39          FDRE                                         r  D3/overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  D3/overflow_reg/Q
                         net (fo=6, routed)           0.175     1.848    D3/E[0]
    SLICE_X2Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  D3/overflow_i_1__4/O
                         net (fo=1, routed)           0.000     1.893    D3/overflow_i_1__4_n_0
    SLICE_X2Y39          FDRE                                         r  D3/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D3/CLK
    SLICE_X2Y39          FDRE                                         r  D3/overflow_reg/C
                         clock pessimism             -0.516     1.508    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.120     1.628    D3/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 D6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D6/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D6/CLK
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D6/counter_reg[0]/Q
                         net (fo=6, routed)           0.189     1.840    D6/Q[0]
    SLICE_X3Y40          LUT4 (Prop_lut4_I1_O)        0.042     1.882 r  D6/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.882    D6/counter[1]_i_1__3_n_0
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D6/CLK
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.107     1.616    D6/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     D1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     D1/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     D1/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     D1/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y42     D1/overflow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     D2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     D2/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     D2/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     D2/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     D1/overflow_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     D1/overflow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y42     D1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     D1/overflow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42     D1/overflow_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.062ns  (logic 4.603ns (41.613%)  route 6.459ns (58.387%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.562     2.018    sevenSeg/anAssrt/count[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.142 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.975     3.117    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.241 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.798     4.039    sevenSeg/anAssrt/sel0[2]
    SLICE_X0Y40          LUT4 (Prop_lut4_I2_O)        0.152     4.191 r  sevenSeg/anAssrt/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124     7.315    segs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.747    11.062 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.062    segs[0]
    T10                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.050ns  (logic 4.364ns (39.489%)  route 6.686ns (60.511%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.671     2.127    sevenSeg/anAssrt/count[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.251 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.928     3.179    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.303 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973     4.277    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.124     4.401 r  sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.114     7.514    segs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    11.050 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.050    segs[1]
    R10                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.734ns  (logic 4.598ns (42.842%)  route 6.135ns (57.158%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.671     2.127    sevenSeg/anAssrt/count[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.251 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.928     3.179    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.303 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.968     4.271    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.150     4.421 r  sevenSeg/anAssrt/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.568     6.989    segs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.744    10.734 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.734    segs[5]
    T11                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.246ns  (logic 4.346ns (42.415%)  route 5.900ns (57.585%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.671     2.127    sevenSeg/anAssrt/count[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.251 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.928     3.179    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.303 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.968     4.271    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.124     4.395 r  sevenSeg/anAssrt/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.333     6.728    segs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    10.246 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.246    segs[4]
    P15                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.205ns  (logic 4.567ns (44.749%)  route 5.638ns (55.251%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.671     2.127    sevenSeg/anAssrt/count[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.251 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.928     3.179    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.303 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.973     4.277    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.154     4.431 r  sevenSeg/anAssrt/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065     6.496    segs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.709    10.205 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.205    segs[2]
    K16                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 4.364ns (42.924%)  route 5.802ns (57.076%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.562     2.018    sevenSeg/anAssrt/count[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.142 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.975     3.117    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.241 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.798     4.039    sevenSeg/anAssrt/sel0[2]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.124     4.163 r  sevenSeg/anAssrt/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.467     6.630    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    10.166 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.166    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.761ns  (logic 4.334ns (44.401%)  route 5.427ns (55.599%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.672     2.128    sevenSeg/anAssrt/count[1]
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.152     2.280 r  sevenSeg/anAssrt/anode_assert_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.755     6.035    anode_assert_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.761 r  anode_assert_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.761    anode_assert[6]
    K2                                                                r  anode_assert[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.366ns (46.583%)  route 5.007ns (53.417%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          1.562     2.018    sevenSeg/anAssrt/count[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.142 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.975     3.117    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_14_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     3.241 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.660     3.901    sevenSeg/anAssrt/sel0[2]
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.124     4.025 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.810     5.835    segs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538     9.374 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.374    segs[6]
    L18                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 4.126ns (49.373%)  route 4.231ns (50.627%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[2]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sevenSeg/anAssrt/count_reg[2]/Q
                         net (fo=19, routed)          1.141     1.597    sevenSeg/anAssrt/count[2]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.124     1.721 r  sevenSeg/anAssrt/anode_assert_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.090     4.811    anode_assert_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     8.357 r  anode_assert_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.357    anode_assert[2]
    T9                                                                r  anode_assert[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.115ns (51.931%)  route 3.809ns (48.069%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[2]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  sevenSeg/anAssrt/count_reg[2]/Q
                         net (fo=19, routed)          0.862     1.318    sevenSeg/anAssrt/count[2]
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.124     1.442 r  sevenSeg/anAssrt/anode_assert_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.947     4.389    anode_assert_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535     7.923 r  anode_assert_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.923    anode_assert[7]
    U13                                                               r  anode_assert[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/anAssrt/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          0.142     0.283    sevenSeg/anAssrt/count[1]
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.045     0.328 r  sevenSeg/anAssrt/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    sevenSeg/anAssrt/count[2]_i_1_n_0
    SLICE_X1Y40          FDCE                                         r  sevenSeg/anAssrt/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/anAssrt/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[0]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sevenSeg/anAssrt/count_reg[0]/Q
                         net (fo=21, routed)          0.181     0.322    sevenSeg/anAssrt/count[0]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  sevenSeg/anAssrt/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    sevenSeg/anAssrt/count[0]_i_1_n_0
    SLICE_X5Y40          FDCE                                         r  sevenSeg/anAssrt/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sevenSeg/anAssrt/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.803%)  route 0.229ns (55.197%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          0.229     0.370    sevenSeg/anAssrt/count[1]
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.045     0.415 r  sevenSeg/anAssrt/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.415    sevenSeg/anAssrt/count[1]_i_1_n_0
    SLICE_X0Y40          FDCE                                         r  sevenSeg/anAssrt/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/anAssrt/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.238ns (23.809%)  route 0.763ns (76.191%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.763     1.001    sevenSeg/anAssrt/reset_IBUF
    SLICE_X5Y40          FDCE                                         f  sevenSeg/anAssrt/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/anAssrt/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.238ns (22.056%)  route 0.842ns (77.944%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.842     1.081    sevenSeg/anAssrt/reset_IBUF
    SLICE_X1Y40          FDCE                                         f  sevenSeg/anAssrt/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/anAssrt/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.085ns  (logic 0.238ns (21.967%)  route 0.847ns (78.033%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  reset_IBUF_inst/O
                         net (fo=79, routed)          0.847     1.085    sevenSeg/anAssrt/reset_IBUF
    SLICE_X0Y40          FDCE                                         f  sevenSeg/anAssrt/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.487ns (72.197%)  route 0.573ns (27.803%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[2]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sevenSeg/anAssrt/count_reg[2]/Q
                         net (fo=19, routed)          0.157     0.298    sevenSeg/anAssrt/count[2]
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.048     0.346 r  sevenSeg/anAssrt/anode_assert_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.416     0.762    anode_assert_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.298     2.059 r  anode_assert_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.059    anode_assert[4]
    P14                                                               r  anode_assert[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.442ns (66.925%)  route 0.713ns (33.075%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[2]/C
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/anAssrt/count_reg[2]/Q
                         net (fo=19, routed)          0.220     0.361    sevenSeg/anAssrt/count[2]
    SLICE_X1Y42          LUT3 (Prop_lut3_I2_O)        0.045     0.406 r  sevenSeg/anAssrt/anode_assert_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.492     0.899    anode_assert_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.155 r  anode_assert_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.155    anode_assert[1]
    J18                                                               r  anode_assert[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.492ns (64.275%)  route 0.829ns (35.725%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          0.301     0.442    sevenSeg/anAssrt/count[1]
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.042     0.484 r  sevenSeg/anAssrt/anode_assert_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.528     1.012    anode_assert_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.322 r  anode_assert_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.322    anode_assert[0]
    J17                                                               r  anode_assert[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/anAssrt/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_assert[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.433ns (61.654%)  route 0.891ns (38.346%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDCE                         0.000     0.000 r  sevenSeg/anAssrt/count_reg[1]/C
    SLICE_X0Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sevenSeg/anAssrt/count_reg[1]/Q
                         net (fo=20, routed)          0.290     0.431    sevenSeg/anAssrt/count[1]
    SLICE_X0Y39          LUT3 (Prop_lut3_I1_O)        0.045     0.476 r  sevenSeg/anAssrt/anode_assert_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.601     1.077    anode_assert_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     2.323 r  anode_assert_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.323    anode_assert[3]
    J14                                                               r  anode_assert[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D8/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.741ns (45.120%)  route 5.767ns (54.880%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.191    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     5.610 f  D8/counter_reg[1]/Q
                         net (fo=4, routed)           0.813     6.423    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_2[1]
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.299     6.722 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.805     7.527    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.025     8.676    sevenSeg/anAssrt/sel0[1]
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.152     8.828 r  sevenSeg/anAssrt/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124    11.952    segs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.747    15.699 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.699    segs[0]
    T10                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.200ns  (logic 4.499ns (44.102%)  route 5.702ns (55.898%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.187    D3/CLK
    SLICE_X4Y40          FDRE                                         r  D3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419     5.606 f  D3/counter_reg[3]/Q
                         net (fo=4, routed)           0.955     6.561    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_0[3]
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.296     6.857 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.815     7.672    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     8.614    sevenSeg/anAssrt/sel0[3]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124     8.738 r  sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.114    11.852    segs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    15.387 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.387    segs[1]
    R10                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 4.735ns (47.974%)  route 5.135ns (52.026%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.191    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     5.610 r  D8/counter_reg[1]/Q
                         net (fo=4, routed)           0.813     6.423    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_2[1]
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.299     6.722 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.805     7.527    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     8.601    sevenSeg/anAssrt/sel0[1]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.149     8.750 r  sevenSeg/anAssrt/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.568    11.317    segs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.744    15.062 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.062    segs[5]
    T11                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 4.502ns (46.833%)  route 5.110ns (53.167%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.191    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     5.610 r  D8/counter_reg[1]/Q
                         net (fo=4, routed)           0.813     6.423    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_2[1]
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.299     6.722 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.805     7.527    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.025     8.676    sevenSeg/anAssrt/sel0[1]
    SLICE_X0Y40          LUT4 (Prop_lut4_I0_O)        0.124     8.800 r  sevenSeg/anAssrt/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.467    11.267    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    14.803 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.803    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 4.484ns (47.779%)  route 4.901ns (52.221%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.191    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     5.610 f  D8/counter_reg[1]/Q
                         net (fo=4, routed)           0.813     6.423    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_2[1]
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.299     6.722 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.805     7.527    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.950     8.601    sevenSeg/anAssrt/sel0[1]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124     8.725 r  sevenSeg/anAssrt/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.333    11.057    segs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.575 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.575    segs[4]
    P15                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.354ns  (logic 4.701ns (50.252%)  route 4.653ns (49.748%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.187    D3/CLK
    SLICE_X4Y40          FDRE                                         r  D3/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.419     5.606 f  D3/counter_reg[3]/Q
                         net (fo=4, routed)           0.955     6.561    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_0[3]
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.296     6.857 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.815     7.672    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_11_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.796 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     8.614    sevenSeg/anAssrt/sel0[3]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.153     8.767 r  sevenSeg/anAssrt/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.832    segs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.709    14.541 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.541    segs[2]
    K16                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D8/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.504ns (50.225%)  route 4.464ns (49.775%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.191    D8/CLK
    SLICE_X0Y42          FDRE                                         r  D8/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.419     5.610 r  D8/counter_reg[1]/Q
                         net (fo=4, routed)           0.813     6.423    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3_2[1]
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.299     6.722 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.805     7.527    sevenSeg/anAssrt/segs_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     7.651 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.036     8.687    sevenSeg/anAssrt/sel0[1]
    SLICE_X0Y40          LUT4 (Prop_lut4_I2_O)        0.124     8.811 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.810    10.621    segs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.159 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.159    segs[6]
    L18                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D5/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.510ns (69.378%)  route 0.667ns (30.622%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  D5/counter_reg[3]/Q
                         net (fo=4, routed)           0.115     1.752    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[3]
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.098     1.850 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.161     2.011    sevenSeg/anAssrt/sel0[3]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.045     2.056 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.447    segs_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.686 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.686    segs[6]
    L18                                                               r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.550ns (63.938%)  route 0.874ns (36.062%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 f  D5/counter_reg[2]/Q
                         net (fo=5, routed)           0.208     1.846    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[2]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.099     1.945 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.175     2.120    sevenSeg/anAssrt/sel0[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.051     2.171 r  sevenSeg/anAssrt/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.661    segs_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.272     3.933 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.933    segs[2]
    K16                                                               r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.490ns (60.491%)  route 0.973ns (39.509%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 f  D5/counter_reg[3]/Q
                         net (fo=4, routed)           0.115     1.752    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[3]
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.098     1.850 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.220     2.070    sevenSeg/anAssrt/sel0[3]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.045     2.115 r  sevenSeg/anAssrt/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.639     2.753    segs_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.972 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.972    segs[4]
    P15                                                               r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.467ns (57.649%)  route 1.078ns (42.351%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D5/counter_reg[0]/Q
                         net (fo=6, routed)           0.227     1.878    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.200     2.122    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y40          LUT4 (Prop_lut4_I2_O)        0.045     2.167 r  sevenSeg/anAssrt/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.818    segs_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     4.055 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.055    segs[3]
    K13                                                               r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.579ns (59.593%)  route 1.071ns (40.407%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 f  D5/counter_reg[3]/Q
                         net (fo=4, routed)           0.115     1.752    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[3]
    SLICE_X3Y41          LUT6 (Prop_lut6_I2_O)        0.098     1.850 f  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.220     2.070    sevenSeg/anAssrt/sel0[3]
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.049     2.119 r  sevenSeg/anAssrt/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.737     2.855    segs_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.304     4.160 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.160    segs[5]
    T11                                                               r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.508ns (52.894%)  route 1.343ns (47.106%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  D5/counter_reg[2]/Q
                         net (fo=5, routed)           0.208     1.846    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[2]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.099     1.945 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.175     2.120    sevenSeg/anAssrt/sel0[2]
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.045     2.165 r  sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.960     3.125    segs_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     4.361 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.361    segs[1]
    R10                                                               r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.538ns (52.339%)  route 1.401ns (47.661%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.509    D5/CLK
    SLICE_X3Y41          FDRE                                         r  D5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  D5/counter_reg[0]/Q
                         net (fo=6, routed)           0.227     1.878    sevenSeg/anAssrt/segs_OBUF[1]_inst_i_1_0[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  sevenSeg/anAssrt/segs_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.200     2.122    sevenSeg/anAssrt/sel0[0]
    SLICE_X0Y40          LUT4 (Prop_lut4_I1_O)        0.045     2.167 r  sevenSeg/anAssrt/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.974     3.141    segs_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.307     4.448 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.448    segs[0]
    T10                                                               r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D4/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 1.718ns (32.849%)  route 3.513ns (67.151%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.574     4.045    D4/reset_IBUF
    SLICE_X1Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.169 r  D4/overflow_i_2__1/O
                         net (fo=1, routed)           0.939     5.107    D4/overflow_i_2__1_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124     5.231 r  D4/overflow_i_1__1/O
                         net (fo=1, routed)           0.000     5.231    D4/overflow_i_1__1_n_0
    SLICE_X2Y41          FDRE                                         r  D4/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521     4.893    D4/CLK
    SLICE_X2Y41          FDRE                                         r  D4/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D2/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.718ns (34.386%)  route 3.279ns (65.614%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.976     4.447    D2/reset_IBUF
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.571 r  D2/overflow_i_2__0/O
                         net (fo=1, routed)           0.303     4.873    D2/overflow_i_2__0_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.124     4.997 r  D2/overflow_i_1__0/O
                         net (fo=1, routed)           0.000     4.997    D2/overflow_i_1__0_n_0
    SLICE_X4Y41          FDRE                                         r  D2/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519     4.891    D2/CLK
    SLICE_X4Y41          FDRE                                         r  D2/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/urica/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.470ns (32.837%)  route 3.007ns (67.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.007     4.478    sevenSeg/urica/reset_IBUF
    SLICE_X6Y43          FDCE                                         f  sevenSeg/urica/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520     4.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/urica/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.470ns (32.837%)  route 3.007ns (67.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.007     4.478    sevenSeg/urica/reset_IBUF
    SLICE_X6Y43          FDCE                                         f  sevenSeg/urica/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520     4.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/urica/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.470ns (32.837%)  route 3.007ns (67.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.007     4.478    sevenSeg/urica/reset_IBUF
    SLICE_X6Y43          FDCE                                         f  sevenSeg/urica/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520     4.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sevenSeg/urica/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.470ns (32.837%)  route 3.007ns (67.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          3.007     4.478    sevenSeg/urica/reset_IBUF
    SLICE_X6Y43          FDCE                                         f  sevenSeg/urica/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520     4.892    sevenSeg/urica/time_tick_reg_0
    SLICE_X6Y43          FDCE                                         r  sevenSeg/urica/counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D7/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 1.718ns (38.805%)  route 2.710ns (61.195%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.274     3.745    D7/reset_IBUF
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.869 r  D7/overflow_i_2__5/O
                         net (fo=1, routed)           0.436     4.304    D7/overflow_i_2__5_n_0
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.124     4.428 r  D7/overflow_i_1__5/O
                         net (fo=1, routed)           0.000     4.428    D7/overflow_i_1__5_n_0
    SLICE_X0Y41          FDRE                                         r  D7/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521     4.893    D7/CLK
    SLICE_X0Y41          FDRE                                         r  D7/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D1/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.375ns  (logic 1.718ns (39.280%)  route 2.656ns (60.720%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.078     3.548    D1/reset_IBUF
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.672 r  D1/overflow_i_2/O
                         net (fo=1, routed)           0.579     4.251    D1/overflow_i_2_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.124     4.375 r  D1/overflow_i_1/O
                         net (fo=1, routed)           0.000     4.375    D1/overflow_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  D1/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519     4.891    D1/CLK
    SLICE_X5Y42          FDRE                                         r  D1/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            urica/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.470ns (35.075%)  route 2.722ns (64.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.722     4.192    urica/reset_IBUF
    SLICE_X2Y43          FDCE                                         f  urica/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.522     4.894    urica/CLK
    SLICE_X2Y43          FDCE                                         r  urica/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            urica/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.192ns  (logic 1.470ns (35.075%)  route 2.722ns (64.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=79, routed)          2.722     4.192    urica/reset_IBUF
    SLICE_X2Y43          FDCE                                         f  urica/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.522     4.894    urica/CLK
    SLICE_X2Y43          FDCE                                         r  urica/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D5/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.283ns (37.660%)  route 0.469ns (62.340%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.469     0.707    D5/reset_IBUF
    SLICE_X3Y39          LUT3 (Prop_lut3_I2_O)        0.045     0.752 r  D5/overflow_i_1__2/O
                         net (fo=1, routed)           0.000     0.752    D5/overflow_i_1__2_n_0
    SLICE_X3Y39          FDRE                                         r  D5/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D5/CLK
    SLICE_X3Y39          FDRE                                         r  D5/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D3/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.283ns (37.412%)  route 0.474ns (62.588%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.474     0.712    D3/reset_IBUF
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.045     0.757 r  D3/overflow_i_1__4/O
                         net (fo=1, routed)           0.000     0.757    D3/overflow_i_1__4_n_0
    SLICE_X2Y39          FDRE                                         r  D3/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D3/CLK
    SLICE_X2Y39          FDRE                                         r  D3/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D4/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.238ns (28.738%)  route 0.591ns (71.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.591     0.829    D4/reset_IBUF
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D4/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.238ns (28.738%)  route 0.591ns (71.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.591     0.829    D4/reset_IBUF
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D4/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.238ns (28.738%)  route 0.591ns (71.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.591     0.829    D4/reset_IBUF
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D4/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.238ns (28.738%)  route 0.591ns (71.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.591     0.829    D4/reset_IBUF
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.024    D4/CLK
    SLICE_X1Y39          FDRE                                         r  D4/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D7/overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.283ns (31.296%)  route 0.622ns (68.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.622     0.860    D7/reset_IBUF
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.905 r  D7/overflow_i_1__5/O
                         net (fo=1, routed)           0.000     0.905    D7/overflow_i_1__5_n_0
    SLICE_X0Y41          FDRE                                         r  D7/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D7/CLK
    SLICE_X0Y41          FDRE                                         r  D7/overflow_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D6/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.238ns (26.082%)  route 0.676ns (73.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.676     0.914    D6/reset_IBUF
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D6/CLK
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D6/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.238ns (26.082%)  route 0.676ns (73.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.676     0.914    D6/reset_IBUF
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D6/CLK
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D6/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.238ns (26.082%)  route 0.676ns (73.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=79, routed)          0.676     0.914    D6/reset_IBUF
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.025    D6/CLK
    SLICE_X3Y40          FDRE                                         r  D6/counter_reg[2]/C





