{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529721146058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529721146059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 23 02:32:25 2018 " "Processing started: Sat Jun 23 02:32:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529721146059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721146059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA1_4bit -c LVDS_echo_FPGA1_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721146059 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529721146393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_onchip_memory2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_onchip_memory2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "6 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "7 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "8 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "9 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "10 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "11 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "12 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "13 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "14 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "15 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "16 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "17 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "18 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "19 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "20 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""} { "Info" "ISGN_ENTITY_NAME" "21 LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu " "Found entity 21: LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_nios2_gen2_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_nios2_gen2_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162610 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162612 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162615 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529721162616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162617 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_mm_interconnect_0_router " "Found entity 2: LVDS_echo_FPGA12_qsys_mm_interconnect_0_router" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_mm_interconnect_0 " "Found entity 1: LVDS_echo_FPGA12_qsys_mm_interconnect_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162635 ""} { "Info" "ISGN_ENTITY_NAME" "2 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Found entity 2: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162635 ""} { "Info" "ISGN_ENTITY_NAME" "3 LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: LVDS_echo_FPGA12_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162635 ""} { "Info" "ISGN_ENTITY_NAME" "4 LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Found entity 4: LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162635 ""} { "Info" "ISGN_ENTITY_NAME" "5 LVDS_echo_FPGA12_qsys_jtag_uart_0 " "Found entity 5: LVDS_echo_FPGA12_qsys_jtag_uart_0" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys_irq_mapper " "Found entity 1: LVDS_echo_FPGA12_qsys_irq_mapper" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162652 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "src_files/tb.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO1 " "Found entity 1: SyncFIFO1" {  } { { "src_files/SyncFIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO " "Found entity 1: SyncFIFO" {  } { { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "src_files/SizedFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RevertReg.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RevertReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RevertReg " "Found entity 1: RevertReg" {  } { { "src_files/RevertReg.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RevertReg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFileLoadSyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFileLoadSyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src_files/RegFileLoadSyn.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162669 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src_files/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src_files/RegFile_1port.v(50)" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162670 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/RegFile.v(71) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/RegFile.v(71)" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile.v" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src_files/module_outport_encoder.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src_files/module_gen_grant_carry.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga2 " "Found entity 1: mkTop_fpga2" {  } { { "src_files/mkTop_fpga2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga1 " "Found entity 1: mkTop_fpga1" {  } { { "src_files/mkTop_fpga1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTb.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTb " "Found entity 1: mkTb" {  } { { "src_files/mkTb.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkSepRouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkSepRouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src_files/mkSepRouterAllocator.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src_files/mkRouterOutputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterOutputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src_files/mkRouterOutputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterOutputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src_files/mkRouterInputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src_files/mkOutputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_host.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_host " "Found entity 1: mkNodeTask_host" {  } { { "src_files/mkNodeTask_host.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga2_5 " "Found entity 1: mkNodeTask_fpga2_5" {  } { { "src_files/mkNodeTask_fpga2_5.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga2_5.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga1_4 " "Found entity 1: mkNodeTask_fpga1_4" {  } { { "src_files/mkNodeTask_fpga1_4.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga1_4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo2 " "Found entity 1: mkNodeTask_echo2" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo1 " "Found entity 1: mkNodeTask_echo1" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple2 " "Found entity 1: mkNetworkSimple2" {  } { { "src_files/mkNetworkSimple2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple1 " "Found entity 1: mkNetworkSimple1" {  } { { "src_files/mkNetworkSimple1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkMFpgaTop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkMFpgaTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkMFpgaTop " "Found entity 1: mkMFpgaTop" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkMFpgaTop.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkIQRouterCoreSimple.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkIQRouterCoreSimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkIQRouterCoreSimple " "Found entity 1: mkIQRouterCoreSimple" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInterFPGA_LVDS.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInterFPGA_LVDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInterFPGA_LVDS " "Found entity 1: mkInterFPGA_LVDS" {  } { { "src_files/mkInterFPGA_LVDS.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInterFPGA_LVDS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputQueue " "Found entity 1: mkInputQueue" {  } { { "src_files/mkInputQueue.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputQueue.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src_files/mkInputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkCnctBridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkCnctBridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkCnctBridge " "Found entity 1: mkCnctBridge" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/LVDS_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/LVDS_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_fpga " "Found entity 1: LVDS_fpga" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA12_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA12_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA12_TopNiosInterface " "Found entity 1: FPGA12_TopNiosInterface" {  } { { "src_files/FPGA12_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA12_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA2_rst_TopInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA2_rst_TopInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2_rst_TopInterface " "Found entity 1: FPGA2_rst_TopInterface" {  } { { "src_files/FPGA2_rst_TopInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FPGA1_TopNiosInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FPGA1_TopNiosInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA1_TopNiosInterface " "Found entity 1: FPGA1_TopNiosInterface" {  } { { "src_files/FPGA1_TopNiosInterface.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO10.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO10 " "Found entity 1: FIFO10" {  } { { "src_files/FIFO10.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "src_files/FIFO2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "src_files/FIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FIFO1.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src_files/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/clk_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/clk_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter " "Found entity 1: clk_counter" {  } { { "src_files/clk_counter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/clk_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162766 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2Load.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2Load.v(65)" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2Load.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2Load " "Found entity 1: BRAM2Load" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BELoad.v(67) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BELoad.v(67)" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BELoad.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BELoad " "Found entity 1: BRAM2BELoad" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162770 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BE.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BE.v(65)" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BE.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BE " "Found entity 1: BRAM2BE" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162772 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2.v(63) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2.v(63)" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2 " "Found entity 1: BRAM2" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162773 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1Load.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1Load.v(52)" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1Load.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1Load " "Found entity 1: BRAM1Load" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162774 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BELoad.v(54) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BELoad.v(54)" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BELoad.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BELoad " "Found entity 1: BRAM1BELoad" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162775 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BE.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BE.v(52)" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BE.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BE " "Found entity 1: BRAM1BE" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162776 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1.v(50) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1.v(50)" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1 " "Found entity 1: BRAM1" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/BRAM1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162777 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src_files/Bram.v(9) " "Unrecognized synthesis attribute \"ram_style\" at src_files/Bram.v(9)" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Bram.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bram " "Found entity 1: Bram" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Bram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Both_FPGA_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Both_FPGA_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Both_FPGA_Top " "Found entity 1: Both_FPGA_Top" {  } { { "src_files/Both_FPGA_Top.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_echo_FPGA12_qsys " "Found entity 1: LVDS_echo_FPGA12_qsys" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721162780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721162780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LVDS_echo_FPGA12_qsys " "Elaborating entity \"LVDS_echo_FPGA12_qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529721162982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Both_FPGA_Top Both_FPGA_Top:lvds_echo_fpga12_4bit_0 " "Elaborating entity \"Both_FPGA_Top\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "lvds_echo_fpga12_4bit_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA1_TopNiosInterface Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1 " "Elaborating entity \"FPGA1_TopNiosInterface\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\"" {  } { { "src_files/Both_FPGA_Top.v" "F1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1 " "Elaborating entity \"mkTop_fpga1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\"" {  } { { "src_files/FPGA1_TopNiosInterface.v" "T1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f " "Elaborating entity \"SizedFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\"" {  } { { "src_files/mkTop_fpga1.v" "flitsr_port_in_0_f" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc " "Elaborating entity \"mkNetworkSimple1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\"" {  } { { "src_files/mkTop_fpga1.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163174 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163175 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163191 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163192 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163192 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163192 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163192 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163193 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163193 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163193 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163203 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163204 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163220 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721163221 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkIQRouterCoreSimple Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core " "Elaborating entity \"mkIQRouterCoreSimple\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_router_core" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple1.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL mkIQRouterCoreSimple.v(1592) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object \"inPortVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163238 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkIQRouterCoreSimple.v(1597) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object \"inPortVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163238 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkIQRouterCoreSimple.v(1602) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object \"inPortVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkIQRouterCoreSimple.v(1607) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object \"inPortVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkIQRouterCoreSimple.v(1612) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object \"inPortVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_5 mkIQRouterCoreSimple.v(1617) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object \"inPortVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_6 mkIQRouterCoreSimple.v(1622) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object \"inPortVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_7 mkIQRouterCoreSimple.v(1627) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object \"inPortVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL mkIQRouterCoreSimple.v(1632) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object \"lockedVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkIQRouterCoreSimple.v(1636) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object \"lockedVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkIQRouterCoreSimple.v(1640) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object \"lockedVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkIQRouterCoreSimple.v(1644) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object \"lockedVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkIQRouterCoreSimple.v(1648) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object \"lockedVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_5 mkIQRouterCoreSimple.v(1652) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object \"lockedVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_6 mkIQRouterCoreSimple.v(1656) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object \"lockedVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_7 mkIQRouterCoreSimple.v(1660) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object \"lockedVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkIQRouterCoreSimple.v(1664) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkIQRouterCoreSimple.v(1668) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163239 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkIQRouterCoreSimple.v(1672) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkIQRouterCoreSimple.v(1676) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkIQRouterCoreSimple.v(1680) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_5 mkIQRouterCoreSimple.v(1684) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object \"selectedIO_reg_0_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_6 mkIQRouterCoreSimple.v(1688) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object \"selectedIO_reg_0_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_7 mkIQRouterCoreSimple.v(1692) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object \"selectedIO_reg_0_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkIQRouterCoreSimple.v(1696) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkIQRouterCoreSimple.v(1700) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkIQRouterCoreSimple.v(1704) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkIQRouterCoreSimple.v(1708) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkIQRouterCoreSimple.v(1712) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_5 mkIQRouterCoreSimple.v(1716) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object \"selectedIO_reg_1_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_6 mkIQRouterCoreSimple.v(1720) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object \"selectedIO_reg_1_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_7 mkIQRouterCoreSimple.v(1724) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object \"selectedIO_reg_1_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkIQRouterCoreSimple.v(1728) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkIQRouterCoreSimple.v(1732) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkIQRouterCoreSimple.v(1736) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163240 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkIQRouterCoreSimple.v(1740) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkIQRouterCoreSimple.v(1744) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_5 mkIQRouterCoreSimple.v(1748) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object \"selectedIO_reg_2_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_6 mkIQRouterCoreSimple.v(1752) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object \"selectedIO_reg_2_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_7 mkIQRouterCoreSimple.v(1756) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object \"selectedIO_reg_2_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkIQRouterCoreSimple.v(1760) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkIQRouterCoreSimple.v(1764) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkIQRouterCoreSimple.v(1768) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkIQRouterCoreSimple.v(1772) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkIQRouterCoreSimple.v(1776) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_5 mkIQRouterCoreSimple.v(1780) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object \"selectedIO_reg_3_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_6 mkIQRouterCoreSimple.v(1784) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object \"selectedIO_reg_3_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_7 mkIQRouterCoreSimple.v(1788) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object \"selectedIO_reg_3_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkIQRouterCoreSimple.v(1792) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkIQRouterCoreSimple.v(1796) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163241 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkIQRouterCoreSimple.v(1800) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkIQRouterCoreSimple.v(1804) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkIQRouterCoreSimple.v(1808) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_5 mkIQRouterCoreSimple.v(1812) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object \"selectedIO_reg_4_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_6 mkIQRouterCoreSimple.v(1816) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object \"selectedIO_reg_4_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_7 mkIQRouterCoreSimple.v(1820) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object \"selectedIO_reg_4_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5 mkIQRouterCoreSimple.v(1824) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object \"selectedIO_reg_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_1 mkIQRouterCoreSimple.v(1828) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object \"selectedIO_reg_5_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_2 mkIQRouterCoreSimple.v(1832) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object \"selectedIO_reg_5_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_3 mkIQRouterCoreSimple.v(1836) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object \"selectedIO_reg_5_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_4 mkIQRouterCoreSimple.v(1840) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object \"selectedIO_reg_5_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_5 mkIQRouterCoreSimple.v(1844) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object \"selectedIO_reg_5_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_6 mkIQRouterCoreSimple.v(1848) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object \"selectedIO_reg_5_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_7 mkIQRouterCoreSimple.v(1852) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object \"selectedIO_reg_5_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6 mkIQRouterCoreSimple.v(1856) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object \"selectedIO_reg_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_1 mkIQRouterCoreSimple.v(1860) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object \"selectedIO_reg_6_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_2 mkIQRouterCoreSimple.v(1864) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object \"selectedIO_reg_6_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_3 mkIQRouterCoreSimple.v(1868) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object \"selectedIO_reg_6_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_4 mkIQRouterCoreSimple.v(1872) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object \"selectedIO_reg_6_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_5 mkIQRouterCoreSimple.v(1876) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object \"selectedIO_reg_6_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163242 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_6 mkIQRouterCoreSimple.v(1880) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object \"selectedIO_reg_6_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_7 mkIQRouterCoreSimple.v(1884) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object \"selectedIO_reg_6_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7 mkIQRouterCoreSimple.v(1888) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object \"selectedIO_reg_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_1 mkIQRouterCoreSimple.v(1892) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object \"selectedIO_reg_7_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_2 mkIQRouterCoreSimple.v(1896) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object \"selectedIO_reg_7_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_3 mkIQRouterCoreSimple.v(1900) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object \"selectedIO_reg_7_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_4 mkIQRouterCoreSimple.v(1904) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object \"selectedIO_reg_7_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_5 mkIQRouterCoreSimple.v(1908) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object \"selectedIO_reg_7_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_6 mkIQRouterCoreSimple.v(1912) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object \"selectedIO_reg_7_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_7 mkIQRouterCoreSimple.v(1916) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object \"selectedIO_reg_7_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 1916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163243 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021 mkIQRouterCoreSimple.v(2025) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022 mkIQRouterCoreSimple.v(2026) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023 mkIQRouterCoreSimple.v(2027) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024 mkIQRouterCoreSimple.v(2028) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025 mkIQRouterCoreSimple.v(2029) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026 mkIQRouterCoreSimple.v(2030) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027 mkIQRouterCoreSimple.v(2031) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163244 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020 mkIQRouterCoreSimple.v(2101) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163245 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputQueue Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers " "Elaborating entity \"mkInputQueue\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "flitBuffers" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "src_files/mkInputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInputQueue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "outPortFIFOs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163382 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721163382 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "routerAlloc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "inputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120\"" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_120" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkRouterInputArbitersRoundRobin.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "outputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkSepRouterAllocator.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "instance_outport_encoder_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkIQRouterCoreSimple.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721163981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_host Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0 " "Elaborating entity \"mkNodeTask_host\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_host.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_host.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165525 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165526 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0 " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0\"" {  } { { "src_files/mkCnctBridge.v" "flitsFromNw_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1 " "Elaborating entity \"mkNodeTask_echo1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo1.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165567 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo1.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo1.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo1.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo1.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo1.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo1.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165568 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo1.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165569 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo1.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165569 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo1.v(533) " "Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165570 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo1.v(534) " "Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165570 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo1.v(535) " "Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165570 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo1.v(536) " "Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165571 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo1.v(537) " "Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165571 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo1.v(538) " "Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721165571 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo1.v(1503) " "Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 1503 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529721165590 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo1.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165768 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "core_mergeF_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0 " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0\"" {  } { { "src_files/mkNodeTask_echo1.v" "pkt_nw2c_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "splf_c2nw_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga1_4 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4 " "Elaborating entity \"mkNodeTask_fpga1_4\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga1_4.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga1_4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165923 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721165924 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|mkTop_fpga1:T1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInterFPGA_LVDS Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4 " "Elaborating entity \"mkInterFPGA_LVDS\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\"" {  } { { "src_files/mkTop_fpga1.v" "xfpga4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_ " "Elaborating entity \"SyncFIFO\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\"" {  } { { "src_files/mkInterFPGA_LVDS.v" "outin_" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkInterFPGA_LVDS.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_fpga Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1 " "Elaborating entity \"LVDS_fpga\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\"" {  } { { "src_files/FPGA1_TopNiosInterface.v" "fpga1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA1_TopNiosInterface.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721165996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\"" {  } { { "src_files/LVDS_fpga.v" "tx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "ALTLVDS_TX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 200 " "Parameter \"output_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166154 ""}  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/tx.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721166154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_lvds_tx.v 6 6 " "Found 6 design units, including 6 entities, in source file db/tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ddio_out " "Found entity 1: tx_ddio_out" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_cmpr " "Found entity 2: tx_cmpr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_cntr " "Found entity 3: tx_cntr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_shift_reg " "Found entity 4: tx_shift_reg" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""} { "Info" "ISGN_ENTITY_NAME" "5 tx_shift_reg1 " "Found entity 5: tx_shift_reg1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""} { "Info" "ISGN_ENTITY_NAME" "6 tx_lvds_tx " "Found entity 6: tx_lvds_tx" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721166215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_lvds_tx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated " "Elaborating entity \"tx_lvds_tx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dffe19a tx_lvds_tx.v(355) " "Verilog HDL or VHDL warning at tx_lvds_tx.v(355): object \"dffe19a\" assigned a value but never read" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721166218 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA1_TopNiosInterface:F1|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out " "Elaborating entity \"tx_ddio_out\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\"" {  } { { "db/tx_lvds_tx.v" "ddio_out" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cmpr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10 " "Elaborating entity \"tx_cmpr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10\"" {  } { { "db/tx_lvds_tx.v" "cmpr10" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cntr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13 " "Elaborating entity \"tx_cntr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13\"" {  } { { "db/tx_lvds_tx.v" "cntr13" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift " "Elaborating entity \"tx_shift_reg\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift\"" {  } { { "db/tx_lvds_tx.v" "outclk_shift" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg1 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23 " "Elaborating entity \"tx_shift_reg1\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23\"" {  } { { "db/tx_lvds_tx.v" "shift_reg23" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/tx_lvds_tx.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\"" {  } { { "src_files/LVDS_fpga.v" "rx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/LVDS_fpga.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "ALTLVDS_RX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721166327 ""}  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/rx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721166327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_lvds_ddio_in " "Found entity 1: rx_lvds_ddio_in" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166390 ""} { "Info" "ISGN_ENTITY_NAME" "2 rx_dffpipe " "Found entity 2: rx_dffpipe" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166390 ""} { "Info" "ISGN_ENTITY_NAME" "3 rx_cntr " "Found entity 3: rx_cntr" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166390 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_mux " "Found entity 4: rx_mux" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166390 ""} { "Info" "ISGN_ENTITY_NAME" "5 rx_lvds_rx " "Found entity 5: rx_lvds_rx" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721166390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721166390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_rx Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated " "Elaborating entity \"rx_lvds_rx\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_ddio_in Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in " "Elaborating entity \"rx_lvds_ddio_in\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\"" {  } { { "db/rx_lvds_rx.v" "ddio_in" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dffpipe Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe " "Elaborating entity \"rx_dffpipe\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe\"" {  } { { "db/rx_lvds_rx.v" "h_dffpipe" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cntr Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr " "Elaborating entity \"rx_cntr\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr\"" {  } { { "db/rx_lvds_rx.v" "bitslip_cntr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_mux Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux5a " "Elaborating entity \"rx_mux\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux5a\"" {  } { { "db/rx_lvds_rx.v" "h_mux5a" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/rx_lvds_rx.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2_rst_TopInterface Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2 " "Elaborating entity \"FPGA2_rst_TopInterface\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\"" {  } { { "src_files/Both_FPGA_Top.v" "F2" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/Both_FPGA_Top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1 " "Elaborating entity \"mkTop_fpga2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\"" {  } { { "src_files/FPGA2_rst_TopInterface.v" "T1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/FPGA2_rst_TopInterface.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc " "Elaborating entity \"mkNetworkSimple2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\"" {  } { { "src_files/mkTop_fpga2.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166552 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166553 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166553 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166565 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166566 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166578 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166578 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166578 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166578 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166579 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNetworkSimple2.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721166592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166594 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529721166595 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga2_5 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5 " "Elaborating entity \"mkNodeTask_fpga2_5\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_5" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga2_5.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_fpga2_5.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168363 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo2 Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6 " "Elaborating entity \"mkNodeTask_echo2\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_6" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkTop_fpga2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo2.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo2.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo2.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo2.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo2.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo2.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo2.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168389 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo2.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168390 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo2.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168390 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo2.v(533) " "Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo2.v(534) " "Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo2.v(535) " "Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo2.v(536) " "Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo2.v(537) " "Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo2.v(538) " "Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529721168392 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo2.v(1512) " "Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 1512 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529721168404 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo2.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkNodeTask_echo2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529721168557 "|LVDS_echo_FPGA12_qsys|Both_FPGA_Top:lvds_echo_fpga12_4bit_0|FPGA2_rst_TopInterface:F2|mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_counter clk_counter:clk_counter_0 " "Elaborating entity \"clk_counter\" for hierarchy \"clk_counter:clk_counter_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "clk_counter_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "jtag_uart_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "wfifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721168871 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721168871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721168916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721168916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721168921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721168921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721168928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721168928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721168976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721168976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721168977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721169026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721169026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721169027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721169080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721169080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721169081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r:the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "the_LVDS_echo_FPGA12_qsys_jtag_uart_0_scfifo_r" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721169089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721169458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721169490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721169490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721169490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721169490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721169490 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721169490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:LVDS_echo_FPGA12_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "nios2_gen2_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" "cpu" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170246 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721170246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721170296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721170296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170403 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721170403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170754 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721170754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721170811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721170811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_ocimem\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721170979 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721170979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721170985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LVDS_echo_FPGA12_qsys_nios2_gen2_0:nios2_gen2_0\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu:cpu\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_nios2_oci\|LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_onchip_memory2_0 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_onchip_memory2_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "onchip_memory2_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"LVDS_echo_FPGA12_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721171493 ""}  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721171493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ee1 " "Found entity 1: altsyncram_3ee1" {  } { { "db/altsyncram_3ee1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_3ee1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721171546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721171546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ee1 LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ee1:auto_generated " "Elaborating entity \"altsyncram_3ee1\" for hierarchy \"LVDS_echo_FPGA12_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_3ee1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "mm_interconnect_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721171889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clk_counter_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clk_counter_0_avalon_slave_0_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "clk_counter_0_avalon_slave_0_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_4bit_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lvds_echo_fpga12_4bit_0_avalon_slave_0_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "lvds_echo_fpga12_4bit_0_avalon_slave_0_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router:router\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001:router_001\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_002" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002:router_002\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "router_005" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005:router_005\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LVDS_echo_FPGA12_qsys_mm_interconnect_0:mm_interconnect_0\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_echo_FPGA12_qsys_irq_mapper LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper " "Elaborating entity \"LVDS_echo_FPGA12_qsys_irq_mapper\" for hierarchy \"LVDS_echo_FPGA12_qsys_irq_mapper:irq_mapper\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "irq_mapper" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "rst_controller" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "rst_controller_001" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721172589 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529721176708 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.23.02:33:04 Progress: Loading slda3ffa9be/alt_sld_fab_wrapper_hw.tcl " "2018.06.23.02:33:04 Progress: Loading slda3ffa9be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721184354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721188105 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721188377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721189936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721190136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721190349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721190592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721190603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721190603 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1529721191332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3ffa9be/alt_sld_fab.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721191782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721191782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721191964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721191964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721191966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721191966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721192109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721192109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721192279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721192279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721192279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/ip/slda3ffa9be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721192437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721192437 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred RAM node \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529721206983 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred RAM node \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529721206984 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "44 " "Found 44 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem " "RAM logic \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA2_rst_TopInterface:F2\|mkTop_fpga2:T1\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529721206985 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529721206985 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529721217940 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529721217940 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529721217940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721217988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"Both_FPGA_Top:lvds_echo_fpga12_4bit_0\|FPGA1_TopNiosInterface:F1\|mkTop_fpga1:T1\|SizedFIFO:flitsr_port_in_0_f\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 63 " "Parameter \"NUMWORDS_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 63 " "Parameter \"NUMWORDS_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529721217988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529721217988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/db/altsyncram_osg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529721218040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721218040 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1529721220316 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 145 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 393 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3488 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/src_files/SyncFIFO.v" 190 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_jtag_uart_0.v" 348 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2867 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 3867 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/submodules/LVDS_echo_FPGA12_qsys_nios2_gen2_0_cpu.v" 2084 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529721220914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529721220914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2\[5\] GND " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2\[5\]\" is stuck at GND" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529721230540 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_led_fpga2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1\[5\] GND " "Pin \"lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1\[5\]\" is stuck at GND" {  } { { "LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/LVDS_echo_FPGA12_qsys/synthesis/LVDS_echo_FPGA12_qsys.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529721230540 "|LVDS_echo_FPGA12_qsys|lvds_echo_fpga12_4bit_0_conduit_end_led_fpga1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529721230540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721231844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "921 " "921 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529721248909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.map.smsg " "Generated suppressed messages file /home/mohil/LVDS/LVDS_echo_FPGA1_4bit/output_files/LVDS_echo_FPGA1_4bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721250037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 4 4 0 0 " "Adding 16 node(s), including 4 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529721253961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529721253961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18919 " "Implemented 18919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529721256069 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529721256069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18666 " "Implemented 18666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529721256069 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529721256069 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529721256069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529721256069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1564 " "Peak virtual memory: 1564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529721256207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 23 02:34:16 2018 " "Processing ended: Sat Jun 23 02:34:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529721256207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529721256207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529721256207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529721256207 ""}
