    // x32 DDR
    .dck_post_pi    = 6,
    .cs_post_pi     = 4,
    .dqs_post_pi    = 1,
    .dq_post_pi     = 8,
    // RX Setting
    .rd_fifo        = 3,
    .dqs_en         = 4,
    .rd_odt         = 60,
    .rd_odt_odd     = 0,
    .dqs_rd_str_num = 2,
    .dq_rd_str_num  = 2,
    .cmd_rd_str_num = 1,
    .rx_rd_str_num  = 1,
    .rd_dly_pos_dq0 = 10,
    .rd_dly_pos_dq1 = 10,
    .rd_dly_pos_dq2 = 10,
    .rd_dly_pos_dq3 = 10,
    .rd_dly_pos_dq4 = 10,
    .rd_dly_pos_dq5 = 9,
    .rd_dly_pos_dq6 = 11,
    .rd_dly_pos_dq7 = 10,
    .rd_dly_neg_dq0 = 11,
    .rd_dly_neg_dq1 = 10,
    .rd_dly_neg_dq2 = 11,
    .rd_dly_neg_dq3 = 11,
    .rd_dly_neg_dq4 = 10,
    .rd_dly_neg_dq5 = 10,
    .rd_dly_neg_dq6 = 11,
    .rd_dly_neg_dq7 = 11,
