simpoint/cactusADM
[root]
type=Root
config.root.type,Root
children=system
config.root.children,config.system
eventq_index=0
config.root.eventq_index,0
full_system=false
config.root.full_system,false
sim_quantum=0
config.root.sim_quantum,0
time_sync_enable=false
config.root.time_sync_enable,false
time_sync_period=100000000000
config.root.time_sync_period,100000000000
time_sync_spin_threshold=100000000
config.root.time_sync_spin_threshold,100000000

[system]
type=System
config.system.type,System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus switch_cpus tol2bus voltage_domain
config.system.children,clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus switch_cpus tol2bus voltage_domain
boot_osflags=a
config.system.boot_osflags,a
cache_line_size=64
config.system.cache_line_size,64
clk_domain=system.clk_domain
config.system.clk_domain,config.system.clk_domain
default_p_state=UNDEFINED
config.system.default_p_state,UNDEFINED
eventq_index=0
config.system.eventq_index,0
exit_on_work_items=false
config.system.exit_on_work_items,false
init_param=0
config.system.init_param,0
kernel=
config.system.kernel,
kernel_addr_check=true
config.system.kernel_addr_check,true
load_addr_mask=1099511627775
config.system.load_addr_mask,1099511627775
load_offset=0
config.system.load_offset,0
mem_mode=atomic
config.system.mem_mode,atomic
mem_ranges=0:1073741823:0:0:0:0
config.system.mem_ranges,0:1073741823:0:0:0:0
memories=system.mem_ctrls
config.system.memories,config.system.mem_ctrls
mmap_using_noreserve=false
config.system.mmap_using_noreserve,false
multi_thread=false
config.system.multi_thread,false
num_work_ids=16
config.system.num_work_ids,16
p_state_clk_gate_bins=20
config.system.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.p_state_clk_gate_min,1000
power_model=Null
config.system.power_model,Null
readfile=
config.system.readfile,
symbolfile=
config.system.symbolfile,
thermal_components=
config.system.thermal_components,
thermal_model=Null
config.system.thermal_model,Null
work_begin_ckpt_count=0
config.system.work_begin_ckpt_count,0
work_begin_cpu_id_exit=-1
config.system.work_begin_cpu_id_exit,-1
work_begin_exit_count=0
config.system.work_begin_exit_count,0
work_cpus_ckpt_count=0
config.system.work_cpus_ckpt_count,0
work_end_ckpt_count=0
config.system.work_end_ckpt_count,0
work_end_exit_count=0
config.system.work_end_exit_count,0
work_item_id=-1
config.system.work_item_id,-1
system_port=system.membus.slave[0]
config.system.system_port,config.system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
config.system.clk_domain.type,SrcClockDomain
clock=1000
config.system.clk_domain.clock,1000
domain_id=-1
config.system.clk_domain.domain_id,-1
eventq_index=0
config.system.clk_domain.eventq_index,0
init_perf_level=0
config.system.clk_domain.init_perf_level,0
voltage_domain=system.voltage_domain
config.system.clk_domain.voltage_domain,config.system.voltage_domain

[system.cpu]
type=AtomicSimpleCPU
config.system.cpu0.type,AtomicSimpleCPU
children=apic_clk_domain dcache dtb dtb_walker_cache icache interrupts isa itb itb_walker_cache tracer workload
config.system.cpu0.children,apic_clk_domain dcache dtb dtb_walker_cache icache interrupts isa itb itb_walker_cache tracer workload
branchPred=Null
config.system.cpu0.branchPred,Null
checker=Null
config.system.cpu0.checker,Null
clk_domain=system.cpu_clk_domain
config.system.cpu0.clk_domain,config.system.cpu_clk_domain
cpu_id=0
config.system.cpu0.cpu_id,0
default_p_state=UNDEFINED
config.system.cpu0.default_p_state,UNDEFINED
do_checkpoint_insts=true
config.system.cpu0.do_checkpoint_insts,true
do_quiesce=true
config.system.cpu0.do_quiesce,true
do_statistics_insts=true
config.system.cpu0.do_statistics_insts,true
dtb=system.cpu0.dtb
config.system.cpu0.dtb,config.system.cpu0.dtb
eventq_index=0
config.system.cpu0.eventq_index,0
fastmem=false
config.system.cpu0.fastmem,false
function_trace=false
config.system.cpu0.function_trace,false
function_trace_start=0
config.system.cpu0.function_trace_start,0
interrupts=system.cpu0.interrupts
config.system.cpu0.interrupts,config.system.cpu0.interrupts
isa=system.cpu0.isa
config.system.cpu0.isa,config.system.cpu0.isa
itb=system.cpu0.itb
config.system.cpu0.itb,config.system.cpu0.itb
max_insts_all_threads=0
config.system.cpu0.max_insts_all_threads,0
max_insts_any_thread=0
config.system.cpu0.max_insts_any_thread,0
max_loads_all_threads=0
config.system.cpu0.max_loads_all_threads,0
max_loads_any_thread=0
config.system.cpu0.max_loads_any_thread,0
numThreads=1
config.system.cpu0.numThreads,1
p_state_clk_gate_bins=20
config.system.cpu0.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.power_model,Null
profile=0
config.system.cpu0.profile,0
progress_interval=0
config.system.cpu0.progress_interval,0
simpoint_start_insts=1000000 101000000
config.system.cpu0.simpoint_start_insts,1000000 101000000
simulate_data_stalls=false
config.system.cpu0.simulate_data_stalls,false
simulate_inst_stalls=false
config.system.cpu0.simulate_inst_stalls,false
socket_id=0
config.system.cpu0.socket_id,0
switched_out=false
config.system.cpu0.switched_out,false
system=system
config.system.cpu0.system,config.system
tracer=system.cpu0.tracer
config.system.cpu0.tracer,config.system.cpu0.tracer
width=1
config.system.cpu0.width,1
workload=system.cpu0.workload
config.system.cpu0.workload,config.system.cpu0.workload
dcache_port=system.cpu0.dcache.cpu_side
config.system.cpu0.dcache_port,config.system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side
config.system.cpu0.icache_port,config.system.cpu0.icache.cpu_side

[system.cpu0.apic_clk_domain]
type=DerivedClockDomain
config.system.cpu0.apic_clk_domain.type,DerivedClockDomain
clk_divider=16
config.system.cpu0.apic_clk_domain.clk_divider,16
clk_domain=system.cpu_clk_domain
config.system.cpu0.apic_clk_domain.clk_domain,config.system.cpu_clk_domain
eventq_index=0
config.system.cpu0.apic_clk_domain.eventq_index,0

[system.cpu0.dcache]
type=Cache
config.system.cpu0.dcache.type,Cache
children=tags
config.system.cpu0.dcache.children,tags
addr_ranges=0:18446744073709551615:0:0:0:0
config.system.cpu0.dcache.addr_ranges,0:18446744073709551615:0:0:0:0
assoc=8
config.system.cpu0.dcache.assoc,8
clk_domain=system.cpu_clk_domain
config.system.cpu0.dcache.clk_domain,config.system.cpu_clk_domain
clusivity=mostly_incl
config.system.cpu0.dcache.clusivity,mostly_incl
default_p_state=UNDEFINED
config.system.cpu0.dcache.default_p_state,UNDEFINED
demand_mshr_reserve=1
config.system.cpu0.dcache.demand_mshr_reserve,1
eventq_index=0
config.system.cpu0.dcache.eventq_index,0
hit_latency=2
config.system.cpu0.dcache.hit_latency,2
is_read_only=false
config.system.cpu0.dcache.is_read_only,false
max_miss_count=0
config.system.cpu0.dcache.max_miss_count,0
mshrs=4
config.system.cpu0.dcache.mshrs,4
p_state_clk_gate_bins=20
config.system.cpu0.dcache.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dcache.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dcache.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dcache.power_model,Null
prefetch_on_access=false
config.system.cpu0.dcache.prefetch_on_access,false
prefetcher=Null
config.system.cpu0.dcache.prefetcher,Null
response_latency=2
config.system.cpu0.dcache.response_latency,2
sequential_access=false
config.system.cpu0.dcache.sequential_access,false
size=32768
config.system.cpu0.dcache.size,32768
system=system
config.system.cpu0.dcache.system,config.system
tags=system.cpu0.dcache.tags
config.system.cpu0.dcache.tags,config.system.cpu0.dcache.tags
tgts_per_mshr=20
config.system.cpu0.dcache.tgts_per_mshr,20
write_buffers=8
config.system.cpu0.dcache.write_buffers,8
writeback_clean=false
config.system.cpu0.dcache.writeback_clean,false
cpu_side=system.cpu0.dcache_port
config.system.cpu0.dcache.cpu_side,config.system.cpu0.dcache_port
mem_side=system.tol2bus.slave[1]
config.system.cpu0.dcache.mem_side,config.system.tol2bus.slave[1]

[system.cpu0.dcache.tags]
type=LRU
config.system.cpu0.dcache.tags.type,LRU
assoc=8
config.system.cpu0.dcache.tags.assoc,8
block_size=64
config.system.cpu0.dcache.tags.block_size,64
clk_domain=system.cpu_clk_domain
config.system.cpu0.dcache.tags.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.dcache.tags.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.dcache.tags.eventq_index,0
hit_latency=2
config.system.cpu0.dcache.tags.hit_latency,2
p_state_clk_gate_bins=20
config.system.cpu0.dcache.tags.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dcache.tags.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dcache.tags.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dcache.tags.power_model,Null
sequential_access=false
config.system.cpu0.dcache.tags.sequential_access,false
size=32768
config.system.cpu0.dcache.tags.size,32768

[system.cpu0.dtb]
type=X86TLB
config.system.cpu0.dtb.type,X86TLB
children=walker
config.system.cpu0.dtb.children,walker
eventq_index=0
config.system.cpu0.dtb.eventq_index,0
size=64
config.system.cpu0.dtb.size,64
walker=system.cpu0.dtb.walker
config.system.cpu0.dtb.walker,config.system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=X86PagetableWalker
config.system.cpu0.dtb.walker.type,X86PagetableWalker
clk_domain=system.cpu_clk_domain
config.system.cpu0.dtb.walker.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.dtb.walker.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.dtb.walker.eventq_index,0
num_squash_per_cycle=4
config.system.cpu0.dtb.walker.num_squash_per_cycle,4
p_state_clk_gate_bins=20
config.system.cpu0.dtb.walker.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dtb.walker.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dtb.walker.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dtb.walker.power_model,Null
system=system
config.system.cpu0.dtb.walker.system,config.system
port=system.cpu0.dtb_walker_cache.cpu_side
config.system.cpu0.dtb.walker.port,config.system.cpu0.dtb_walker_cache.cpu_side

[system.cpu0.dtb_walker_cache]
type=Cache
config.system.cpu0.dtb_walker_cache.type,Cache
children=tags
config.system.cpu0.dtb_walker_cache.children,tags
addr_ranges=0:18446744073709551615:0:0:0:0
config.system.cpu0.dtb_walker_cache.addr_ranges,0:18446744073709551615:0:0:0:0
assoc=2
config.system.cpu0.dtb_walker_cache.assoc,2
clk_domain=system.cpu_clk_domain
config.system.cpu0.dtb_walker_cache.clk_domain,config.system.cpu_clk_domain
clusivity=mostly_incl
config.system.cpu0.dtb_walker_cache.clusivity,mostly_incl
default_p_state=UNDEFINED
config.system.cpu0.dtb_walker_cache.default_p_state,UNDEFINED
demand_mshr_reserve=1
config.system.cpu0.dtb_walker_cache.demand_mshr_reserve,1
eventq_index=0
config.system.cpu0.dtb_walker_cache.eventq_index,0
hit_latency=2
config.system.cpu0.dtb_walker_cache.hit_latency,2
is_read_only=false
config.system.cpu0.dtb_walker_cache.is_read_only,false
max_miss_count=0
config.system.cpu0.dtb_walker_cache.max_miss_count,0
mshrs=10
config.system.cpu0.dtb_walker_cache.mshrs,10
p_state_clk_gate_bins=20
config.system.cpu0.dtb_walker_cache.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dtb_walker_cache.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dtb_walker_cache.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dtb_walker_cache.power_model,Null
prefetch_on_access=false
config.system.cpu0.dtb_walker_cache.prefetch_on_access,false
prefetcher=Null
config.system.cpu0.dtb_walker_cache.prefetcher,Null
response_latency=2
config.system.cpu0.dtb_walker_cache.response_latency,2
sequential_access=false
config.system.cpu0.dtb_walker_cache.sequential_access,false
size=1024
config.system.cpu0.dtb_walker_cache.size,1024
system=system
config.system.cpu0.dtb_walker_cache.system,config.system
tags=system.cpu0.dtb_walker_cache.tags
config.system.cpu0.dtb_walker_cache.tags,config.system.cpu0.dtb_walker_cache.tags
tgts_per_mshr=12
config.system.cpu0.dtb_walker_cache.tgts_per_mshr,12
write_buffers=8
config.system.cpu0.dtb_walker_cache.write_buffers,8
writeback_clean=false
config.system.cpu0.dtb_walker_cache.writeback_clean,false
cpu_side=system.cpu0.dtb.walker.port
config.system.cpu0.dtb_walker_cache.cpu_side,config.system.cpu0.dtb.walker.port
mem_side=system.tol2bus.slave[3]
config.system.cpu0.dtb_walker_cache.mem_side,config.system.tol2bus.slave[3]

[system.cpu0.dtb_walker_cache.tags]
type=LRU
config.system.cpu0.dtb_walker_cache.tags.type,LRU
assoc=2
config.system.cpu0.dtb_walker_cache.tags.assoc,2
block_size=64
config.system.cpu0.dtb_walker_cache.tags.block_size,64
clk_domain=system.cpu_clk_domain
config.system.cpu0.dtb_walker_cache.tags.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.dtb_walker_cache.tags.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.dtb_walker_cache.tags.eventq_index,0
hit_latency=2
config.system.cpu0.dtb_walker_cache.tags.hit_latency,2
p_state_clk_gate_bins=20
config.system.cpu0.dtb_walker_cache.tags.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dtb_walker_cache.tags.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dtb_walker_cache.tags.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dtb_walker_cache.tags.power_model,Null
sequential_access=false
config.system.cpu0.dtb_walker_cache.tags.sequential_access,false
size=1024
config.system.cpu0.dtb_walker_cache.tags.size,1024

[system.cpu0.icache]
type=Cache
config.system.cpu0.icache.type,Cache
children=tags
config.system.cpu0.icache.children,tags
addr_ranges=0:18446744073709551615:0:0:0:0
config.system.cpu0.icache.addr_ranges,0:18446744073709551615:0:0:0:0
assoc=8
config.system.cpu0.icache.assoc,8
clk_domain=system.cpu_clk_domain
config.system.cpu0.icache.clk_domain,config.system.cpu_clk_domain
clusivity=mostly_incl
config.system.cpu0.icache.clusivity,mostly_incl
default_p_state=UNDEFINED
config.system.cpu0.icache.default_p_state,UNDEFINED
demand_mshr_reserve=1
config.system.cpu0.icache.demand_mshr_reserve,1
eventq_index=0
config.system.cpu0.icache.eventq_index,0
hit_latency=2
config.system.cpu0.icache.hit_latency,2
is_read_only=true
config.system.cpu0.icache.is_read_only,true
max_miss_count=0
config.system.cpu0.icache.max_miss_count,0
mshrs=4
config.system.cpu0.icache.mshrs,4
p_state_clk_gate_bins=20
config.system.cpu0.icache.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.icache.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.icache.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.icache.power_model,Null
prefetch_on_access=false
config.system.cpu0.icache.prefetch_on_access,false
prefetcher=Null
config.system.cpu0.icache.prefetcher,Null
response_latency=2
config.system.cpu0.icache.response_latency,2
sequential_access=false
config.system.cpu0.icache.sequential_access,false
size=32768
config.system.cpu0.icache.size,32768
system=system
config.system.cpu0.icache.system,config.system
tags=system.cpu0.icache.tags
config.system.cpu0.icache.tags,config.system.cpu0.icache.tags
tgts_per_mshr=20
config.system.cpu0.icache.tgts_per_mshr,20
write_buffers=8
config.system.cpu0.icache.write_buffers,8
writeback_clean=true
config.system.cpu0.icache.writeback_clean,true
cpu_side=system.cpu0.icache_port
config.system.cpu0.icache.cpu_side,config.system.cpu0.icache_port
mem_side=system.tol2bus.slave[0]
config.system.cpu0.icache.mem_side,config.system.tol2bus.slave[0]

[system.cpu0.icache.tags]
type=LRU
config.system.cpu0.icache.tags.type,LRU
assoc=8
config.system.cpu0.icache.tags.assoc,8
block_size=64
config.system.cpu0.icache.tags.block_size,64
clk_domain=system.cpu_clk_domain
config.system.cpu0.icache.tags.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.icache.tags.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.icache.tags.eventq_index,0
hit_latency=2
config.system.cpu0.icache.tags.hit_latency,2
p_state_clk_gate_bins=20
config.system.cpu0.icache.tags.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.icache.tags.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.icache.tags.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.icache.tags.power_model,Null
sequential_access=false
config.system.cpu0.icache.tags.sequential_access,false
size=32768
config.system.cpu0.icache.tags.size,32768

[system.cpu0.interrupts]
type=X86LocalApic
config.system.cpu0.interrupts.type,X86LocalApic
clk_domain=system.cpu0.apic_clk_domain
config.system.cpu0.interrupts.clk_domain,config.system.cpu0.apic_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.interrupts.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.interrupts.eventq_index,0
int_latency=1000
config.system.cpu0.interrupts.int_latency,1000
p_state_clk_gate_bins=20
config.system.cpu0.interrupts.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.interrupts.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.interrupts.p_state_clk_gate_min,1000
pio_addr=2305843009213693952
config.system.cpu0.interrupts.pio_addr,2305843009213693952
pio_latency=100000
config.system.cpu0.interrupts.pio_latency,100000
power_model=Null
config.system.cpu0.interrupts.power_model,Null
system=system
config.system.cpu0.interrupts.system,config.system
int_master=system.membus.slave[2]
config.system.cpu0.interrupts.int_master,config.system.membus.slave[2]
int_slave=system.membus.master[1]
config.system.cpu0.interrupts.int_slave,config.system.membus.master[1]
pio=system.membus.master[0]
config.system.cpu0.interrupts.pio,config.system.membus.master[0]

[system.cpu0.isa]
type=X86ISA
config.system.cpu0.isa.type,X86ISA
eventq_index=0
config.system.cpu0.isa.eventq_index,0

[system.cpu0.itb]
type=X86TLB
config.system.cpu0.itb.type,X86TLB
children=walker
config.system.cpu0.itb.children,walker
eventq_index=0
config.system.cpu0.itb.eventq_index,0
size=64
config.system.cpu0.itb.size,64
walker=system.cpu0.itb.walker
config.system.cpu0.itb.walker,config.system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=X86PagetableWalker
config.system.cpu0.itb.walker.type,X86PagetableWalker
clk_domain=system.cpu_clk_domain
config.system.cpu0.itb.walker.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.itb.walker.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.itb.walker.eventq_index,0
num_squash_per_cycle=4
config.system.cpu0.itb.walker.num_squash_per_cycle,4
p_state_clk_gate_bins=20
config.system.cpu0.itb.walker.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.itb.walker.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.itb.walker.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.itb.walker.power_model,Null
system=system
config.system.cpu0.itb.walker.system,config.system
port=system.cpu0.itb_walker_cache.cpu_side
config.system.cpu0.itb.walker.port,config.system.cpu0.itb_walker_cache.cpu_side

[system.cpu0.itb_walker_cache]
type=Cache
config.system.cpu0.itb_walker_cache.type,Cache
children=tags
config.system.cpu0.itb_walker_cache.children,tags
addr_ranges=0:18446744073709551615:0:0:0:0
config.system.cpu0.itb_walker_cache.addr_ranges,0:18446744073709551615:0:0:0:0
assoc=2
config.system.cpu0.itb_walker_cache.assoc,2
clk_domain=system.cpu_clk_domain
config.system.cpu0.itb_walker_cache.clk_domain,config.system.cpu_clk_domain
clusivity=mostly_incl
config.system.cpu0.itb_walker_cache.clusivity,mostly_incl
default_p_state=UNDEFINED
config.system.cpu0.itb_walker_cache.default_p_state,UNDEFINED
demand_mshr_reserve=1
config.system.cpu0.itb_walker_cache.demand_mshr_reserve,1
eventq_index=0
config.system.cpu0.itb_walker_cache.eventq_index,0
hit_latency=2
config.system.cpu0.itb_walker_cache.hit_latency,2
is_read_only=false
config.system.cpu0.itb_walker_cache.is_read_only,false
max_miss_count=0
config.system.cpu0.itb_walker_cache.max_miss_count,0
mshrs=10
config.system.cpu0.itb_walker_cache.mshrs,10
p_state_clk_gate_bins=20
config.system.cpu0.itb_walker_cache.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.itb_walker_cache.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.itb_walker_cache.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.itb_walker_cache.power_model,Null
prefetch_on_access=false
config.system.cpu0.itb_walker_cache.prefetch_on_access,false
prefetcher=Null
config.system.cpu0.itb_walker_cache.prefetcher,Null
response_latency=2
config.system.cpu0.itb_walker_cache.response_latency,2
sequential_access=false
config.system.cpu0.itb_walker_cache.sequential_access,false
size=1024
config.system.cpu0.itb_walker_cache.size,1024
system=system
config.system.cpu0.itb_walker_cache.system,config.system
tags=system.cpu0.itb_walker_cache.tags
config.system.cpu0.itb_walker_cache.tags,config.system.cpu0.itb_walker_cache.tags
tgts_per_mshr=12
config.system.cpu0.itb_walker_cache.tgts_per_mshr,12
write_buffers=8
config.system.cpu0.itb_walker_cache.write_buffers,8
writeback_clean=false
config.system.cpu0.itb_walker_cache.writeback_clean,false
cpu_side=system.cpu0.itb.walker.port
config.system.cpu0.itb_walker_cache.cpu_side,config.system.cpu0.itb.walker.port
mem_side=system.tol2bus.slave[2]
config.system.cpu0.itb_walker_cache.mem_side,config.system.tol2bus.slave[2]

[system.cpu0.itb_walker_cache.tags]
type=LRU
config.system.cpu0.itb_walker_cache.tags.type,LRU
assoc=2
config.system.cpu0.itb_walker_cache.tags.assoc,2
block_size=64
config.system.cpu0.itb_walker_cache.tags.block_size,64
clk_domain=system.cpu_clk_domain
config.system.cpu0.itb_walker_cache.tags.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.itb_walker_cache.tags.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.itb_walker_cache.tags.eventq_index,0
hit_latency=2
config.system.cpu0.itb_walker_cache.tags.hit_latency,2
p_state_clk_gate_bins=20
config.system.cpu0.itb_walker_cache.tags.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.itb_walker_cache.tags.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.itb_walker_cache.tags.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.itb_walker_cache.tags.power_model,Null
sequential_access=false
config.system.cpu0.itb_walker_cache.tags.sequential_access,false
size=1024
config.system.cpu0.itb_walker_cache.tags.size,1024

[system.cpu0.tracer]
type=ExeTracer
config.system.cpu0.tracer.type,ExeTracer
eventq_index=0
config.system.cpu0.tracer.eventq_index,0

[system.cpu0.workload]
type=LiveProcess
config.system.cpu0.workload.type,LiveProcess
cmd=../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/exe/cactusADM_base.amd64-m64-gcc42-nn ../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/data/test/input/benchADM.par
config.system.cpu0.workload.cmd,../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/exe/cactusADM_base.amd64-m64-gcc42-nn ../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/data/test/input/benchADM.par
cwd=/home/local/twin/kshitiz/gem5
config.system.cpu0.workload.cwd,/home/local/twin/kshitiz/gem5
drivers=
config.system.cpu0.workload.drivers,
egid=100
config.system.cpu0.workload.egid,100
env=
config.system.cpu0.workload.env,
errout=cerr
config.system.cpu0.workload.errout,cerr
euid=100
config.system.cpu0.workload.euid,100
eventq_index=0
config.system.cpu0.workload.eventq_index,0
executable=../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/exe/cactusADM_base.amd64-m64-gcc42-nn
config.system.cpu0.workload.executable,../../../big/rrip/cpu2006/benchspec/CPU2006/436.cactusADM/exe/cactusADM_base.amd64-m64-gcc42-nn
gid=100
config.system.cpu0.workload.gid,100
input=cin
config.system.cpu0.workload.input,cin
kvmInSE=false
config.system.cpu0.workload.kvmInSE,false
max_stack_size=67108864
config.system.cpu0.workload.max_stack_size,67108864
output=output/singleCore-1gb/cactusADM/benchADM.out
config.system.cpu0.workload.output,output/singleCore-1gb/cactusADM/benchADM.out
pid=100
config.system.cpu0.workload.pid,100
ppid=99
config.system.cpu0.workload.ppid,99
simpoint=0
config.system.cpu0.workload.simpoint,0
system=system
config.system.cpu0.workload.system,config.system
uid=100
config.system.cpu0.workload.uid,100
useArchPT=false
config.system.cpu0.workload.useArchPT,false

[system.cpu_clk_domain]
type=SrcClockDomain
config.system.cpu_clk_domain.type,SrcClockDomain
clock=400
config.system.cpu_clk_domain.clock,400
domain_id=-1
config.system.cpu_clk_domain.domain_id,-1
eventq_index=0
config.system.cpu_clk_domain.eventq_index,0
init_perf_level=0
config.system.cpu_clk_domain.init_perf_level,0
voltage_domain=system.cpu_voltage_domain
config.system.cpu_clk_domain.voltage_domain,config.system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
config.system.cpu_voltage_domain.type,VoltageDomain
eventq_index=0
config.system.cpu_voltage_domain.eventq_index,0
voltage=1.000000
config.system.cpu_voltage_domain.voltage,1.000000

[system.dvfs_handler]
type=DVFSHandler
config.system.dvfs_handler.type,DVFSHandler
domains=
config.system.dvfs_handler.domains,
enable=false
config.system.dvfs_handler.enable,false
eventq_index=0
config.system.dvfs_handler.eventq_index,0
sys_clk_domain=system.clk_domain
config.system.dvfs_handler.sys_clk_domain,config.system.clk_domain
transition_latency=100000000
config.system.dvfs_handler.transition_latency,100000000

[system.l2]
type=Cache
config.system.l2.type,Cache
children=tags
config.system.l2.children,tags
addr_ranges=0:18446744073709551615:0:0:0:0
config.system.l2.addr_ranges,0:18446744073709551615:0:0:0:0
assoc=8
config.system.l2.assoc,8
clk_domain=system.cpu_clk_domain
config.system.l2.clk_domain,config.system.cpu_clk_domain
clusivity=mostly_incl
config.system.l2.clusivity,mostly_incl
default_p_state=UNDEFINED
config.system.l2.default_p_state,UNDEFINED
demand_mshr_reserve=1
config.system.l2.demand_mshr_reserve,1
eventq_index=0
config.system.l2.eventq_index,0
hit_latency=20
config.system.l2.hit_latency,20
is_read_only=false
config.system.l2.is_read_only,false
max_miss_count=0
config.system.l2.max_miss_count,0
mshrs=20
config.system.l2.mshrs,20
p_state_clk_gate_bins=20
config.system.l2.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.l2.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.l2.p_state_clk_gate_min,1000
power_model=Null
config.system.l2.power_model,Null
prefetch_on_access=false
config.system.l2.prefetch_on_access,false
prefetcher=Null
config.system.l2.prefetcher,Null
response_latency=20
config.system.l2.response_latency,20
sequential_access=false
config.system.l2.sequential_access,false
size=1048576
config.system.l2.size,1048576
system=system
config.system.l2.system,config.system
tags=system.l2.tags
config.system.l2.tags,config.system.l2.tags
tgts_per_mshr=12
config.system.l2.tgts_per_mshr,12
write_buffers=8
config.system.l2.write_buffers,8
writeback_clean=false
config.system.l2.writeback_clean,false
cpu_side=system.tol2bus.master[0]
config.system.l2.cpu_side,config.system.tol2bus.master[0]
mem_side=system.membus.slave[1]
config.system.l2.mem_side,config.system.membus.slave[1]

[system.l2.tags]
type=LRU
config.system.l2.tags.type,LRU
assoc=8
config.system.l2.tags.assoc,8
block_size=64
config.system.l2.tags.block_size,64
clk_domain=system.cpu_clk_domain
config.system.l2.tags.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.l2.tags.default_p_state,UNDEFINED
eventq_index=0
config.system.l2.tags.eventq_index,0
hit_latency=20
config.system.l2.tags.hit_latency,20
p_state_clk_gate_bins=20
config.system.l2.tags.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.l2.tags.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.l2.tags.p_state_clk_gate_min,1000
power_model=Null
config.system.l2.tags.power_model,Null
sequential_access=false
config.system.l2.tags.sequential_access,false
size=1048576
config.system.l2.tags.size,1048576

[system.mem_ctrls]
type=DRAMCtrl
config.system.mem_ctrls.type,DRAMCtrl
IDD0=0.055000
config.system.mem_ctrls.IDD0,0.055000
IDD02=0.000000
config.system.mem_ctrls.IDD02,0.000000
IDD2N=0.032000
config.system.mem_ctrls.IDD2N,0.032000
IDD2N2=0.000000
config.system.mem_ctrls.IDD2N2,0.000000
IDD2P0=0.000000
config.system.mem_ctrls.IDD2P0,0.000000
IDD2P02=0.000000
config.system.mem_ctrls.IDD2P02,0.000000
IDD2P1=0.032000
config.system.mem_ctrls.IDD2P1,0.032000
IDD2P12=0.000000
config.system.mem_ctrls.IDD2P12,0.000000
IDD3N=0.038000
config.system.mem_ctrls.IDD3N,0.038000
IDD3N2=0.000000
config.system.mem_ctrls.IDD3N2,0.000000
IDD3P0=0.000000
config.system.mem_ctrls.IDD3P0,0.000000
IDD3P02=0.000000
config.system.mem_ctrls.IDD3P02,0.000000
IDD3P1=0.038000
config.system.mem_ctrls.IDD3P1,0.038000
IDD3P12=0.000000
config.system.mem_ctrls.IDD3P12,0.000000
IDD4R=0.157000
config.system.mem_ctrls.IDD4R,0.157000
IDD4R2=0.000000
config.system.mem_ctrls.IDD4R2,0.000000
IDD4W=0.125000
config.system.mem_ctrls.IDD4W,0.125000
IDD4W2=0.000000
config.system.mem_ctrls.IDD4W2,0.000000
IDD5=0.235000
config.system.mem_ctrls.IDD5,0.235000
IDD52=0.000000
config.system.mem_ctrls.IDD52,0.000000
IDD6=0.020000
config.system.mem_ctrls.IDD6,0.020000
IDD62=0.000000
config.system.mem_ctrls.IDD62,0.000000
VDD=1.500000
config.system.mem_ctrls.VDD,1.500000
VDD2=0.000000
config.system.mem_ctrls.VDD2,0.000000
activation_limit=4
config.system.mem_ctrls.activation_limit,4
addr_mapping=RoRaBaCoCh
config.system.mem_ctrls.addr_mapping,RoRaBaCoCh
bank_groups_per_rank=0
config.system.mem_ctrls.bank_groups_per_rank,0
banks_per_rank=8
config.system.mem_ctrls.banks_per_rank,8
burst_length=8
config.system.mem_ctrls.burst_length,8
channels=1
config.system.mem_ctrls.channels,1
clk_domain=system.clk_domain
config.system.mem_ctrls.clk_domain,config.system.clk_domain
conf_table_reported=true
config.system.mem_ctrls.conf_table_reported,true
default_p_state=UNDEFINED
config.system.mem_ctrls.default_p_state,UNDEFINED
device_bus_width=8
config.system.mem_ctrls.device_bus_width,8
device_rowbuffer_size=1024
config.system.mem_ctrls.device_rowbuffer_size,1024
device_size=536870912
config.system.mem_ctrls.device_size,536870912
devices_per_rank=8
config.system.mem_ctrls.devices_per_rank,8
dll=true
config.system.mem_ctrls.dll,true
eventq_index=0
config.system.mem_ctrls.eventq_index,0
in_addr_map=true
config.system.mem_ctrls.in_addr_map,true
kvm_map=true
config.system.mem_ctrls.kvm_map,true
max_accesses_per_row=16
config.system.mem_ctrls.max_accesses_per_row,16
mem_sched_policy=frfcfs
config.system.mem_ctrls.mem_sched_policy,frfcfs
min_writes_per_switch=16
config.system.mem_ctrls.min_writes_per_switch,16
null=false
config.system.mem_ctrls.null,false
p_state_clk_gate_bins=20
config.system.mem_ctrls.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.mem_ctrls.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.mem_ctrls.p_state_clk_gate_min,1000
page_policy=open_adaptive
config.system.mem_ctrls.page_policy,open_adaptive
power_model=Null
config.system.mem_ctrls.power_model,Null
range=0:1073741823:6:19:0:0
config.system.mem_ctrls.range,0:1073741823:6:19:0:0
ranks_per_channel=2
config.system.mem_ctrls.ranks_per_channel,2
read_buffer_size=32
config.system.mem_ctrls.read_buffer_size,32
static_backend_latency=10000
config.system.mem_ctrls.static_backend_latency,10000
static_frontend_latency=10000
config.system.mem_ctrls.static_frontend_latency,10000
tBURST=5000
config.system.mem_ctrls.tBURST,5000
tCCD_L=0
config.system.mem_ctrls.tCCD_L,0
tCK=1250
config.system.mem_ctrls.tCK,1250
tCL=13750
config.system.mem_ctrls.tCL,13750
tCS=2500
config.system.mem_ctrls.tCS,2500
tRAS=35000
config.system.mem_ctrls.tRAS,35000
tRCD=13750
config.system.mem_ctrls.tRCD,13750
tREFI=7800000
config.system.mem_ctrls.tREFI,7800000
tRFC=260000
config.system.mem_ctrls.tRFC,260000
tRP=13750
config.system.mem_ctrls.tRP,13750
tRRD=6000
config.system.mem_ctrls.tRRD,6000
tRRD_L=0
config.system.mem_ctrls.tRRD_L,0
tRTP=7500
config.system.mem_ctrls.tRTP,7500
tRTW=2500
config.system.mem_ctrls.tRTW,2500
tWR=15000
config.system.mem_ctrls.tWR,15000
tWTR=7500
config.system.mem_ctrls.tWTR,7500
tXAW=30000
config.system.mem_ctrls.tXAW,30000
tXP=6000
config.system.mem_ctrls.tXP,6000
tXPDLL=0
config.system.mem_ctrls.tXPDLL,0
tXS=270000
config.system.mem_ctrls.tXS,270000
tXSDLL=0
config.system.mem_ctrls.tXSDLL,0
write_buffer_size=64
config.system.mem_ctrls.write_buffer_size,64
write_high_thresh_perc=85
config.system.mem_ctrls.write_high_thresh_perc,85
write_low_thresh_perc=50
config.system.mem_ctrls.write_low_thresh_perc,50
port=system.membus.master[2]
config.system.mem_ctrls.port,config.system.membus.master[2]

[system.membus]
type=CoherentXBar
config.system.membus.type,CoherentXBar
children=snoop_filter
config.system.membus.children,snoop_filter
clk_domain=system.clk_domain
config.system.membus.clk_domain,config.system.clk_domain
default_p_state=UNDEFINED
config.system.membus.default_p_state,UNDEFINED
eventq_index=0
config.system.membus.eventq_index,0
forward_latency=4
config.system.membus.forward_latency,4
frontend_latency=3
config.system.membus.frontend_latency,3
p_state_clk_gate_bins=20
config.system.membus.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.membus.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.membus.p_state_clk_gate_min,1000
point_of_coherency=true
config.system.membus.point_of_coherency,true
power_model=Null
config.system.membus.power_model,Null
response_latency=2
config.system.membus.response_latency,2
snoop_filter=system.membus.snoop_filter
config.system.membus.snoop_filter,config.system.membus.snoop_filter
snoop_response_latency=4
config.system.membus.snoop_response_latency,4
system=system
config.system.membus.system,config.system
use_default_range=false
config.system.membus.use_default_range,false
width=16
config.system.membus.width,16
master=system.cpu0.interrupts.pio system.cpu0.interrupts.int_slave system.mem_ctrls.port
config.system.membus.master,config.system.cpu0.interrupts.pio system.cpu0.interrupts.int_slave system.mem_ctrls.port
slave=system.system_port system.l2.mem_side system.cpu0.interrupts.int_master
config.system.membus.slave,config.system.system_port system.l2.mem_side system.cpu0.interrupts.int_master

[system.membus.snoop_filter]
type=SnoopFilter
config.system.membus.snoop_filter.type,SnoopFilter
eventq_index=0
config.system.membus.snoop_filter.eventq_index,0
lookup_latency=1
config.system.membus.snoop_filter.lookup_latency,1
max_capacity=8388608
config.system.membus.snoop_filter.max_capacity,8388608
system=system
config.system.membus.snoop_filter.system,config.system

[system.switch_cpus]
type=DerivO3CPU
config.system.cpu0.type,DerivO3CPU
children=branchPred dtb fuPool isa itb tracer
config.system.cpu0.children,branchPred dtb fuPool isa itb tracer
LFSTSize=1024
config.system.cpu0.LFSTSize,1024
LQEntries=32
config.system.cpu0.LQEntries,32
LSQCheckLoads=true
config.system.cpu0.LSQCheckLoads,true
LSQDepCheckShift=4
config.system.cpu0.LSQDepCheckShift,4
SQEntries=32
config.system.cpu0.SQEntries,32
SSITSize=1024
config.system.cpu0.SSITSize,1024
activity=0
config.system.cpu0.activity,0
backComSize=5
config.system.cpu0.backComSize,5
branchPred=system.cpu0.branchPred
config.system.cpu0.branchPred,config.system.cpu0.branchPred
cachePorts=200
config.system.cpu0.cachePorts,200
checker=Null
config.system.cpu0.checker,Null
clk_domain=system.cpu_clk_domain
config.system.cpu0.clk_domain,config.system.cpu_clk_domain
commitToDecodeDelay=1
config.system.cpu0.commitToDecodeDelay,1
commitToFetchDelay=1
config.system.cpu0.commitToFetchDelay,1
commitToIEWDelay=1
config.system.cpu0.commitToIEWDelay,1
commitToRenameDelay=1
config.system.cpu0.commitToRenameDelay,1
commitWidth=3
config.system.cpu0.commitWidth,3
cpu_id=0
config.system.cpu0.cpu_id,0
decodeToFetchDelay=1
config.system.cpu0.decodeToFetchDelay,1
decodeToRenameDelay=1
config.system.cpu0.decodeToRenameDelay,1
decodeWidth=3
config.system.cpu0.decodeWidth,3
default_p_state=UNDEFINED
config.system.cpu0.default_p_state,UNDEFINED
dispatchWidth=4
config.system.cpu0.dispatchWidth,4
do_checkpoint_insts=true
config.system.cpu0.do_checkpoint_insts,true
do_quiesce=true
config.system.cpu0.do_quiesce,true
do_statistics_insts=true
config.system.cpu0.do_statistics_insts,true
dtb=system.cpu0.dtb
config.system.cpu0.dtb,config.system.cpu0.dtb
eventq_index=0
config.system.cpu0.eventq_index,0
fetchBufferSize=64
config.system.cpu0.fetchBufferSize,64
fetchQueueSize=32
config.system.cpu0.fetchQueueSize,32
fetchToDecodeDelay=1
config.system.cpu0.fetchToDecodeDelay,1
fetchTrapLatency=1
config.system.cpu0.fetchTrapLatency,1
fetchWidth=4
config.system.cpu0.fetchWidth,4
forwardComSize=5
config.system.cpu0.forwardComSize,5
fuPool=system.cpu0.fuPool
config.system.cpu0.fuPool,config.system.cpu0.fuPool
function_trace=false
config.system.cpu0.function_trace,false
function_trace_start=0
config.system.cpu0.function_trace_start,0
iewToCommitDelay=1
config.system.cpu0.iewToCommitDelay,1
iewToDecodeDelay=1
config.system.cpu0.iewToDecodeDelay,1
iewToFetchDelay=1
config.system.cpu0.iewToFetchDelay,1
iewToRenameDelay=1
config.system.cpu0.iewToRenameDelay,1
interrupts=
config.system.cpu0.interrupts,
isa=system.cpu0.isa
config.system.cpu0.isa,config.system.cpu0.isa
issueToExecuteDelay=1
config.system.cpu0.issueToExecuteDelay,1
issueWidth=6
config.system.cpu0.issueWidth,6
itb=system.cpu0.itb
config.system.cpu0.itb,config.system.cpu0.itb
max_insts_all_threads=0
config.system.cpu0.max_insts_all_threads,0
max_insts_any_thread=0
config.system.cpu0.max_insts_any_thread,0
max_loads_all_threads=0
config.system.cpu0.max_loads_all_threads,0
max_loads_any_thread=0
config.system.cpu0.max_loads_any_thread,0
needsTSO=true
config.system.cpu0.needsTSO,true
numIQEntries=64
config.system.cpu0.numIQEntries,64
numPhysCCRegs=1280
config.system.cpu0.numPhysCCRegs,1280
numPhysFloatRegs=256
config.system.cpu0.numPhysFloatRegs,256
numPhysIntRegs=256
config.system.cpu0.numPhysIntRegs,256
numROBEntries=192
config.system.cpu0.numROBEntries,192
numRobs=1
config.system.cpu0.numRobs,1
numThreads=1
config.system.cpu0.numThreads,1
p_state_clk_gate_bins=20
config.system.cpu0.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.power_model,Null
profile=0
config.system.cpu0.profile,0
progress_interval=0
config.system.cpu0.progress_interval,0
renameToDecodeDelay=1
config.system.cpu0.renameToDecodeDelay,1
renameToFetchDelay=1
config.system.cpu0.renameToFetchDelay,1
renameToIEWDelay=2
config.system.cpu0.renameToIEWDelay,2
renameToROBDelay=1
config.system.cpu0.renameToROBDelay,1
renameWidth=4
config.system.cpu0.renameWidth,4
simpoint_start_insts=1000000 101000000
config.system.cpu0.simpoint_start_insts,1000000 101000000
smtCommitPolicy=RoundRobin
config.system.cpu0.smtCommitPolicy,RoundRobin
smtFetchPolicy=SingleThread
config.system.cpu0.smtFetchPolicy,SingleThread
smtIQPolicy=Partitioned
config.system.cpu0.smtIQPolicy,Partitioned
smtIQThreshold=100
config.system.cpu0.smtIQThreshold,100
smtLSQPolicy=Partitioned
config.system.cpu0.smtLSQPolicy,Partitioned
smtLSQThreshold=100
config.system.cpu0.smtLSQThreshold,100
smtNumFetchingThreads=1
config.system.cpu0.smtNumFetchingThreads,1
smtROBPolicy=Partitioned
config.system.cpu0.smtROBPolicy,Partitioned
smtROBThreshold=100
config.system.cpu0.smtROBThreshold,100
socket_id=0
config.system.cpu0.socket_id,0
squashWidth=8
config.system.cpu0.squashWidth,8
store_set_clear_period=250000
config.system.cpu0.store_set_clear_period,250000
switched_out=true
config.system.cpu0.switched_out,true
system=system
config.system.cpu0.system,config.system
tracer=system.cpu0.tracer
config.system.cpu0.tracer,config.system.cpu0.tracer
trapLatency=13
config.system.cpu0.trapLatency,13
wbWidth=8
config.system.cpu0.wbWidth,8
workload=system.cpu0.workload
config.system.cpu0.workload,config.system.cpu0.workload

[system.cpu0.branchPred]
type=TournamentBP
config.system.cpu0.branchPred.type,TournamentBP
BTBEntries=4096
config.system.cpu0.branchPred.BTBEntries,4096
BTBTagSize=16
config.system.cpu0.branchPred.BTBTagSize,16
RASSize=16
config.system.cpu0.branchPred.RASSize,16
choiceCtrBits=2
config.system.cpu0.branchPred.choiceCtrBits,2
choicePredictorSize=8192
config.system.cpu0.branchPred.choicePredictorSize,8192
eventq_index=0
config.system.cpu0.branchPred.eventq_index,0
globalCtrBits=2
config.system.cpu0.branchPred.globalCtrBits,2
globalPredictorSize=8192
config.system.cpu0.branchPred.globalPredictorSize,8192
indirectHashGHR=true
config.system.cpu0.branchPred.indirectHashGHR,true
indirectHashTargets=true
config.system.cpu0.branchPred.indirectHashTargets,true
indirectPathLength=3
config.system.cpu0.branchPred.indirectPathLength,3
indirectSets=256
config.system.cpu0.branchPred.indirectSets,256
indirectTagSize=16
config.system.cpu0.branchPred.indirectTagSize,16
indirectWays=2
config.system.cpu0.branchPred.indirectWays,2
instShiftAmt=2
config.system.cpu0.branchPred.instShiftAmt,2
localCtrBits=2
config.system.cpu0.branchPred.localCtrBits,2
localHistoryTableSize=2048
config.system.cpu0.branchPred.localHistoryTableSize,2048
localPredictorSize=2048
config.system.cpu0.branchPred.localPredictorSize,2048
numThreads=1
config.system.cpu0.branchPred.numThreads,1
useIndirect=true
config.system.cpu0.branchPred.useIndirect,true

[system.cpu0.dtb]
type=X86TLB
config.system.cpu0.dtb.type,X86TLB
children=walker
config.system.cpu0.dtb.children,walker
eventq_index=0
config.system.cpu0.dtb.eventq_index,0
size=64
config.system.cpu0.dtb.size,64
walker=system.cpu0.dtb.walker
config.system.cpu0.dtb.walker,config.system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=X86PagetableWalker
config.system.cpu0.dtb.walker.type,X86PagetableWalker
clk_domain=system.cpu_clk_domain
config.system.cpu0.dtb.walker.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.dtb.walker.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.dtb.walker.eventq_index,0
num_squash_per_cycle=4
config.system.cpu0.dtb.walker.num_squash_per_cycle,4
p_state_clk_gate_bins=20
config.system.cpu0.dtb.walker.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.dtb.walker.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.dtb.walker.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.dtb.walker.power_model,Null
system=system
config.system.cpu0.dtb.walker.system,config.system

[system.cpu0.fuPool]
type=FUPool
config.system.cpu0.fuPool.type,FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
config.system.cpu0.fuPool.children,FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu0.fuPool.FUList0 system.cpu0.fuPool.FUList1 system.cpu0.fuPool.FUList2 system.cpu0.fuPool.FUList3 system.cpu0.fuPool.FUList4 system.cpu0.fuPool.FUList5 system.cpu0.fuPool.FUList6 system.cpu0.fuPool.FUList7 system.cpu0.fuPool.FUList8
config.system.cpu0.fuPool.FUList,config.system.cpu0.fuPool.FUList0 system.cpu0.fuPool.FUList1 system.cpu0.fuPool.FUList2 system.cpu0.fuPool.FUList3 system.cpu0.fuPool.FUList4 system.cpu0.fuPool.FUList5 system.cpu0.fuPool.FUList6 system.cpu0.fuPool.FUList7 system.cpu0.fuPool.FUList8
eventq_index=0
config.system.cpu0.fuPool.eventq_index,0

[system.cpu0.fuPool.FUList0]
type=FUDesc
config.system.cpu0.fuPool.FUList0.type,FUDesc
children=opList
config.system.cpu0.fuPool.FUList0.children,opList
count=6
config.system.cpu0.fuPool.FUList0.count,6
eventq_index=0
config.system.cpu0.fuPool.FUList0.eventq_index,0
opList=system.cpu0.fuPool.FUList0.opList
config.system.cpu0.fuPool.FUList0.opList,config.system.cpu0.fuPool.FUList0.opList

[system.cpu0.fuPool.FUList0.opList]
type=OpDesc
config.system.cpu0.fuPool.FUList0.opList.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList0.opList.eventq_index,0
opClass=IntAlu
config.system.cpu0.fuPool.FUList0.opList.opClass,IntAlu
opLat=1
config.system.cpu0.fuPool.FUList0.opList.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList0.opList.pipelined,true

[system.cpu0.fuPool.FUList1]
type=FUDesc
config.system.cpu0.fuPool.FUList1.type,FUDesc
children=opList0 opList1
config.system.cpu0.fuPool.FUList1.children,opList0 opList1
count=2
config.system.cpu0.fuPool.FUList1.count,2
eventq_index=0
config.system.cpu0.fuPool.FUList1.eventq_index,0
opList=system.cpu0.fuPool.FUList1.opList0 system.cpu0.fuPool.FUList1.opList1
config.system.cpu0.fuPool.FUList1.opList,config.system.cpu0.fuPool.FUList1.opList0 system.cpu0.fuPool.FUList1.opList1

[system.cpu0.fuPool.FUList1.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList1.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList1.opList0.eventq_index,0
opClass=IntMult
config.system.cpu0.fuPool.FUList1.opList0.opClass,IntMult
opLat=3
config.system.cpu0.fuPool.FUList1.opList0.opLat,3
pipelined=true
config.system.cpu0.fuPool.FUList1.opList0.pipelined,true

[system.cpu0.fuPool.FUList1.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList1.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList1.opList1.eventq_index,0
opClass=IntDiv
config.system.cpu0.fuPool.FUList1.opList1.opClass,IntDiv
opLat=1
config.system.cpu0.fuPool.FUList1.opList1.opLat,1
pipelined=false
config.system.cpu0.fuPool.FUList1.opList1.pipelined,false

[system.cpu0.fuPool.FUList2]
type=FUDesc
config.system.cpu0.fuPool.FUList2.type,FUDesc
children=opList0 opList1 opList2
config.system.cpu0.fuPool.FUList2.children,opList0 opList1 opList2
count=4
config.system.cpu0.fuPool.FUList2.count,4
eventq_index=0
config.system.cpu0.fuPool.FUList2.eventq_index,0
opList=system.cpu0.fuPool.FUList2.opList0 system.cpu0.fuPool.FUList2.opList1 system.cpu0.fuPool.FUList2.opList2
config.system.cpu0.fuPool.FUList2.opList,config.system.cpu0.fuPool.FUList2.opList0 system.cpu0.fuPool.FUList2.opList1 system.cpu0.fuPool.FUList2.opList2

[system.cpu0.fuPool.FUList2.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList2.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList2.opList0.eventq_index,0
opClass=FloatAdd
config.system.cpu0.fuPool.FUList2.opList0.opClass,FloatAdd
opLat=2
config.system.cpu0.fuPool.FUList2.opList0.opLat,2
pipelined=true
config.system.cpu0.fuPool.FUList2.opList0.pipelined,true

[system.cpu0.fuPool.FUList2.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList2.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList2.opList1.eventq_index,0
opClass=FloatCmp
config.system.cpu0.fuPool.FUList2.opList1.opClass,FloatCmp
opLat=2
config.system.cpu0.fuPool.FUList2.opList1.opLat,2
pipelined=true
config.system.cpu0.fuPool.FUList2.opList1.pipelined,true

[system.cpu0.fuPool.FUList2.opList2]
type=OpDesc
config.system.cpu0.fuPool.FUList2.opList2.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList2.opList2.eventq_index,0
opClass=FloatCvt
config.system.cpu0.fuPool.FUList2.opList2.opClass,FloatCvt
opLat=2
config.system.cpu0.fuPool.FUList2.opList2.opLat,2
pipelined=true
config.system.cpu0.fuPool.FUList2.opList2.pipelined,true

[system.cpu0.fuPool.FUList3]
type=FUDesc
config.system.cpu0.fuPool.FUList3.type,FUDesc
children=opList0 opList1 opList2 opList3 opList4
config.system.cpu0.fuPool.FUList3.children,opList0 opList1 opList2 opList3 opList4
count=2
config.system.cpu0.fuPool.FUList3.count,2
eventq_index=0
config.system.cpu0.fuPool.FUList3.eventq_index,0
opList=system.cpu0.fuPool.FUList3.opList0 system.cpu0.fuPool.FUList3.opList1 system.cpu0.fuPool.FUList3.opList2 system.cpu0.fuPool.FUList3.opList3 system.cpu0.fuPool.FUList3.opList4
config.system.cpu0.fuPool.FUList3.opList,config.system.cpu0.fuPool.FUList3.opList0 system.cpu0.fuPool.FUList3.opList1 system.cpu0.fuPool.FUList3.opList2 system.cpu0.fuPool.FUList3.opList3 system.cpu0.fuPool.FUList3.opList4

[system.cpu0.fuPool.FUList3.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList3.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList3.opList0.eventq_index,0
opClass=FloatMult
config.system.cpu0.fuPool.FUList3.opList0.opClass,FloatMult
opLat=4
config.system.cpu0.fuPool.FUList3.opList0.opLat,4
pipelined=true
config.system.cpu0.fuPool.FUList3.opList0.pipelined,true

[system.cpu0.fuPool.FUList3.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList3.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList3.opList1.eventq_index,0
opClass=FloatMultAcc
config.system.cpu0.fuPool.FUList3.opList1.opClass,FloatMultAcc
opLat=5
config.system.cpu0.fuPool.FUList3.opList1.opLat,5
pipelined=true
config.system.cpu0.fuPool.FUList3.opList1.pipelined,true

[system.cpu0.fuPool.FUList3.opList2]
type=OpDesc
config.system.cpu0.fuPool.FUList3.opList2.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList3.opList2.eventq_index,0
opClass=FloatMisc
config.system.cpu0.fuPool.FUList3.opList2.opClass,FloatMisc
opLat=3
config.system.cpu0.fuPool.FUList3.opList2.opLat,3
pipelined=true
config.system.cpu0.fuPool.FUList3.opList2.pipelined,true

[system.cpu0.fuPool.FUList3.opList3]
type=OpDesc
config.system.cpu0.fuPool.FUList3.opList3.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList3.opList3.eventq_index,0
opClass=FloatDiv
config.system.cpu0.fuPool.FUList3.opList3.opClass,FloatDiv
opLat=12
config.system.cpu0.fuPool.FUList3.opList3.opLat,12
pipelined=false
config.system.cpu0.fuPool.FUList3.opList3.pipelined,false

[system.cpu0.fuPool.FUList3.opList4]
type=OpDesc
config.system.cpu0.fuPool.FUList3.opList4.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList3.opList4.eventq_index,0
opClass=FloatSqrt
config.system.cpu0.fuPool.FUList3.opList4.opClass,FloatSqrt
opLat=24
config.system.cpu0.fuPool.FUList3.opList4.opLat,24
pipelined=false
config.system.cpu0.fuPool.FUList3.opList4.pipelined,false

[system.cpu0.fuPool.FUList4]
type=FUDesc
config.system.cpu0.fuPool.FUList4.type,FUDesc
children=opList0 opList1
config.system.cpu0.fuPool.FUList4.children,opList0 opList1
count=0
config.system.cpu0.fuPool.FUList4.count,0
eventq_index=0
config.system.cpu0.fuPool.FUList4.eventq_index,0
opList=system.cpu0.fuPool.FUList4.opList0 system.cpu0.fuPool.FUList4.opList1
config.system.cpu0.fuPool.FUList4.opList,config.system.cpu0.fuPool.FUList4.opList0 system.cpu0.fuPool.FUList4.opList1

[system.cpu0.fuPool.FUList4.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList4.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList4.opList0.eventq_index,0
opClass=MemRead
config.system.cpu0.fuPool.FUList4.opList0.opClass,MemRead
opLat=1
config.system.cpu0.fuPool.FUList4.opList0.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList4.opList0.pipelined,true

[system.cpu0.fuPool.FUList4.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList4.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList4.opList1.eventq_index,0
opClass=FloatMemRead
config.system.cpu0.fuPool.FUList4.opList1.opClass,FloatMemRead
opLat=1
config.system.cpu0.fuPool.FUList4.opList1.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList4.opList1.pipelined,true

[system.cpu0.fuPool.FUList5]
type=FUDesc
config.system.cpu0.fuPool.FUList5.type,FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
config.system.cpu0.fuPool.FUList5.children,opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
config.system.cpu0.fuPool.FUList5.count,4
eventq_index=0
config.system.cpu0.fuPool.FUList5.eventq_index,0
opList=system.cpu0.fuPool.FUList5.opList00 system.cpu0.fuPool.FUList5.opList01 system.cpu0.fuPool.FUList5.opList02 system.cpu0.fuPool.FUList5.opList03 system.cpu0.fuPool.FUList5.opList04 system.cpu0.fuPool.FUList5.opList05 system.cpu0.fuPool.FUList5.opList06 system.cpu0.fuPool.FUList5.opList07 system.cpu0.fuPool.FUList5.opList08 system.cpu0.fuPool.FUList5.opList09 system.cpu0.fuPool.FUList5.opList10 system.cpu0.fuPool.FUList5.opList11 system.cpu0.fuPool.FUList5.opList12 system.cpu0.fuPool.FUList5.opList13 system.cpu0.fuPool.FUList5.opList14 system.cpu0.fuPool.FUList5.opList15 system.cpu0.fuPool.FUList5.opList16 system.cpu0.fuPool.FUList5.opList17 system.cpu0.fuPool.FUList5.opList18 system.cpu0.fuPool.FUList5.opList19
config.system.cpu0.fuPool.FUList5.opList,config.system.cpu0.fuPool.FUList5.opList00 system.cpu0.fuPool.FUList5.opList01 system.cpu0.fuPool.FUList5.opList02 system.cpu0.fuPool.FUList5.opList03 system.cpu0.fuPool.FUList5.opList04 system.cpu0.fuPool.FUList5.opList05 system.cpu0.fuPool.FUList5.opList06 system.cpu0.fuPool.FUList5.opList07 system.cpu0.fuPool.FUList5.opList08 system.cpu0.fuPool.FUList5.opList09 system.cpu0.fuPool.FUList5.opList10 system.cpu0.fuPool.FUList5.opList11 system.cpu0.fuPool.FUList5.opList12 system.cpu0.fuPool.FUList5.opList13 system.cpu0.fuPool.FUList5.opList14 system.cpu0.fuPool.FUList5.opList15 system.cpu0.fuPool.FUList5.opList16 system.cpu0.fuPool.FUList5.opList17 system.cpu0.fuPool.FUList5.opList18 system.cpu0.fuPool.FUList5.opList19

[system.cpu0.fuPool.FUList5.opList00]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList00.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList00.eventq_index,0
opClass=SimdAdd
config.system.cpu0.fuPool.FUList5.opList00.opClass,SimdAdd
opLat=1
config.system.cpu0.fuPool.FUList5.opList00.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList00.pipelined,true

[system.cpu0.fuPool.FUList5.opList01]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList01.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList01.eventq_index,0
opClass=SimdAddAcc
config.system.cpu0.fuPool.FUList5.opList01.opClass,SimdAddAcc
opLat=1
config.system.cpu0.fuPool.FUList5.opList01.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList01.pipelined,true

[system.cpu0.fuPool.FUList5.opList02]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList02.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList02.eventq_index,0
opClass=SimdAlu
config.system.cpu0.fuPool.FUList5.opList02.opClass,SimdAlu
opLat=1
config.system.cpu0.fuPool.FUList5.opList02.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList02.pipelined,true

[system.cpu0.fuPool.FUList5.opList03]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList03.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList03.eventq_index,0
opClass=SimdCmp
config.system.cpu0.fuPool.FUList5.opList03.opClass,SimdCmp
opLat=1
config.system.cpu0.fuPool.FUList5.opList03.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList03.pipelined,true

[system.cpu0.fuPool.FUList5.opList04]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList04.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList04.eventq_index,0
opClass=SimdCvt
config.system.cpu0.fuPool.FUList5.opList04.opClass,SimdCvt
opLat=1
config.system.cpu0.fuPool.FUList5.opList04.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList04.pipelined,true

[system.cpu0.fuPool.FUList5.opList05]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList05.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList05.eventq_index,0
opClass=SimdMisc
config.system.cpu0.fuPool.FUList5.opList05.opClass,SimdMisc
opLat=1
config.system.cpu0.fuPool.FUList5.opList05.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList05.pipelined,true

[system.cpu0.fuPool.FUList5.opList06]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList06.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList06.eventq_index,0
opClass=SimdMult
config.system.cpu0.fuPool.FUList5.opList06.opClass,SimdMult
opLat=1
config.system.cpu0.fuPool.FUList5.opList06.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList06.pipelined,true

[system.cpu0.fuPool.FUList5.opList07]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList07.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList07.eventq_index,0
opClass=SimdMultAcc
config.system.cpu0.fuPool.FUList5.opList07.opClass,SimdMultAcc
opLat=1
config.system.cpu0.fuPool.FUList5.opList07.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList07.pipelined,true

[system.cpu0.fuPool.FUList5.opList08]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList08.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList08.eventq_index,0
opClass=SimdShift
config.system.cpu0.fuPool.FUList5.opList08.opClass,SimdShift
opLat=1
config.system.cpu0.fuPool.FUList5.opList08.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList08.pipelined,true

[system.cpu0.fuPool.FUList5.opList09]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList09.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList09.eventq_index,0
opClass=SimdShiftAcc
config.system.cpu0.fuPool.FUList5.opList09.opClass,SimdShiftAcc
opLat=1
config.system.cpu0.fuPool.FUList5.opList09.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList09.pipelined,true

[system.cpu0.fuPool.FUList5.opList10]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList10.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList10.eventq_index,0
opClass=SimdSqrt
config.system.cpu0.fuPool.FUList5.opList10.opClass,SimdSqrt
opLat=1
config.system.cpu0.fuPool.FUList5.opList10.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList10.pipelined,true

[system.cpu0.fuPool.FUList5.opList11]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList11.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList11.eventq_index,0
opClass=SimdFloatAdd
config.system.cpu0.fuPool.FUList5.opList11.opClass,SimdFloatAdd
opLat=1
config.system.cpu0.fuPool.FUList5.opList11.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList11.pipelined,true

[system.cpu0.fuPool.FUList5.opList12]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList12.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList12.eventq_index,0
opClass=SimdFloatAlu
config.system.cpu0.fuPool.FUList5.opList12.opClass,SimdFloatAlu
opLat=1
config.system.cpu0.fuPool.FUList5.opList12.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList12.pipelined,true

[system.cpu0.fuPool.FUList5.opList13]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList13.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList13.eventq_index,0
opClass=SimdFloatCmp
config.system.cpu0.fuPool.FUList5.opList13.opClass,SimdFloatCmp
opLat=1
config.system.cpu0.fuPool.FUList5.opList13.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList13.pipelined,true

[system.cpu0.fuPool.FUList5.opList14]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList14.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList14.eventq_index,0
opClass=SimdFloatCvt
config.system.cpu0.fuPool.FUList5.opList14.opClass,SimdFloatCvt
opLat=1
config.system.cpu0.fuPool.FUList5.opList14.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList14.pipelined,true

[system.cpu0.fuPool.FUList5.opList15]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList15.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList15.eventq_index,0
opClass=SimdFloatDiv
config.system.cpu0.fuPool.FUList5.opList15.opClass,SimdFloatDiv
opLat=1
config.system.cpu0.fuPool.FUList5.opList15.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList15.pipelined,true

[system.cpu0.fuPool.FUList5.opList16]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList16.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList16.eventq_index,0
opClass=SimdFloatMisc
config.system.cpu0.fuPool.FUList5.opList16.opClass,SimdFloatMisc
opLat=1
config.system.cpu0.fuPool.FUList5.opList16.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList16.pipelined,true

[system.cpu0.fuPool.FUList5.opList17]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList17.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList17.eventq_index,0
opClass=SimdFloatMult
config.system.cpu0.fuPool.FUList5.opList17.opClass,SimdFloatMult
opLat=1
config.system.cpu0.fuPool.FUList5.opList17.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList17.pipelined,true

[system.cpu0.fuPool.FUList5.opList18]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList18.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList18.eventq_index,0
opClass=SimdFloatMultAcc
config.system.cpu0.fuPool.FUList5.opList18.opClass,SimdFloatMultAcc
opLat=1
config.system.cpu0.fuPool.FUList5.opList18.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList18.pipelined,true

[system.cpu0.fuPool.FUList5.opList19]
type=OpDesc
config.system.cpu0.fuPool.FUList5.opList19.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList5.opList19.eventq_index,0
opClass=SimdFloatSqrt
config.system.cpu0.fuPool.FUList5.opList19.opClass,SimdFloatSqrt
opLat=1
config.system.cpu0.fuPool.FUList5.opList19.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList5.opList19.pipelined,true

[system.cpu0.fuPool.FUList6]
type=FUDesc
config.system.cpu0.fuPool.FUList6.type,FUDesc
children=opList0 opList1
config.system.cpu0.fuPool.FUList6.children,opList0 opList1
count=0
config.system.cpu0.fuPool.FUList6.count,0
eventq_index=0
config.system.cpu0.fuPool.FUList6.eventq_index,0
opList=system.cpu0.fuPool.FUList6.opList0 system.cpu0.fuPool.FUList6.opList1
config.system.cpu0.fuPool.FUList6.opList,config.system.cpu0.fuPool.FUList6.opList0 system.cpu0.fuPool.FUList6.opList1

[system.cpu0.fuPool.FUList6.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList6.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList6.opList0.eventq_index,0
opClass=MemWrite
config.system.cpu0.fuPool.FUList6.opList0.opClass,MemWrite
opLat=1
config.system.cpu0.fuPool.FUList6.opList0.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList6.opList0.pipelined,true

[system.cpu0.fuPool.FUList6.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList6.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList6.opList1.eventq_index,0
opClass=FloatMemWrite
config.system.cpu0.fuPool.FUList6.opList1.opClass,FloatMemWrite
opLat=1
config.system.cpu0.fuPool.FUList6.opList1.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList6.opList1.pipelined,true

[system.cpu0.fuPool.FUList7]
type=FUDesc
config.system.cpu0.fuPool.FUList7.type,FUDesc
children=opList0 opList1 opList2 opList3
config.system.cpu0.fuPool.FUList7.children,opList0 opList1 opList2 opList3
count=4
config.system.cpu0.fuPool.FUList7.count,4
eventq_index=0
config.system.cpu0.fuPool.FUList7.eventq_index,0
opList=system.cpu0.fuPool.FUList7.opList0 system.cpu0.fuPool.FUList7.opList1 system.cpu0.fuPool.FUList7.opList2 system.cpu0.fuPool.FUList7.opList3
config.system.cpu0.fuPool.FUList7.opList,config.system.cpu0.fuPool.FUList7.opList0 system.cpu0.fuPool.FUList7.opList1 system.cpu0.fuPool.FUList7.opList2 system.cpu0.fuPool.FUList7.opList3

[system.cpu0.fuPool.FUList7.opList0]
type=OpDesc
config.system.cpu0.fuPool.FUList7.opList0.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList7.opList0.eventq_index,0
opClass=MemRead
config.system.cpu0.fuPool.FUList7.opList0.opClass,MemRead
opLat=1
config.system.cpu0.fuPool.FUList7.opList0.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList7.opList0.pipelined,true

[system.cpu0.fuPool.FUList7.opList1]
type=OpDesc
config.system.cpu0.fuPool.FUList7.opList1.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList7.opList1.eventq_index,0
opClass=MemWrite
config.system.cpu0.fuPool.FUList7.opList1.opClass,MemWrite
opLat=1
config.system.cpu0.fuPool.FUList7.opList1.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList7.opList1.pipelined,true

[system.cpu0.fuPool.FUList7.opList2]
type=OpDesc
config.system.cpu0.fuPool.FUList7.opList2.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList7.opList2.eventq_index,0
opClass=FloatMemRead
config.system.cpu0.fuPool.FUList7.opList2.opClass,FloatMemRead
opLat=1
config.system.cpu0.fuPool.FUList7.opList2.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList7.opList2.pipelined,true

[system.cpu0.fuPool.FUList7.opList3]
type=OpDesc
config.system.cpu0.fuPool.FUList7.opList3.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList7.opList3.eventq_index,0
opClass=FloatMemWrite
config.system.cpu0.fuPool.FUList7.opList3.opClass,FloatMemWrite
opLat=1
config.system.cpu0.fuPool.FUList7.opList3.opLat,1
pipelined=true
config.system.cpu0.fuPool.FUList7.opList3.pipelined,true

[system.cpu0.fuPool.FUList8]
type=FUDesc
config.system.cpu0.fuPool.FUList8.type,FUDesc
children=opList
config.system.cpu0.fuPool.FUList8.children,opList
count=1
config.system.cpu0.fuPool.FUList8.count,1
eventq_index=0
config.system.cpu0.fuPool.FUList8.eventq_index,0
opList=system.cpu0.fuPool.FUList8.opList
config.system.cpu0.fuPool.FUList8.opList,config.system.cpu0.fuPool.FUList8.opList

[system.cpu0.fuPool.FUList8.opList]
type=OpDesc
config.system.cpu0.fuPool.FUList8.opList.type,OpDesc
eventq_index=0
config.system.cpu0.fuPool.FUList8.opList.eventq_index,0
opClass=IprAccess
config.system.cpu0.fuPool.FUList8.opList.opClass,IprAccess
opLat=3
config.system.cpu0.fuPool.FUList8.opList.opLat,3
pipelined=false
config.system.cpu0.fuPool.FUList8.opList.pipelined,false

[system.cpu0.isa]
type=X86ISA
config.system.cpu0.isa.type,X86ISA
eventq_index=0
config.system.cpu0.isa.eventq_index,0

[system.cpu0.itb]
type=X86TLB
config.system.cpu0.itb.type,X86TLB
children=walker
config.system.cpu0.itb.children,walker
eventq_index=0
config.system.cpu0.itb.eventq_index,0
size=64
config.system.cpu0.itb.size,64
walker=system.cpu0.itb.walker
config.system.cpu0.itb.walker,config.system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=X86PagetableWalker
config.system.cpu0.itb.walker.type,X86PagetableWalker
clk_domain=system.cpu_clk_domain
config.system.cpu0.itb.walker.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.cpu0.itb.walker.default_p_state,UNDEFINED
eventq_index=0
config.system.cpu0.itb.walker.eventq_index,0
num_squash_per_cycle=4
config.system.cpu0.itb.walker.num_squash_per_cycle,4
p_state_clk_gate_bins=20
config.system.cpu0.itb.walker.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.cpu0.itb.walker.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.cpu0.itb.walker.p_state_clk_gate_min,1000
power_model=Null
config.system.cpu0.itb.walker.power_model,Null
system=system
config.system.cpu0.itb.walker.system,config.system

[system.cpu0.tracer]
type=ExeTracer
config.system.cpu0.tracer.type,ExeTracer
eventq_index=0
config.system.cpu0.tracer.eventq_index,0

[system.tol2bus]
type=CoherentXBar
config.system.tol2bus.type,CoherentXBar
children=snoop_filter
config.system.tol2bus.children,snoop_filter
clk_domain=system.cpu_clk_domain
config.system.tol2bus.clk_domain,config.system.cpu_clk_domain
default_p_state=UNDEFINED
config.system.tol2bus.default_p_state,UNDEFINED
eventq_index=0
config.system.tol2bus.eventq_index,0
forward_latency=0
config.system.tol2bus.forward_latency,0
frontend_latency=1
config.system.tol2bus.frontend_latency,1
p_state_clk_gate_bins=20
config.system.tol2bus.p_state_clk_gate_bins,20
p_state_clk_gate_max=1000000000000
config.system.tol2bus.p_state_clk_gate_max,1000000000000
p_state_clk_gate_min=1000
config.system.tol2bus.p_state_clk_gate_min,1000
point_of_coherency=false
config.system.tol2bus.point_of_coherency,false
power_model=Null
config.system.tol2bus.power_model,Null
response_latency=1
config.system.tol2bus.response_latency,1
snoop_filter=system.tol2bus.snoop_filter
config.system.tol2bus.snoop_filter,config.system.tol2bus.snoop_filter
snoop_response_latency=1
config.system.tol2bus.snoop_response_latency,1
system=system
config.system.tol2bus.system,config.system
use_default_range=false
config.system.tol2bus.use_default_range,false
width=32
config.system.tol2bus.width,32
master=system.l2.cpu_side
config.system.tol2bus.master,config.system.l2.cpu_side
slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb_walker_cache.mem_side system.cpu0.dtb_walker_cache.mem_side
config.system.tol2bus.slave,config.system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb_walker_cache.mem_side system.cpu0.dtb_walker_cache.mem_side

[system.tol2bus.snoop_filter]
type=SnoopFilter
config.system.tol2bus.snoop_filter.type,SnoopFilter
eventq_index=0
config.system.tol2bus.snoop_filter.eventq_index,0
lookup_latency=0
config.system.tol2bus.snoop_filter.lookup_latency,0
max_capacity=8388608
config.system.tol2bus.snoop_filter.max_capacity,8388608
system=system
config.system.tol2bus.snoop_filter.system,config.system

[system.voltage_domain]
type=VoltageDomain
config.system.voltage_domain.type,VoltageDomain
eventq_index=0
config.system.voltage_domain.eventq_index,0
voltage=1.000000
config.system.voltage_domain.voltage,1.000000

