<profile>

<section name = "Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat'" level="0">
<item name = "Date">Tue Jun 24 19:15:15 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.132 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 802, 30.000 ns, 8.020 us, 3, 802, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_col_zxi2mat">1, 800, 2, 1, 1, 1 ~ 800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_14_fu_203_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_218">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_221">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_226">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln133_fu_197_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln139_fu_209_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_last_phi_fu_160_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_start_phi_fu_171_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_13">9, 2, 10, 20</column>
<column name="axi_data_fu_90">9, 2, 8, 16</column>
<column name="axi_last_3_fu_86">9, 2, 1, 2</column>
<column name="imgL_in_data_blk_n">9, 2, 1, 2</column>
<column name="j_fu_82">9, 2, 10, 20</column>
<column name="last_reg_157">9, 2, 1, 2</column>
<column name="vid_inL_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="axi_data_fu_90">8, 0, 8, 0</column>
<column name="axi_last_3_fu_86">1, 0, 1, 0</column>
<column name="icmp_ln133_reg_271">1, 0, 1, 0</column>
<column name="j_fu_82">10, 0, 10, 0</column>
<column name="last_reg_157">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2xfMat&lt;8, 0, 600, 800, 1, 2&gt;.1_Pipeline_loop_col_zxi2mat, return value</column>
<column name="vid_inL_TVALID">in, 1, axis, vid_inL_V_data_V, pointer</column>
<column name="vid_inL_TDATA">in, 8, axis, vid_inL_V_data_V, pointer</column>
<column name="imgL_in_data_din">out, 8, ap_fifo, imgL_in_data, pointer</column>
<column name="imgL_in_data_num_data_valid">in, 2, ap_fifo, imgL_in_data, pointer</column>
<column name="imgL_in_data_fifo_cap">in, 2, ap_fifo, imgL_in_data, pointer</column>
<column name="imgL_in_data_full_n">in, 1, ap_fifo, imgL_in_data, pointer</column>
<column name="imgL_in_data_write">out, 1, ap_fifo, imgL_in_data, pointer</column>
<column name="start_2">in, 1, ap_none, start_2, scalar</column>
<column name="axi_data_2">in, 8, ap_none, axi_data_2, scalar</column>
<column name="axi_last_2">in, 1, ap_none, axi_last_2, scalar</column>
<column name="p_read1">in, 10, ap_none, p_read1, scalar</column>
<column name="vid_inL_TREADY">out, 1, axis, vid_inL_V_dest_V, pointer</column>
<column name="vid_inL_TDEST">in, 1, axis, vid_inL_V_dest_V, pointer</column>
<column name="vid_inL_TKEEP">in, 1, axis, vid_inL_V_keep_V, pointer</column>
<column name="vid_inL_TSTRB">in, 1, axis, vid_inL_V_strb_V, pointer</column>
<column name="vid_inL_TUSER">in, 1, axis, vid_inL_V_user_V, pointer</column>
<column name="vid_inL_TLAST">in, 1, axis, vid_inL_V_last_V, pointer</column>
<column name="vid_inL_TID">in, 1, axis, vid_inL_V_id_V, pointer</column>
<column name="last_out">out, 1, ap_vld, last_out, pointer</column>
<column name="last_out_ap_vld">out, 1, ap_vld, last_out, pointer</column>
<column name="axi_data_5_out">out, 8, ap_vld, axi_data_5_out, pointer</column>
<column name="axi_data_5_out_ap_vld">out, 1, ap_vld, axi_data_5_out, pointer</column>
</table>
</item>
</section>
</profile>
