<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Pmc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structPmc-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Pmc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> hardware registers.  
 <a href="structPmc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="pmc_8h_source.html">pmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a61decac790a8c401d0c56924b1f58971"><td class="memItemLeft" align="right" valign="top"><a id="a61decac790a8c401d0c56924b1f58971" name="a61decac790a8c401d0c56924b1f58971"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_SCER</b></td></tr>
<tr class="memdesc:a61decac790a8c401d0c56924b1f58971"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0000) System Clock Enable Register <br /></td></tr>
<tr class="separator:a61decac790a8c401d0c56924b1f58971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaaa9676d33659138f0ba43054d9165d"><td class="memItemLeft" align="right" valign="top"><a id="adaaa9676d33659138f0ba43054d9165d" name="adaaa9676d33659138f0ba43054d9165d"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_SCDR</b></td></tr>
<tr class="memdesc:adaaa9676d33659138f0ba43054d9165d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0004) System Clock Disable Register <br /></td></tr>
<tr class="separator:adaaa9676d33659138f0ba43054d9165d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce42b57982403bbd2f713ca5db86826"><td class="memItemLeft" align="right" valign="top"><a id="a9ce42b57982403bbd2f713ca5db86826" name="a9ce42b57982403bbd2f713ca5db86826"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_SCSR</b></td></tr>
<tr class="memdesc:a9ce42b57982403bbd2f713ca5db86826"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0008) System Clock Status Register <br /></td></tr>
<tr class="separator:a9ce42b57982403bbd2f713ca5db86826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8435a66bc77a1dae1718642e02569a5f"><td class="memItemLeft" align="right" valign="top"><a id="a8435a66bc77a1dae1718642e02569a5f" name="a8435a66bc77a1dae1718642e02569a5f"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr class="separator:a8435a66bc77a1dae1718642e02569a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1ec22830efb010d44b7e818a9277ec"><td class="memItemLeft" align="right" valign="top"><a id="a3d1ec22830efb010d44b7e818a9277ec" name="a3d1ec22830efb010d44b7e818a9277ec"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCER0</b></td></tr>
<tr class="memdesc:a3d1ec22830efb010d44b7e818a9277ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0010) Peripheral Clock Enable Register 0 <br /></td></tr>
<tr class="separator:a3d1ec22830efb010d44b7e818a9277ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2fcec6260274f1035e898f99e95f17"><td class="memItemLeft" align="right" valign="top"><a id="a4e2fcec6260274f1035e898f99e95f17" name="a4e2fcec6260274f1035e898f99e95f17"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCDR0</b></td></tr>
<tr class="memdesc:a4e2fcec6260274f1035e898f99e95f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0014) Peripheral Clock Disable Register 0 <br /></td></tr>
<tr class="separator:a4e2fcec6260274f1035e898f99e95f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a88879f89c27a749b6302faa1cdaac"><td class="memItemLeft" align="right" valign="top"><a id="a22a88879f89c27a749b6302faa1cdaac" name="a22a88879f89c27a749b6302faa1cdaac"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCSR0</b></td></tr>
<tr class="memdesc:a22a88879f89c27a749b6302faa1cdaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0018) Peripheral Clock Status Register 0 <br /></td></tr>
<tr class="separator:a22a88879f89c27a749b6302faa1cdaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f90fe93f8780d99649be6586e3524a"><td class="memItemLeft" align="right" valign="top"><a id="a04f90fe93f8780d99649be6586e3524a" name="a04f90fe93f8780d99649be6586e3524a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CKGR_UCKR</b></td></tr>
<tr class="memdesc:a04f90fe93f8780d99649be6586e3524a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x001C) UTMI Clock Register <br /></td></tr>
<tr class="separator:a04f90fe93f8780d99649be6586e3524a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac354cb723613e2a19901c9a74d249d3b"><td class="memItemLeft" align="right" valign="top"><a id="ac354cb723613e2a19901c9a74d249d3b" name="ac354cb723613e2a19901c9a74d249d3b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CKGR_MOR</b></td></tr>
<tr class="memdesc:ac354cb723613e2a19901c9a74d249d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0020) Main Oscillator Register <br /></td></tr>
<tr class="separator:ac354cb723613e2a19901c9a74d249d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89a9364d5c3aa98cde9c0a524445044"><td class="memItemLeft" align="right" valign="top"><a id="aa89a9364d5c3aa98cde9c0a524445044" name="aa89a9364d5c3aa98cde9c0a524445044"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CKGR_MCFR</b></td></tr>
<tr class="memdesc:aa89a9364d5c3aa98cde9c0a524445044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0024) Main Clock Frequency Register <br /></td></tr>
<tr class="separator:aa89a9364d5c3aa98cde9c0a524445044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="memItemLeft" align="right" valign="top"><a id="a004d6f5d9b46b1dcfd19577f032fc46f" name="a004d6f5d9b46b1dcfd19577f032fc46f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR</b></td></tr>
<tr class="memdesc:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0028) PLLA Register <br /></td></tr>
<tr class="separator:a004d6f5d9b46b1dcfd19577f032fc46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6be77e29985aabeb8fab00054ab77b5"><td class="memItemLeft" align="right" valign="top"><a id="ad6be77e29985aabeb8fab00054ab77b5" name="ad6be77e29985aabeb8fab00054ab77b5"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr class="separator:ad6be77e29985aabeb8fab00054ab77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539f8f6eb00ea275f764038b76e8db06"><td class="memItemLeft" align="right" valign="top"><a id="a539f8f6eb00ea275f764038b76e8db06" name="a539f8f6eb00ea275f764038b76e8db06"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_MCKR</b></td></tr>
<tr class="memdesc:a539f8f6eb00ea275f764038b76e8db06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0030) Master Clock Register <br /></td></tr>
<tr class="separator:a539f8f6eb00ea275f764038b76e8db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905d2d0030554fe7c31c45bbda673fb8"><td class="memItemLeft" align="right" valign="top"><a id="a905d2d0030554fe7c31c45bbda673fb8" name="a905d2d0030554fe7c31c45bbda673fb8"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [1]</td></tr>
<tr class="separator:a905d2d0030554fe7c31c45bbda673fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3005725002bde064e2f7aa5b23c8c912"><td class="memItemLeft" align="right" valign="top"><a id="a3005725002bde064e2f7aa5b23c8c912" name="a3005725002bde064e2f7aa5b23c8c912"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_USB</b></td></tr>
<tr class="memdesc:a3005725002bde064e2f7aa5b23c8c912"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0038) USB Clock Register <br /></td></tr>
<tr class="separator:a3005725002bde064e2f7aa5b23c8c912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d00f34d29af830cd0666e8184e74e7"><td class="memItemLeft" align="right" valign="top"><a id="a97d00f34d29af830cd0666e8184e74e7" name="a97d00f34d29af830cd0666e8184e74e7"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [1]</td></tr>
<tr class="separator:a97d00f34d29af830cd0666e8184e74e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb935243db0487973c3941fd41fd35b2"><td class="memItemLeft" align="right" valign="top"><a id="afb935243db0487973c3941fd41fd35b2" name="afb935243db0487973c3941fd41fd35b2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCK</b> [3]</td></tr>
<tr class="memdesc:afb935243db0487973c3941fd41fd35b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0040) Programmable Clock 0 Register <br /></td></tr>
<tr class="separator:afb935243db0487973c3941fd41fd35b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6193f5db0dec3d9f2c0b1c0f7788a2"><td class="memItemLeft" align="right" valign="top"><a id="a1d6193f5db0dec3d9f2c0b1c0f7788a2" name="a1d6193f5db0dec3d9f2c0b1c0f7788a2"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [5]</td></tr>
<tr class="separator:a1d6193f5db0dec3d9f2c0b1c0f7788a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="memItemLeft" align="right" valign="top"><a id="a03b4c49ae0b1853dfcad21241f7f67bc" name="a03b4c49ae0b1853dfcad21241f7f67bc"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_IER</b></td></tr>
<tr class="memdesc:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0060) Interrupt Enable Register <br /></td></tr>
<tr class="separator:a03b4c49ae0b1853dfcad21241f7f67bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb72dfd228888a4df1931fe656282e5"><td class="memItemLeft" align="right" valign="top"><a id="a8cb72dfd228888a4df1931fe656282e5" name="a8cb72dfd228888a4df1931fe656282e5"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_IDR</b></td></tr>
<tr class="memdesc:a8cb72dfd228888a4df1931fe656282e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0064) Interrupt Disable Register <br /></td></tr>
<tr class="separator:a8cb72dfd228888a4df1931fe656282e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3098593807c6fa0a9449eaf17dbd753e"><td class="memItemLeft" align="right" valign="top"><a id="a3098593807c6fa0a9449eaf17dbd753e" name="a3098593807c6fa0a9449eaf17dbd753e"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_SR</b></td></tr>
<tr class="memdesc:a3098593807c6fa0a9449eaf17dbd753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0068) Status Register <br /></td></tr>
<tr class="separator:a3098593807c6fa0a9449eaf17dbd753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d281a26532f3ddec0c753577c8ea82a"><td class="memItemLeft" align="right" valign="top"><a id="a5d281a26532f3ddec0c753577c8ea82a" name="a5d281a26532f3ddec0c753577c8ea82a"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_IMR</b></td></tr>
<tr class="memdesc:a5d281a26532f3ddec0c753577c8ea82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x006C) Interrupt Mask Register <br /></td></tr>
<tr class="separator:a5d281a26532f3ddec0c753577c8ea82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb5a918a4d51c32d413bb55184531c4"><td class="memItemLeft" align="right" valign="top"><a id="a2cb5a918a4d51c32d413bb55184531c4" name="a2cb5a918a4d51c32d413bb55184531c4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_FSMR</b></td></tr>
<tr class="memdesc:a2cb5a918a4d51c32d413bb55184531c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0070) Fast Start-up Mode Register <br /></td></tr>
<tr class="separator:a2cb5a918a4d51c32d413bb55184531c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22b8d8bfe282bf2110fc275c38047c0"><td class="memItemLeft" align="right" valign="top"><a id="ab22b8d8bfe282bf2110fc275c38047c0" name="ab22b8d8bfe282bf2110fc275c38047c0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_FSPR</b></td></tr>
<tr class="memdesc:ab22b8d8bfe282bf2110fc275c38047c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0074) Fast Start-up Polarity Register <br /></td></tr>
<tr class="separator:ab22b8d8bfe282bf2110fc275c38047c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af346765f0476d42471d756ea2e54fe14"><td class="memItemLeft" align="right" valign="top"><a id="af346765f0476d42471d756ea2e54fe14" name="af346765f0476d42471d756ea2e54fe14"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_FOCR</b></td></tr>
<tr class="memdesc:af346765f0476d42471d756ea2e54fe14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0078) Fault Output Clear Register <br /></td></tr>
<tr class="separator:af346765f0476d42471d756ea2e54fe14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae841b66863f7a53a246938697f1664"><td class="memItemLeft" align="right" valign="top"><a id="a0ae841b66863f7a53a246938697f1664" name="a0ae841b66863f7a53a246938697f1664"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [26]</td></tr>
<tr class="separator:a0ae841b66863f7a53a246938697f1664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f5fe031ba5032fdc169fe39480e886"><td class="memItemLeft" align="right" valign="top"><a id="ac5f5fe031ba5032fdc169fe39480e886" name="ac5f5fe031ba5032fdc169fe39480e886"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_WPMR</b></td></tr>
<tr class="memdesc:ac5f5fe031ba5032fdc169fe39480e886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x00E4) Write Protect Mode Register <br /></td></tr>
<tr class="separator:ac5f5fe031ba5032fdc169fe39480e886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="memItemLeft" align="right" valign="top"><a id="a663df6bf677bfb19a7f7b12b3f805dcf" name="a663df6bf677bfb19a7f7b12b3f805dcf"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_WPSR</b></td></tr>
<tr class="memdesc:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x00E8) Write Protect Status Register <br /></td></tr>
<tr class="separator:a663df6bf677bfb19a7f7b12b3f805dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005390e1cef120764fc107eb060a2ecc"><td class="memItemLeft" align="right" valign="top"><a id="a005390e1cef120764fc107eb060a2ecc" name="a005390e1cef120764fc107eb060a2ecc"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [5]</td></tr>
<tr class="separator:a005390e1cef120764fc107eb060a2ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="memItemLeft" align="right" valign="top"><a id="a81f4b68bfbd5af99767d0f2399fe3f7b" name="a81f4b68bfbd5af99767d0f2399fe3f7b"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCER1</b></td></tr>
<tr class="memdesc:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0100) Peripheral Clock Enable Register 1 <br /></td></tr>
<tr class="separator:a81f4b68bfbd5af99767d0f2399fe3f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58099a6b358721d8ab089b86507f594"><td class="memItemLeft" align="right" valign="top"><a id="ad58099a6b358721d8ab089b86507f594" name="ad58099a6b358721d8ab089b86507f594"></a>
__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCDR1</b></td></tr>
<tr class="memdesc:ad58099a6b358721d8ab089b86507f594"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0104) Peripheral Clock Disable Register 1 <br /></td></tr>
<tr class="separator:ad58099a6b358721d8ab089b86507f594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf86a46ac0364da7ebd068665839336"><td class="memItemLeft" align="right" valign="top"><a id="a7bf86a46ac0364da7ebd068665839336" name="a7bf86a46ac0364da7ebd068665839336"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCSR1</b></td></tr>
<tr class="memdesc:a7bf86a46ac0364da7ebd068665839336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x0108) Peripheral Clock Status Register 1 <br /></td></tr>
<tr class="separator:a7bf86a46ac0364da7ebd068665839336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45c6852e124da2ccb7da6d195d27ea2"><td class="memItemLeft" align="right" valign="top"><a id="af45c6852e124da2ccb7da6d195d27ea2" name="af45c6852e124da2ccb7da6d195d27ea2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PMC_PCR</b></td></tr>
<tr class="memdesc:af45c6852e124da2ccb7da6d195d27ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> Offset: 0x010C) Peripheral Control Register <br /></td></tr>
<tr class="separator:af45c6852e124da2ccb7da6d195d27ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="structPmc.html" title="Pmc hardware registers.">Pmc</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/cmsis_include/component/<a class="el" href="pmc_8h_source.html">pmc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
