{
    "DESIGN_NAME": "tt_um_clash_mac",
    "VERILOG_FILES": [
      "dir::src/Clash_TinyTapeout_EthernetMac_TopEntity_topEntity_trueDualPortBlockRamWrapper.v",
      "dir::src/Clash_TinyTapeout_EthernetMac_TopEntity_topEntity_resetSynchronizer.v",
      "dir::src/Clash_TinyTapeout_EthernetMac_TopEntity_topEntity_resetSynchronizer_0.v",
      "dir::src/Clash_TinyTapeout_EthernetMac_TopEntity_topEntity_asyncFIFOSynchronizer.v",
      "dir::src/topEntity.v",
      "dir::src/project.v"
    ],
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": ["ethRxClk", "ethTxClk"],
    "CLOCK_NET": ["ethRxClk", "ethTxClk"],
    "FALLBACK_SDC_FILE": "dir::src/project.sdc",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0.0, 0.0, 682.64, 225.76],
    "FP_DEF_TEMPLATE": "dir::tt/def/tt_block_4x2_pg.def",
    "//": "reduce wasted space",
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6
  }
