// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module worker_COO_SpMV (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        row_address0,
        row_ce0,
        row_q0,
        col_address0,
        col_ce0,
        col_q0,
        val_r_address0,
        val_r_ce0,
        val_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_q0,
        output_r_address1,
        output_r_ce1,
        output_r_we1,
        output_r_d1,
        nnz
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st14_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv12_9C4 = 12'b100111000100;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_2 = 32'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] row_address0;
output   row_ce0;
input  [4:0] row_q0;
output  [11:0] col_address0;
output   col_ce0;
input  [6:0] col_q0;
output  [11:0] val_r_address0;
output   val_r_ce0;
input  [31:0] val_r_q0;
output  [4:0] output_r_address0;
output   output_r_ce0;
input  [31:0] output_r_q0;
output  [4:0] output_r_address1;
output   output_r_ce1;
output   output_r_we1;
output  [31:0] output_r_d1;
input  [31:0] nnz;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg row_ce0;
reg col_ce0;
reg val_r_ce0;
reg output_r_ce0;
reg output_r_ce1;
reg output_r_we1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire   [6:0] vector_address0;
reg    vector_ce0;
wire   [31:0] vector_q0;
reg   [11:0] i_reg_111;
wire   [0:0] exitcond_fu_131_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_75;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
wire   [11:0] i_3_fu_137_p2;
wire   [0:0] tmp4_fu_147_p2;
reg   [0:0] tmp4_reg_182;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp4_reg_182_pp0_iter10;
reg   [31:0] val_load_reg_201;
reg   [4:0] row_load_reg_211;
reg   [4:0] ap_reg_ppstg_row_load_reg_211_pp0_iter2;
reg   [4:0] ap_reg_ppstg_row_load_reg_211_pp0_iter3;
reg   [4:0] output_addr_reg_221;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter5;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter6;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter7;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter8;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter9;
reg   [4:0] ap_reg_ppstg_output_addr_reg_221_pp0_iter10;
wire   [31:0] grp_fu_126_p2;
reg   [31:0] tmp_8_reg_227;
reg   [31:0] output_load_reg_232;
wire   [31:0] grp_fu_122_p2;
reg   [31:0] tmp_1_reg_237;
wire   [63:0] tmp_s_fu_152_p1;
wire   [63:0] tmp_7_fu_159_p1;
wire   [63:0] tmp_9_fu_164_p1;
wire   [31:0] i_cast1_fu_143_p1;
reg    ap_sig_cseq_ST_st14_fsm_2;
reg    ap_sig_244;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
end

worker_COO_SpMV_vector #(
    .DataWidth( 32 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
vector_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vector_address0),
    .ce0(vector_ce0),
    .q0(vector_q0)
);

worker_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
worker_fadd_32ns_32ns_32_5_full_dsp_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(output_load_reg_232),
    .din1(tmp_8_reg_227),
    .ce(1'b1),
    .dout(grp_fu_122_p2)
);

worker_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
worker_fmul_32ns_32ns_32_4_max_dsp_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(val_load_reg_201),
    .din1(vector_q0),
    .ce(1'b1),
    .dout(grp_fu_126_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_fu_131_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_131_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_fu_131_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_fu_131_p2 == 1'b0))) begin
        i_reg_111 <= i_3_fu_137_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_111 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_output_addr_reg_221_pp0_iter10 <= ap_reg_ppstg_output_addr_reg_221_pp0_iter9;
        ap_reg_ppstg_output_addr_reg_221_pp0_iter5 <= output_addr_reg_221;
        ap_reg_ppstg_output_addr_reg_221_pp0_iter6 <= ap_reg_ppstg_output_addr_reg_221_pp0_iter5;
        ap_reg_ppstg_output_addr_reg_221_pp0_iter7 <= ap_reg_ppstg_output_addr_reg_221_pp0_iter6;
        ap_reg_ppstg_output_addr_reg_221_pp0_iter8 <= ap_reg_ppstg_output_addr_reg_221_pp0_iter7;
        ap_reg_ppstg_output_addr_reg_221_pp0_iter9 <= ap_reg_ppstg_output_addr_reg_221_pp0_iter8;
        ap_reg_ppstg_row_load_reg_211_pp0_iter2 <= row_load_reg_211;
        ap_reg_ppstg_row_load_reg_211_pp0_iter3 <= ap_reg_ppstg_row_load_reg_211_pp0_iter2;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter10 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter9;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter2 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter1;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter3 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter2;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter4 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter3;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter5 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter4;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter6 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter5;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter7 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter6;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter8 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter7;
        ap_reg_ppstg_tmp4_reg_182_pp0_iter9 <= ap_reg_ppstg_tmp4_reg_182_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_tmp4_reg_182_pp0_iter1 <= tmp4_reg_182;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == ap_reg_ppstg_tmp4_reg_182_pp0_iter3)) begin
        output_addr_reg_221 <= tmp_9_fu_164_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_tmp4_reg_182_pp0_iter4))) begin
        output_load_reg_232 <= output_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(tmp4_reg_182 == 1'b0))) begin
        row_load_reg_211 <= row_q0;
        val_load_reg_201 <= val_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_fu_131_p2 == 1'b0))) begin
        tmp4_reg_182 <= tmp4_fu_147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == ap_reg_ppstg_tmp4_reg_182_pp0_iter9)) begin
        tmp_1_reg_237 <= grp_fu_122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == ap_reg_ppstg_tmp4_reg_182_pp0_iter4)) begin
        tmp_8_reg_227 <= grp_fu_126_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st14_fsm_2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_75) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_244) begin
        ap_sig_cseq_ST_st14_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_ce0 = 1'b1;
    end else begin
        col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it4)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it11)) begin
        output_r_ce1 = 1'b1;
    end else begin
        output_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & ~(1'b0 == ap_reg_ppstg_tmp4_reg_182_pp0_iter10))) begin
        output_r_we1 = 1'b1;
    end else begin
        output_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        row_ce0 = 1'b1;
    end else begin
        row_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        val_r_ce0 = 1'b1;
    end else begin
        val_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        vector_ce0 = 1'b1;
    end else begin
        vector_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it11) & ~(1'b1 == ap_reg_ppiten_pp0_it10)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_fu_131_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_fu_131_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st14_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_2;
            end
        end
        ap_ST_st14_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_244 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_75 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign col_address0 = tmp_s_fu_152_p1;

assign exitcond_fu_131_p2 = ((i_reg_111 == ap_const_lv12_9C4) ? 1'b1 : 1'b0);

assign i_3_fu_137_p2 = (i_reg_111 + ap_const_lv12_1);

assign i_cast1_fu_143_p1 = i_reg_111;

assign output_r_address0 = tmp_9_fu_164_p1;

assign output_r_address1 = ap_reg_ppstg_output_addr_reg_221_pp0_iter10;

assign output_r_d1 = tmp_1_reg_237;

assign row_address0 = tmp_s_fu_152_p1;

assign tmp4_fu_147_p2 = (($signed(i_cast1_fu_143_p1) < $signed(nnz)) ? 1'b1 : 1'b0);

assign tmp_7_fu_159_p1 = col_q0;

assign tmp_9_fu_164_p1 = ap_reg_ppstg_row_load_reg_211_pp0_iter3;

assign tmp_s_fu_152_p1 = i_reg_111;

assign val_r_address0 = tmp_s_fu_152_p1;

assign vector_address0 = tmp_7_fu_159_p1;

endmodule //worker_COO_SpMV
