# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=gfx1150 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GFX1150 %s
# RUN: llc -mtriple=amdgcn -mcpu=gfx1200 -run-pass=instruction-select -verify-machineinstrs -o - %s | FileCheck -check-prefix=GFX1150 %s

---
name:            sitofp_i32_to_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: sitofp_i32_to_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_F32_I32_:%[0-9]+]]:sreg_32 = S_CVT_F32_I32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_F32_I32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_SITOFP %0(i32)
    %2:sgpr(i32) = G_BITCAST %1(f32)
    $sgpr0 = COPY %2(i32)

...
---
name:            uitofp_u32_to_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: uitofp_u32_to_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_F32_U32_:%[0-9]+]]:sreg_32 = S_CVT_F32_U32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_F32_U32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_UITOFP %0(i32)
    %2:sgpr(i32) = G_BITCAST %1(f32)
    $sgpr0 = COPY %2(i32)

...
---
name:            fptosi_f32_to_i32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fptosi_f32_to_i32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_I32_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_CVT_I32_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_I32_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(i32) = G_FPTOSI %1(f32)
    $sgpr0 = COPY %2(i32)

...
---
name:            fptoui_f32_to_u32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fptoui_f32_to_u32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_U32_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_CVT_U32_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_U32_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(i32) = G_FPTOUI %1(f32)
    $sgpr0 = COPY %2(i32)

...
---
name:            fpext_f16_to_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fpext_f16_to_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_F32_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_CVT_F32_F16 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_F32_F16_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_BITCAST %1(i16)
    %3:sgpr(f32) = G_FPEXT %2(f16)
    %4:sgpr(i32) = G_BITCAST %3(f32)
    $sgpr0 = COPY %4(i32)

...
---
name:            fpext_hif16_to_32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fpext_hif16_to_32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 16
    ; GFX1150-NEXT: [[S_LSHR_B32_:%[0-9]+]]:sreg_32 = S_LSHR_B32 [[COPY]], [[S_MOV_B32_]], implicit-def dead $scc
    ; GFX1150-NEXT: [[S_CVT_F32_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_CVT_F32_F16 [[S_LSHR_B32_]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_F32_F16_]]
    %0:sgpr(<2 x i16>) = COPY $sgpr0
    %1:sgpr(i32) = G_BITCAST %0(<2 x i16>)
    %2:sgpr(i32) = G_CONSTANT i32 16
    %3:sgpr(i32) = G_LSHR %1, %2(i32)
    %4:sgpr(i16) = G_TRUNC %3(i32)
    %5:sgpr(f16) = G_BITCAST %4(i16)
    %6:sgpr(f32) = G_FPEXT %5(f16)
    %7:sgpr(i32) = G_BITCAST %6(f32)
    $sgpr0 = COPY %7(i32)

...
---
name:            fptrunc_f32_to_f16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fptrunc_f32_to_f16
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CVT_F16_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_CVT_F16_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CVT_F16_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(f16) = G_FPTRUNC %1(f32)
    %3:sgpr(i16) = G_BITCAST %2(f16)
    %4:sgpr(i32) = G_ANYEXT %3(i16)
    $sgpr0 = COPY %4(i32)

...
---
name:            fceil_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fceil_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CEIL_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_CEIL_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CEIL_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(f32) = G_FCEIL %1
    %3:sgpr(i32) = G_BITCAST %2(f32)
    $sgpr0 = COPY %3(i32)

...
---
name:            ffloor_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: ffloor_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_FLOOR_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_FLOOR_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_FLOOR_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(f32) = G_FFLOOR %1
    %3:sgpr(i32) = G_BITCAST %2(f32)
    $sgpr0 = COPY %3(i32)

...
---
name:            ftrunc_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: ftrunc_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_TRUNC_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_TRUNC_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_TRUNC_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(f32) = G_INTRINSIC_TRUNC %1
    %3:sgpr(i32) = G_BITCAST %2(f32)
    $sgpr0 = COPY %3(i32)

...
---
name:            frint_f32
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: frint_f32
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_RNDNE_F32_:%[0-9]+]]:sreg_32 = nofpexcept S_RNDNE_F32 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_RNDNE_F32_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(f32) = G_BITCAST %0(i32)
    %2:sgpr(f32) = G_INTRINSIC_ROUNDEVEN %1
    %3:sgpr(i32) = G_BITCAST %2(f32)
    $sgpr0 = COPY %3(i32)

...
---
name:            fceil_f16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: fceil_f16
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_CEIL_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_CEIL_F16 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_CEIL_F16_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_BITCAST %1(i16)
    %3:sgpr(f16) = G_FCEIL %2
    %4:sgpr(i16) = G_BITCAST %3(f16)
    %5:sgpr(i32) = G_ANYEXT %4(i16)
    $sgpr0 = COPY %5(i32)

...
---
name:            ffloor_f16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: ffloor_f16
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_FLOOR_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_FLOOR_F16 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_FLOOR_F16_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_BITCAST %1(i16)
    %3:sgpr(f16) = G_FFLOOR %2
    %4:sgpr(i16) = G_BITCAST %3(f16)
    %5:sgpr(i32) = G_ANYEXT %4(i16)
    $sgpr0 = COPY %5(i32)

...
---
name:            ftrunc_f16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: ftrunc_f16
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_TRUNC_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_TRUNC_F16 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_TRUNC_F16_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_BITCAST %1(i16)
    %3:sgpr(f16) = G_INTRINSIC_TRUNC %2
    %4:sgpr(i16) = G_BITCAST %3(f16)
    %5:sgpr(i32) = G_ANYEXT %4(i16)
    $sgpr0 = COPY %5(i32)

...
---
name:            frint_f16
legalized:       true
regBankSelected: true
body:             |
  bb.0:
    liveins: $sgpr0

    ; GFX1150-LABEL: name: frint_f16
    ; GFX1150: liveins: $sgpr0
    ; GFX1150-NEXT: {{  $}}
    ; GFX1150-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
    ; GFX1150-NEXT: [[S_RNDNE_F16_:%[0-9]+]]:sreg_32 = nofpexcept S_RNDNE_F16 [[COPY]], implicit $mode
    ; GFX1150-NEXT: $sgpr0 = COPY [[S_RNDNE_F16_]]
    %0:sgpr(i32) = COPY $sgpr0
    %1:sgpr(i16) = G_TRUNC %0(i32)
    %2:sgpr(f16) = G_BITCAST %1(i16)
    %3:sgpr(f16) = G_INTRINSIC_ROUNDEVEN %2
    %4:sgpr(i16) = G_BITCAST %3(f16)
    %5:sgpr(i32) = G_ANYEXT %4(i16)
    $sgpr0 = COPY %5(i32)

...
