(* Copyright (c) 2011. Greg Morrisett, Gang Tan, Joseph Tassarotti, 
   Jean-Baptiste Tristan, and Edward Gan.

   This file is part of RockSalt.

   This file is free software; you can redistribute it and/or
   modify it under the terms of the GNU General Public License as
   published by the Free Software Foundation; either version 2 of
   the License, or (at your option) any later version.
*)


Require Import Coq.ZArith.ZArith.
Require Coq.Strings.String.

Require Import X86Model.Monad.
Require Import X86Model.Maps.
Require Import Bits.

Require Import Flocq.Appli.Fappli_IEEE_bits.
Require Import Flocq.Appli.Fappli_IEEE.

Set Implicit Arguments.
Unset Automatic Introduction.


Definition size1 := 0.
Definition size2 := 1.
Definition size3 := 2.
Definition size4 := 3.
Definition size8 := 7.
Definition size16 := 15.
Definition size32 := 31.
Definition size64 := 63.
Definition size79 := 78.
Definition size80 := 79.
Definition int n := Word.int n.

Module Type MACHINE_SIG.
  (** We abstract over locations which include things like registers, flags, the pc, 
      segment registers, etc.  Our only assumption is that updates to distinct locations
      commute. *)
  Variable location : nat -> Set.  (* registers, flags, etc. *)

  (** An array of locations for things like the FPU data-register stack;
     the first nat is the size of an array index; the second nat is the size of
     the contents in the array. *)
  Variable array : nat -> nat -> Set.

  (** We also abstract over the size of memory, by parameterizing the RTLs over the
      number of bits in addresses. *)
  Variable size_addr : nat.  (* number of bits in a memory adress minus one *)

  (** We assume some type for the machine state *)
  Variable mach_state : Type.
  (** And operations for reading/writing locations *)
  Variable get_location : forall s, location s -> mach_state -> Word.int s.
  Variable set_location : forall s, location s -> Word.int s -> mach_state -> mach_state.
  (** array subscripts *)
  Variable array_sub : forall l s, array l s -> Word.int l -> mach_state -> Word.int s.
  (** array updates *)
  Variable array_upd : 
    forall l s, array l s -> Word.int l -> Word.int s -> mach_state -> mach_state.
End MACHINE_SIG.

(** Generic register-transfer language *)    
Module RTL(M : MACHINE_SIG).
  (* somehow in coq 8.5, the import command has no effect *)
  Import M.
  Local Open Scope Z_scope.
  Module AddrIndexed.
    Definition t := int M.size_addr.
    Definition index(i:int M.size_addr) : positive := ZIndexed.index (Word.unsigned i).
    Lemma index_inj : forall (x y : int M.size_addr), index x = index y -> x = y.
    Proof.
      unfold index. destruct x; destruct y ; simpl ; intros.
      generalize intrange intrange0. clear intrange intrange0.
      rewrite (ZIndexed.index_inj intval intval0 H). intros.
      rewrite (Coqlib.proof_irrelevance _ intrange intrange0). auto.
    Qed.
    Definition eq := @Word.eq_dec M.size_addr.
  End AddrIndexed.
  Module AddrMap := IMap(AddrIndexed).

  (** RTL instructions form a RISC-like core language that operate over pseudo-registers.
      We assume that we're working under an environment that holds an infinite number of
      pseudo registers for each bit-vector size of interest.  The instructions include
      arithmetic operations over bitvectors, test instructions, a primitive conditional
      instruction, signed and unsigned conversions of bitvectors from one size to another,
      the ability to read/write locations in the machine state, the ability to read/write
      locations in memory, the ability to non-deterministically choose a bit-vector, 
      and an error. *)
  Inductive bit_vector_op : Set := 
    add_op | sub_op | mul_op | divs_op | divu_op | modu_op | mods_op
  | and_op | or_op | xor_op | shl_op | shr_op | shru_op | ror_op | rol_op.

  Inductive float_arith_op : Set :=
    fadd_op | fsub_op | fmul_op | fdiv_op.

  Inductive test_op : Set := eq_op | lt_op | ltu_op.

  (* Constraints on mantissa and exponent widths of floating-point numbers *)
  Definition valid_float (ew mw: positive) :=
    Zpos mw + 1 < 2 ^ (Zpos ew - 1) /\ (mw > 1)%positive.

  Definition rounding_mode := Flocq.Appli.Fappli_IEEE.mode.

  (** An RTL expression indexed by size s produces a bitvector of size s+1 *)
  Inductive rtl_exp : nat -> Type := 
  | arith_rtl_exp : forall s (b:bit_vector_op)(e1 e2:rtl_exp s), rtl_exp s
  | test_rtl_exp : forall s (top:test_op)(e1 e2:rtl_exp s), rtl_exp size1
  | if_rtl_exp : forall s (cond:rtl_exp size1) (e1 e2: rtl_exp s), rtl_exp s
  | cast_s_rtl_exp : forall s1 s2 (e:rtl_exp s1), rtl_exp s2
  | cast_u_rtl_exp : forall s1 s2 (e:rtl_exp s1), rtl_exp s2
  | imm_rtl_exp : forall s, int s -> rtl_exp s
  | get_loc_rtl_exp : forall s (l:M.location s), rtl_exp s
  | get_array_rtl_exp : forall l s, M.array l s -> rtl_exp l -> rtl_exp s
  | get_byte_rtl_exp : forall (addr:rtl_exp M.size_addr),  rtl_exp size8
  | get_random_rtl_exp : forall s, rtl_exp s
    (* a float has one sign bit, ew bit of exponent, and mw bits of mantissa *)
  | farith_rtl_exp : (* floating-point arithmetics *)
    forall (ew mw: positive) (hyp: valid_float ew mw)
      (fop: float_arith_op) (rounding: rtl_exp size2),
      let len := (nat_of_P ew + nat_of_P mw)%nat in
        rtl_exp len -> rtl_exp len -> rtl_exp len
  | fcast_rtl_exp : (* cast between floats of different precisions *)
    forall (ew1 mw1 ew2 mw2:positive)
      (hyp1: valid_float ew1 mw1) (hyp2: valid_float ew2 mw2)
      (rounding: rtl_exp size2),
      rtl_exp (nat_of_P ew1 + nat_of_P mw1)%nat ->
      rtl_exp (nat_of_P ew2 + nat_of_P mw2)%nat.

  Inductive rtl_instr : Type :=
  | set_loc_rtl : forall s (e:rtl_exp s) (l:M.location s), rtl_instr
  | set_array_rtl : forall l s, M.array l s -> rtl_exp l -> rtl_exp s -> rtl_instr
  | set_byte_rtl: forall (e:rtl_exp size8)(addr:rtl_exp M.size_addr), rtl_instr
  (** advance the clock of the oracle so that the next get_random_rtl_exp returns
      a new random bitvalue *)
  | advance_oracle_rtl : rtl_instr 
  | if_rtl : rtl_exp size1 -> rtl_instr -> rtl_instr
  | error_rtl : rtl_instr
  | trap_rtl : rtl_instr.

  (** Next, we give meaning to RTL instructions as transformers over a machine state *)

  Record oracle := { 
    oracle_bits : forall s, Z -> int s ; 
    oracle_offset : Z
  }.

  Record rtl_state := { 
    rtl_oracle : oracle ; 
    rtl_mach_state : M.mach_state ; 
    rtl_memory : AddrMap.t int8
  }. 

  Inductive RTL_ans {A:Type} : Type := 
  | Fail_ans : RTL_ans
  | Trap_ans : RTL_ans
  | Okay_ans : A -> RTL_ans.

  Definition RTL(T:Type) := rtl_state -> (@RTL_ans T * rtl_state).

  Instance RTL_monad : Monad RTL := { 
    Return := fun A (x:A) (rs:rtl_state) => (Okay_ans x, rs) ;
    Bind := fun A B (c:RTL A) (f:A -> RTL B) (rs:rtl_state) => 
      match c rs with
        | (Okay_ans v, rs') => f v rs'
        | (Fail_ans, rs') => (Fail_ans, rs')
        | (Trap_ans, rs') => (Trap_ans, rs')
      end
  }.
  intros ; apply Coqlib.extensionality. auto.
  intros ; apply Coqlib.extensionality. intros. destruct (c x) ; auto. destruct r ; auto.
  intros ; apply Coqlib.extensionality. intros. destruct (f x) ; auto.
    destruct r ; auto.
  Defined.

  Definition Fail T : RTL T := fun rs => (Fail_ans,rs).
  Definition Trap T : RTL T := fun rs => (Trap_ans,rs).

  Definition set_loc s (l:M.location s) (v:int s) : RTL unit := 
    fun rs => (Okay_ans tt, {| rtl_oracle := rtl_oracle rs ; 
                           rtl_mach_state := M.set_location l v (rtl_mach_state rs) ; 
                           rtl_memory := rtl_memory rs |}).
  Definition set_array l s (a:M.array l s) (i:int l) (v:int s) : RTL unit := 
    fun rs => (Okay_ans tt, {| rtl_oracle := rtl_oracle rs ; 
                           rtl_mach_state := M.array_upd a i v (rtl_mach_state rs) ; 
                           rtl_memory := rtl_memory rs |}).
  Definition set_byte (addr:int M.size_addr) (v:int size8) : RTL unit := 
    fun rs => (Okay_ans tt, {| rtl_oracle := rtl_oracle rs ; 
                           rtl_mach_state := rtl_mach_state rs ;
                           rtl_memory := AddrMap.set addr v (rtl_memory rs) |}).
  Definition advance_oracle : RTL unit :=
    fun rs =>
      let o := rtl_oracle rs in
      let o' := {| oracle_bits := oracle_bits o; oracle_offset := oracle_offset o + 1 |} in
        (Okay_ans tt,
          {| rtl_oracle := o' ;
             rtl_mach_state := rtl_mach_state rs ;
             rtl_memory := rtl_memory rs |}).

  Definition interp_arith s (b:bit_vector_op)(v1 v2:int s) : int s := 
    match b with 
      | add_op => Word.add v1 v2
      | sub_op => Word.sub v1 v2
      | mul_op => Word.mul v1 v2
      | divs_op => Word.divs v1 v2
      | divu_op => Word.divu v1 v2
      | modu_op => Word.modu v1 v2
      | mods_op => Word.mods v1 v2
      | and_op => Word.and v1 v2
      | or_op => Word.or v1 v2
      | xor_op => Word.xor v1 v2
      | shl_op => Word.shl v1 v2
      | shr_op => Word.shr v1 v2
      | shru_op => Word.shru v1 v2
      | ror_op => Word.ror v1 v2
      | rol_op => Word.rol v1 v2
    end.

  Definition interp_test s (t:test_op)(v1 v2:int s) : int size1 := 
    if (match t with 
      | eq_op => Word.eq v1 v2 
      | lt_op => Word.lt v1 v2
      | ltu_op => Word.ltu v1 v2
        end) then Word.one else Word.zero.

  Lemma prec_gt_0 : forall mw:positive, 0 < Zpos mw + 1.
  Proof. intros. generalize (Pos2Z.is_pos mw). omega. Qed.

  Definition dec_rounding_mode (rm: int size2) : rounding_mode :=
    if (Word.eq rm (Word.repr 0)) then mode_NE
    else if (Word.eq rm (Word.repr 1)) then mode_DN
    else if (Word.eq rm (Word.repr 2)) then mode_UP
    else mode_ZR.

  Lemma valid_float_hyp1 ew mw : valid_float ew mw -> Zpos mw + 1 < Zpower 2 (Zpos ew - 1).
  Proof. unfold valid_float. intros. destruct H; trivial. Qed.

  Lemma valid_float_hyp2 ew mw : valid_float ew mw -> (mw > 1)%positive.
  Proof. unfold valid_float. intros. destruct H; trivial. Qed.


  (* Flocq's binary_float is parameterized by prec and emax, which is
     inconvenit to use. Define rtl_float to be paremetrized by ew
     (exponent width) and mw (mantissa width). Then prec= mw+1 and
     emax=2^(ew-1) *)
  Definition rtl_float (ew mw: positive) := 
    binary_float (Z.pos mw + 1) (Zpower 2 (Z.pos ew - 1)).

  Lemma iter_nat_length n p:
    Fcore_digits.digits2_pos (Fcore_Zaux.iter_nat xO n p) = 
    Pos.of_nat (Pos.to_nat (Fcore_digits.digits2_pos p) + n).
  Proof. induction n; intro.
    - simpl. rewrite Nat.add_0_r. rewrite Pos2Nat.id. trivial.
    - simpl. rewrite IHn. simpl. f_equal.
      rewrite Pos2Nat.inj_succ.
      omega.
  Qed.

  (* mw is the width of the mantissa part; the bool it returns is the sign bit;
     in the constructor B754_nan, both a sign bit and a nan_pl is needed *)
  Definition default_nan_pl (mw:positive) (gt:(mw > 1)%positive) :
    bool * (nan_pl (Zpos mw + 1)).
    intros.
    refine ((false, exist _ (Flocq.Core.Fcore_Zaux.iter_nat xO (Pos.to_nat (mw - 1)) xH) _)).
    rewrite iter_nat_length.
    rewrite <- Pos2Nat.inj_add.
    rewrite Pos2Nat.id. 
    cbv [Fcore_digits.digits2_pos].
    rewrite Pplus_minus by trivial.
    apply Z.ltb_lt. omega.
  Defined.

  Definition nan_pl_conv (ew1 mw1 ew2 mw2:positive) 
           (hyp1: valid_float ew1 mw1) (hyp2: valid_float ew2 mw2) 
           (nan: nan_pl (Zpos mw1 + 1))
    : nan_pl (Zpos mw2 +1).
    intros.
    (* default_nan is used when mw1 > mw2; this may not be accurate *)
    refine (if (Z_le_dec (Z.pos mw1) (Z.pos mw2)) then
              match nan with
              | exist _ pl pf => exist _ pl _
              end
            else let (_, pl2) := default_nan_pl (valid_float_hyp2 hyp2) in pl2).
    rewrite Z.ltb_lt in *. omega.
  Defined.

  Definition unop_nan_pl (ew mw:positive) (h:valid_float ew mw)
    (f: rtl_float ew mw) : 
    bool * nan_pl (Z.pos mw + 1) :=
    match f with
      | B754_nan _ _ s pl => (s, pl)
      | _ => @default_nan_pl mw (valid_float_hyp2 h)
    end.

  Definition binop_nan_pl (ew mw:positive) (h: valid_float ew mw)
    (f1 f2 : rtl_float ew mw) : bool * nan_pl (Z.pos mw + 1) :=
    match f1, f2 with
      | B754_nan _ _ s1 pl1, _ => (s1, pl1)
      | _, B754_nan _ _ s2 pl2 => (s2, pl2)
      | _, _ => @default_nan_pl mw (valid_float_hyp2 h)
    end.

  Definition interp_farith (ew mw: positive) (hyp: valid_float ew mw)
    (fop:float_arith_op) (rm: int size2)
    (v1 v2: int (nat_of_P ew + nat_of_P mw)) : 
    int (nat_of_P ew + nat_of_P mw) :=
    let prec := Zpos mw + 1 in
    let emax := Zpower 2 (Zpos ew - 1) in
    let bf_of_bits := binary_float_of_bits (Zpos mw) (Zpos ew) 
      (Pos2Z.is_pos mw) (Pos2Z.is_pos ew) (valid_float_hyp1 hyp) in
    let bf1 := bf_of_bits (Word.unsigned v1) in
    let bf2 := bf_of_bits (Word.unsigned v2) in
    let md := dec_rounding_mode rm in 
    let hyp1 := valid_float_hyp1 hyp in
    let pl_op := (binop_nan_pl hyp) in
    let res := 
      match fop with
        | fadd_op => Bplus prec emax (prec_gt_0 mw) hyp1 pl_op md bf1 bf2 
        | fsub_op => Bminus prec emax (prec_gt_0 mw) hyp1 pl_op md bf1 bf2 
        | fmul_op => Bmult prec emax (prec_gt_0 mw) hyp1 pl_op md bf1 bf2 
        | fdiv_op => Bdiv prec emax (prec_gt_0 mw) hyp1 pl_op md bf1 bf2 
      end
    in
    Word.repr (bits_of_binary_float (Zpos mw) (Zpos ew) res).

  Definition cond_Zopp (b : bool) m := if b then Zopp m else m.

  Definition binary_float_cast (ew1 mw1 ew2 mw2:positive) 
             (hyp1: valid_float ew1 mw1) (hyp2: valid_float ew2 mw2) 
    (rm: int size2)
    (bf: rtl_float ew1 mw1) : rtl_float ew2 mw2 :=
    let md := dec_rounding_mode rm in
    match bf with
      | B754_nan _ _ s pl => B754_nan _ _ s (nan_pl_conv hyp1 hyp2 pl)
      | B754_zero _ _ sign => B754_zero _ _ sign
      | B754_infinity _ _ sign => B754_infinity _ _ sign
      | B754_finite _ _ sign mant ep _  => 
        let prec2 := Z.pos mw2 + 1 in
        let emax2 := 2 ^ (Z.pos ew2 - 1) in
        binary_normalize prec2 emax2 (prec_gt_0 mw2) (valid_float_hyp1 hyp2)
          md (cond_Zopp sign (Zpos mant)) ep true
    end.

  Definition interp_fcast (ew1 mw1 ew2 mw2:positive)
     (hyp1: valid_float ew1 mw1) (hyp2: valid_float ew2 mw2)
     (rm: int size2) (v: int (nat_of_P ew1 + nat_of_P mw1)) :
     int (nat_of_P ew2 + nat_of_P mw2) :=
     let bf_of_bits := binary_float_of_bits (Zpos mw1) (Zpos ew1)
       (Pos2Z.is_pos mw1) (Pos2Z.is_pos ew1) (valid_float_hyp1 hyp1) in
     let bf := bf_of_bits (Word.unsigned v) in
     let bf' := binary_float_cast hyp1 hyp2 rm bf in
       Word.repr (bits_of_binary_float (Zpos mw2) (Zpos ew2) bf').

  Local Open Scope monad_scope.

  Definition cast_signed {s s'} (v:int s) : int s' :=
    Word.repr (Word.signed v).
  
  Definition cast_unsigned {s s'} (v:int s) : int s' :=
    Word.repr (Word.unsigned v).

  Fixpoint interp_rtl_exp s (e:rtl_exp s) (rs:rtl_state) : int s :=
    match e with 
      | arith_rtl_exp b e1 e2 =>
        let v1 := interp_rtl_exp e1 rs in 
        let v2 := interp_rtl_exp e2 rs in interp_arith b v1 v2
      | test_rtl_exp t e1 e2 => 
        let v1 := interp_rtl_exp e1 rs in
        let v2 := interp_rtl_exp e2 rs in interp_test t v1 v2
      | if_rtl_exp cd e1 e2 =>
        let v := interp_rtl_exp cd rs in
        if (Word.eq v Word.one) then interp_rtl_exp e1 rs
        else interp_rtl_exp e2 rs
      | cast_s_rtl_exp _ e =>
        let v := interp_rtl_exp e rs in cast_signed v
      | cast_u_rtl_exp _ e => 
        let v := interp_rtl_exp e rs in cast_unsigned v
      | imm_rtl_exp v => v
      | get_loc_rtl_exp l => M.get_location l (rtl_mach_state rs)
      | get_array_rtl_exp a e => 
        let i := interp_rtl_exp e rs in M.array_sub a i (rtl_mach_state rs)
      | get_byte_rtl_exp addr => 
        let v := interp_rtl_exp addr rs in AddrMap.get v (rtl_memory rs)
      | farith_rtl_exp hyp fop rm e1 e2 =>
        let v1 := interp_rtl_exp e1 rs in let v2 := interp_rtl_exp e2 rs in
        let vrm := interp_rtl_exp rm rs in
        interp_farith hyp fop vrm v1 v2
      | fcast_rtl_exp hyp1 hyp2 rm e =>
        let v := interp_rtl_exp e rs in
        let vrm := interp_rtl_exp rm rs in
        interp_fcast hyp1 hyp2 vrm v
      | get_random_rtl_exp _ => 
        let oracle := rtl_oracle rs in
        oracle_bits oracle _ (oracle_offset oracle)
    end.

  Definition interp_rtl_exp_comp s (e:rtl_exp s): RTL (int s) := 
    fun rs => (Okay_ans (interp_rtl_exp e rs), rs).

  Definition get_loc s (l:M.location s) : RTL (int s) :=
    interp_rtl_exp_comp (get_loc_rtl_exp l).
  Definition get_array l s (a:M.array l s) (i:int l) : RTL (int s) :=
    interp_rtl_exp_comp (get_array_rtl_exp a (imm_rtl_exp i)).
  Definition get_byte (addr:int M.size_addr) : RTL (int size8) := 
    interp_rtl_exp_comp (get_byte_rtl_exp (imm_rtl_exp addr)).
  Definition get_random (s:nat) : RTL (int s) := 
    interp_rtl_exp_comp (get_random_rtl_exp s). 

  Fixpoint interp_rtl (instr:rtl_instr) : RTL unit := 
    match instr with 
      | set_loc_rtl e l => 
        v <- interp_rtl_exp_comp e; set_loc l v
      | set_array_rtl a e1 e2 =>
        i <- interp_rtl_exp_comp e1; v <- interp_rtl_exp_comp e2; 
        set_array a i v
      | set_byte_rtl e addr => 
        v <- interp_rtl_exp_comp e; a <- interp_rtl_exp_comp addr; 
        set_byte a v
      | advance_oracle_rtl => advance_oracle
      | if_rtl r i => 
        v <- interp_rtl_exp_comp r ; if (Word.eq v Word.one) then interp_rtl i else ret tt
      | error_rtl => Fail unit
      | trap_rtl => Trap unit
    end.

  (** We collect all of the information for an instruction into a record
      satisfying this interface. *)
  Record instruction := { 
    instr_assembly : String.string ;  (* for printing/debugging *)
    instr_rtl : list rtl_instr (* semantics as RTL instructions *)
  }.
End RTL.

