[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CS8421-CZZ production of CIRRUS LOGIC from the text:Copyright \uf0e3 Cirrus Logic, Inc. 2004–2015\n(All Rights Reserved)\nhttp://www.cirrus.com 32-Bit, 192-kHz Asynchronous Sample Rate Converter\nFeatures\n\uf074175-dB Dynamic Range\n\uf074–140-dB THD+N\n\uf074No Programming Required\n\uf074No External Master Clock Required\n\uf074Supports Sample Rates up to 211 kHz\n\uf074Input/Output Sample Rate Ratios of 7.5:1 to 1:8\n\uf074Master Clock Support for 128 x Fs, 256 x Fs, \n384 x Fs, and 512 x Fs (Master Mode)\n\uf07416-, 20-, 24-, or 32-bit Data I/O\n\uf07432-bit Internal Signal Processing\n\uf074Dither Automatically Applied and Scaled to \nOutput Resolution\n\uf074Flexible 3-wire Serial Digital Audio Input and Output Ports\n\uf074Master and Slave Modes for Both Input and Output\uf074Bypass Mode \n\uf074Time Division Multiplexing (TDM) Mode\n\uf074Attenuates Clock Jitter\n\uf074Multiple Device Outputs are Phase Matched\n\uf074Linear Phase FIR Filter\n\uf074Automatic Soft Mute/Unmute\n\uf074+2.5-V Digital Supply (VD)\n\uf074+3.3-V or 5.0-V Digital Interface (VL)\n\uf074Space-saving 20-pin TSSOP and QFN \nPackages\nThe CS8421 supports sample rates up to 211 kHz and\nis available in 20-pin T SSOP and QFN packages in both\nCommercial (-10° to +70°C) and Automotive (-40° to\n+85°C and -40° to +105°C) grades. The CDB8421 Cus-\ntomer Demonstration board is also available for deviceevaluation and implement ation suggestions. See “Or-\ndering Information” on page 35  for complete details.\n \nSerial \nAudio \nInputTime \nVarying \nDigital \nFiltersBYPASS\nDigital \nPLL\nClock \nGeneratorILRCKISCLKSDIN\nSync InfoDataSerial \nAudio \nOutput\nOLRCKOSCLKSDOUT\nXTI XTOSRC_UNLOCK\n2.5 V (VD) GNDRST\nSync InfoDataDataLevel Translators\nTDM_IN\nMS_SEL\nSAIF\nSAOFSerial \nPort \nMode \nDecoderLevel Translators\nLevel Translators\nMCLK_OUT\n3.3 V or 5.0 V (VL)\nDS641F7\nAUG ‘15CS8421\n2 DS641F7CS8421\nGeneral Description\nThe CS8421 is a 32-bit, high-performance, monolithi c CMOS stereo asynchrono us sample-rate converter.\nDigital audio inputs and outputs can be 32, 24, 20, or 16 bi ts. Input and output data can be completely asynchronous,\nsynchronous to an external data clock, or the part can operate without any external clock by using an integrated\noscillator. \nAudio data is input and output through configurable 3-wir e input/output ports. The CS842 1 does not require any soft-\nware control via a control port.\nTarget applications include digital recording systems (D VD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mix-\ning consoles, high-quality D/A, effects processors, computer audio systems, and automotive audio systems.\nThe CS8421 is also suitable for use as an asynchronous dec imation or interpolation f ilter. See Cirrus Logic Appli-\ncation Note AN270, “Audio A/D Conversion with an As ynchronous Decimation Filter” , available at www.cirrus.com\nfor more details.\nDS641F7 3CS8421\nTABLE OF CONTENTS\n1.  PIN DESCRIPTIONS  ......................................................................................................... ................... 5\n1.1 TSSOP Pin Descriptions .................................................................................................... ............ 5\n1.2 QFN Pin Descriptions ...................................................................................................... ............... 7\n2.  CHARACTERISTICS AND SPECIFICATIONS ..................................................................................... 9\nSPECIFIED OPERATING CONDITIONS.. ................ ................. ................ ................ ................ ........... 9\nABSOLUTE MAXIMUM RATING S ............... ................. ................ ................ ............. ............. ............. .9\nPERFORMANCE SPECIFICATIONS........ ................ ................. ................ ................ ................ ......... 10\nDIGITAL FILTER CHARACTERISTICS .............................................................................................. 11DC ELECTRICAL CHARACTERISTICS ............................................................................................. 11DIGITAL INPUT CHARACTERISTICS................................................................................................ 12DIGITAL INTERFACE SPECIFICATIONS .......................................................................................... 12SWITCHING SPECIFICATIONS ....................................................................................................... .. 12\n3.  TYPICAL CONNECTION DIAGRAMS ............................................................................................... .1 4\n4.  APPLICATIONS .............................................................................................................. .................... 16\n4.1 Three-wire Serial Inpu t/Output Audio Port ................................................................................. ... 16\n4.2 Mode Selection ............................................................................................................ ................. 17\n4.3 Sample Rate Converter (SRC)  ............................................................................................... ...... 19\n4.3.1 Data Resolution and Dither .............................................................................................. 19\n4.3.2 SRC Locking and Varispeed ............................................................................................ 194.3.3 Bypass Mode ............................................................................................................. ...... 19\n4.3.4 Muting .................................................................................................................. ............ 20\n4.3.5 Group Delay and Phase Matching Between Multiple CS8421 Parts ............................... 20\n4.3.6 Master Clock ............................................................................................................ ........ 20\n4.3.7 Clocking ................................................................................................................ ........... 21\n4.4 Time Division Multiplexing (TDM) Mode .......... ........................................................................... .. 21\n4.5 Reset, Power-Down, and Star t-Up ........................................................................................... .... 22\n4.6 Power Supply, Grounding, and PCB Layout ................................................................................ 23\n5.  PERFORMANCE PLOTS     ..................................................................................................... ........... 24\n6.  PACKAGE DIMENSIONS ........................................................................................................ ........... 33\nTSSOP THERMAL CHARACTERISTICS ........................................................................................... 33QFN THERMAL CHARACTERISTICS................................................................................................ 34\n7.  ORDERING INFORMATION ...................................................................................................... ......... 35\n8.  REVISION HISTORY  ......................................................................................................... ................. 35\nLIST OF FIGURES\nFigure 1. Non-TDM Slave Mode Timing............................................................................................ ......... 13\nFigure 2. TDM Slave Mode Timing ................................................................................................ ............ 13\nFigure 3. Non-TDM Master Mode Timing........................................................................................... ........ 13\nFigure 4. TDM Master Mode Timing ............................................................................................... ........... 13\nFigure 5. Typical Conn ection Diagram, No External  Master Clock ............................................................ 14\nFigure 6. Typical Conn ection Diagram, Master and Slave Modes ............................................................. 15\nFigure 7. Serial Audio Interface Format - I²S ... ............................................................................... ........... 17\nFigure 8. Serial Audio Interface Format - Left-Jus tified....................................................................... ....... 17\nFigure 9. Serial Audio Interface Format - Right-Jus tified ...................................................................... ..... 17\nFigure 10. Typical Con nection Diagram for Crystal Circuit ...................................................................... .. 21\nFigure 11. TDM Slave Mode Timing Diagram....................................................................................... ..... 21\nFigure 12. TDM Master Mode Timing Diagram...................................................................................... .... 22\nFigure 13. TDM Mode Configuration (All CS8421 Outputs are Slave)....................................................... 22\nFigure 14. TDM Mo de Configuration (First CS8421  Output is Master, All Others are Slave) .................... 22\nFigure 15. Wideban d FFT Plot (16k Points) 0 dBFS 1 kHz Tone , 48 kHz:48 kHz ......... ................ ............ 24\nFigure 16. Wideban d FFT Plot (16k Points) 0 dBFS 1 kHz Tone , 44.1 kHz:192 kHz ....... ................ ......... 24\nFigure 17. Wideban d FFT Plot (16k Points) 0 dBFS 1 kHz Tone , 44.1 kHz:48 kHz ......... ................ ......... 24\n4 DS641F7CS8421\nFigure 18. Wideband FFT Plot (1 6k Points) 0 dBFS 1 kHz Tone, 48 kHz:44.1 kHz.................................. 24\nFigure 19. Wideband FFT Plot (1 6k Points) 0 dBFS 1 kHz Tone, 48 kHz:96 kHz..................................... 24\nFigure 20. Wideband FFT Plot (1 6k Points) 0 dBFS 1 kHz Tone, 96 kHz:48 kHz..................................... 24\nFigure 21. Wideband FFT Plot (1 6k Points) 0 dBFS 1 kHz Tone, 192 kHz:48 kHz ................................... 25\nFigure 22. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 48 kHz:96 kHz.................................. 25\nFigure 23. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 48 kHz:48 kHz.................................. 25\nFigure 24. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 44.1 kHz:192 kHz............................. 25\nFigure 25. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 44.1 kHz:48 kHz............................... 25\nFigure 26. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 48 kHz:44.1 kHz............................... 25\nFigure 27. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 96 kHz:48 kHz.................................. 26\nFigure 28. IMD, 10 kHz and 11 kHz -7 dBFS, 96 kHz:48 kHz ................................................................... 26Figure 29. Wideband FFT Plot (1 6k Points) -60 dBFS 1 kHz Tone, 192 kHz:48 kHz................................ 26\nFigure 30. IMD, 10 kHz and 11 kHz -7 dBFS, 48 kHz:44.1 kHz ................................................................ 26\nFigure 31. IMD, 10 kHz and 11 kHz -7 dBFS, 44.1 kHz:48 kHz ................................................................ 26Figure 32. Wideband FFT Plot (1 6k Points) 0 dBFS 20 kHz Tone, 44.1 kHz:48 kHz ................................ 26\nFigure 33. Wideband FFT Plot (1 6k Points) 0 dBFS 80 kHz Tone, 192 k Hz:192 kHz............................... 27\nFigure 34. Wideband FFT Plot (1 6k Points) 0 dBFS 20 kHz Tone, 48 kHz:96 kHz ................................... 27\nFigure 35. Wideband FFT Plot (1 6k Points) 0 dBFS 20 kHz Tone, 48 kHz:48 kHz ................................... 27\nFigure 36. Wideband FFT Plot (1 6k Points) 0 dBFS 20 kHz Tone, 96 kHz:48 kHz ................................... 27\nFigure 37. Wideband FFT Plot (1 6k Points) 0 dBFS 20 kHz Tone, 48 kHz:44.1 kHz ................................ 27\nFigure 38. THD+N vs. Output Sample Rate, 0 dBFS 1 kHz Tone, Fsi = 192 kHz ..................................... 27\nFigure 39. THD+N vs. Output Sample Rate, 0 dBFS 1 kHz Tone, Fsi = 48 kHz ....................................... 28\nFigure 40. THD+N vs. Output Sample Rate, 0 dBFS 1 kHz Tone, Fsi = 96 kHz ....................................... 28\nFigure 41. THD+N vs. Output Sample Rate, 0 dBFS 1 kHz Tone, Fsi = 44.1 kHz .................................... 28\nFigure 42. Dynamic Range vs. Output Sample Rate , -60 dBFS 1 kHz Tone, Fsi = 192 kHz .................... 28\nFigure 43. THD+N vs. Output Sample Rate, 0 dBFS 1 kHz Tone, Fsi = 32 kHz ....................................... 28\nFigure 44. Dynamic Range vs. Output Sample Rate , -60 dBFS 1 kHz Tone, Fsi = 32 kHz ...................... 28\nFigure 45. Dynamic Range vs. Output Sample Rate , -60 dBFS 1 kHz Tone, Fsi = 96 kHz ...................... 29\nFigure 46. Dynamic Range vs. Output Sample Rate , -60 dBFS 1 kHz Tone, Fsi = 44.1 kHz ................... 29\nFigure 47. Frequency Response wit h 0 dBFS Input ................................................................................. .2 9\nFigure 48. Passband Ripple, 192 kHz:48 kHz ....................................................................................... .... 29\nFigure 49. Dynamic Range vs. Output Sample Rate , -60 dBFS 1 kHz Tone, Fsi = 48 kHz ...................... 29\nFigure 50. Linearity Error, 0 to -140 dBFS Input, 200 Hz Tone, 48 kHz:48 kHz ........................................ 29\nFigure 51. Linearity Error, 0 to -140 dBFS Input, 200 Hz Tone, 48 kHz:44.1 kHz ..................................... 30\nFigure 52. Linearity Error, 0 to -140 dBFS Input, 200 Hz Tone, 48 kHz:96 kHz ........................................ 30\nFigure 53. Linearity Error, 0 to -140 dBFS Input, 200 Hz Tone, 96 kHz:48 kHz ........................................ 30\nFigure 54. Linearity Error, 0 to -140 dBFS Input,  200 Hz Tone, 44.1 kHz:192 kHz ................................... 30\nFigure 55. Linearity Error, 0 to -140 dBFS Input, 200 Hz Tone, 44.1 kHz:48 kHz ..................................... 30\nFigure 56. Linearity Error, 0 to -140 dBFS Input,  200 Hz Tone, 192 kHz:44.1 kHz ................................... 30\nFigure 57. THD+N vs. Input Amplitude, 1 kHz Tone, 48 kHz:44.1 kHz ..................................................... 31\nFigure 58. THD+N vs. Input Amplitude, 1 kHz Tone, 48 kHz:96 kHz ........................................................ 31\nFigure 59. THD+N vs. Input Amplitude, 1 kHz Tone, 96 kHz:48 kHz ........................................................ 31Figure 60. THD+N vs. Input Amplitude, 1 kHz Tone, 44.1 kHz:192 kHz ................................................... 31\nFigure 61. THD+N vs. Input Amplitude, 1 kHz Tone, 44.1 kHz:48 kHz ..................................................... 31\nFigure 62. THD+N vs. Input Amplitude, 1 kHz Tone, 192 kHz:48 kHz ...................................................... 31Figure 63. THD+N vs. Frequency Input, 0 dBFS, 48 kHz:44.1 kHz........................................................... 32\nFigure 64. THD+N vs. Frequency Input, 0 dBFS, 48 kHz:96 kHz.............................................................. 32\nFigure 65. THD+N vs. Frequency Input, 0 dBFS, 44.1 kHz:48 kHz........................................................... 32Figure 66. THD+N vs. Frequency Input, 0 dBFS, 96 kHz:48 kHz.............................................................. 32\nLIST OF TABLES\nTable 1. Serial Audio Port Master/Slave and Clock Ratio Select Start-Up Op tions (MS_SEL) ................. 18\nTable 2. Serial Audio Input Port Start-Up Options  (SAIF)....................................................................... ... 18\nTable 3. Serial Audio Output Port Start-Up Options (SAOF) ..................................................................... 1 8\nDS641F7 5CS8421\n1. PIN DESCRIPTIONS \n1.1 TSSOP PIN DESCRIPTIONS\n1\n2\n3\n4\n5 16\n6\n7\n815\n14\n13\n12\n119\n1017181920 SRC_UNLOCK XTO\nSAIF XTI\nSAOF VD\nVL GND\nGND RST\nMS_SEL BYPASS\nOLRCK ILRCK\nOSCLK ISCLK\nSDOUT SDIN\nTDM_IN MCLK_OUT\n6 DS641F7CS8421\n   \nPin Name # Pin Description\nXTO 1 Crystal Out  (Out put) - Crystal output for Master clock. See  “Master Clock” on page 20 . \nXTI 2Crystal/Oscillator In  (Input ) - Crystal or digital clock input for Master clock. See  “Master Clock” \non page 20 . \nVD 3 Digital Power  (Input ) - Digital core power supply. Typically +2.5 V. \nGND 4 Ground  (Input ) - Ground for I/O and core logic. \nRST 5Reset  (Input ) - When RST  is low, the CS8421 enters a low-power mode and all internal states are \nreset. On initial power-up, RST  must be held low until the power supply is stable and all input \nclocks are stable in frequency and phase. \nBYPASS 6Sample Rate Converter Bypass (Input ) - When BYPASS is high, the sample rate converter will \nbe bypassed, and any data input through the serial audio input port will be directly output on the \nserial audio output port. When BYPASS is low, the sample rate converter will operate normally. \nILRCK 7Serial Audio Input Left/Right Clock  (Input /Output ) - Word-rate clock for the audio data on the \nSDIN pin. \nISCLK 8 Serial Audio Bit Clock  (Input /Output ) - Serial-bit clock for audio data on the SDIN pin. \nSDIN 9 Serial Audio Input Data Port (Input ) - Audio data serial input pin. \nMCLK_OUT 10Master Clock Output  (Output ) - Buffered and level-shifted output for Master clock. If MCLK_OUT \nis not required, this pin should be pulled high through a 47 k \uf057 resistor to turn the output off. See  \n“Master Clock” on page 20 . \nTDM_IN 11Serial Audio TDM Input  (Input ) - Time Division Multiplexing serial audio data input. Grounded \nwhen not used. See “Time Division Multiplexing (TDM) Mode” on page 21 . \nSDOUT 12Serial Audio Output Data Port (Output ) - Audio data serial output pin. Optionally, this pin may be \npulled low through a 47-k \uf057 resistor, but must not be pulled high. \nOSCLK 13 Serial Audio Bit Clock  (Input /Output ) - Serial-bit clock for audio data on the SDOUT pin. \nOLRCK 14Serial Audio Input Left/Right Clock  (Input /Output ) - Word-rate clock for the audio data on the \nSDOUT pin. \nMS_SEL 15Master/Slave Select (Input ) - Used to select Master or Slave for the input and output serial audio \nports at startup and reset. See Table 1 on page 18  for settings. \nGND 16 Ground  (Input ) - Ground for I/O and core logic. \nVL 17 Logic Power  (Input ) - Input/Output power supply. Typically +3.3 V or +5.0 V. \nSAOF 18Serial Audio Output Format Select (Input ) - Used to select the serial audio output format at \nstartup and reset. See Table 3 on page 18  for format settings. \nSAIF 19Serial Audio Input Format Select (Input ) - Used to select the serial audio input format at startup \nand reset. See Table 2 on page 18  for format settings. \nSRC_UNLOCK 20SRC Unlock Indicator  (Output ) - Indicates when the SRC is unlocked. See  “SRC Locking and \nVarispeed” on page 19 . \nDS641F7 7CS8421\n1.2 QFN PIN DESCRIPTIONS  \n7 654321\n8 9 10111213141516 17 18 19 20\nTop-Down View\n20-pin QFN PackageThermal PadXTI\nXTO\nSRC_UNLOC\nSAIF\nSAOFISCLK\nSDIN\nMCLK_OUT\nTDM_IN\nSDOUTVD\nGND\nRST\nBYPASS\nILRCKVL\nGND\nMS_SEL\nOLRCK\nOSCLK\n8 DS641F7CS8421\n \nPin Name # Pin Description\nVD 1 Digital Power  (Input ) - Digital core power supply. Typically +2.5 V.\nGND 2 Ground  (Input ) - Ground for I/O and core logic.\nRST 3Reset  (Input ) - When RST  is low, the CS8421 enters a low-powe r mode and all internal states are \nreset. On initial power-up, RST  must be held low until the power supply is stable and all input clocks \nare stable in frequency and phase. \nBYPASS 4Sample Rate Converter Bypass (Input ) - When BYPASS is high, the sample-rate converter will be \nbypassed, and any data input through the serial audio input port will be directly output on the serial \naudio output port. When BYPASS is low, the sa mple rate converter will operate normally.\nILRCK 5Serial Audio Input Left/Right Clock  (Input /Output ) - Word-rate clock for the audio data on the \nSDIN pin.\nISCLK 6 Serial Audio Bit Clock  (Input /Output ) - Serial-bit clock for audio data on the SDIN pin.\nSDIN 7 Serial Audio Input Data Port (Input ) - Audio data serial input pin.\nMCLK_OUT 8Master Clock Output  (Output ) - Buffered and level-shifted output  for Master clock. If MCLK_OUT \nis not required, this pin should be pulled high through a 47 k \uf057 resistor to turn the output off. See  \n“Master Clock” on page 20 . \nTDM_IN 9Serial Audio TDM Input  (Input ) - Time Division Multiplexing serial audio data input. Grounded \nwhen not used. See “Time Division Multiplexing (TDM) Mode” on page 21 . \nSDOUT 10Serial Audio Output Data Port (Output ) - Audio data serial output pin. Optionally, this pin may be \npulled low through a 47-k \uf057 resistor, but must not be pulled high.\nOSCLK 11 Serial Audio Bit Clock  (Input /Output ) - Serial bit clock for audio data on the SDOUT pin.\nOLRCK 12Serial Audio Input Left/Right Clock  (Input /Output ) - Word rate clock for the audio data on the \nSDOUT pin.\nMS_SEL 13Master/Slave Select (Input ) - Used to select Master or Slave for the input and output serial audio \nports at startup and reset. See Table 1 on page 18  for settings.\nGND 14 Ground  (Input ) - Ground for I/O and core logic.\nVL 15 Logic Power  (Input ) - Input/Output power supply. Typically +3.3 V or +5.0 V.\nSAOF 16Serial Audio Output Format Select (Input ) - Used to select the serial audio output format at \nstartup and reset. See Table 3 on page 18  for format settings.\nSAIF 17Serial Audio Input Format Select (Input ) - Used to select the serial audio input format at startup \nand reset. See Table 2 on page 18  for format settings.\nSRC_UNLOCK 18SRC Unlock Indicator  (Output ) - Indicates when the SRC is unlocked. See  “SRC Locking and \nVarispeed” on page 19 .\nXTO 19 Crystal Out  (Out put) - Crystal output for Master clock. See  “Master Clock” on page 20 .\nXTI 20Crystal/Oscillator In  (Input ) - Crystal or digital clock input for Master clock. See  “Master Clock” on \npage 20 .\nThermal Pad -Thermal Pad  - Thermal relief pad for optimized heat di ssipation. This pad must be electrically \nconnected to GND. See  “Power Supply, Grounding, and PCB Layout” on page 23  for more \ninformation.\nDS641F7 9CS8421\n2. CHARACTERISTICS AND SPECIFICATIONS\n(All Min/Max characteristics and specifications are guarant eed over the Specified Operating Conditions. Typical per-\nformance characteristics and specifications are derived fr om measurements taken at nominal supply voltages and\nTA = 25°C.)\nSPECIFIED OPERATING CONDITIONS\n(GND = 0 V, all voltages with respect to 0 V)    \nABSOLUTE MAXIMUM RATINGS\n(GND = 0 V; all voltages with respect to 0 V. Operation beyond these limits may result in perm anent damage to the device. Nor-\nmal operation is not guarante ed at these extremes.)  \nNotes:\n1. Transient currents of up to 100 mA will not cause SCR latch-up.\n2. Numbers separated by a colon indicate input and output sample rates. For example, 48 kHz:96 kHz indicates that\nFsi = 48 khz and Fso = 96 kHz.Parameter Symbol Min Nominal Max Units\nPower Supply Voltage VD\nVL2.38\n3.142.5\n3.3 or 5.02.62\n5.25V\nV\nAmbient Operating Temperature: ‘-CZ’\n‘-CNZ’\n‘-DZ’\n‘-EZ’\n‘-ENZ’TA -10\n-10\n-40\n-40-40-\n-\n-\n--+70\n+70\n+85\n+105+105°C\n°C\n°C\n°C°C\nParameter Symbol Min Max Units\nPower Supply Voltage VD\nVL-0.3\n-0.33.5\n6.0V\nV\nInput Current, Any Pin Except Supplies (Note 1) Iin -± 1 0 m A\nInput Voltage Vin -0.3 VL+0.4 V\nAmbient Operating Temper ature (power applied) TA -55 +125 °C\nStorage Temperature Tstg -65 +150 °C\n10 DS641F7CS8421\nPERFORMANCE SPECIFICATIONS \n(XTI/XTO = 27 MHz; Input signal = 1.000 kH z, 0 dBFS, Measurement Bandwidth = 20 to  Fso/2 Hz, and Word Width = 32-Bits, \nunless otherwise stated.) \nParameter Min Typ Max Units\nResolution 16 - 32 bits\nSample Rate with XTI = 27.000 MHz Slave\nMaster7.2\n53-\n-207\n211kHz\nkHz\nSample Rate with other XTI clocks Slave\nMasterXTI/3750\nXTI/512-\n-XTI/130\nXTI/128kHz\nkHz\nSample Rate with ring oscillator (XTI  to GND or VL, XTO floating) 12 - 96 kHz\nSample Rate Ratio - Upsampling - - 1:8\nSample Rate Ratio - Downsampling - - 7.5:1Gain Error -0.2 - -0.02 dB\nInterchannel Gain Mismatch - 0.0 - dB\nInterchannel Phase Deviation - 0.0 - DegreesPeak Idle Channel Noise Component (32-bit operation) - - -192 dBFS\nDynamic Range (20 Hz to Fso/2, 1 kHz, -60 dBFS Input)\n44.1 kHz:48 kHz A-Weighted\nUnweighted-\n-180\n177-\n-dB\ndB\n44.1 kHz:192 kHz A-Weighted\nUnweighted-\n-175\n172-\n-dB\ndB\n48 kHz:44.1 kHz A-Weighted\nUnweighted-\n-180\n177-\n-dB\ndB\n48 kHz:96 kHz A-Weighted\nUnweighted-\n-179\n176-\n-dB\ndB\n96 kHz:48 kHz A-Weighted\nUnweighted-\n-176\n173-\n-dB\ndB\n192 kHz:32 kHz A-Weighted\nUnweighted-\n-175\n172-\n-dB\ndB\nTotal Harmonic Distortion + Noise  (20 Hz to Fso/2, 1 kHz, 0 dBFS Input)\n32 kHz:48 kHz - -161 - dB\n44.1 kHz:48 kHz - -171 - dB\n44.1 kHz:192 kHz - -130 - dB\n48 kHz:44.1 kHz - -160 - dB\n48 kHz:96 kHz - -148 - dB\n96 kHz:48 kHz - -168 - dB\n192 kHz:32 kHz - -173 - dB\nDS641F7 11CS8421\nDIGITAL FILTER CHARACTERISTICS\n \n3. The equation for the group delay through the sample-rate c onverter is (56.581 / Fsi) + (55.658 / Fso). For example,\nif the input sample rate is 192 kHz and the output samp le rate is 96 kHz, the group delay through the sample-rate\nconverter is (56.581/192,000) + (5 5.658/96,000) =.875 milliseconds.\nDC ELECTRICAL CHARACTERISTICS\n(GND = 0 V; all voltages with respect to 0 V.)  \n4. Power Down Mode is defined as RST = LOW with all clocks and da ta lines held static, ex cept when a crystal is\nattached across XTI-XTO, in which case the crystal will begin oscillating.\n5. Normal operation is defined as RST  = HI.Parameter Min Typ Max Units\nPassband (Upsampling or Downsampling) - - 0.4535*Fso HzPassband Ripple - - ±0.007 dB\nStopband 0.5465*Fso - - Hz\nStopband Attenuation 125 - - dB\nGroup Delay SRC Mode\nBypass Mode-\n-(Note 3)\n--\n3/Fsis\ns\nParameter Symbol Min Typ Max Units\nPower-Down Mode  (Note 4)\nSupply Current in power-down VD\n(Oscillator attached to XTI-XTO) VL = 3.3 V\nVL = 5.0 V50\n100\n200\uf06dA\n\uf06dA\n\uf06dA\nSupply Current in power-down VD\n(Crystal attached to XTI-XTO) VL = 3.3 V\nVL = 5.0 V100\n1.5\n4\uf06dA\nmA\nmA\nNormal Operation  (Note 5)\nSupply Current at 48 kHz Fsi and Fso VD\n(Oscillator attached to XTI-XTO) VL = 3.3 V\n     VL = 5.0 V24\n2.5\n4mA\nmA\nmA\nSupply Current at 192 kHz Fsi and Fso VD\n(Oscillator attached to XTI-XTO) VL = 3.3 V\nVL = 5.0 V80\n8\n13mA\nmA\nmA\nSupply Current at 48 kHz Fsi and Fso VD\n(Crystal attached to XTI-XTO) VL = 3.3 V\nVL = 5.0 V24\n3\n7mA\nmA\nmA\nSupply Current at 192 kHz Fsi and Fso VD\n(Crystal attached to XTI-XTO) VL = 3.3 V\n VL = 5.0 V80\n4\n6.5mA\nmA\nmA\n12 DS641F7CS8421\nDIGITAL INPUT CHARACTERISTICS\nDIGITAL INTERFACE SPECIFICATIONS \n(GND = 0 V; all voltages with respect to 0 V.) \nSWITCHING SPECIFICATIONS\n(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)Parameters Symbol Min Typ Max Units\nInput Leakage Current Iin -- ± 1 0 \uf06dA\nInput Capacitance Iin -8- p F\nInput Hysteresis -2 5 0- m V\nParameters Symbol Min Max Units\nHigh-Level Output Voltage, except MCLK_OUT and SDOUT (IOH=-4 mA) VOH 0.77xVL - V\nLow-Level Output Voltage, except MCLK_OUT and SDOUT (IOL=4 mA) VOL -. 6 V\nHigh-Level Output Voltage, MCLK_OUT (IOH=-6 mA) VOH 0.77xVL - V\nLow-Level Output Voltage, MCLK_OUT (IOL=6 mA) VOL -. 6 V\nHigh-Level Output Voltage, SDOUT (IOH=-8 mA) VOH 0.77xVL - V\nLow-Level Output Voltage, SDOUT (IOL=8 mA) VOL -. 6 5 V\nHigh-Level Input Voltage VIH 0.6xVL VL+0.3 V\nLow-Level Input Voltage VIL -0.3 0.8 V\nParameters Symbol Min Max Units\nRST pin Low Pulse Width (Note 6) 1- m s\nXTI Frequency (Note 7) Crystal\nDigital Clock Source16.384\n1.02427.000\n27.000MHz\nMHz\nXTI Pulse Width High/Low 14.8 - ns\nMCLK_OUT Duty Cycle 45 55 %\nSlave Mode\nI/OSCLK Frequency - 24.576 MHz\nOLRCK High Time (Note 8) tlrckh 326 - ns\nI/OSCLK High Time tsckh 9- n s\nI/OSCLK Low Time tsckl 9- n s\nI/OLRCK Edge to I/OSCLK Rising tlcks 6- n s\nOLRCK Rising Edge to OSCLK Rising Edge (TDM) tfss 5- n s\nI/OSCLK Rising Edge to I/OLRCK Edge tlckd 5- n s\nOSCLK Rising Edge to OLRCK Falling Edge (TDM) tfsh 5- n s\nOSCLK Falling Edge/OLRCK Edge to SDOUT Output Valid tdpd -1 8 n s\nSDIN/TDM_IN Setup Time Before I/OSCLK Rising Edge tds 3.5 - ns\nSDIN/TDM_IN Hold Time Af ter I/OSCLK Rising Edge tdh 5- n s\nDS641F7 13CS8421\n \n6. After powering up the CS8421, RST  should be held low until the power supplies and clocks are settled.\n7. The maximum possible sample rate is XTI/128.8. OLRCK must remain high for at least 8 OSCLK periods in TDM Mode.\n9. Only the input or the output serial port  can be set as master at a given time.\n Master Mode (Note 9)\nI/OSCLK Frequency (non-TDM) 64*Fsi/o MHz\nOSCLK Frequency (TDM) 256*Fso MHz\nI/OLRCK Duty Cycle 45 55 %\nI/OSCLK Duty Cycle 45 55 %\nI/OSCLK Falling Edge to I/OLRCK Edge tlcks -5 n s\nOSCLK Falling Edge to OLRCK Edge (TDM) tfss -5 n s\nOSCLK Falling Edge to  SDOUT Output Valid tdpd -7 n s\nSDIN/TDM_IN Setup Time Befo re I/OSCLK Rising Edge tds 3- n s\nSDIN/TDM_IN Hold Time After I/OSCLK Rising Edge tdh 5- n sParameters Symbol Min Max Units\ntdsOLRCK\n(input)\ntdhtsckhtsckltfsh tfss\nOSCLK\n(input)\nTDM_IN\n(input)\nSDOUT\n(output)MSB\ntdpdMSB-1\nMSB MSB-1tlrckh\ntds\nMSBtdh\ntdpdMSB-1I/OLRCK\n(input)\nI/OSCLK\n(input)\nSDIN\n(input)\nSDOUT\n(output)MSB MSB-1tsckhtsckltlckstlckd\nFigure 1.  Non-TDM Slave Mode Timi ng Figure 2.  TDM Slave Mode Timing\ntdsOLRCK\n(output)\ntdh\ntdpdtfss\nOSCLK\n(output)\nTDM_IN\n(input)\nSDOUT\n(output)MSB MSB-1\nMSB MSB-1tds\nMSBtdh\ntdpdMSB-1tlcksI/OLRCK\n(output)\nI/OSCLK\n(output)\nSDIN\n(input)\nSDOUT\n(output)MSB MSB-1\nFigure 3.  Non-TDM Master Mode Timi ng Figure 4.  TDM Master Mode Timing\n14 DS641F7CS8421\n3. TYPICAL CONNECTION DIAGRAMS\nCS8421VD VL\nSerial \nAudio \nSourceILRCK\nISCLKSDIN\nBYPASS+2.5 V +3.3 V or +5.0 V\n0.1 \uf06dF0 . 1  \uf06dF\nSerial \nAudio  \nInput \nDeviceOLRCK\nOSCLK\nSDOUT\nXTI\nRSTSRC_UNLOCKSAOFTDM_IN\nHardware Control \nSettingsGNDSAIFMS_SEL\nGND**1 k\uf057****\nFigure 5.  Typical Connection Diagram, No External Master Clock\n* When no external master clock is supplied to the part, both  input and output must be set to Slave Mode for the\npart to operate properly. This is done by connecting  the MS_SEL pin to ground through a resistance of 0 \uf057 to 1 k\uf057\n+ 1% as stated in Table 1, “Serial Audio Port Master/Slave and Cl ock Ratio Select Start- Up Options (MS_SEL),”\non page 18 .\n** The connection (VL or GND) and value of these two resist ors determines the mode of operation for the input and\noutput serial ports as described in Table 2 on page 18  and Table 3 on page 18 .\n*** This pin must not be pulled high.  See Section 1, “Pin Descriptions.”\nDS641F7 15CS8421\nCS8421VD VL\nSerial \nAudio \nSourceILRCK\nISCLKSDIN\nBYPASS+2.5 V +3.3 V or +5.0 V\n0.1 \uf06dF0 . 1  \uf06dF\nSerial \nAudio  \nInput \nDeviceOLRCK\nOSCLK\nSDOUT\nXTI\nXTO\nRSTSRC_UNLOCKSAOFTDM_IN\nHardware Control \nSettingsCrystal /Clock \nSource \nGNDSAIFMS_SEL\nGNDMCLK_OUT\nTo external \nhardware47 k\uf057 * *****\nFigure 6.  Typical Connection Diagram, Master and Slave Modes\n* The connection (VL or GND) and value of these three resistors determines the mode of operation for the input\nand output serial ports as described in Table 1 Serial Audio Port Master/Slave  and Clock Ratio Select Start-Up Op-\ntions (MS_SEL) , and Table 2, “Serial Audio Input Port St art-Up Options (SAIF),” on page 18  and Table 3, “Serial\nAudio Output Port Start-Up Options (SAOF),” on page 18 .\n** MCLK_OUT pin should be pulled high through a 47 k \uf057 resistor if an MCLK output is not needed.\n*** This pin must not be pulled high.  See Section 1, “Pin Descriptions.”\n16 DS641F7CS8421\n4. APPLICATIONS\nThe CS8421 is a 32-bit, high-performance, monolithic CMOS stereo asynchronous sample-rate converter.\nThe digital audio data is input and output through configurable  3-wire serial ports. The digital audio input/output ports\noffer Left-Justified, Right-Justified, and I²S serial audio formats. The CS8421 also supports a TDM Mode which al-\nlows multiple channels of digital audio data on one serial  line. A Bypass Mode allows the data to be passed directly\nto the output port without sample rate conversion.\nThe CS8421 does not require a control port interface, helping  to speed design time by not requiring the user to de-\nvelop software to configure the par t. Pins that are sensed after reset allow the part to be configured. See  “Reset,\nPower-Down, and Start-Up” on page 22 .\nTarget applications include digital recording systems (D VD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mix-\ning consoles, high quality D/A, effects processors and computer audio systems.\nFigure 5  and 6 show the supply and external  connections to the CS8421.\n4.1 Three-wire Serial In put/Output Audio Port\nA 3-wire serial audio input/output port is provided. The interface format should be chosen to suit the attached device\nthrough the MS_SEL, SAIF, and SAOF pins. Tables 1 , 2, and 3 show the pin functions and their corresponding set-\ntings. The following parameters are adjustable: \n• Master or Slave\n• Master clock (MCLK) frequencies of 128*Fsi/o, 256*Fsi/o, 384*Fsi/o, and 512*Fsi/o (Master Mode)\n• Audio data resolution of 16-, 20-, 24-, or 32-bits\n• Left- or Right-Justification of the data rela tive to left/right clock (LRCK) as well as I²S\nFigures 7 , 8, and 9 show the input/out put formats available.\nIn Master Mode, the left/right clock and t he serial bit clock are outputs, derive d from the XTI input pin master clock.\nIn Slave Mode, the left/right clock and the serial bit clock are inputs and may be asynchronous to the XTI master\nclock. The left/right clock should be continuous, but the duty cycle can be less than 50% if enough serial clocks are\npresent in each phase to clock all of the data bits.\nISCLK is always set to 64*Fsi when the input is set to ma ster. In normal operation, OSCLK is set to 64*Fso. In TDM\nSlave Mode, OSCLK must operate at N*64*Fso, where N is the number of CS8421’s connected together. In TDM\nMaster Mode, OSCLK is set to 256*Fso\nFor more information about serial audio formats, refer to the Cirrus Logic applications  note AN282, “The 2-Channel\nSerial Audio Interface: A Tutorial”, available at www.cirrus.com .\nDS641F7 17CS8421\n4.2 Mode Selection\nThe CS8421 uses the resistors attached to the MS_SEL, SAIF, and SAOF pins to determine the modes of operation.\nAfter reset, the resistor value and co ndition (VL or GND) are sensed. This operation w ill take approximately 4 \uf06ds to\ncomplete. The SRC_UNLOCK pin will re main high and the SDOUT pin will be  muted until the mode detection se-\nquence has completed. After this, if all clocks are stab le, SRC_UNLOCK will be brought  low when audio output is\nvalid and normal operation will occur. Tables 1 , 2, and 3 show the pin functions and their corresponding settings. If\nthe 1.0 k \uf057 option is selected for MS_SEL, SAIF, or SAOF, the re sistor connected to that pin may be replaced by a\ndirect connection to VL or GND as appropriate.\nThe resistor attached to each mode-selection pin should be  placed physically close to the CS8421. The end of the\nresistor not connected to the mode sele ction pins should be connected as close as possible to VL and GND to min-\nimize noise. Tables 1 , 2, and 3 show the pin functions and their corresponding settings.I/OLRCK\nI/OSCLK\nMSB LSB MSB LSBChannel A\nSDIN\nSDOUTMSBChannel B\nFigure 7.  Serial Audio Interface Format - I²S\nMSB LSB MSB LSB MSBI/OLRCK\nI/OSCLK\nSDIN\nSDOUTChannel A Channel B\nFigure 8.  Serial Audio Interface Format - Left-Justified\nI/OLRCK\nI/OSCLKChannel A\nSDINChannel B\nMSB SDOUTMSB MSB\nMSB LSBLSB\nLSBLSB\nMSB Extended MSB Extended\nFigure 9.  Serial Audio Interface Format - Right-Justified\n18 DS641F7CS8421\nMS_SEL pin Input M/S Output M/S\n1.0 k\uf057± 1% to GND Slave Slave\n1.96 k\uf057± 1% to GND Slave Master ( 128 x Fso )\n4.02 k\uf057± 1% to GND Slave Master ( 256 x Fso )\n8.06 k\uf057± 1% to GND Slave Master ( 384 x Fso)\n16.2 k\uf057± 1% to GND Slave Master ( 512 x Fso)\n1.0 k\uf057± 1% to VL Master ( 128 x Fsi ) Slave\n1.96 k\uf057± 1% to VL Master ( 256 x Fsi ) Slave\n4.02 k\uf057± 1% to VL Master ( 384 x Fsi ) Slave\n8.06 k\uf057± 1% to VL Master ( 512 x Fsi) Slave\nTable 1. Serial Audio Port Master/Slave and Clock Ratio Select Start-Up Options (MS_SEL)\nSAIF pin Input Port Configuration\n1.0 k\uf057± 1% to GND I²S up to 32-bit data\n1.96 k\uf057± 1% to GND Left-Justified up to 32-bit data\n4.02 k\uf057± 1% to GND Right-Justified 16-bit data\n1.0 k\uf057± 1% to VL Right-Justified 20-bit data\n1.96 k\uf057± 1% to VL Right-Justified 24-bit data\n4.02 k\uf057± 1% to VL Right-Justified 32-bit data\nTable 2. Serial Audio Input Port Start-Up Options (SAIF)\nSAOF pin Output Port Configuration\n1.0 k\uf057± 1% to GND I²S 16-bit data\n1.96 k\uf057± 1% to GND I²S 20-bit data\n4.02 k\uf057± 1% to GND I²S 24-bit data\n8.06 k\uf057± 1% to GND I²S 32-bit data\n16.2 k\uf057± 1% to GND Left-Justified 16-bit data\n32.4 k\uf057± 1% to GND Left-Justified 20-bit data\n63.4 k\uf057± 1% to GND Left-Justified 24-bit data\n127.0 k\uf057± 1% to GND Left-Justified 32-bit data\n1.0 k\uf057± 1% to VL Right-Justified 16-bit data\n1.96 k\uf057± 1% to VL Right-Justified 20-bit data\n4.02 k\uf057± 1% to VL Right-Justified 24-bit data\n8.06 k\uf057± 1% to VL Right-Justified 32-bit data\n16.2 k\uf057± 1% to VL TDM Mode  16-bit data\n32.4 k\uf057± 1% to VL TDM Mode  20-bit data\n63.4 k\uf057± 1% to VL TDM Mode  24-bit data\n127.0 k\uf057± 1% to VL TDM Mode  32-bit data\nTable 3. Serial Audio Output Port Start-Up Options (SAOF)\nDS641F7 19CS8421\n4.3 Sample Rate Converter (SRC)\nMultirate digital signal processing tech niques are used to conceptually upsample the incoming data to a very\nhigh rate and then downsample to the outgoing rate. The internal data path is 32-bits wide even if a lower\nbit depth is selected at the output. The filtering is de signed so that a full input audio bandwidth of 20 kHz is\npreserved if the input sample and ou tput sample rates are greater than or equal to 44.1 kHz. When the out-\nput sample rate becomes less than the input sample rate, the input is  automatically band-limited to avoid\naliasing products in the output. Careful design en sures minimum ripple and distortion products are added\nto the incoming signal. The SRC also determines the ratio between the incoming and outgoing sample ratesand sets the filter corner frequencies appropriately. An y jitter in the incoming signa l has little impact on the\ndynamic performance of the ra te converter and has no infl uence on the output clock.\n4.3.1 Data Resolution and Dither\nWhen using the serial audio input port in Left-Justified  and I²S Modes, all input data is treated as 32-bits \nwide. Any truncation that has been done prior to the CS8421 to less than 32-bits should have been done using an appropriate dithering process. If the serial audio input port is in Right-Justified Mode, the input \ndata will be truncated to  the bit depth set by SAIF pi n setting. If the SAIF bit dept h is set to 16-, 20-, or 24-\nbits, and the input data is 32-bits wi de, truncation distor tion will occur. Similarly, in any serial audio input \nport mode, if an inadequate number of bit clocks are ent ered (i.e. 16 clocks inste ad of 20 clocks), the input \nwords will be truncated, c ausing truncation distortio n at low levels. In summa ry, there is no dithering \nmechanism on the input side of the CS8421, and care mu st be taken to ensure that no truncation occurs.\nDithering is used internally where appropriate inside the SRC block.The output side of the SRC can be set to 16-, 20-, 24-,  or 32-bits. Dithering is ap plied and is automatically \nscaled to the selected output word length. This dither  is not correlated between left and right channels.\n4.3.2 SRC Locking and Varispeed\nThe SRC calculates the ratio between the input sample rate and the output sample rate and uses this in-\nformation to set up various parameters inside the SR C block. The SRC takes some time to make this cal-\nculation, approximately 4200/Fso  (87.5 ms at Fso of 48 kHz).\nIf Fsi is changing, as in a varisp eed application, th e SRC will track the incoming  sample rate. During this \ntracking mode, the SRC will still rate conver t the audio data, but at increa sed distortion levels. Once the \nincoming sample rate is stabl e, the SRC will return to nor mal levels of audio quality.  The data buffer in the \nSRC can overflow if the input sample rate changes at greater than 10%/se c. There is no provision for vari-\nspeed applications w here Fso is changing.\nThe SRC_UNLOCK pin is used to indicate when the SRC is not locked. When RST  is asserted, or if there \nis a change in Fsi or Fso, SRC_UNL OCK will be set high. Th e SRC_UNLOCK pin will co ntinue to be high \nuntil the SRC has reacquired lock and  settled, at which point it will transition low. When the SRC_UN-\nLOCK pin is set low, SDOUT is outputting valid audio data. This can be used to signal a DAC to unmute \nits output.\n4.3.3 Bypass Mode\nWhen the BYPASS pin is set high, the input data bypasses the sa mple rate conv erter and is se nt directly \nto the serial audio output port. No dithering is performed  on the output data. This mode is ideal for passing \nnon-audio data through without a sample-rate conv ersion. ILRCK and OLRCK should be the same sam-\nple rate and synchronous in this mode. The group dela y in this mode is greatly reduced from normal SRC \nmode as noted in the “Digital Filter Characteristics” on page 11 .\n20 DS641F7CS8421\n4.3.4 Muting\nThe SDOUT pin is set to all zero output (full mute) immediately after the RST  pin is set high. When the \noutput from the SRC becomes valid, though the SRC may not have reached full performance, SDOUT is \nunmuted over a period of approx imately 4096 OLRCK cycles (soft unmuted). When the output becomes \ninvalid, depending on the condition, SDOUT is either i mmediately set to all zero output (hard muted) or \nSDOUT is muted over a period of approximately 4096  OLRCK cycles until it reaches full mute (soft mut-\ned). The SRC will soft mute  SDOUT if there is an illegal ratio between ILRCK and th e XTI master clock. \nConditions that will cause the SRC to hard mu te SDOUT  include removing OLRCK, the RST  pin being \nset low, or illegal ratios between OLRCK and the XTI ma ster clock. After all in valid states have been \ncleared, the SRC will soft unmute SDOUT.\n4.3.5 Group Delay and Phase Matchi ng Between Multiple CS8421 Parts\nThe equation for the group delay through th e sample rate converter is shown in “Digital Filter Character-\nistics” on page 11 . This phase delay is equal acro ss multiple parts. Therefore,  when multiple parts operate \nat the same Fsi and Fso and use a common XTI/XTO clock, their output data is phase matched.\n4.3.6 Master Clock\nThe CS8421 uses the clock signal supplied through XT I as its master clock (MCLK). MCLK can be sup-\nplied from a digital clock sour ce, a crystal oscilla tor, or a fundament al mode crystal. Figure 10  shows the \ntypical connection diagram for using a fundamental mode crystal. Please refer to the crystal manufactur-\ner’s specifications for the external  capacitor recommendations. If XTO is not used, such as with a digital \nclock source or crystal oscillator, XTO should be left unco nnected or pulled low through a 47 k \uf057 resistor \nto GND.\nIf either serial audio port is set as master, MCLK will be used to supply the sub-clocks to the master SCLK \nand LRCK. In this case, MCLK will be  synchronous to the master serial audio port. If both serial audio \nports are set as slave, MCLK can be asynchronous to either or both ports. If the user needs to change the \nclock source to XTI while the CS84 21 is still powered on a nd running, a RESET mu st be issued once the \nXTI clock source is present and valid to ensure proper operation.\nWhen both serial ports are configured as slave an d operating at sample rates less than 96 kHz, the \nCS8421 has the ability to operate without a master cloc k input through XTI. This benefits the design by \nnot requiring extra external clock components (lowerin g production cost) and not requiring a master clock \nto be routed to the CS8421, resulting in lowered noise co ntribution in the system. In this mode, an internal \noscillator provides the clock to run al l of the internal logic. To enable th e internal oscillator, simply tie XTI \nto GND or VL. In this mode, XTO should be left unconnected.\nThe CS8421 can also provide a buffer ed MCLK output through the MCLK_O UT pin. This pin can be used \nto supply MCLK to other system components that operate synchron ously to MCLK. If MCLK_OUT is not \nneeded, the output of the pin can be disa bled by pulling the pi n high through a 47 k \uf057 resistor to VL. MC-\nLK_OUT is also disabled when us ing the internal oscilla tor mode. The MC LK_OUT pin will be set low \nwhen disabled by using the internal oscillator mode. \nDS641F7 21CS8421\n4.3.7 Clocking\nIn order to ensure proper operation of the CS8421, the clock or crystal attach ed to XTI must simultane-\nously satisfy the requirements of LRCK for both the input and output as follows:\n• If the input is set to master, Fsi \uf0a3XTI/128 and Fso \uf0a3XTI/130.\n• If the output is set to master, Fso \uf0a3XTI/128 and Fsi \uf0a3XTI/130.\n• If both input and output  are set to slave, XTI \uf0b3 130*[maximum(Fsi,Fso)], XTI/Fsi < 3750, and XTI/Fso <\n3750. \n4.4 Time Division Multiplexing (TDM) Mode\nTDM Mode allows several CS8421 to be serially co nnected together allowing their corresponding SDOUT\ndata to be multiplexed onto one line for input into  a DSP or other TDM-capable multichannel device.\nThe CS8421 can operate in two TDM modes. The first mode consists of all of the CS8421’s output ports set\nto slave, as shown in Figure 13 . The second mode consists of one CS8421 output port set to master and\nthe remaining CS8421’s output ports set to slave, as shown in Figure 14 .\nThe TDM_IN pin is used to input the data, while the SD OUT pin is used to output the data. The first CS8421\nin the chain should have its TDM_IN set to GND. Data is transmitted from SDOUT most significant bit first\non the first OSCLK falling edge after an OLRCK transition and is valid on the rising edge of OSCLK. \nIn TDM Slave Mode, the number of channels that can be  multiplexed to one serial data line depends on the\noutput sampling rate. For Slave Mode, OSCLK must operate at N*64*Fso, where N is the number of\nCS8421’s connected together. The maximum allowable OSCLK frequenc y is 24.576 MHz, so for Fso =\n48 kHz, N = 8 (16 channels of serial audio data).\nIn TDM Master Mode, OSCLK operates at 256*Fso, whic h is equivalent to N = 4, so a maximum of 8 chan-\nnels of digital audio can be multiplexed together. Note that for TDM Master Mode, MCLK must be at least256*Fso, where Fso \n\uf0a3\uf02096 kHz. OLRCK identifies the start of a ne w frame. Each time-slot is 32-bits wide,\nwith the valid data sample left-justified within the ti me-slot. Valid data lengths are 16-, 20-, 24- or 32-bits.\nFigures 11  and 12 show the interface format for Master and Slave TDM Modes with a 32-bit word-length.XTI XTO\nCCR\nFigure 10.  Typical Connection Diagram for Crystal Circuit\nOLRCK\nOSCLK\nLSB MSB LSB MSB LSB MSB LSB MSB LSB MSB LSB MSBSDOUT/\nTDM_IN\nSDOUT 3, ch A\n32 clks 32 clks 32 clks 32 clks 32 clks 32 clksLSB MSB LSB MSB\n32 clks 32 clksSDOUT 3, ch B SDOUT 2, ch A SDOUT 2,  ch B SDOUT 1, ch A SDOUT 1, ch B SDOUT 4, ch A SDOUT 4, ch B\nFigure 11.  TDM Slave Mode Timing Diagram\n22 DS641F7CS8421\n \n4.5 Reset, Power-Down, and Start-Up \nWhen RST  is low, the CS8421 enters a low-power mode, all internal states are reset, and the outputs are\ndisabled. After RST  transitions from low to high, the part sens es the resistor value on the configuration pins\n(MS_SEL, SAIF, and SAOF) and sets the appropriate mo de of operation. After the mode has been set (ap-\nproximately 4 \uf06ds), the part is set to normal oper ation and all outputs are functional.OLRCK\nOSCLK\nLSB MSB LSB MSB LSB MSB LSB MSB LSB MSB LSB MSBSDOUT/\nTDM_IN\nSDOUT 3, ch A\n32 clks 32 clks 32 clks 32 clks 32 clks 32 clksLSB MSB LSB MSB\n32 clks 32 clksSDOUT 3, ch B SDOUT 2, ch A SDOUT 2,  ch B SDOUT 1, ch A SDOUT 1, ch B SDOUT 4, ch A SDOUT 4, ch B256 OSCLKs\nFigure 12.  TDM Master Mode Timing Diagram\nILRCK\nISCLKSDINOLRCK\nOSCLK\nSDOUT TDM_INOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCK\nISCLKSDINOutput \nClock \nSourceLRCK\nSCLK\nOLRCK OSCLK SDOUT\nPCM Source 2OLRCK OSCLK SDOUT\nPCM Source 1CS8421 1\nSlaveCS8421 2\nSlaveLRCKSCLKSDINDSP\nSlaveOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCKISCLKSDINCS8421 3\nSlaveOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCKISCLKSDINCS8421 4\nSlave\nOLRCK OSCLK SDOUT\nPCM Source 3OLRCK OSCLK SDOUT\nPCM Source 4\nFigure 13.  TDM Mode Configuration (All CS8421 Outputs are Slave)\nILRCK\nISCLKSDINOLRCK\nOSCLK\nSDOUT TDM_INCS8421 1\nOLRCK OSCLK SDOUT\nPCM Source 2OLRCK OSCLK SDOUT\nPCM Source 1MasterLRCK\nSCLKSDINDSP\nSlaveOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCK\nISCLKSDINCS8421 4\nSlaveOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCKISCLKSDINCS8421 2\nSlaveOLRCK\nOSCLK\nSDOUT TDM_IN\nILRCKISCLKSDINCS8421 3\nSlave\nOLRCK OSCLK SDOUT\nPCM Source 3OLRCK OSCLK SDOUT\nPCM Source 4\nFigure 14.  TDM Mode Configuration (First CS 8421 Output is Master, All Others are Slave)\nDS641F7 23CS8421\n4.6 Power Supply, Ground ing, and PCB Layout\nThe CS8421 operates from a VD = +2.5 V and VL = +3.3 V or +5.0 V supply. The supplies should be applied\nand removed together or the VL supply should be applied first and removed last. Follow normal supply de-coupling practices; see Figure 6 .\nExtensive use of power a nd ground planes, gr ound-plane fill in u nused areas, and su rface-mount decou-\npling capacitors are recommended. Decoupling capacito rs should be mounted on the same side of the\nboard as the CS8421 to minimize inductance effects,  and all decoupling capacito rs should be as close to\nthe CS8421 as possible. The pin of the configurati on resistors not connected to MS_SEL, SAIF, and SAOF\nshould be connected as close as possible to VL or GND.\nThe CS8421 is available in the compact QFN package. The underside of the QFN package reveals a metal\npad that serves as a thermal relief to provide for optimal heat dissipation. This pad must mate with an equally\ndimensioned copper pad on the PCB and must be electrically connected to  ground. A series of vias should\nbe used to connect this copper pad to one or more larger ground planes on other PCB layers.\n24 DS641F7CS8421\n5. PERFORMANCE PLOTS     \n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n20k 80k 40k 60k\nHz\nFigure 15.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 48 kHz:48 kHzFigure 16.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 44.1 kHz:192 kHz\n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n2.5k 20k 5k 7.5k 10k 12.5k 15k 17.5k\nHz\nFigure 17.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 44.1 kHz:48 kHzFigure 18.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 48 kHz:44.1 kHz\n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n10k 40k 20k 30k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz\nFigure 19.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 48 kHz:96 kHzFigure 20.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 96 kHz:48 kHz\nDS641F7 25CS8421\n        \n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n10k 40k 20k 30k\nHz\nFigure 21.  Wideband FFT Plot (16k Points) 0 dBFS 1 kHz \nTone, 192 kHz:48 kHzFigure 22.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 48 kHz:96 kHz\n-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n20k 80k 40k 60k\nHz\nFigure 23.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 48 kHz:48 kHzFigure 24.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 44.1 kHz:192 kHz\n-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n2.5k 20k 5k 7.5k 10k 12.5k 15k 17.5k\nHz\nFigure 25.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 44.1 kHz:48 kHzFigure 26.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 48 kHz:44.1 kHz\n26 DS641F7CS8421\n         \n-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz\nFigure 27.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 96 kHz:48 kHzFigure 28.  IMD, 10 kHz and 11 kHz -7 dBFS, \n96 kHz:48 kHz\n-200-60\n-180-160-140-120-100-80\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n2.5k 20k 5k 7.5k 10k 12.5k 15k 17.5k\nHz\nFigure 29.  Wideband FFT Plot (16k Points) -60 dBFS \n1 kHz Tone, 192 kHz:48 kHzFigure 30.  IMD, 10 kHz and 11 kHz -7 dBFS, \n48 kHz:44.1 kHz\n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz\nFigure 31.  IMD, 10 kHz and 11 kHz -7 dBFS, \n44.1 kHz:48 kHzFigure 32.  Wideband FFT Plot (16k Points) 0 dBFS 20 kHz \nTone, 44.1 kHz:48 kHz\nDS641F7 27CS8421\n         \n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n20k 80k 40k 60k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n10k 40k 20k 30k\nHz\nFigure 33.  Wideband FFT Plot (16k Points) 0 dBFS 80 kHz \nTone, 192 kHz:192 kHzFigure 34.  Wideband FFT Plot (16k Points) 0 dBFS 20 kHz \nTone, 48 kHz:96 kHz\n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n5k 20k 10k 15k\nHz\nFigure 35.  Wideband FFT Plot (16k Points) 0 dBFS 20 kHz \nTone, 48 kHz:48 kHzFigure 36.  Wideband FFT Plot (16k Points) 0 dBFS 20 kHz \nTone, 96 kHz:48 kHz\n-200+0\n-180-160-140-120-100-80-60-40-20\nd\nB\nF\nS\n2.5k 20k 5k 7.5k 10k 12.5k 15k 17.5k\nHz-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz\nFigure 37.  Wideband FFT Plot (16k Points) 0 dBFS 20 kHz \nTone, 48 kHz:44.1 kHzFigure 38.  THD+N vs. Output  Sample Rate, 0 dBFS 1 kHz \nTone, Fsi = 192 kHz\n28 DS641F7CS8421\n         \n-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz\nFigure 39.  THD+N vs. Output  Sample Rate, 0 dBFS 1 kHz \nTone, Fsi = 48 kHzFigure 40.  THD+N vs. Output Sample Rate, 0 dBFS 1 kHz \nTone, Fsi = 96 kHz\n-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz-145-135\n-144-143-142-141-140-139-138-137-136\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz\nFigure 41.  THD+N vs. Output  Sample Rate, 0 dBFS 1 kHz \nTone, Fsi = 44.1 kHzFigure 42.  Dynamic Range vs. Output Sample Rate, -\n60 dBFS 1 kHz Tone, Fsi = 192 kHz\n-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz\nFigure 43.  THD+N vs. Output  Sample Rate, 0 dBFS 1 kHz \nTone, Fsi = 32 kHzFigure 44.  Dynamic Range vs. Output Sample Rate, -\n60 dBFS 1 kHz Tone, Fsi = 32 kHz\nDS641F7 29CS8421\n        \n-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz\nFigure 45.  Dynamic Range vs. Output Sample Rate, -\n60 dBFS 1 kHz Tone, Fsi = 96 kHzFigure 46.  Dynamic Range vs. Output Sample Rate, -\n60 dBFS 1 kHz Tone, Fsi = 44.1 kHz\n-140+0\n-120-100-80-60-40-20\nd\nB\nF\nS\n0 60k 10k 20k 30k 40k 50k\nHz192 kHz:32 kHz192 kHz:48 kHz\n192 kHz:96 kHz\n-0.2+0\n-0.18-0.16-0.14-0.12-0.1-0.08-0.06-0.04-0.02\nd\nB\nF\nS\n0 25k 5k 10k 15k 20k\nHz\nFigure 47.  Frequency Response with 0 dBFS Input Figure 48.  Passband Ripple, 192 kHz:48 kHz\n-150-120\n-147.5-145-142.5-140-137.5-135-132.5-130-127.5-125-122.5\nd\nB\nF\nS\n50k 175k 75k 100k 125k 150k\nHz-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 49.  Dynamic Range vs. Output Sample Rate, -\n60 dBFS 1 kHz Tone, Fsi = 48 kHzFigure 50.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 48 kHz:48 kHz\n30 DS641F7CS8421\n         \n-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 51.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 48 kHz:44.1 kHzFigure 52.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 48 kHz:96 kHz\n-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 53.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 96 kHz:48 kHzFigure 54.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 44.1 kHz:192 kHz\n-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-140+0\n-130-120-110-100-90-80-70-60-50-40-30-20-10\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 55.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 44.1 kHz:48 kHzFigure 56.  Linearity Error, 0 to -140 dBFS Input, 200 Hz \nTone, 192 kHz:44.1 kHz\nDS641F7 31CS8421\n         \n-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 57.  THD+N vs. Input Amplitude, 1 kHz Tone, \n48 kHz:44.1 kHzFigure 58.  THD+N vs. Input Amplitude, 1 kHz Tone, \n48 kHz:96 kHz\n-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 59.  THD+N vs. Input Amplitude, 1 kHz Tone, \n96 kHz:48 kHzFigure 60.  THD+N vs. Input Amplitude, 1 kHz Tone, \n44.1 kHz:192 kHz\n-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 61.  THD+N vs. Input Amplitude, 1 kHz Tone, \n44.1 kHz:48 kHzFigure 62.  THD+N vs. Input Amplitude, 1 kHz Tone, \n1 9 2k H z : 4 8k H z\n32 DS641F7CS8421\n           \nAll performance plots represent typica l performance. Measurements for all pe rformance plots were taken under the\nfollowing conditions, unless otherwise stated:\n• VD = 2.5 V, VL = 3.3 V\n• Serial Audio Input port set to slave\n• Serial Audio Output port set to slave• Input and output clocks and data are asynchronous\n• XTI/XTO = 27 MHz\n• Input signal = 1.000 kHz, 0 dBFS• Measurement Bandwidth = 20 to (Fso/2) Hz\n• Word Width = 24 Bits-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n0 20k 2.5k 5k 7.5k 10k 12.5k 15k 17.5k\nHz-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n-140 +0 -120 -100 -80 -60 -40 -20\ndBFS\nFigure 63.  THD+N vs. Frequency Input, 0 dBFS, \n48 kHz:44.1 kHzFigure 64.  THD+N vs. Frequency Input, 0 dBFS, \n48 kHz:96 kHz\n-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n0 20k 2.5k 5k 7.5k 10k 12.5k 15k 17.5k\nHz-180-110\n-175-170-165-160-155-150-145-140-135-130-125-120-115\nd\nB\nF\nS\n0 20k 2.5k 5k 7.5k 10k 12.5k 15k 17.5k\nHz\nFigure 65.  THD+N vs. Frequency Input, 0 dBFS, \n44.1 kHz:48 kHzFigure 66.  THD+N vs. Frequency Input, 0 dBFS, \n96 kHz:48 kHz\nDS641F7 33CS8421\n6. PACKAGE DIMENSIONS\n        \nNotes:\n1. “D” and “E1” are reference datums and do not include mold flash or protrusions, but do include mold mismatch and\nare measured at the parting line, mold flash or  protrusions shall not exceed 0.20 mm per side.\n2. Dimension “b” does not include dambar protrusion/intrusion.  Allowable dambar protrusion shall be 0.13 mm total in\nexcess of “b” dimension at maximum material condition. Da mbar intrusion shall not reduce dimension “b” by more\nthan 0.07 mm at least material condition.\n3. These dimensions apply to the flat section of  the lead between 0.10 and 0.25 mm from lead tips.\nTSSOP THERMAL CHARACTERISTICSINCHES MILLIMETERS NOTE\nDIM MIN NOM MAX MIN NOM MAX\nA -- -- 0.043 -- -- 1.10\nA1 0.002 0.004 0.006 0.05 -- 0.15\nA2 0.03346 0.0354 0.037 0.85 0.90 0.95\nb 0.00748 0.0096 0.012 0.19 0.245 0.30 2,3\nD 0.252 0.256 0.259 6.40 6.50 6.60 1\nE 0.248 0.2519 0.256 6.30 6.40 6.50\nE1 0.169 0.1732 0.177 4.30 4.40 4.50 1\ne -- -- 0.026 -- -- 0.65\nL 0.020 0.024 0.028 0.50 0.60 0.70\nµ 0° 4° 8° 0° 4° 8°\nJEDEC #: MO-153\nControlling Dimension is Millimeters.\nParameter Symbol Min Typ Max Units\nJunction to Ambient Thermal Impedance 2 Layer Board\n4 Layer Board\uf071JA-\n-48\n38-\n-°C/Watt\n°C/Watt20L TSSOP (4.4 MM BODY) PACKAGE DRAWING\nEN\n123e b2A1A2 AD\nSEATING\nPLANEE11\nL\nSIDE VIEWEND VIEW\nTOP VIEW\uf0b5\n34 DS641F7CS8421\n1. Dimensioning and tolerance per ASME Y 14.5M-1995.\n2. Dimensioning lead width applies to the plated terminal  and is measured between 0.23mm and 0.33mm from the\nterminal tip.\nQFN THERMAL CHARACTERISTICSINCHES MILLIMETERS NOTE\nDIM MIN NOM MAX MIN NOM MAX\nA -- -- 0.0394 -- -- 1.00 1\nA1 0.0000 -- 0.0020 0.00 -- 0.05 1\nb 0.0091 0.0110 0.0130 0.23 0.28 0.33 1, 2\nD 0.1969 BSC 5.00 BSC 1\nD2 0.1201 0.1220 0.1240 3.05 3.10 3.15 1\nE 0.1969 BSC 5.00 BSC 1\nE2 0.1202 0.1221 0.1241 3.05 3.10 3.15 1\ne 0.0256 BSC 0.65 BSC 1L 0.0197 0.0236 0.0276 0.50 0.60 0.70 1\nJEDEC #: MO-220\nControlling Dimension is Millimeters.\nParameter Symbol Min Typ Max Units\nJunction to Ambient Therma l Impedance 2 Layer Board\n4 Layer Board\uf071JA-\n-128\n35-\n-°C/Watt\n°C/WattSide ViewAA1D2 Lb ePin #1 Corner\nBottom ViewTop ViewPin #1 CornerD\nE E220-PIN QFN (5 \uf0b4 5 MM BODY) PACKAGE DRAWING\nDS641F7 35CS8421\n7. ORDERING INFORMATION\n8. REVISION HISTORY  \nRelease Changes\nF5\nJUL ‘10Added -40° to +105°C Automotive grade to feature list on page 23.\nAdded Ambient Operating Temperature entry for ‘-EZ’ and ‘-ENZ’ in “Specified Operating Conditions” on page 9 .\nAdded entries for CS8421-EZZ/ENZ and CS8421-EZZR/ENZR in “Ordering Information” on page 35 .\nF6\nJUL ‘12Added note regarding the SDOUT pin in Figure 5  and Figure 6 . \nF7\nAUG ‘15Updated power supply sequencing in Section 4.6 Power Supply, Grounding, and PCB Layout . \nUpdated legal text.Product Description Package Pb-Free Temp Range Container Order#\nCS8421\n32-bit Asynchronous Sample Rate \nConverter20-TSSOP\nYES-10° to +70°CRail CS8421-CZZ\nTape and Reel CS8421-CZZR\n20-QFNRail CS8421-CNZ\nTape and Reel CS8421-CNZR\n20-TSSOP -40° to +85°CRail CS8421-DZZ\nTape and Reel CS8421-DZZR\n20-TSSOP\n-40° to +105°CRail CS8421-EZZ\nTape and Reel CS8421-EZZR\n20-QFNRail CS8421-ENZ\nTape and Reel CS8421-ENZR\nCDB8421 Evaluation Board for CS8421 - - - CDB8421\n36 DS641F7CS8421\nContacting Cirrus Logic Support\nFor all product questions and inquiries, c ontact a Cirrus Logic Sales Representative. \nTo find the one nearest to you, go to www.cirrus.com .\nIMPORTANT NOTICE\nThe products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Log ic group (collectively either \n“Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order ackno wledgment, including those \npertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms . Cirrus Logic reserves the right \nto make changes to its products and specifications or to discontinue any product or service without notice. Customers should th erefore obtain the latest \nversion of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other qua lity control techniques are \nutilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily perfo rmed. In order to minimize \nrisks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inheren t or procedural \nhazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of \nCirrus Logic products. \nCERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF  DEATH, PERSONAL INJURY, OR SEVERE \nPROPERTY OR ENVIRONMENTAL DA MAGE (“CRITICAL APPLICAT IONS”). CIRRUS LOGIC PRODUCTS AR E NOT DESIGNED, AUTHORIZED OR \nWARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BO DY, AUTOMOTIVE SAFETY OR SECURITY DE VICES, NUCLEAR SYSTEMS, \nLIFE SUPPORT PRODUCTS OR OTHER CRITICAL A PPLICATIONS. INCLUSION OF CI RRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD \nTO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRA NTIES OF MERCHANTABILITY AND FITN ESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC \nPRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC \nPRODUCTS IN CRITICAL APPLICATIONS, CUSTOME R AGREES, BY SUCH USE, TO FULLY INDEMNIF Y CIRRUS LOGIC, ITS OF FICERS, DIRECTORS, \nEMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT \nFROM OR ARISE IN CONNE CTION WITH THESE USES.\nThis document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or im plied, under any patents, \nmask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party’s products or \nservices does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the \ninformation contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other pr oducts of Cirrus Logic, and \nonly if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices an d conditions (including this \nnotice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional pur poses, or for creating any \nwork for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All s tatutory warranties and \nconditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information  herein, including use of this \ninformation as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties.  Cirrus Logic, Cirrus, the Cirrus \nLogic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of \ntheir respective owners.\nCopyright © 2004–2015 Cirrus Logic, Inc. All rights reserved.\n'}]
!==============================================================================!
### Component Summary: CS8421-CZZ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Digital Supply Voltage (VD): +2.5 V
  - Logic Supply Voltage (VL): +3.3 V or +5.0 V

- **Current Ratings:**
  - Supply Current at 48 kHz: 24 mA (VD = 2.5 V, VL = 3.3 V)
  - Supply Current at 192 kHz: 80 mA (VD = 2.5 V, VL = 3.3 V)
  - Power-Down Mode Current: 50 µA (VD = 2.5 V, VL = 3.3 V)

- **Power Consumption:**
  - Normal operation: 24 mA at 48 kHz, 80 mA at 192 kHz
  - Power-down mode: 50 µA

- **Operating Temperature Range:**
  - Commercial: -10°C to +70°C
  - Automotive: -40°C to +85°C and -40°C to +105°C

- **Package Type:**
  - Available in 20-pin TSSOP and QFN packages

- **Special Features:**
  - 32-bit internal signal processing
  - Supports sample rates up to 211 kHz
  - No programming or external master clock required
  - Automatic soft mute/unmute
  - Bypass mode for direct data output
  - Time Division Multiplexing (TDM) mode
  - Dynamic range of 175 dB and THD+N of -140 dB

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E is not specified in the provided data.

**Description:**
The CS8421 is a high-performance, monolithic CMOS stereo asynchronous sample-rate converter designed for digital audio applications. It allows for the conversion of audio data between different sample rates without the need for external clocking or programming. The device supports various audio data formats and can operate in both master and slave modes, making it versatile for integration into various audio systems.

**Typical Applications:**
The CS8421 is commonly used in:
- Digital recording systems (e.g., DVD-R/RW, CD-R/RW, PVR, DAT, MD, VTR)
- Digital mixing consoles
- High-quality digital-to-analog converters (DACs)
- Effects processors
- Computer audio systems
- Automotive audio systems

This component is particularly useful in scenarios where high fidelity and flexibility in audio processing are required, such as in professional audio equipment and consumer electronics.