Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Fri May 20 19:55:48 2022
| Host         : LG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (18)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (186)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: JA[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JA[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JA[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cl_down (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: cl_up (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JB_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JB_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JB_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JB_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JC_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: JC_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LED_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LED_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LED_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LED_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd0/carry_down_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd0/carry_up_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd1/carry_down_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd1/carry_up_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd2/carry_down_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: bcd2/carry_up_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.497        0.000                      0                   67        0.186        0.000                      0                   67        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.497        0.000                      0                   67        0.186        0.000                      0                   67        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  dec/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    dec/i_reg[20]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.651 r  dec/i_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.651    dec/i_reg[24]_i_1_n_6
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    dec/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[25]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.062    15.148    dec/i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  dec/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    dec/i_reg[20]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.556 r  dec/i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.556    dec/i_reg[24]_i_1_n_5
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    dec/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[26]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.062    15.148    dec/i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  dec/i_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    dec/i_reg[20]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.540 r  dec/i_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.540    dec/i_reg[24]_i_1_n_7
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.507    14.848    dec/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  dec/i_reg[24]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)        0.062    15.148    dec/i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.537 r  dec/i_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.537    dec/i_reg[20]_i_1_n_6
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[21]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    dec/i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.516 r  dec/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.516    dec/i_reg[20]_i_1_n_4
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[23]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    dec/i_reg[23]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.442 r  dec/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.442    dec/i_reg[20]_i_1_n_5
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[22]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    dec/i_reg[22]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 dec/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.580ns (25.831%)  route 1.665ns (74.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.622     5.143    dec/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  dec/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  dec/i_reg[18]/Q
                         net (fo=11, routed)          1.665     7.265    dec/i_reg[20]_0[1]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.389 r  dec/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     7.389    dec/bcd[2]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502    14.843    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)        0.031    15.099    dec/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 dec/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.854%)  route 1.663ns (74.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.622     5.143    dec/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  dec/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  dec/i_reg[18]/Q
                         net (fo=11, routed)          1.663     7.263    dec/i_reg[20]_0[1]
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.387 r  dec/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     7.387    dec/bcd[1]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502    14.843    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)        0.029    15.097    dec/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  dec/i_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    dec/i_reg[16]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.426 r  dec/i_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.426    dec/i_reg[20]_i_1_n_7
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[20]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)        0.062    15.147    dec/i_reg[20]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 dec/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/i_reg[1]/Q
                         net (fo=1, routed)           0.480     6.073    dec/i_reg_n_0_[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.747 r  dec/i_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.747    dec/i_reg[0]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  dec/i_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.861    dec/i_reg[4]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.975 r  dec/i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    dec/i_reg[8]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.089 r  dec/i_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.089    dec/i_reg[12]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.423 r  dec/i_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.423    dec/i_reg[16]_i_1_n_6
    SLICE_X7Y29          FDRE                                         r  dec/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.506    14.847    dec/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  dec/i_reg[17]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.062    15.147    dec/i_reg[17]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  7.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dec/i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.584     1.467    dec/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  dec/i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dec/i_reg[16]/Q
                         net (fo=3, routed)           0.134     1.742    dec_n_0
    SLICE_X7Y28          FDRE                                         r  JC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  JC_reg[7]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.076     1.556    JC_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dec/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    dec/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  dec/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dec/i_reg[15]/Q
                         net (fo=3, routed)           0.128     1.735    dec_n_1
    SLICE_X7Y28          FDRE                                         r  JC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  JC_reg[6]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.071     1.537    JC_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dec/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.306%)  route 0.170ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    dec/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  dec/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dec/i_reg[10]/Q
                         net (fo=2, routed)           0.170     1.777    dec_n_6
    SLICE_X2Y27          FDRE                                         r  JC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  JC_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.059     1.561    JC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dec/i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.367%)  route 0.170ns (54.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    dec/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  dec/i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dec/i_reg[9]/Q
                         net (fo=2, routed)           0.170     1.777    dec_n_7
    SLICE_X2Y26          FDRE                                         r  JC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  JC_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.059     1.559    JC_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dec/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    dec/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  dec/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dec/i_reg[14]/Q
                         net (fo=2, routed)           0.170     1.777    dec_n_2
    SLICE_X2Y27          FDRE                                         r  JC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  JC_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.052     1.554    JC_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dec/i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    dec/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  dec/i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dec/i_reg[13]/Q
                         net (fo=2, routed)           0.169     1.776    dec_n_3
    SLICE_X2Y26          FDRE                                         r  JC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  JC_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.052     1.552    JC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dec/i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.496%)  route 0.183ns (56.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dec/i_reg[21]/Q
                         net (fo=4, routed)           0.183     1.792    p_0_in[0]
    SLICE_X2Y31          FDRE                                         r  LED_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  LED_reg[8]_lopt_replica/C
                         clock pessimism             -0.478     1.506    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.052     1.558    LED_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dec/i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.621%)  route 0.182ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    dec/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  dec/i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dec/i_reg[20]/Q
                         net (fo=3, routed)           0.182     1.791    dec_n_8
    SLICE_X7Y27          FDRE                                         r  JB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  JB_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.075     1.554    JB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dec/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.580     1.463    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  dec/i_reg[3]/Q
                         net (fo=1, routed)           0.108     1.712    dec/i_reg_n_0_[3]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  dec/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    dec/i_reg[0]_i_1_n_4
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.848     1.975    dec/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  dec/i_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    dec/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dec/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.581     1.464    dec/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  dec/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  dec/i_reg[7]/Q
                         net (fo=1, routed)           0.108     1.713    dec/i_reg_n_0_[7]
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  dec/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    dec/i_reg[4]_i_1_n_4
    SLICE_X7Y26          FDRE                                         r  dec/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     1.976    dec/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  dec/i_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    dec/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    JB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    JB_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    JB_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    JB_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y28    JB_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    JB_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    JB_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    JB_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    JC_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    JB_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    JB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    JB_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    JB_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    JB_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    JB_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    JB_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    JB_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    JB_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y30    JB_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    JB_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    JB_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y28    JB_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            carry_down
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.594ns  (logic 5.474ns (37.510%)  route 9.120ns (62.490%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           3.631     5.084    bcd2/sw1_IBUF
    SLICE_X6Y25          LUT4 (Prop_lut4_I2_O)        0.152     5.236 r  bcd2/carry_down_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.286     5.522    bcd0/carry_down
    SLICE_X6Y25          LUT5 (Prop_lut5_I4_O)        0.348     5.870 r  bcd0/carry_down_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.203    11.073    carry_down_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.594 r  carry_down_OBUF_inst/O
                         net (fo=0)                   0.000    14.594    carry_down
    L1                                                                r  carry_down (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            carry_up
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.524ns  (logic 5.216ns (38.571%)  route 8.307ns (61.429%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           3.639     5.092    bcd1/sw1_IBUF
    SLICE_X6Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.216 r  bcd1/carry_up_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.689     5.906    bcd0/carry_up
    SLICE_X6Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.030 r  bcd0/carry_up_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.979    10.008    carry_up_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.524 r  carry_up_OBUF_inst/O
                         net (fo=0)                   0.000    13.524    carry_up
    P1                                                                r  carry_up (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 1.822ns (19.861%)  route 7.352ns (80.139%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.531     9.175    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bcd0/bcd_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 1.822ns (19.861%)  route 7.352ns (80.139%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.531     9.175    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bcd0/bcd_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.035ns  (logic 1.822ns (20.169%)  route 7.212ns (79.831%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.391     9.035    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.035ns  (logic 1.822ns (20.169%)  route 7.212ns (79.831%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.391     9.035    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/carry_up_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 1.822ns (20.280%)  route 7.163ns (79.720%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.341     8.985    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  bcd0/carry_up_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/carry_down_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 1.822ns (20.600%)  route 7.023ns (79.400%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.196     8.520    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.202     8.845    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  bcd0/carry_down_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 1.822ns (21.152%)  route 6.793ns (78.848%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.167     8.491    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.124     8.615 r  bcd0/bcd_out[3]_i_2/O
                         net (fo=1, routed)           0.000     8.615    bcd0/bcd_out[3]_i_2_n_0
    SLICE_X3Y23          FDCE                                         r  bcd0/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            bcd0/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.557ns  (logic 1.822ns (21.295%)  route 6.735ns (78.705%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           4.956     6.406    bcd0/JA_IBUF[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.124     6.530 f  bcd0/bcd_out[3]_i_10/O
                         net (fo=1, routed)           0.670     7.200    bcd0/bcd_out[3]_i_10_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.124     7.324 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           1.109     8.433    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  bcd0/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     8.557    bcd0/bcd_out[1]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd2/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd2/carry_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.252ns (79.532%)  route 0.065ns (20.468%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE                         0.000     0.000 r  bcd2/bcd_out_reg[1]/C
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.207     0.207 f  bcd2/bcd_out_reg[1]/Q
                         net (fo=6, routed)           0.065     0.272    bcd2/Q[1]
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  bcd2/carry_up_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    bcd2/carry_up1_out
    SLICE_X5Y22          FDCE                                         r  bcd2/carry_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd3/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.666%)  route 0.167ns (47.334%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[1]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd3/bcd_out_reg[1]/Q
                         net (fo=6, routed)           0.167     0.308    bcd3/Q[1]
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  bcd3/bcd_out[3]_i_2__2/O
                         net (fo=1, routed)           0.000     0.353    bcd3/bcd_out[3]_i_2__2_n_0
    SLICE_X4Y23          FDCE                                         r  bcd3/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd3/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.518%)  route 0.168ns (47.482%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[1]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd3/bcd_out_reg[1]/Q
                         net (fo=6, routed)           0.168     0.309    bcd3/Q[1]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  bcd3/bcd_out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    bcd3/bcd_out[2]_i_1__2_n_0
    SLICE_X4Y23          FDCE                                         r  bcd3/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd3/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.831%)  route 0.180ns (49.169%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[0]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd3/bcd_out_reg[0]/Q
                         net (fo=7, routed)           0.180     0.321    bcd3/Q[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  bcd3/bcd_out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.366    bcd3/bcd_out[1]_i_1__2_n_0
    SLICE_X4Y23          FDCE                                         r  bcd3/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd1/carry_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.231%)  route 0.163ns (43.769%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[0]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd1/bcd_out_reg[0]/Q
                         net (fo=8, routed)           0.163     0.327    bcd1/Q[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.372 r  bcd1/carry_up_i_1/O
                         net (fo=1, routed)           0.000     0.372    bcd1/carry_up1_out
    SLICE_X3Y13          FDCE                                         r  bcd1/carry_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd1/carry_down_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.080%)  route 0.164ns (43.920%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[0]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  bcd1/bcd_out_reg[0]/Q
                         net (fo=8, routed)           0.164     0.328    bcd1/Q[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.373 r  bcd1/carry_down_i_1__0/O
                         net (fo=1, routed)           0.000     0.373    bcd1/carry_down_i_1__0_n_0
    SLICE_X3Y13          FDCE                                         r  bcd1/carry_down_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd3/carry_down_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.661%)  route 0.196ns (51.339%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[2]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bcd3/bcd_out_reg[2]/Q
                         net (fo=6, routed)           0.196     0.337    bcd3/Q[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  bcd3/carry_down_i_1__2/O
                         net (fo=1, routed)           0.000     0.382    bcd3/carry_down_i_1__2_n_0
    SLICE_X5Y24          FDCE                                         r  bcd3/carry_down_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd3/carry_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.535%)  route 0.197ns (51.465%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[2]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bcd3/bcd_out_reg[2]/Q
                         net (fo=6, routed)           0.197     0.338    bcd3/Q[2]
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.383 r  bcd3/carry_up_i_1__1/O
                         net (fo=1, routed)           0.000     0.383    bcd3/carry_up1_out
    SLICE_X5Y24          FDCE                                         r  bcd3/carry_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd1/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.209ns (53.976%)  route 0.178ns (46.024%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[3]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd1/bcd_out_reg[3]/Q
                         net (fo=7, routed)           0.178     0.342    bcd1/Q[3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.387 r  bcd1/bcd_out[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.387    bcd1/bcd_out[3]_i_2__0_n_0
    SLICE_X2Y12          FDCE                                         r  bcd1/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd1/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.209ns (53.699%)  route 0.180ns (46.301%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[3]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  bcd1/bcd_out_reg[3]/Q
                         net (fo=7, routed)           0.180     0.344    bcd1/Q[3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.389 r  bcd1/bcd_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.389    bcd1/bcd_out[2]_i_1__0_n_0
    SLICE_X2Y12          FDCE                                         r  bcd1/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.021ns (39.589%)  route 6.136ns (60.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  LED_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  LED_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           6.136    11.802    LED_reg[8]_lopt_replica_1
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.305 r  JB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.305    JB[4]
    A15                                                               r  JB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.280ns  (logic 4.026ns (43.382%)  route 5.254ns (56.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           5.254    10.921    LED_reg[9]_lopt_replica_1
    A17                  OBUF (Prop_obuf_I_O)         3.508    14.429 r  JB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.429    JB[5]
    A17                                                               r  JB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JB_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.248ns  (logic 4.021ns (43.480%)  route 5.227ns (56.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  JB_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  JB_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.227    10.889    JB_reg[3]_lopt_replica_1
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.393 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.393    JB[3]
    B16                                                               r  JB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 4.320ns (47.346%)  route 4.805ns (52.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/bcd_reg[3]/Q
                         net (fo=7, routed)           1.012     6.604    dec/bcd[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.153     6.757 r  dec/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.793    10.550    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.261 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.261    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.100ns (46.826%)  route 4.656ns (53.174%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  dec/bcd_reg[3]/Q
                         net (fo=7, routed)           1.012     6.604    dec/bcd[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.728 r  dec/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.644    10.372    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.892 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.892    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.091ns (47.021%)  route 4.609ns (52.979%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.138    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  dec/bcd_reg[0]/Q
                         net (fo=7, routed)           0.887     6.482    dec/bcd[0]
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.606 r  dec/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.722    10.327    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.838 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.838    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.368ns (50.577%)  route 4.268ns (49.423%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/bcd_reg[3]/Q
                         net (fo=7, routed)           1.027     6.619    dec/bcd[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.152     6.771 r  dec/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.241    10.012    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.772 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.772    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 4.115ns (48.697%)  route 4.335ns (51.303%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.615     5.136    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  dec/bcd_reg[3]/Q
                         net (fo=7, routed)           1.027     6.619    dec/bcd[3]
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124     6.743 r  dec/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.309    10.052    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.587 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.587    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 4.036ns (47.492%)  route 4.462ns (52.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.562     5.083    clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.518     5.601 r  LED_reg[12]/Q
                         net (fo=1, routed)           4.462    10.064    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.582 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.582    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 4.111ns (48.738%)  route 4.324ns (51.262%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.617     5.138    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  dec/bcd_reg[2]/Q
                         net (fo=7, routed)           0.890     6.484    dec/bcd[2]
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  dec/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.435    10.043    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.574 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.574    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.299ns (32.336%)  route 0.626ns (67.664%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.347     2.346    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.045     2.391 r  bcd0/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.391    bcd0/bcd_out[2]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/carry_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.299ns (30.875%)  route 0.669ns (69.125%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.391     2.390    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.435 r  bcd0/carry_up_i_1__2/O
                         net (fo=1, routed)           0.000     2.435    bcd0/carry_up_i_1__2_n_0
    SLICE_X2Y23          FDCE                                         r  bcd0/carry_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.299ns (28.740%)  route 0.741ns (71.260%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.463     2.462    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I4_O)        0.045     2.507 r  bcd0/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.507    bcd0/bcd_out[1]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/carry_down_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.047ns  (logic 0.299ns (28.547%)  route 0.748ns (71.453%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 f  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.470     2.469    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     2.514 r  bcd0/carry_down_i_1/O
                         net (fo=1, routed)           0.000     2.514    bcd0/carry_down_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  bcd0/carry_down_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.299ns (28.519%)  route 0.749ns (71.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.471     2.470    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.045     2.515 r  bcd0/bcd_out[3]_i_2/O
                         net (fo=1, routed)           0.000     2.515    bcd0/bcd_out[3]_i_2_n_0
    SLICE_X3Y23          FDCE                                         r  bcd0/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/carry_down_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.299ns (26.367%)  route 0.835ns (73.633%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.489     2.488    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.068     2.600    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  bcd0/carry_down_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/carry_up_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.189ns  (logic 0.299ns (25.150%)  route 0.890ns (74.850%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.489     2.488    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.122     2.655    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X2Y23          FDCE                                         r  bcd0/carry_up_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.194ns  (logic 0.299ns (25.037%)  route 0.895ns (74.963%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.489     2.488    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.128     2.660    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.194ns  (logic 0.299ns (25.037%)  route 0.895ns (74.963%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.489     2.488    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.128     2.660    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y22          FDCE                                         r  bcd0/bcd_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd0/bcd_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.299ns (23.937%)  route 0.950ns (76.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 f  LED_reg[8]/Q
                         net (fo=1, routed)           0.114     1.745    bcd0/JB_OBUF[4]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.045     1.790 f  bcd0/bcd_out[3]_i_11/O
                         net (fo=1, routed)           0.164     1.954    bcd0/bcd_out[3]_i_11_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.045     1.999 r  bcd0/bcd_out[3]_i_4/O
                         net (fo=7, routed)           0.489     2.488    bcd0/bcd_out[3]_i_4_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.533 r  bcd0/bcd_out[3]_i_1/O
                         net (fo=6, routed)           0.183     2.715    bcd0/bcd_out[3]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bcd0/bcd_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd1/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.213ns  (logic 0.642ns (29.011%)  route 1.571ns (70.989%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[0]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bcd1/bcd_out_reg[0]/Q
                         net (fo=8, routed)           1.571     2.089    dec/Q[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124     2.213 r  dec/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.213    dec/bcd[0]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502     4.843    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[0]/C

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.723ns  (logic 0.642ns (37.260%)  route 1.081ns (62.740%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[3]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bcd1/bcd_out_reg[3]/Q
                         net (fo=7, routed)           1.081     1.599    dec/Q[3]
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124     1.723 r  dec/bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     1.723    dec/bcd[3]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.500     4.841    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C

Slack:                    inf
  Source:                 bcd1/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.730%)  route 1.060ns (62.270%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE                         0.000     0.000 r  bcd1/bcd_out_reg[2]/C
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bcd1/bcd_out_reg[2]/Q
                         net (fo=7, routed)           1.060     1.578    dec/Q[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124     1.702 r  dec/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.702    dec/bcd[2]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502     4.843    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/C

Slack:                    inf
  Source:                 bcd0/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.580ns (41.361%)  route 0.822ns (58.639%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  bcd0/bcd_out_reg[1]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd0/bcd_out_reg[1]/Q
                         net (fo=10, routed)          0.822     1.278    dec/bcd_reg[3]_0[1]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.124     1.402 r  dec/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.402    dec/bcd[1]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.502     4.843    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd3/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[2]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd3/bcd_out_reg[2]/Q
                         net (fo=6, routed)           0.133     0.274    dec/bcd_reg[3]_2[2]
    SLICE_X5Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.319 r  dec/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    dec/bcd[2]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     1.976    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[2]/C

Slack:                    inf
  Source:                 bcd0/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.816%)  route 0.166ns (47.184%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bcd0/bcd_out_reg[0]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd0/bcd_out_reg[0]/Q
                         net (fo=11, routed)          0.166     0.307    dec/bcd_reg[3]_0[0]
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.352 r  dec/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    dec/bcd[0]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     1.976    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[0]/C

Slack:                    inf
  Source:                 bcd0/bcd_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.712%)  route 0.204ns (52.288%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bcd0/bcd_out_reg[3]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd0/bcd_out_reg[3]/Q
                         net (fo=9, routed)           0.204     0.345    dec/bcd_reg[3]_0[3]
    SLICE_X4Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.390 r  dec/bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    dec/bcd[3]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.848     1.975    dec/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  dec/bcd_reg[3]/C

Slack:                    inf
  Source:                 bcd3/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.177%)  route 0.245ns (56.823%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  bcd3/bcd_out_reg[1]/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd3/bcd_out_reg[1]/Q
                         net (fo=6, routed)           0.245     0.386    dec/bcd_reg[3]_2[1]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.431 r  dec/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    dec/bcd[1]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.849     1.976    dec/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  dec/bcd_reg[1]/C





