{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_aligner8.v@53:79@HdlStmProcess", "    end\n    ivalid_d <= ivalid;\n  end\n\n  reg [2:0] phase = 'h0;\n  always @(posedge clk) begin\n    if (ivalid) begin\n      if ((strobe != 'b1111_1111) && (strobe != 'b0000_0000)) begin\n        casex (strobe)\n          'b1xxx_xxxx : phase <= 0;\n          'b01xx_xxxx : phase <= 1;\n          'b001x_xxxx : phase <= 2;\n          'b0001_xxxx : phase <= 3;\n          'b0000_1xxx : phase <= 4;\n          'b0000_01xx : phase <= 5;\n          'b0000_001x : phase <= 6;\n          'b0000_0001 : phase <= 7;\n          default     : phase <= phase;\n        endcase\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    case (phase)\n      0 : odata <= idata_d;\n      1 : odata <= {idata_d[6:0],idata[7:7]};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[59, "    if (ivalid) begin\n"]], "Add": [[59, "    if (rst) begin\n"], [59, "      phase <= 0;\n"], [59, "    end if (ivalid) begin\n"]]}}