m255
K3
13
cModel Technology
dC:\Program Files\MentorGraphics\examples
Esram_control
Z0 w1633093072
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dX:\KURSKOD\tsiu03 Systemkonstruktion\TSIU03-VHDL-Gang\Code\Johans Tester\Quartus_proj\MSim
Z5 8X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd
Z6 FX:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd
l0
L5
VIHZ;k`8j4MDh0ZnbB4Xah1
Z7 OL;C;10.1b;51
32
Z8 !s108 1633358863.761000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd|
Z10 !s107 X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/SRAM_control.vhd|
Z11 o-work work -2002 -explicit
Z12 tExplicit 1
!s100 `f1fVjk=7:joFEWQM5WW?0
!i10b 1
Artl
R1
R2
R3
DEx4 work 12 sram_control 0 22 IHZ;k`8j4MDh0ZnbB4Xah1
l24
L21
VCoLd007RSg]OmX8oNoA]U2
R7
32
R8
R9
R10
R11
R12
!s100 jI:DR1U81MWm@n6UQ`Oo`0
!i10b 1
Etb_audio
w0
Z13 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R1
R2
R3
R4
Z14 8X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd
Z15 FX:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd
l0
L8
Vi<H]V7oJ<0LONe@chCDO;1
!s100 Oo7TOW7ESzG]>;JD^MCbO1
R7
32
!i10b 1
Z16 !s108 1633359352.394000
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd|
Z18 !s107 X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_Audio.vhd|
R11
R12
Asim
R13
R1
R2
R3
Z19 DEx4 work 8 tb_audio 0 22 i<H]V7oJ<0LONe@chCDO;1
l76
L11
VEociTleS3d=Sj_^C<OeWU1
!s100 F5Wgi;E060E;HBG9FQao;2
R7
32
!i10b 1
R16
R17
R18
R11
R12
Etb_sram
w0
R1
R2
R3
R4
Z20 8X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd
Z21 FX:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd
l0
L5
V4ZK9?;Sa9gU2Jla16]IPJ2
R7
32
Z22 !s108 1633358862.758000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd|
Z24 !s107 X:/KURSKOD/tsiu03 Systemkonstruktion/TSIU03-VHDL-Gang/Code/Johans Tester/Quartus_proj/MSim/TB_SRAM.vhd|
R11
R12
!s100 ?Ka9V:Om]8?3W17Djc]Ef0
!i10b 1
Asim
R1
R2
R3
DEx4 work 7 tb_sram 0 22 4ZK9?;Sa9gU2Jla16]IPJ2
l20
L16
VnUf5E@Zf59=?Vc95gRDAP0
R7
32
R22
R23
R24
R11
R12
!s100 =_o?;zQM_Q38zSOJnYRGO2
!i10b 1
