###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        35815   # Number of WRITE/WRITEP commands
num_reads_done                 =       793124   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       608885   # Number of read row buffer hits
num_read_cmds                  =       793119   # Number of READ/READP commands
num_writes_done                =        35819   # Number of read requests issued
num_write_row_hits             =        20208   # Number of write row buffer hits
num_act_cmds                   =       200706   # Number of ACT commands
num_pre_cmds                   =       200680   # Number of PRE commands
num_ondemand_pres              =       178147   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9360315   # Cyles of rank active rank.0
rank_active_cycles.1           =      9011229   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       639685   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       988771   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       775358   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10519   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5091   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7437   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2483   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1397   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2090   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3531   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2420   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          408   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18209   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           25   # Write cmd latency (cycles)
write_latency[80-99]           =           47   # Write cmd latency (cycles)
write_latency[100-119]         =           74   # Write cmd latency (cycles)
write_latency[120-139]         =          114   # Write cmd latency (cycles)
write_latency[140-159]         =          125   # Write cmd latency (cycles)
write_latency[160-179]         =          223   # Write cmd latency (cycles)
write_latency[180-199]         =          393   # Write cmd latency (cycles)
write_latency[200-]            =        34805   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       264489   # Read request latency (cycles)
read_latency[40-59]            =        94989   # Read request latency (cycles)
read_latency[60-79]            =        99789   # Read request latency (cycles)
read_latency[80-99]            =        49616   # Read request latency (cycles)
read_latency[100-119]          =        39070   # Read request latency (cycles)
read_latency[120-139]          =        37016   # Read request latency (cycles)
read_latency[140-159]          =        26210   # Read request latency (cycles)
read_latency[160-179]          =        21354   # Read request latency (cycles)
read_latency[180-199]          =        18095   # Read request latency (cycles)
read_latency[200-]             =       142491   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.78788e+08   # Write energy
read_energy                    =  3.19786e+09   # Read energy
act_energy                     =  5.49132e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.07049e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.7461e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84084e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62301e+09   # Active standby energy rank.1
average_read_latency           =      134.045   # Average read request latency (cycles)
average_interarrival           =      12.0633   # Average request interarrival latency (cycles)
total_energy                   =  1.68759e+10   # Total energy (pJ)
average_power                  =      1687.59   # Average power (mW)
average_bandwidth              =      7.07365   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        32224   # Number of WRITE/WRITEP commands
num_reads_done                 =       776031   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       607554   # Number of read row buffer hits
num_read_cmds                  =       776025   # Number of READ/READP commands
num_writes_done                =        32224   # Number of read requests issued
num_write_row_hits             =        18876   # Number of write row buffer hits
num_act_cmds                   =       182461   # Number of ACT commands
num_pre_cmds                   =       182432   # Number of PRE commands
num_ondemand_pres              =       159764   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9191002   # Cyles of rank active rank.0
rank_active_cycles.1           =      9103245   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       808998   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       896755   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       752733   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11873   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5361   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7526   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2444   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1559   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2066   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3700   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2369   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          394   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18230   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           85   # Write cmd latency (cycles)
write_latency[120-139]         =          139   # Write cmd latency (cycles)
write_latency[140-159]         =          199   # Write cmd latency (cycles)
write_latency[160-179]         =          327   # Write cmd latency (cycles)
write_latency[180-199]         =          452   # Write cmd latency (cycles)
write_latency[200-]            =        30905   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       282185   # Read request latency (cycles)
read_latency[40-59]            =       100024   # Read request latency (cycles)
read_latency[60-79]            =       102271   # Read request latency (cycles)
read_latency[80-99]            =        49925   # Read request latency (cycles)
read_latency[100-119]          =        38985   # Read request latency (cycles)
read_latency[120-139]          =        35772   # Read request latency (cycles)
read_latency[140-159]          =        24573   # Read request latency (cycles)
read_latency[160-179]          =        18788   # Read request latency (cycles)
read_latency[180-199]          =        15503   # Read request latency (cycles)
read_latency[200-]             =       107999   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.60862e+08   # Write energy
read_energy                    =  3.12893e+09   # Read energy
act_energy                     =  4.99213e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.88319e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.30442e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73519e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68042e+09   # Active standby energy rank.1
average_read_latency           =      111.994   # Average read request latency (cycles)
average_interarrival           =       12.372   # Average request interarrival latency (cycles)
total_energy                   =   1.6728e+10   # Total energy (pJ)
average_power                  =       1672.8   # Average power (mW)
average_bandwidth              =      6.89711   # Average bandwidth
