{signal: [
  {name: 'R1_val', wave: 'x........=..=..=..=..=..=..=..=..=..=..=..', data: ['0','1','1','1','1','1','1','1','1','1', '1']},
  {name: 'R2_val', wave: 'x.......................=..=..=..=..=..=..', data: ['0','1','1','1','1', '1']},
  {name: 'R3_val', wave: 'x.........................................', data: []}, 
  {name: 'CPU_busy', wave: '1..0.....1.....0.....1....................'},
  {name: 'CPU_rq', wave: 'x..=..x........=..x.....=..x..=..x........', data: ['CPU_RD([0])','CPU_WR([1],1)','CPU_RD([0])','CPU_WR([0],1)']},
  
  {name: 'L1_rsp', wave: 'x........=..x........=..=..x..=..x........', data: ['0','ACK','0','ACK']},
  {name: 'L1_val', wave: 'x........=..=..=..=..=..=..=..=..=..=..=..', data: ['[0]:0','[0]:0','[0]:0','[0]:0','[0]:0','[0]:0','[0]:0','[0]:1','[0]:1','[0]:1', '[0]:1']},
  {name: 'L1_rq', wave: '0..1........0..1........0.....1........0..'},
  {name: 'b_in_L1', wave: 'x..=.....x.....=.....x........=.....x.....', data: ['READ([0])', 'WRITE([1], 1)', 'WRITE([0], 1)']},
  
  {name: 'VALID', wave: '0..1..0..1..0..1..0..1..0.....1..0..1..0..'},
  {name: 'arb_gnt', wave: '=..=..=..=..=..=..=..=..=..=..=..=..=..=..', data: ['mem','mem','1','mem','mem','mem','1','mem','mem','mem','mem','1','mem','mem']},
  {name: 'b_out', wave: '=.....=..=........=..=...........=..=.....', data: ['b_in_mem','b_in_L1','b_in_mem', 'b_in_L1','b_in_mem','b_in_L1','b_in_mem']},
  {name: 'b_in_mem', wave: 'x........=..x........=..x...........=..x..', data: ['0','ACK','ACK']},
  {name: 'mem_val', wave: '=..=..=..=..=..=..=..=..=..=..=..=..=..=..', data: ['0, 0','0, 0','0, 0','0, 0', '0, 0','0, 0','0, 0','0, 1', 
                                                                               '0, 1','0, 1','0, 1','0, 1', '1, 1', '1, 1']},
]}