#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000021507b0 .scope module, "test" "test" 2 6;
 .timescale 0 0;
v00000000021b7760_0 .net "a", 7 0, L_0000000002150da0;  1 drivers
v00000000021b6ea0_0 .net "addres_A", 3 0, L_00000000021b5960;  1 drivers
v00000000021b71c0_0 .net "addres_B", 3 0, L_00000000021b5d20;  1 drivers
v00000000021b6540_0 .net "addres_D", 3 0, L_00000000021b69a0;  1 drivers
v00000000021b58c0_0 .net "b", 7 0, L_00000000021552a0;  1 drivers
v00000000021b73a0_0 .var "clk", 0 0;
v00000000021b7580_0 .net "control", 1 0, L_00000000021b6a40;  1 drivers
v00000000021b7440_0 .net "data", 7 0, v000000000214b230_0;  1 drivers
v00000000021b5fa0_0 .net "instruction", 13 0, L_0000000002150940;  1 drivers
v00000000021b65e0_0 .net "pc_count", 10 0, v000000000214bf50_0;  1 drivers
v00000000021b7260_0 .var "reset", 0 0;
L_00000000021b5960 .part L_0000000002150940, 8, 4;
L_00000000021b5d20 .part L_0000000002150940, 4, 4;
L_00000000021b69a0 .part L_0000000002150940, 0, 4;
L_00000000021b6a40 .part L_0000000002150940, 12, 2;
S_0000000002150c10 .scope module, "ALU1" "ALU" 2 26, 3 1 0, S_00000000021507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "control";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
v000000000214b7d0_0 .net "a", 7 0, L_0000000002150da0;  alias, 1 drivers
v000000000214b9b0_0 .net "b", 7 0, L_00000000021552a0;  alias, 1 drivers
v000000000214b690_0 .net "control", 1 0, L_00000000021b6a40;  alias, 1 drivers
v000000000214b230_0 .var "out", 7 0;
E_000000000214de50 .event edge, v000000000214b690_0, v000000000214b7d0_0, v000000000214b9b0_0;
S_0000000002155110 .scope module, "Inst1" "Inst_Memory" 2 24, 4 1 0, S_00000000021507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "address";
    .port_info 1 /OUTPUT 14 "data_out";
L_0000000002150940 .functor BUFZ 14, L_00000000021b6b80, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v000000000214be10_0 .net *"_s0", 13 0, L_00000000021b6b80;  1 drivers
v000000000214bb90_0 .net *"_s2", 11 0, L_00000000021b6d60;  1 drivers
L_00000000021b8898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000214bc30_0 .net *"_s5", 0 0, L_00000000021b8898;  1 drivers
v000000000214bcd0_0 .net "address", 10 0, v000000000214bf50_0;  alias, 1 drivers
v000000000214bd70_0 .net "data_out", 13 0, L_0000000002150940;  alias, 1 drivers
v000000000214b550 .array "memory", 1024 0, 13 0;
L_00000000021b6b80 .array/port v000000000214b550, L_00000000021b6d60;
L_00000000021b6d60 .concat [ 11 1 0 0], v000000000214bf50_0, L_00000000021b8898;
S_00000000001cdda0 .scope module, "PC1" "Counter" 2 23, 5 1 0, S_00000000021507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 11 "out";
v000000000214b870_0 .net "clk", 0 0, v00000000021b73a0_0;  1 drivers
v000000000214bf50_0 .var "out", 10 0;
v000000000214baf0_0 .net "reset", 0 0, v00000000021b7260_0;  1 drivers
E_000000000214dad0 .event posedge, v000000000214b870_0;
S_00000000001cdf30 .scope module, "Reg1" "Registers" 2 25, 6 1 0, S_00000000021507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 4 "address_A";
    .port_info 2 /INPUT 4 "address_B";
    .port_info 3 /INPUT 4 "address_D";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "out_A";
    .port_info 6 /OUTPUT 8 "out_B";
L_0000000002150da0 .functor BUFZ 8, L_00000000021b6fe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000021552a0 .functor BUFZ 8, L_00000000021b7120, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000214b730_0 .net *"_s0", 7 0, L_00000000021b6fe0;  1 drivers
v000000000214beb0_0 .net *"_s10", 5 0, L_00000000021b6ae0;  1 drivers
L_00000000021b8928 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000214bff0_0 .net *"_s13", 1 0, L_00000000021b8928;  1 drivers
v000000000214b0f0_0 .net *"_s2", 5 0, L_00000000021b5a00;  1 drivers
L_00000000021b88e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000214b190_0 .net *"_s5", 1 0, L_00000000021b88e0;  1 drivers
v000000000214b2d0_0 .net *"_s8", 7 0, L_00000000021b7120;  1 drivers
v000000000214b4b0_0 .net "address_A", 3 0, L_00000000021b5960;  alias, 1 drivers
v000000000214b410_0 .net "address_B", 3 0, L_00000000021b5d20;  alias, 1 drivers
v000000000214b5f0_0 .net "address_D", 3 0, L_00000000021b69a0;  alias, 1 drivers
v00000000021b6360_0 .net "data_in", 7 0, v000000000214b230_0;  alias, 1 drivers
v00000000021b76c0_0 .var/i "i", 31 0;
v00000000021b6180 .array "memory", 15 0, 7 0;
v00000000021b7080_0 .net "nclk", 0 0, v00000000021b73a0_0;  alias, 1 drivers
v00000000021b6680_0 .net "out_A", 7 0, L_0000000002150da0;  alias, 1 drivers
v00000000021b6900_0 .net "out_B", 7 0, L_00000000021552a0;  alias, 1 drivers
E_000000000214df90 .event negedge, v000000000214b870_0;
L_00000000021b6fe0 .array/port v00000000021b6180, L_00000000021b5a00;
L_00000000021b5a00 .concat [ 4 2 0 0], L_00000000021b5960, L_00000000021b88e0;
L_00000000021b7120 .array/port v00000000021b6180, L_00000000021b6ae0;
L_00000000021b6ae0 .concat [ 4 2 0 0], L_00000000021b5d20, L_00000000021b8928;
    .scope S_00000000001cdda0;
T_0 ;
    %wait E_000000000214dad0;
    %load/vec4 v000000000214baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000000000214bf50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000214bf50_0;
    %addi 1, 0, 11;
    %assign/vec4 v000000000214bf50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000001cdda0;
T_1 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000000000214bf50_0, 0;
    %end;
    .thread T_1;
    .scope S_0000000002155110;
T_2 ;
    %vpi_call 4 11 "$readmemh", "instructions.list", v000000000214b550 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000001cdf30;
T_3 ;
    %wait E_000000000214df90;
    %load/vec4 v00000000021b6360_0;
    %load/vec4 v000000000214b5f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000021b6180, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000001cdf30;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000021b76c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000021b76c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v00000000021b76c0_0;
    %pad/s 8;
    %ix/getv/s 4, v00000000021b76c0_0;
    %store/vec4a v00000000021b6180, 4, 0;
    %load/vec4 v00000000021b76c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000021b76c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000002150c10;
T_5 ;
    %wait E_000000000214de50;
    %load/vec4 v000000000214b690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000000000214b7d0_0;
    %load/vec4 v000000000214b9b0_0;
    %add;
    %store/vec4 v000000000214b230_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000000000214b7d0_0;
    %load/vec4 v000000000214b9b0_0;
    %sub;
    %store/vec4 v000000000214b230_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000000000214b7d0_0;
    %load/vec4 v000000000214b9b0_0;
    %and;
    %store/vec4 v000000000214b230_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000000000214b9b0_0;
    %store/vec4 v000000000214b230_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000021507b0;
T_6 ;
    %vpi_call 2 30 "$display", "PC \011Inst \011D \011A \011B" {0 0 0};
    %vpi_call 2 31 "$monitor", "%d \011%h \011%d \011%d \011%d", v00000000021b65e0_0, v00000000021b5fa0_0, v00000000021b7440_0, v00000000021b7760_0, v00000000021b58c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000021507b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021b73a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021b7260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000021b73a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021b73a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000021b7260_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000000021507b0;
T_8 ;
    %delay 200, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000021507b0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v00000000021b73a0_0;
    %nor/r;
    %store/vec4 v00000000021b73a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "./ALU.v";
    "./Inst_Memory.v";
    "./Program_Counter.v";
    "./Registers.v";
