-- -------------------------------------------------------------
-- 
-- File Name: C:\GIT\QPSK_Pcore\Labs\Lab_4\MATLAB\codegen\dc_offset_correction\hdlsrc\dc_offset_pcore_dut.vhd
-- Created: 2013-12-07 18:57:33
-- 
-- Generated by MATLAB 8.2, MATLAB Coder 2.5 and HDL Coder 3.3
-- 
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: dc_offset_pcore_dut
-- Source Path: dc_offset_pcore/dc_offset_pcore_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY dc_offset_pcore_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        i_in                              :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
        q_in                              :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
        gain_en_in                        :   IN    std_logic;  -- ufix1
        rssi_low_goal_in                  :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        rssi_high_goal_in                 :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        rx_en_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        i_out                             :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
        q_out                             :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
        rssi_out                          :   OUT   std_logic_vector(23 DOWNTO 0);  -- ufix24
        rssi_en_out                       :   OUT   std_logic;  -- ufix1
        dir_out                           :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        dir_en_out                        :   OUT   std_logic;  -- ufix1
        blinky                            :   OUT   std_logic  -- ufix1
        );
END dc_offset_pcore_dut;


ARCHITECTURE rtl OF dc_offset_pcore_dut IS

  -- Component Declarations
  COMPONENT dc_offset_correction_fixpt
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          i_in                            :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          q_in                            :   IN    std_logic_vector(11 DOWNTO 0);  -- sfix12
          gain_en_in                      :   IN    std_logic;  -- ufix1
          rssi_low_goal_in                :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
          rssi_high_goal_in               :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
          rx_en_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          i_out                           :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          q_out                           :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12
          rssi_out                        :   OUT   std_logic_vector(23 DOWNTO 0);  -- ufix24
          rssi_en_out                     :   OUT   std_logic;  -- ufix1
          dir_out                         :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          dir_en_out                      :   OUT   std_logic;  -- ufix1
          blinky                          :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : dc_offset_correction_fixpt
    USE ENTITY work.dc_offset_correction_fixpt(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL gain_en_in_sig                   : std_logic;  -- ufix1
  SIGNAL rx_en_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL i_out_sig                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL q_out_sig                        : std_logic_vector(11 DOWNTO 0);  -- ufix12
  SIGNAL rssi_out_sig                     : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL rssi_en_out_sig                  : std_logic;  -- ufix1
  SIGNAL dir_out_sig                      : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL dir_en_out_sig                   : std_logic;  -- ufix1
  SIGNAL blinky_sig                       : std_logic;  -- ufix1

BEGIN
  u_dc_offset_correction_fixpt : dc_offset_correction_fixpt
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              i_in => i_in,  -- sfix12
              q_in => q_in,  -- sfix12
              gain_en_in => gain_en_in_sig,  -- ufix1
              rssi_low_goal_in => rssi_low_goal_in,  -- ufix24
              rssi_high_goal_in => rssi_high_goal_in,  -- ufix24
              rx_en_in => rx_en_in_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              i_out => i_out_sig,  -- sfix12
              q_out => q_out_sig,  -- sfix12
              rssi_out => rssi_out_sig,  -- ufix24
              rssi_en_out => rssi_en_out_sig,  -- ufix1
              dir_out => dir_out_sig,  -- ufix2
              dir_en_out => dir_en_out_sig,  -- ufix1
              blinky => blinky_sig  -- ufix1
              );

  gain_en_in_sig <= gain_en_in;

  rx_en_in_sig <= rx_en_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  i_out <= i_out_sig;

  q_out <= q_out_sig;

  rssi_out <= rssi_out_sig;

  rssi_en_out <= rssi_en_out_sig;

  dir_out <= dir_out_sig;

  dir_en_out <= dir_en_out_sig;

  blinky <= blinky_sig;

END rtl;

