// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "07/05/2024 10:53:47"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdram_controller (
	clk,
	clk_dram,
	rst,
	dll_locked,
	dram_addr,
	dram_bank,
	dram_cas_n,
	dram_ras_n,
	dram_cke,
	dram_clk,
	dram_cs_n,
	dram_dq,
	dram_dqm,
	dram_we_n,
	addr_i,
	dat_i,
	dat_o,
	we_i,
	ack_o,
	stb_i,
	cyc_i);
input 	clk;
input 	clk_dram;
input 	rst;
input 	dll_locked;
output 	[12:0] dram_addr;
output 	[1:0] dram_bank;
output 	dram_cas_n;
output 	dram_ras_n;
output 	dram_cke;
output 	dram_clk;
output 	dram_cs_n;
inout 	[31:0] dram_dq;
output 	[3:0] dram_dqm;
output 	dram_we_n;
input 	[22:0] addr_i;
input 	[31:0] dat_i;
output 	[31:0] dat_o;
input 	we_i;
output 	ack_o;
input 	stb_i;
input 	cyc_i;

// Design Ports Information
// dram_addr[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[5]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[10]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_addr[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_bank[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_bank[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_cas_n	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_ras_n	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_cke	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_clk	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_cs_n	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dqm[0]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dqm[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dqm[2]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dqm[3]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_we_n	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[3]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[6]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[8]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[9]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[10]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[11]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[13]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[14]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[15]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[16]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[17]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[18]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[19]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[20]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[21]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[22]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[23]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[24]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[25]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[26]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[27]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[29]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[30]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_o[31]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ack_o	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[5]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[8]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[9]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[10]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[13]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[15]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[16]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[17]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[18]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[19]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[20]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[22]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[23]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[24]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[25]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[26]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[27]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[28]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[29]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[30]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dram_dq[31]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_dram	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dll_locked	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[10]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stb_i	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cyc_i	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[13]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[3]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[16]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[17]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[7]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[18]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[20]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[21]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_i[22]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_i	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[1]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[4]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[5]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[6]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[7]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[8]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[9]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[10]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[12]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[14]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[15]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[16]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[17]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[18]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[19]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[20]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[21]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[22]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[23]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[24]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[25]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[26]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[27]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[28]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[29]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[30]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dat_i[31]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dram_dq[0]~output_o ;
wire \dram_dq[1]~output_o ;
wire \dram_dq[2]~output_o ;
wire \dram_dq[3]~output_o ;
wire \dram_dq[4]~output_o ;
wire \dram_dq[5]~output_o ;
wire \dram_dq[6]~output_o ;
wire \dram_dq[7]~output_o ;
wire \dram_dq[8]~output_o ;
wire \dram_dq[9]~output_o ;
wire \dram_dq[10]~output_o ;
wire \dram_dq[11]~output_o ;
wire \dram_dq[12]~output_o ;
wire \dram_dq[13]~output_o ;
wire \dram_dq[14]~output_o ;
wire \dram_dq[15]~output_o ;
wire \dram_dq[16]~output_o ;
wire \dram_dq[17]~output_o ;
wire \dram_dq[18]~output_o ;
wire \dram_dq[19]~output_o ;
wire \dram_dq[20]~output_o ;
wire \dram_dq[21]~output_o ;
wire \dram_dq[22]~output_o ;
wire \dram_dq[23]~output_o ;
wire \dram_dq[24]~output_o ;
wire \dram_dq[25]~output_o ;
wire \dram_dq[26]~output_o ;
wire \dram_dq[27]~output_o ;
wire \dram_dq[28]~output_o ;
wire \dram_dq[29]~output_o ;
wire \dram_dq[30]~output_o ;
wire \dram_dq[31]~output_o ;
wire \dram_addr[0]~output_o ;
wire \dram_addr[1]~output_o ;
wire \dram_addr[2]~output_o ;
wire \dram_addr[3]~output_o ;
wire \dram_addr[4]~output_o ;
wire \dram_addr[5]~output_o ;
wire \dram_addr[6]~output_o ;
wire \dram_addr[7]~output_o ;
wire \dram_addr[8]~output_o ;
wire \dram_addr[9]~output_o ;
wire \dram_addr[10]~output_o ;
wire \dram_addr[11]~output_o ;
wire \dram_addr[12]~output_o ;
wire \dram_bank[0]~output_o ;
wire \dram_bank[1]~output_o ;
wire \dram_cas_n~output_o ;
wire \dram_ras_n~output_o ;
wire \dram_cke~output_o ;
wire \dram_clk~output_o ;
wire \dram_cs_n~output_o ;
wire \dram_dqm[0]~output_o ;
wire \dram_dqm[1]~output_o ;
wire \dram_dqm[2]~output_o ;
wire \dram_dqm[3]~output_o ;
wire \dram_we_n~output_o ;
wire \dat_o[0]~output_o ;
wire \dat_o[1]~output_o ;
wire \dat_o[2]~output_o ;
wire \dat_o[3]~output_o ;
wire \dat_o[4]~output_o ;
wire \dat_o[5]~output_o ;
wire \dat_o[6]~output_o ;
wire \dat_o[7]~output_o ;
wire \dat_o[8]~output_o ;
wire \dat_o[9]~output_o ;
wire \dat_o[10]~output_o ;
wire \dat_o[11]~output_o ;
wire \dat_o[12]~output_o ;
wire \dat_o[13]~output_o ;
wire \dat_o[14]~output_o ;
wire \dat_o[15]~output_o ;
wire \dat_o[16]~output_o ;
wire \dat_o[17]~output_o ;
wire \dat_o[18]~output_o ;
wire \dat_o[19]~output_o ;
wire \dat_o[20]~output_o ;
wire \dat_o[21]~output_o ;
wire \dat_o[22]~output_o ;
wire \dat_o[23]~output_o ;
wire \dat_o[24]~output_o ;
wire \dat_o[25]~output_o ;
wire \dat_o[26]~output_o ;
wire \dat_o[27]~output_o ;
wire \dat_o[28]~output_o ;
wire \dat_o[29]~output_o ;
wire \dat_o[30]~output_o ;
wire \dat_o[31]~output_o ;
wire \ack_o~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \dat_i[0]~input_o ;
wire \dat_i_r[0]~feeder_combout ;
wire \rst~input_o ;
wire \rfsh_int_cntr[0]~16_combout ;
wire \~GND~combout ;
wire \rst~inputclkctrl_outclk ;
wire \current_state.Init~feeder_combout ;
wire \current_state.Init~q ;
wire \wait200_cntr[0]~17_combout ;
wire \wait200_cntr[0]~18 ;
wire \wait200_cntr[1]~19_combout ;
wire \wait200_cntr[1]~20 ;
wire \wait200_cntr[2]~21_combout ;
wire \wait200_cntr[2]~22 ;
wire \wait200_cntr[3]~23_combout ;
wire \wait200_cntr[3]~24 ;
wire \wait200_cntr[4]~25_combout ;
wire \wait200_cntr[4]~26 ;
wire \wait200_cntr[5]~27_combout ;
wire \wait200_cntr[5]~28 ;
wire \wait200_cntr[6]~29_combout ;
wire \wait200_cntr[6]~30 ;
wire \wait200_cntr[7]~31_combout ;
wire \wait200_cntr[7]~32 ;
wire \wait200_cntr[8]~33_combout ;
wire \wait200_cntr[8]~34 ;
wire \wait200_cntr[9]~35_combout ;
wire \wait200_cntr[9]~36 ;
wire \wait200_cntr[10]~37_combout ;
wire \wait200_cntr[10]~38 ;
wire \wait200_cntr[11]~39_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \wait200_cntr[11]~40 ;
wire \wait200_cntr[12]~41_combout ;
wire \wait200_cntr[12]~42 ;
wire \wait200_cntr[13]~43_combout ;
wire \wait200_cntr[13]~44 ;
wire \wait200_cntr[14]~45_combout ;
wire \wait200_cntr[14]~46 ;
wire \wait200_cntr[15]~47_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \Selector0~0_combout ;
wire \current_state.Wait200~q ;
wire \next_state.InitPre~0_combout ;
wire \current_state.InitPre~q ;
wire \trp_cntr~4_combout ;
wire \trp_cntr~3_combout ;
wire \process_11~0_combout ;
wire \trp_cntr~2_combout ;
wire \Add3~0_combout ;
wire \trp_cntr~5_combout ;
wire \Equal2~0_combout ;
wire \Selector1~0_combout ;
wire \current_state.WaitInitPre~q ;
wire \Selector3~0_combout ;
wire \current_state.WaitInitRef~q ;
wire \init_pre_cntr~6_combout ;
wire \init_pre_cntr[2]~3_combout ;
wire \init_pre_cntr~5_combout ;
wire \init_pre_cntr~2_combout ;
wire \init_pre_cntr~4_combout ;
wire \Add5~0_combout ;
wire \init_pre_cntr~7_combout ;
wire \Equal4~0_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \current_state.InitRef~q ;
wire \trc_cntr~4_combout ;
wire \process_12~7_combout ;
wire \trc_cntr~3_combout ;
wire \trc_cntr~2_combout ;
wire \Equal3~0_combout ;
wire \Selector6~0_combout ;
wire \current_state.WaitRefresh~q ;
wire \rfsh_int_cntr[6]~18_combout ;
wire \rfsh_int_cntr[0]~17 ;
wire \rfsh_int_cntr[1]~19_combout ;
wire \rfsh_int_cntr[1]~20 ;
wire \rfsh_int_cntr[2]~21_combout ;
wire \rfsh_int_cntr[2]~22 ;
wire \rfsh_int_cntr[3]~23_combout ;
wire \rfsh_int_cntr[3]~24 ;
wire \rfsh_int_cntr[4]~25_combout ;
wire \rfsh_int_cntr[4]~26 ;
wire \rfsh_int_cntr[5]~27_combout ;
wire \rfsh_int_cntr[5]~28 ;
wire \rfsh_int_cntr[6]~29_combout ;
wire \rfsh_int_cntr[6]~30 ;
wire \rfsh_int_cntr[7]~31_combout ;
wire \rfsh_int_cntr[7]~32 ;
wire \rfsh_int_cntr[8]~33_combout ;
wire \rfsh_int_cntr[8]~34 ;
wire \rfsh_int_cntr[9]~35_combout ;
wire \rfsh_int_cntr[9]~36 ;
wire \rfsh_int_cntr[10]~37_combout ;
wire \rfsh_int_cntr[10]~38 ;
wire \rfsh_int_cntr[11]~39_combout ;
wire \rfsh_int_cntr[11]~40 ;
wire \rfsh_int_cntr[12]~41_combout ;
wire \rfsh_int_cntr[12]~42 ;
wire \rfsh_int_cntr[13]~43_combout ;
wire \rfsh_int_cntr[13]~44 ;
wire \rfsh_int_cntr[14]~45_combout ;
wire \rfsh_int_cntr[14]~46 ;
wire \rfsh_int_cntr[15]~47_combout ;
wire \Equal0~3_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \do_refresh~1_combout ;
wire \do_refresh~q ;
wire \next_state.Refresh~0_combout ;
wire \current_state.Refresh~q ;
wire \trc_cntr~5_combout ;
wire \next_state.ModeReg~0_combout ;
wire \current_state.ModeReg~q ;
wire \trcd_cntr~2_combout ;
wire \trcd_cntr~1_combout ;
wire \process_12~9_combout ;
wire \trcd_cntr~0_combout ;
wire \Equal5~0_combout ;
wire \Selector7~0_combout ;
wire \current_state.WaitAct~q ;
wire \we_i~input_o ;
wire \we_i_r~q ;
wire \next_state.R0~0_combout ;
wire \current_state.R0~q ;
wire \current_state.R1~feeder_combout ;
wire \current_state.R1~q ;
wire \current_state.R2~feeder_combout ;
wire \current_state.R2~q ;
wire \current_state.R3~feeder_combout ;
wire \current_state.R3~q ;
wire \current_state.RPre~feeder_combout ;
wire \current_state.RPre~q ;
wire \next_state.W0~0_combout ;
wire \current_state.W0~q ;
wire \current_state.WPre~feeder_combout ;
wire \current_state.WPre~q ;
wire \process_9~0_combout ;
wire \current_state.Pre~q ;
wire \Selector8~0_combout ;
wire \current_state.WaitPre~q ;
wire \Selector4~0_combout ;
wire \current_state.WaitModeReg~q ;
wire \next_state.Done~0_combout ;
wire \current_state.Done~q ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \current_state.Idle~q ;
wire \next_state.Act~0_combout ;
wire \current_state.Act~q ;
wire \cyc_i~input_o ;
wire \stb_i~input_o ;
wire \stb_i_r~0_combout ;
wire \stb_i_r~q ;
wire \we_i_r~0_combout ;
wire \we_i_r~1_combout ;
wire \dram_dq_r[0]~feeder_combout ;
wire \oe_r~q ;
wire \dram_dq_r[0]~33_combout ;
wire \dram_dq_r[0]~en_q ;
wire \dram_dq_r[0]~32_combout ;
wire \dat_i[1]~input_o ;
wire \dat_i_r[1]~feeder_combout ;
wire \dram_dq_r[1]~feeder_combout ;
wire \dat_i[2]~input_o ;
wire \dat_i_r[2]~feeder_combout ;
wire \dram_dq_r[2]~feeder_combout ;
wire \dat_i[3]~input_o ;
wire \dram_dq_r[3]~feeder_combout ;
wire \dat_i[4]~input_o ;
wire \dram_dq_r[4]~feeder_combout ;
wire \dat_i[5]~input_o ;
wire \dat_i_r[5]~feeder_combout ;
wire \dram_dq_r[5]~feeder_combout ;
wire \dat_i[6]~input_o ;
wire \dram_dq_r[6]~feeder_combout ;
wire \dat_i[7]~input_o ;
wire \dat_i_r[7]~feeder_combout ;
wire \dram_dq_r[7]~feeder_combout ;
wire \dat_i[8]~input_o ;
wire \dat_i_r[8]~feeder_combout ;
wire \dram_dq_r[8]~feeder_combout ;
wire \dat_i[9]~input_o ;
wire \dram_dq_r[9]~feeder_combout ;
wire \dat_i[10]~input_o ;
wire \dram_dq_r[10]~feeder_combout ;
wire \dat_i[11]~input_o ;
wire \dram_dq_r[11]~feeder_combout ;
wire \dat_i[12]~input_o ;
wire \dram_dq_r[12]~feeder_combout ;
wire \dat_i[13]~input_o ;
wire \dram_dq_r[13]~feeder_combout ;
wire \dat_i[14]~input_o ;
wire \dat_i_r[14]~feeder_combout ;
wire \dram_dq_r[14]~feeder_combout ;
wire \dat_i[15]~input_o ;
wire \dat_i_r[15]~feeder_combout ;
wire \dram_dq_r[15]~feeder_combout ;
wire \dat_i[16]~input_o ;
wire \dat_i_r[16]~feeder_combout ;
wire \dram_dq_r[16]~feeder_combout ;
wire \dat_i[17]~input_o ;
wire \dat_i_r[17]~feeder_combout ;
wire \dram_dq_r[17]~feeder_combout ;
wire \dat_i[18]~input_o ;
wire \dat_i_r[18]~feeder_combout ;
wire \dram_dq_r[18]~feeder_combout ;
wire \dat_i[19]~input_o ;
wire \dat_i_r[19]~feeder_combout ;
wire \dram_dq_r[19]~feeder_combout ;
wire \dat_i[20]~input_o ;
wire \dat_i_r[20]~feeder_combout ;
wire \dram_dq_r[20]~feeder_combout ;
wire \dat_i[21]~input_o ;
wire \dat_i_r[21]~feeder_combout ;
wire \dram_dq_r[21]~feeder_combout ;
wire \dat_i[22]~input_o ;
wire \dat_i_r[22]~feeder_combout ;
wire \dram_dq_r[22]~feeder_combout ;
wire \dat_i[23]~input_o ;
wire \dat_i_r[23]~feeder_combout ;
wire \dram_dq_r[23]~feeder_combout ;
wire \dat_i[24]~input_o ;
wire \dat_i_r[24]~feeder_combout ;
wire \dram_dq_r[24]~feeder_combout ;
wire \dat_i[25]~input_o ;
wire \dat_i_r[25]~feeder_combout ;
wire \dram_dq_r[25]~feeder_combout ;
wire \dat_i[26]~input_o ;
wire \dat_i_r[26]~feeder_combout ;
wire \dram_dq_r[26]~feeder_combout ;
wire \dat_i[27]~input_o ;
wire \dat_i_r[27]~feeder_combout ;
wire \dram_dq_r[27]~feeder_combout ;
wire \dat_i[28]~input_o ;
wire \dram_dq_r[28]~feeder_combout ;
wire \dat_i[29]~input_o ;
wire \dram_dq_r[29]~feeder_combout ;
wire \dat_i[30]~input_o ;
wire \dat_i_r[30]~feeder_combout ;
wire \dram_dq_r[30]~feeder_combout ;
wire \dat_i[31]~input_o ;
wire \dat_i_r[31]~feeder_combout ;
wire \dram_dq_r[31]~feeder_combout ;
wire \addr_i[10]~input_o ;
wire \addr_r[10]~feeder_combout ;
wire \addr_i[0]~input_o ;
wire \addr_r[0]~feeder_combout ;
wire \dram_addr_r[2]~0_combout ;
wire \dram_addr_r~1_combout ;
wire \dram_addr_r~2_combout ;
wire \addr_i[1]~input_o ;
wire \addr_i[11]~input_o ;
wire \addr_r[11]~feeder_combout ;
wire \dram_addr_r~3_combout ;
wire \addr_i[12]~input_o ;
wire \addr_i[2]~input_o ;
wire \addr_r[2]~feeder_combout ;
wire \dram_addr_r~4_combout ;
wire \addr_i[3]~input_o ;
wire \addr_i[13]~input_o ;
wire \addr_r[13]~feeder_combout ;
wire \dram_addr_r~5_combout ;
wire \addr_i[4]~input_o ;
wire \addr_i[14]~input_o ;
wire \addr_r[14]~feeder_combout ;
wire \dram_addr_r~6_combout ;
wire \addr_i[5]~input_o ;
wire \addr_r[5]~feeder_combout ;
wire \addr_i[15]~input_o ;
wire \addr_r[15]~feeder_combout ;
wire \dram_addr_r~7_combout ;
wire \dram_addr_r~8_combout ;
wire \addr_i[16]~input_o ;
wire \addr_r[16]~feeder_combout ;
wire \addr_i[6]~input_o ;
wire \addr_r[6]~feeder_combout ;
wire \dram_addr_r~9_combout ;
wire \addr_i[7]~input_o ;
wire \addr_i[17]~input_o ;
wire \addr_r[17]~feeder_combout ;
wire \dram_addr_r~10_combout ;
wire \addr_i[8]~input_o ;
wire \addr_r[8]~feeder_combout ;
wire \addr_i[18]~input_o ;
wire \dram_addr_r~11_combout ;
wire \addr_i[9]~input_o ;
wire \addr_r[9]~feeder_combout ;
wire \addr_i[19]~input_o ;
wire \addr_r[19]~feeder_combout ;
wire \dram_addr_r~12_combout ;
wire \addr_i[20]~input_o ;
wire \addr_r[20]~feeder_combout ;
wire \dram_addr_r~13_combout ;
wire \addr_i[21]~input_o ;
wire \dram_bank_r~0_combout ;
wire \process_12~6_combout ;
wire \addr_i[22]~input_o ;
wire \dram_bank_r~1_combout ;
wire \process_12~8_combout ;
wire \dram_cas_n_r~q ;
wire \process_12~11_combout ;
wire \dram_ras_n_r~q ;
wire \clk_dram~input_o ;
wire \dll_locked~input_o ;
wire \dram_dqm~0_combout ;
wire \dram_dqm[3]~reg0_q ;
wire \process_12~10_combout ;
wire \dram_we_n_r~q ;
wire \dram_dq[0]~input_o ;
wire \dat_o_r[0]~feeder_combout ;
wire \dram_dq[1]~input_o ;
wire \dat_o_r[1]~feeder_combout ;
wire \dram_dq[2]~input_o ;
wire \dat_o_r[2]~feeder_combout ;
wire \dram_dq[3]~input_o ;
wire \dat_o_r[3]~feeder_combout ;
wire \dram_dq[4]~input_o ;
wire \dat_o_r[4]~feeder_combout ;
wire \dram_dq[5]~input_o ;
wire \dram_dq[6]~input_o ;
wire \dat_o_r[6]~feeder_combout ;
wire \dram_dq[7]~input_o ;
wire \dat_o_r[7]~feeder_combout ;
wire \dram_dq[8]~input_o ;
wire \dram_dq[9]~input_o ;
wire \dat_o_r[9]~feeder_combout ;
wire \dram_dq[10]~input_o ;
wire \dat_o_r[10]~feeder_combout ;
wire \dram_dq[11]~input_o ;
wire \dat_o_r[11]~feeder_combout ;
wire \dram_dq[12]~input_o ;
wire \dram_dq[13]~input_o ;
wire \dat_o_r[13]~feeder_combout ;
wire \dram_dq[14]~input_o ;
wire \dat_o_r[14]~feeder_combout ;
wire \dram_dq[15]~input_o ;
wire \dram_dq[16]~input_o ;
wire \dat_o_r[16]~feeder_combout ;
wire \dram_dq[17]~input_o ;
wire \dat_o_r[17]~feeder_combout ;
wire \dram_dq[18]~input_o ;
wire \dat_o_r[18]~feeder_combout ;
wire \dram_dq[19]~input_o ;
wire \dat_o_r[19]~feeder_combout ;
wire \dram_dq[20]~input_o ;
wire \dram_dq[21]~input_o ;
wire \dat_o_r[21]~feeder_combout ;
wire \dram_dq[22]~input_o ;
wire \dat_o_r[22]~feeder_combout ;
wire \dram_dq[23]~input_o ;
wire \dat_o_r[23]~feeder_combout ;
wire \dram_dq[24]~input_o ;
wire \dram_dq[25]~input_o ;
wire \dat_o_r[25]~feeder_combout ;
wire \dram_dq[26]~input_o ;
wire \dram_dq[27]~input_o ;
wire \dat_o_r[27]~feeder_combout ;
wire \dram_dq[28]~input_o ;
wire \dram_dq[29]~input_o ;
wire \dat_o_r[29]~feeder_combout ;
wire \dram_dq[30]~input_o ;
wire \dat_o_r[30]~feeder_combout ;
wire \dram_dq[31]~input_o ;
wire \dat_o_r[31]~feeder_combout ;
wire \ack_o_r~0_combout ;
wire \ack_o_r~q ;
wire [12:0] dram_addr_r;
wire [15:0] wait200_cntr;
wire [15:0] rfsh_int_cntr;
wire [1:0] dram_bank_r;
wire [31:0] dat_o_r;
wire [3:0] trc_cntr;
wire [22:0] addr_r;
wire [3:0] init_pre_cntr;
wire [2:0] trcd_cntr;
wire [3:0] trp_cntr;
wire [31:0] dram_dq_r;
wire [31:0] dat_i_r;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \dram_dq[0]~output (
	.i(dram_dq_r[0]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[0]~output .bus_hold = "false";
defparam \dram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \dram_dq[1]~output (
	.i(dram_dq_r[1]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[1]~output .bus_hold = "false";
defparam \dram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \dram_dq[2]~output (
	.i(dram_dq_r[2]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[2]~output .bus_hold = "false";
defparam \dram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \dram_dq[3]~output (
	.i(dram_dq_r[3]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[3]~output .bus_hold = "false";
defparam \dram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \dram_dq[4]~output (
	.i(dram_dq_r[4]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[4]~output .bus_hold = "false";
defparam \dram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \dram_dq[5]~output (
	.i(dram_dq_r[5]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[5]~output .bus_hold = "false";
defparam \dram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \dram_dq[6]~output (
	.i(dram_dq_r[6]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[6]~output .bus_hold = "false";
defparam \dram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \dram_dq[7]~output (
	.i(dram_dq_r[7]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[7]~output .bus_hold = "false";
defparam \dram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \dram_dq[8]~output (
	.i(dram_dq_r[8]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[8]~output .bus_hold = "false";
defparam \dram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \dram_dq[9]~output (
	.i(dram_dq_r[9]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[9]~output .bus_hold = "false";
defparam \dram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \dram_dq[10]~output (
	.i(dram_dq_r[10]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[10]~output .bus_hold = "false";
defparam \dram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \dram_dq[11]~output (
	.i(dram_dq_r[11]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[11]~output .bus_hold = "false";
defparam \dram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \dram_dq[12]~output (
	.i(dram_dq_r[12]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[12]~output .bus_hold = "false";
defparam \dram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \dram_dq[13]~output (
	.i(dram_dq_r[13]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[13]~output .bus_hold = "false";
defparam \dram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \dram_dq[14]~output (
	.i(dram_dq_r[14]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[14]~output .bus_hold = "false";
defparam \dram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \dram_dq[15]~output (
	.i(dram_dq_r[15]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[15]~output .bus_hold = "false";
defparam \dram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \dram_dq[16]~output (
	.i(dram_dq_r[16]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[16]~output .bus_hold = "false";
defparam \dram_dq[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \dram_dq[17]~output (
	.i(dram_dq_r[17]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[17]~output .bus_hold = "false";
defparam \dram_dq[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \dram_dq[18]~output (
	.i(dram_dq_r[18]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[18]~output .bus_hold = "false";
defparam \dram_dq[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \dram_dq[19]~output (
	.i(dram_dq_r[19]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[19]~output .bus_hold = "false";
defparam \dram_dq[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \dram_dq[20]~output (
	.i(dram_dq_r[20]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[20]~output .bus_hold = "false";
defparam \dram_dq[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \dram_dq[21]~output (
	.i(dram_dq_r[21]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[21]~output .bus_hold = "false";
defparam \dram_dq[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \dram_dq[22]~output (
	.i(dram_dq_r[22]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[22]~output .bus_hold = "false";
defparam \dram_dq[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \dram_dq[23]~output (
	.i(dram_dq_r[23]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[23]~output .bus_hold = "false";
defparam \dram_dq[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \dram_dq[24]~output (
	.i(dram_dq_r[24]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[24]~output .bus_hold = "false";
defparam \dram_dq[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \dram_dq[25]~output (
	.i(dram_dq_r[25]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[25]~output .bus_hold = "false";
defparam \dram_dq[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \dram_dq[26]~output (
	.i(dram_dq_r[26]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[26]~output .bus_hold = "false";
defparam \dram_dq[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \dram_dq[27]~output (
	.i(dram_dq_r[27]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[27]~output .bus_hold = "false";
defparam \dram_dq[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \dram_dq[28]~output (
	.i(dram_dq_r[28]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[28]~output .bus_hold = "false";
defparam \dram_dq[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \dram_dq[29]~output (
	.i(dram_dq_r[29]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[29]~output .bus_hold = "false";
defparam \dram_dq[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \dram_dq[30]~output (
	.i(dram_dq_r[30]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[30]~output .bus_hold = "false";
defparam \dram_dq[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \dram_dq[31]~output (
	.i(dram_dq_r[31]),
	.oe(\dram_dq_r[0]~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dq[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dq[31]~output .bus_hold = "false";
defparam \dram_dq[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \dram_addr[0]~output (
	.i(dram_addr_r[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[0]~output .bus_hold = "false";
defparam \dram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \dram_addr[1]~output (
	.i(dram_addr_r[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[1]~output .bus_hold = "false";
defparam \dram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \dram_addr[2]~output (
	.i(dram_addr_r[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[2]~output .bus_hold = "false";
defparam \dram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \dram_addr[3]~output (
	.i(dram_addr_r[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[3]~output .bus_hold = "false";
defparam \dram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \dram_addr[4]~output (
	.i(dram_addr_r[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[4]~output .bus_hold = "false";
defparam \dram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \dram_addr[5]~output (
	.i(dram_addr_r[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[5]~output .bus_hold = "false";
defparam \dram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \dram_addr[6]~output (
	.i(dram_addr_r[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[6]~output .bus_hold = "false";
defparam \dram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \dram_addr[7]~output (
	.i(dram_addr_r[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[7]~output .bus_hold = "false";
defparam \dram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \dram_addr[8]~output (
	.i(dram_addr_r[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[8]~output .bus_hold = "false";
defparam \dram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \dram_addr[9]~output (
	.i(dram_addr_r[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[9]~output .bus_hold = "false";
defparam \dram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \dram_addr[10]~output (
	.i(dram_addr_r[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[10]~output .bus_hold = "false";
defparam \dram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \dram_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[11]~output .bus_hold = "false";
defparam \dram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \dram_addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_addr[12]~output .bus_hold = "false";
defparam \dram_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \dram_bank[0]~output (
	.i(dram_bank_r[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_bank[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_bank[0]~output .bus_hold = "false";
defparam \dram_bank[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \dram_bank[1]~output (
	.i(dram_bank_r[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_bank[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_bank[1]~output .bus_hold = "false";
defparam \dram_bank[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \dram_cas_n~output (
	.i(\dram_cas_n_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_cas_n~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_cas_n~output .bus_hold = "false";
defparam \dram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \dram_ras_n~output (
	.i(\dram_ras_n_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_ras_n~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_ras_n~output .bus_hold = "false";
defparam \dram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \dram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_cke~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_cke~output .bus_hold = "false";
defparam \dram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \dram_clk~output (
	.i(\clk_dram~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_clk~output .bus_hold = "false";
defparam \dram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \dram_cs_n~output (
	.i(!\dll_locked~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_cs_n~output .bus_hold = "false";
defparam \dram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \dram_dqm[0]~output (
	.i(\dram_dqm[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dqm[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dqm[0]~output .bus_hold = "false";
defparam \dram_dqm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \dram_dqm[1]~output (
	.i(\dram_dqm[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dqm[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dqm[1]~output .bus_hold = "false";
defparam \dram_dqm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \dram_dqm[2]~output (
	.i(\dram_dqm[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dqm[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dqm[2]~output .bus_hold = "false";
defparam \dram_dqm[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \dram_dqm[3]~output (
	.i(\dram_dqm[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_dqm[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_dqm[3]~output .bus_hold = "false";
defparam \dram_dqm[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \dram_we_n~output (
	.i(\dram_we_n_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dram_we_n~output_o ),
	.obar());
// synopsys translate_off
defparam \dram_we_n~output .bus_hold = "false";
defparam \dram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \dat_o[0]~output (
	.i(dat_o_r[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[0]~output .bus_hold = "false";
defparam \dat_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \dat_o[1]~output (
	.i(dat_o_r[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[1]~output .bus_hold = "false";
defparam \dat_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \dat_o[2]~output (
	.i(dat_o_r[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[2]~output .bus_hold = "false";
defparam \dat_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \dat_o[3]~output (
	.i(dat_o_r[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[3]~output .bus_hold = "false";
defparam \dat_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \dat_o[4]~output (
	.i(dat_o_r[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[4]~output .bus_hold = "false";
defparam \dat_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \dat_o[5]~output (
	.i(dat_o_r[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[5]~output .bus_hold = "false";
defparam \dat_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \dat_o[6]~output (
	.i(dat_o_r[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[6]~output .bus_hold = "false";
defparam \dat_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \dat_o[7]~output (
	.i(dat_o_r[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[7]~output .bus_hold = "false";
defparam \dat_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \dat_o[8]~output (
	.i(dat_o_r[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[8]~output .bus_hold = "false";
defparam \dat_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \dat_o[9]~output (
	.i(dat_o_r[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[9]~output .bus_hold = "false";
defparam \dat_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \dat_o[10]~output (
	.i(dat_o_r[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[10]~output .bus_hold = "false";
defparam \dat_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \dat_o[11]~output (
	.i(dat_o_r[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[11]~output .bus_hold = "false";
defparam \dat_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \dat_o[12]~output (
	.i(dat_o_r[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[12]~output .bus_hold = "false";
defparam \dat_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \dat_o[13]~output (
	.i(dat_o_r[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[13]~output .bus_hold = "false";
defparam \dat_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \dat_o[14]~output (
	.i(dat_o_r[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[14]~output .bus_hold = "false";
defparam \dat_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \dat_o[15]~output (
	.i(dat_o_r[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[15]~output .bus_hold = "false";
defparam \dat_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \dat_o[16]~output (
	.i(dat_o_r[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[16]~output .bus_hold = "false";
defparam \dat_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \dat_o[17]~output (
	.i(dat_o_r[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[17]~output .bus_hold = "false";
defparam \dat_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \dat_o[18]~output (
	.i(dat_o_r[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[18]~output .bus_hold = "false";
defparam \dat_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \dat_o[19]~output (
	.i(dat_o_r[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[19]~output .bus_hold = "false";
defparam \dat_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \dat_o[20]~output (
	.i(dat_o_r[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[20]~output .bus_hold = "false";
defparam \dat_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \dat_o[21]~output (
	.i(dat_o_r[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[21]~output .bus_hold = "false";
defparam \dat_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \dat_o[22]~output (
	.i(dat_o_r[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[22]~output .bus_hold = "false";
defparam \dat_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \dat_o[23]~output (
	.i(dat_o_r[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[23]~output .bus_hold = "false";
defparam \dat_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \dat_o[24]~output (
	.i(dat_o_r[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[24]~output .bus_hold = "false";
defparam \dat_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \dat_o[25]~output (
	.i(dat_o_r[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[25]~output .bus_hold = "false";
defparam \dat_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \dat_o[26]~output (
	.i(dat_o_r[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[26]~output .bus_hold = "false";
defparam \dat_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \dat_o[27]~output (
	.i(dat_o_r[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[27]~output .bus_hold = "false";
defparam \dat_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \dat_o[28]~output (
	.i(dat_o_r[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[28]~output .bus_hold = "false";
defparam \dat_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \dat_o[29]~output (
	.i(dat_o_r[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[29]~output .bus_hold = "false";
defparam \dat_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \dat_o[30]~output (
	.i(dat_o_r[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[30]~output .bus_hold = "false";
defparam \dat_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \dat_o[31]~output (
	.i(dat_o_r[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dat_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dat_o[31]~output .bus_hold = "false";
defparam \dat_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \ack_o~output (
	.i(\ack_o_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ack_o~output_o ),
	.obar());
// synopsys translate_off
defparam \ack_o~output .bus_hold = "false";
defparam \ack_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \dat_i[0]~input (
	.i(dat_i[0]),
	.ibar(gnd),
	.o(\dat_i[0]~input_o ));
// synopsys translate_off
defparam \dat_i[0]~input .bus_hold = "false";
defparam \dat_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N28
cycloneive_lcell_comb \dat_i_r[0]~feeder (
// Equation(s):
// \dat_i_r[0]~feeder_combout  = \dat_i[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[0]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[0]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N0
cycloneive_lcell_comb \rfsh_int_cntr[0]~16 (
// Equation(s):
// \rfsh_int_cntr[0]~16_combout  = rfsh_int_cntr[0] $ (VCC)
// \rfsh_int_cntr[0]~17  = CARRY(rfsh_int_cntr[0])

	.dataa(gnd),
	.datab(rfsh_int_cntr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfsh_int_cntr[0]~16_combout ),
	.cout(\rfsh_int_cntr[0]~17 ));
// synopsys translate_off
defparam \rfsh_int_cntr[0]~16 .lut_mask = 16'h33CC;
defparam \rfsh_int_cntr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y60_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N6
cycloneive_lcell_comb \current_state.Init~feeder (
// Equation(s):
// \current_state.Init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_state.Init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.Init~feeder .lut_mask = 16'hFFFF;
defparam \current_state.Init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N7
dffeas \current_state.Init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.Init~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Init .is_wysiwyg = "true";
defparam \current_state.Init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N0
cycloneive_lcell_comb \wait200_cntr[0]~17 (
// Equation(s):
// \wait200_cntr[0]~17_combout  = wait200_cntr[0] $ (VCC)
// \wait200_cntr[0]~18  = CARRY(wait200_cntr[0])

	.dataa(gnd),
	.datab(wait200_cntr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wait200_cntr[0]~17_combout ),
	.cout(\wait200_cntr[0]~18 ));
// synopsys translate_off
defparam \wait200_cntr[0]~17 .lut_mask = 16'h33CC;
defparam \wait200_cntr[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y61_N1
dffeas \wait200_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[0]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[0] .is_wysiwyg = "true";
defparam \wait200_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N2
cycloneive_lcell_comb \wait200_cntr[1]~19 (
// Equation(s):
// \wait200_cntr[1]~19_combout  = (wait200_cntr[1] & (\wait200_cntr[0]~18  & VCC)) # (!wait200_cntr[1] & (!\wait200_cntr[0]~18 ))
// \wait200_cntr[1]~20  = CARRY((!wait200_cntr[1] & !\wait200_cntr[0]~18 ))

	.dataa(gnd),
	.datab(wait200_cntr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[0]~18 ),
	.combout(\wait200_cntr[1]~19_combout ),
	.cout(\wait200_cntr[1]~20 ));
// synopsys translate_off
defparam \wait200_cntr[1]~19 .lut_mask = 16'hC303;
defparam \wait200_cntr[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N3
dffeas \wait200_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[1]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[1] .is_wysiwyg = "true";
defparam \wait200_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N4
cycloneive_lcell_comb \wait200_cntr[2]~21 (
// Equation(s):
// \wait200_cntr[2]~21_combout  = (wait200_cntr[2] & ((GND) # (!\wait200_cntr[1]~20 ))) # (!wait200_cntr[2] & (\wait200_cntr[1]~20  $ (GND)))
// \wait200_cntr[2]~22  = CARRY((wait200_cntr[2]) # (!\wait200_cntr[1]~20 ))

	.dataa(gnd),
	.datab(wait200_cntr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[1]~20 ),
	.combout(\wait200_cntr[2]~21_combout ),
	.cout(\wait200_cntr[2]~22 ));
// synopsys translate_off
defparam \wait200_cntr[2]~21 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N5
dffeas \wait200_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[2]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[2] .is_wysiwyg = "true";
defparam \wait200_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N6
cycloneive_lcell_comb \wait200_cntr[3]~23 (
// Equation(s):
// \wait200_cntr[3]~23_combout  = (wait200_cntr[3] & (\wait200_cntr[2]~22  & VCC)) # (!wait200_cntr[3] & (!\wait200_cntr[2]~22 ))
// \wait200_cntr[3]~24  = CARRY((!wait200_cntr[3] & !\wait200_cntr[2]~22 ))

	.dataa(wait200_cntr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[2]~22 ),
	.combout(\wait200_cntr[3]~23_combout ),
	.cout(\wait200_cntr[3]~24 ));
// synopsys translate_off
defparam \wait200_cntr[3]~23 .lut_mask = 16'hA505;
defparam \wait200_cntr[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N7
dffeas \wait200_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[3] .is_wysiwyg = "true";
defparam \wait200_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N8
cycloneive_lcell_comb \wait200_cntr[4]~25 (
// Equation(s):
// \wait200_cntr[4]~25_combout  = (wait200_cntr[4] & ((GND) # (!\wait200_cntr[3]~24 ))) # (!wait200_cntr[4] & (\wait200_cntr[3]~24  $ (GND)))
// \wait200_cntr[4]~26  = CARRY((wait200_cntr[4]) # (!\wait200_cntr[3]~24 ))

	.dataa(gnd),
	.datab(wait200_cntr[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[3]~24 ),
	.combout(\wait200_cntr[4]~25_combout ),
	.cout(\wait200_cntr[4]~26 ));
// synopsys translate_off
defparam \wait200_cntr[4]~25 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N9
dffeas \wait200_cntr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[4]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[4] .is_wysiwyg = "true";
defparam \wait200_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N10
cycloneive_lcell_comb \wait200_cntr[5]~27 (
// Equation(s):
// \wait200_cntr[5]~27_combout  = (wait200_cntr[5] & (\wait200_cntr[4]~26  & VCC)) # (!wait200_cntr[5] & (!\wait200_cntr[4]~26 ))
// \wait200_cntr[5]~28  = CARRY((!wait200_cntr[5] & !\wait200_cntr[4]~26 ))

	.dataa(wait200_cntr[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[4]~26 ),
	.combout(\wait200_cntr[5]~27_combout ),
	.cout(\wait200_cntr[5]~28 ));
// synopsys translate_off
defparam \wait200_cntr[5]~27 .lut_mask = 16'hA505;
defparam \wait200_cntr[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N11
dffeas \wait200_cntr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[5] .is_wysiwyg = "true";
defparam \wait200_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N12
cycloneive_lcell_comb \wait200_cntr[6]~29 (
// Equation(s):
// \wait200_cntr[6]~29_combout  = (wait200_cntr[6] & ((GND) # (!\wait200_cntr[5]~28 ))) # (!wait200_cntr[6] & (\wait200_cntr[5]~28  $ (GND)))
// \wait200_cntr[6]~30  = CARRY((wait200_cntr[6]) # (!\wait200_cntr[5]~28 ))

	.dataa(wait200_cntr[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[5]~28 ),
	.combout(\wait200_cntr[6]~29_combout ),
	.cout(\wait200_cntr[6]~30 ));
// synopsys translate_off
defparam \wait200_cntr[6]~29 .lut_mask = 16'h5AAF;
defparam \wait200_cntr[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N13
dffeas \wait200_cntr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[6] .is_wysiwyg = "true";
defparam \wait200_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N14
cycloneive_lcell_comb \wait200_cntr[7]~31 (
// Equation(s):
// \wait200_cntr[7]~31_combout  = (wait200_cntr[7] & (\wait200_cntr[6]~30  & VCC)) # (!wait200_cntr[7] & (!\wait200_cntr[6]~30 ))
// \wait200_cntr[7]~32  = CARRY((!wait200_cntr[7] & !\wait200_cntr[6]~30 ))

	.dataa(gnd),
	.datab(wait200_cntr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[6]~30 ),
	.combout(\wait200_cntr[7]~31_combout ),
	.cout(\wait200_cntr[7]~32 ));
// synopsys translate_off
defparam \wait200_cntr[7]~31 .lut_mask = 16'hC303;
defparam \wait200_cntr[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N15
dffeas \wait200_cntr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[7]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[7] .is_wysiwyg = "true";
defparam \wait200_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N16
cycloneive_lcell_comb \wait200_cntr[8]~33 (
// Equation(s):
// \wait200_cntr[8]~33_combout  = (wait200_cntr[8] & ((GND) # (!\wait200_cntr[7]~32 ))) # (!wait200_cntr[8] & (\wait200_cntr[7]~32  $ (GND)))
// \wait200_cntr[8]~34  = CARRY((wait200_cntr[8]) # (!\wait200_cntr[7]~32 ))

	.dataa(gnd),
	.datab(wait200_cntr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[7]~32 ),
	.combout(\wait200_cntr[8]~33_combout ),
	.cout(\wait200_cntr[8]~34 ));
// synopsys translate_off
defparam \wait200_cntr[8]~33 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N17
dffeas \wait200_cntr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[8] .is_wysiwyg = "true";
defparam \wait200_cntr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N18
cycloneive_lcell_comb \wait200_cntr[9]~35 (
// Equation(s):
// \wait200_cntr[9]~35_combout  = (wait200_cntr[9] & (\wait200_cntr[8]~34  & VCC)) # (!wait200_cntr[9] & (!\wait200_cntr[8]~34 ))
// \wait200_cntr[9]~36  = CARRY((!wait200_cntr[9] & !\wait200_cntr[8]~34 ))

	.dataa(gnd),
	.datab(wait200_cntr[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[8]~34 ),
	.combout(\wait200_cntr[9]~35_combout ),
	.cout(\wait200_cntr[9]~36 ));
// synopsys translate_off
defparam \wait200_cntr[9]~35 .lut_mask = 16'hC303;
defparam \wait200_cntr[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N19
dffeas \wait200_cntr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[9]~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[9] .is_wysiwyg = "true";
defparam \wait200_cntr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N20
cycloneive_lcell_comb \wait200_cntr[10]~37 (
// Equation(s):
// \wait200_cntr[10]~37_combout  = (wait200_cntr[10] & ((GND) # (!\wait200_cntr[9]~36 ))) # (!wait200_cntr[10] & (\wait200_cntr[9]~36  $ (GND)))
// \wait200_cntr[10]~38  = CARRY((wait200_cntr[10]) # (!\wait200_cntr[9]~36 ))

	.dataa(gnd),
	.datab(wait200_cntr[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[9]~36 ),
	.combout(\wait200_cntr[10]~37_combout ),
	.cout(\wait200_cntr[10]~38 ));
// synopsys translate_off
defparam \wait200_cntr[10]~37 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N21
dffeas \wait200_cntr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[10] .is_wysiwyg = "true";
defparam \wait200_cntr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N22
cycloneive_lcell_comb \wait200_cntr[11]~39 (
// Equation(s):
// \wait200_cntr[11]~39_combout  = (wait200_cntr[11] & (\wait200_cntr[10]~38  & VCC)) # (!wait200_cntr[11] & (!\wait200_cntr[10]~38 ))
// \wait200_cntr[11]~40  = CARRY((!wait200_cntr[11] & !\wait200_cntr[10]~38 ))

	.dataa(wait200_cntr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[10]~38 ),
	.combout(\wait200_cntr[11]~39_combout ),
	.cout(\wait200_cntr[11]~40 ));
// synopsys translate_off
defparam \wait200_cntr[11]~39 .lut_mask = 16'hA505;
defparam \wait200_cntr[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N23
dffeas \wait200_cntr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[11] .is_wysiwyg = "true";
defparam \wait200_cntr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N26
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!wait200_cntr[10] & (!wait200_cntr[9] & (!wait200_cntr[8] & !wait200_cntr[11])))

	.dataa(wait200_cntr[10]),
	.datab(wait200_cntr[9]),
	.datac(wait200_cntr[8]),
	.datad(wait200_cntr[11]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N24
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!wait200_cntr[5] & (!wait200_cntr[6] & (!wait200_cntr[7] & !wait200_cntr[4])))

	.dataa(wait200_cntr[5]),
	.datab(wait200_cntr[6]),
	.datac(wait200_cntr[7]),
	.datad(wait200_cntr[4]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N0
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!wait200_cntr[2] & (!wait200_cntr[0] & (!wait200_cntr[1] & !wait200_cntr[3])))

	.dataa(wait200_cntr[2]),
	.datab(wait200_cntr[0]),
	.datac(wait200_cntr[1]),
	.datad(wait200_cntr[3]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N24
cycloneive_lcell_comb \wait200_cntr[12]~41 (
// Equation(s):
// \wait200_cntr[12]~41_combout  = (wait200_cntr[12] & ((GND) # (!\wait200_cntr[11]~40 ))) # (!wait200_cntr[12] & (\wait200_cntr[11]~40  $ (GND)))
// \wait200_cntr[12]~42  = CARRY((wait200_cntr[12]) # (!\wait200_cntr[11]~40 ))

	.dataa(gnd),
	.datab(wait200_cntr[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[11]~40 ),
	.combout(\wait200_cntr[12]~41_combout ),
	.cout(\wait200_cntr[12]~42 ));
// synopsys translate_off
defparam \wait200_cntr[12]~41 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N25
dffeas \wait200_cntr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[12] .is_wysiwyg = "true";
defparam \wait200_cntr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N26
cycloneive_lcell_comb \wait200_cntr[13]~43 (
// Equation(s):
// \wait200_cntr[13]~43_combout  = (wait200_cntr[13] & (\wait200_cntr[12]~42  & VCC)) # (!wait200_cntr[13] & (!\wait200_cntr[12]~42 ))
// \wait200_cntr[13]~44  = CARRY((!wait200_cntr[13] & !\wait200_cntr[12]~42 ))

	.dataa(wait200_cntr[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[12]~42 ),
	.combout(\wait200_cntr[13]~43_combout ),
	.cout(\wait200_cntr[13]~44 ));
// synopsys translate_off
defparam \wait200_cntr[13]~43 .lut_mask = 16'hA505;
defparam \wait200_cntr[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N27
dffeas \wait200_cntr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[13] .is_wysiwyg = "true";
defparam \wait200_cntr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N28
cycloneive_lcell_comb \wait200_cntr[14]~45 (
// Equation(s):
// \wait200_cntr[14]~45_combout  = (wait200_cntr[14] & ((GND) # (!\wait200_cntr[13]~44 ))) # (!wait200_cntr[14] & (\wait200_cntr[13]~44  $ (GND)))
// \wait200_cntr[14]~46  = CARRY((wait200_cntr[14]) # (!\wait200_cntr[13]~44 ))

	.dataa(gnd),
	.datab(wait200_cntr[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wait200_cntr[13]~44 ),
	.combout(\wait200_cntr[14]~45_combout ),
	.cout(\wait200_cntr[14]~46 ));
// synopsys translate_off
defparam \wait200_cntr[14]~45 .lut_mask = 16'h3CCF;
defparam \wait200_cntr[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N29
dffeas \wait200_cntr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[14] .is_wysiwyg = "true";
defparam \wait200_cntr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y61_N30
cycloneive_lcell_comb \wait200_cntr[15]~47 (
// Equation(s):
// \wait200_cntr[15]~47_combout  = wait200_cntr[15] $ (!\wait200_cntr[14]~46 )

	.dataa(wait200_cntr[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wait200_cntr[14]~46 ),
	.combout(\wait200_cntr[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \wait200_cntr[15]~47 .lut_mask = 16'hA5A5;
defparam \wait200_cntr[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y61_N31
dffeas \wait200_cntr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wait200_cntr[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wait200_cntr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wait200_cntr[15] .is_wysiwyg = "true";
defparam \wait200_cntr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N28
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!wait200_cntr[14] & (!wait200_cntr[12] & (!wait200_cntr[13] & !wait200_cntr[15])))

	.dataa(wait200_cntr[14]),
	.datab(wait200_cntr[12]),
	.datac(wait200_cntr[13]),
	.datad(wait200_cntr[15]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N18
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~2_combout  & (\Equal1~1_combout  & (\Equal1~0_combout  & \Equal1~3_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N22
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\current_state.Wait200~q  & !\Equal1~4_combout )) # (!\current_state.Init~q )

	.dataa(\current_state.Init~q ),
	.datab(gnd),
	.datac(\current_state.Wait200~q ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h55F5;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N23
dffeas \current_state.Wait200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Wait200~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Wait200 .is_wysiwyg = "true";
defparam \current_state.Wait200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N4
cycloneive_lcell_comb \next_state.InitPre~0 (
// Equation(s):
// \next_state.InitPre~0_combout  = (\current_state.Wait200~q  & \Equal1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.Wait200~q ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\next_state.InitPre~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.InitPre~0 .lut_mask = 16'hF000;
defparam \next_state.InitPre~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N5
dffeas \current_state.InitPre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.InitPre~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.InitPre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.InitPre .is_wysiwyg = "true";
defparam \current_state.InitPre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N26
cycloneive_lcell_comb \trp_cntr~4 (
// Equation(s):
// \trp_cntr~4_combout  = (\current_state.InitPre~q ) # ((\current_state.Pre~q ) # (!trp_cntr[0]))

	.dataa(gnd),
	.datab(\current_state.InitPre~q ),
	.datac(trp_cntr[0]),
	.datad(\current_state.Pre~q ),
	.cin(gnd),
	.combout(\trp_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \trp_cntr~4 .lut_mask = 16'hFFCF;
defparam \trp_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N27
dffeas \trp_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trp_cntr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trp_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \trp_cntr[0] .is_wysiwyg = "true";
defparam \trp_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N28
cycloneive_lcell_comb \trp_cntr~3 (
// Equation(s):
// \trp_cntr~3_combout  = (!\current_state.InitPre~q  & (!\current_state.Pre~q  & (trp_cntr[0] $ (!trp_cntr[1]))))

	.dataa(trp_cntr[0]),
	.datab(\current_state.InitPre~q ),
	.datac(trp_cntr[1]),
	.datad(\current_state.Pre~q ),
	.cin(gnd),
	.combout(\trp_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \trp_cntr~3 .lut_mask = 16'h0021;
defparam \trp_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N29
dffeas \trp_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trp_cntr~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trp_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \trp_cntr[1] .is_wysiwyg = "true";
defparam \trp_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N6
cycloneive_lcell_comb \process_11~0 (
// Equation(s):
// \process_11~0_combout  = (!\current_state.InitPre~q  & !\current_state.Pre~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.InitPre~q ),
	.datad(\current_state.Pre~q ),
	.cin(gnd),
	.combout(\process_11~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_11~0 .lut_mask = 16'h000F;
defparam \process_11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N2
cycloneive_lcell_comb \trp_cntr~2 (
// Equation(s):
// \trp_cntr~2_combout  = (\process_11~0_combout  & (trp_cntr[2] $ (((!trp_cntr[0] & !trp_cntr[1])))))

	.dataa(trp_cntr[0]),
	.datab(trp_cntr[1]),
	.datac(trp_cntr[2]),
	.datad(\process_11~0_combout ),
	.cin(gnd),
	.combout(\trp_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \trp_cntr~2 .lut_mask = 16'hE100;
defparam \trp_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N3
dffeas \trp_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trp_cntr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trp_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \trp_cntr[2] .is_wysiwyg = "true";
defparam \trp_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = trp_cntr[3] $ (((trp_cntr[0]) # ((trp_cntr[2]) # (trp_cntr[1]))))

	.dataa(trp_cntr[0]),
	.datab(trp_cntr[2]),
	.datac(trp_cntr[3]),
	.datad(trp_cntr[1]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h0F1E;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N4
cycloneive_lcell_comb \trp_cntr~5 (
// Equation(s):
// \trp_cntr~5_combout  = (!\current_state.Pre~q  & (!\current_state.InitPre~q  & !\Add3~0_combout ))

	.dataa(\current_state.Pre~q ),
	.datab(gnd),
	.datac(\current_state.InitPre~q ),
	.datad(\Add3~0_combout ),
	.cin(gnd),
	.combout(\trp_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \trp_cntr~5 .lut_mask = 16'h0005;
defparam \trp_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N5
dffeas \trp_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trp_cntr~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trp_cntr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \trp_cntr[3] .is_wysiwyg = "true";
defparam \trp_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N8
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!trp_cntr[0] & (!trp_cntr[2] & (!trp_cntr[3] & !trp_cntr[1])))

	.dataa(trp_cntr[0]),
	.datab(trp_cntr[2]),
	.datac(trp_cntr[3]),
	.datad(trp_cntr[1]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N30
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\current_state.InitPre~q ) # ((\current_state.WaitInitPre~q  & !\Equal2~0_combout ))

	.dataa(gnd),
	.datab(\current_state.InitPre~q ),
	.datac(\current_state.WaitInitPre~q ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hCCFC;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N31
dffeas \current_state.WaitInitPre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitInitPre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitInitPre .is_wysiwyg = "true";
defparam \current_state.WaitInitPre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N4
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\current_state.InitRef~q ) # ((\current_state.WaitInitRef~q  & ((trc_cntr[3]) # (!\Equal3~0_combout ))))

	.dataa(trc_cntr[3]),
	.datab(\Equal3~0_combout ),
	.datac(\current_state.WaitInitRef~q ),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hFFB0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N5
dffeas \current_state.WaitInitRef (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitInitRef~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitInitRef .is_wysiwyg = "true";
defparam \current_state.WaitInitRef .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N14
cycloneive_lcell_comb \init_pre_cntr~6 (
// Equation(s):
// \init_pre_cntr~6_combout  = (\current_state.Init~q  & (!init_pre_cntr[0] & !\current_state.Idle~q ))

	.dataa(\current_state.Init~q ),
	.datab(gnd),
	.datac(init_pre_cntr[0]),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\init_pre_cntr~6_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr~6 .lut_mask = 16'h000A;
defparam \init_pre_cntr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N2
cycloneive_lcell_comb \init_pre_cntr[2]~3 (
// Equation(s):
// \init_pre_cntr[2]~3_combout  = ((\current_state.Idle~q ) # ((\current_state.Refresh~q ) # (\current_state.InitRef~q ))) # (!\current_state.Init~q )

	.dataa(\current_state.Init~q ),
	.datab(\current_state.Idle~q ),
	.datac(\current_state.Refresh~q ),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\init_pre_cntr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr[2]~3 .lut_mask = 16'hFFFD;
defparam \init_pre_cntr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N15
dffeas \init_pre_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\init_pre_cntr~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_pre_cntr[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_pre_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_pre_cntr[0] .is_wysiwyg = "true";
defparam \init_pre_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N12
cycloneive_lcell_comb \init_pre_cntr~5 (
// Equation(s):
// \init_pre_cntr~5_combout  = (\current_state.Init~q  & (!\current_state.Idle~q  & (init_pre_cntr[0] $ (init_pre_cntr[1]))))

	.dataa(\current_state.Init~q ),
	.datab(init_pre_cntr[0]),
	.datac(init_pre_cntr[1]),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\init_pre_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr~5 .lut_mask = 16'h0028;
defparam \init_pre_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N13
dffeas \init_pre_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\init_pre_cntr~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_pre_cntr[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_pre_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_pre_cntr[1] .is_wysiwyg = "true";
defparam \init_pre_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N0
cycloneive_lcell_comb \init_pre_cntr~2 (
// Equation(s):
// \init_pre_cntr~2_combout  = (\current_state.Init~q  & !\current_state.Idle~q )

	.dataa(\current_state.Init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\init_pre_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr~2 .lut_mask = 16'h00AA;
defparam \init_pre_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N10
cycloneive_lcell_comb \init_pre_cntr~4 (
// Equation(s):
// \init_pre_cntr~4_combout  = (\init_pre_cntr~2_combout  & (init_pre_cntr[2] $ (((init_pre_cntr[1] & init_pre_cntr[0])))))

	.dataa(init_pre_cntr[1]),
	.datab(init_pre_cntr[0]),
	.datac(init_pre_cntr[2]),
	.datad(\init_pre_cntr~2_combout ),
	.cin(gnd),
	.combout(\init_pre_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr~4 .lut_mask = 16'h7800;
defparam \init_pre_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N11
dffeas \init_pre_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\init_pre_cntr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_pre_cntr[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_pre_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_pre_cntr[2] .is_wysiwyg = "true";
defparam \init_pre_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N30
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = init_pre_cntr[3] $ (((init_pre_cntr[1] & (init_pre_cntr[0] & init_pre_cntr[2]))))

	.dataa(init_pre_cntr[1]),
	.datab(init_pre_cntr[3]),
	.datac(init_pre_cntr[0]),
	.datad(init_pre_cntr[2]),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6CCC;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N20
cycloneive_lcell_comb \init_pre_cntr~7 (
// Equation(s):
// \init_pre_cntr~7_combout  = (\current_state.Init~q  & (\Add5~0_combout  & !\current_state.Idle~q ))

	.dataa(\current_state.Init~q ),
	.datab(gnd),
	.datac(\Add5~0_combout ),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\init_pre_cntr~7_combout ),
	.cout());
// synopsys translate_off
defparam \init_pre_cntr~7 .lut_mask = 16'h00A0;
defparam \init_pre_cntr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N21
dffeas \init_pre_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\init_pre_cntr~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_pre_cntr[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_pre_cntr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_pre_cntr[3] .is_wysiwyg = "true";
defparam \init_pre_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N16
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!init_pre_cntr[1] & (init_pre_cntr[3] & (!init_pre_cntr[0] & !init_pre_cntr[2])))

	.dataa(init_pre_cntr[1]),
	.datab(init_pre_cntr[3]),
	.datac(init_pre_cntr[0]),
	.datad(init_pre_cntr[2]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0004;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N12
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!trc_cntr[3] & (\current_state.WaitInitRef~q  & (!\Equal4~0_combout  & \Equal3~0_combout )))

	.dataa(trc_cntr[3]),
	.datab(\current_state.WaitInitRef~q ),
	.datac(\Equal4~0_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0400;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N24
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((\Equal2~0_combout  & \current_state.WaitInitPre~q ))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\current_state.WaitInitPre~q ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFFC0;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N25
dffeas \current_state.InitRef (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.InitRef~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.InitRef .is_wysiwyg = "true";
defparam \current_state.InitRef .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N22
cycloneive_lcell_comb \trc_cntr~4 (
// Equation(s):
// \trc_cntr~4_combout  = (\current_state.Refresh~q ) # ((\current_state.InitRef~q ) # (!trc_cntr[0]))

	.dataa(gnd),
	.datab(\current_state.Refresh~q ),
	.datac(trc_cntr[0]),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\trc_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \trc_cntr~4 .lut_mask = 16'hFFCF;
defparam \trc_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N23
dffeas \trc_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trc_cntr~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trc_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \trc_cntr[0] .is_wysiwyg = "true";
defparam \trc_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N2
cycloneive_lcell_comb \process_12~7 (
// Equation(s):
// \process_12~7_combout  = (!\current_state.Refresh~q  & !\current_state.InitRef~q )

	.dataa(gnd),
	.datab(\current_state.Refresh~q ),
	.datac(gnd),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\process_12~7_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~7 .lut_mask = 16'h0033;
defparam \process_12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N28
cycloneive_lcell_comb \trc_cntr~3 (
// Equation(s):
// \trc_cntr~3_combout  = (\current_state.Refresh~q ) # ((\current_state.InitRef~q ) # (trc_cntr[0] $ (!trc_cntr[1])))

	.dataa(trc_cntr[0]),
	.datab(\current_state.Refresh~q ),
	.datac(trc_cntr[1]),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\trc_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \trc_cntr~3 .lut_mask = 16'hFFED;
defparam \trc_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N29
dffeas \trc_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trc_cntr~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trc_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \trc_cntr[1] .is_wysiwyg = "true";
defparam \trc_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N6
cycloneive_lcell_comb \trc_cntr~2 (
// Equation(s):
// \trc_cntr~2_combout  = (trc_cntr[2] $ (((!trc_cntr[0] & !trc_cntr[1])))) # (!\process_12~7_combout )

	.dataa(trc_cntr[0]),
	.datab(\process_12~7_combout ),
	.datac(trc_cntr[2]),
	.datad(trc_cntr[1]),
	.cin(gnd),
	.combout(\trc_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \trc_cntr~2 .lut_mask = 16'hF3B7;
defparam \trc_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N7
dffeas \trc_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trc_cntr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trc_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \trc_cntr[2] .is_wysiwyg = "true";
defparam \trc_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N20
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!trc_cntr[2] & (!trc_cntr[0] & !trc_cntr[1]))

	.dataa(trc_cntr[2]),
	.datab(gnd),
	.datac(trc_cntr[0]),
	.datad(trc_cntr[1]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0005;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N16
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\current_state.Refresh~q ) # ((\current_state.WaitRefresh~q  & ((trc_cntr[3]) # (!\Equal3~0_combout ))))

	.dataa(trc_cntr[3]),
	.datab(\Equal3~0_combout ),
	.datac(\current_state.WaitRefresh~q ),
	.datad(\current_state.Refresh~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hFFB0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N17
dffeas \current_state.WaitRefresh (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitRefresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitRefresh .is_wysiwyg = "true";
defparam \current_state.WaitRefresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N6
cycloneive_lcell_comb \rfsh_int_cntr[6]~18 (
// Equation(s):
// \rfsh_int_cntr[6]~18_combout  = (\current_state.WaitRefresh~q ) # (!\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.WaitRefresh~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\rfsh_int_cntr[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rfsh_int_cntr[6]~18 .lut_mask = 16'hF0FF;
defparam \rfsh_int_cntr[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y61_N1
dffeas \rfsh_int_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[0]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[0] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N2
cycloneive_lcell_comb \rfsh_int_cntr[1]~19 (
// Equation(s):
// \rfsh_int_cntr[1]~19_combout  = (rfsh_int_cntr[1] & (\rfsh_int_cntr[0]~17  & VCC)) # (!rfsh_int_cntr[1] & (!\rfsh_int_cntr[0]~17 ))
// \rfsh_int_cntr[1]~20  = CARRY((!rfsh_int_cntr[1] & !\rfsh_int_cntr[0]~17 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[0]~17 ),
	.combout(\rfsh_int_cntr[1]~19_combout ),
	.cout(\rfsh_int_cntr[1]~20 ));
// synopsys translate_off
defparam \rfsh_int_cntr[1]~19 .lut_mask = 16'hC303;
defparam \rfsh_int_cntr[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N3
dffeas \rfsh_int_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[1]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[1] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N4
cycloneive_lcell_comb \rfsh_int_cntr[2]~21 (
// Equation(s):
// \rfsh_int_cntr[2]~21_combout  = (rfsh_int_cntr[2] & ((GND) # (!\rfsh_int_cntr[1]~20 ))) # (!rfsh_int_cntr[2] & (\rfsh_int_cntr[1]~20  $ (GND)))
// \rfsh_int_cntr[2]~22  = CARRY((rfsh_int_cntr[2]) # (!\rfsh_int_cntr[1]~20 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[1]~20 ),
	.combout(\rfsh_int_cntr[2]~21_combout ),
	.cout(\rfsh_int_cntr[2]~22 ));
// synopsys translate_off
defparam \rfsh_int_cntr[2]~21 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N5
dffeas \rfsh_int_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[2]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[2] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N6
cycloneive_lcell_comb \rfsh_int_cntr[3]~23 (
// Equation(s):
// \rfsh_int_cntr[3]~23_combout  = (rfsh_int_cntr[3] & (\rfsh_int_cntr[2]~22  & VCC)) # (!rfsh_int_cntr[3] & (!\rfsh_int_cntr[2]~22 ))
// \rfsh_int_cntr[3]~24  = CARRY((!rfsh_int_cntr[3] & !\rfsh_int_cntr[2]~22 ))

	.dataa(rfsh_int_cntr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[2]~22 ),
	.combout(\rfsh_int_cntr[3]~23_combout ),
	.cout(\rfsh_int_cntr[3]~24 ));
// synopsys translate_off
defparam \rfsh_int_cntr[3]~23 .lut_mask = 16'hA505;
defparam \rfsh_int_cntr[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N7
dffeas \rfsh_int_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[3]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[3] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N8
cycloneive_lcell_comb \rfsh_int_cntr[4]~25 (
// Equation(s):
// \rfsh_int_cntr[4]~25_combout  = (rfsh_int_cntr[4] & ((GND) # (!\rfsh_int_cntr[3]~24 ))) # (!rfsh_int_cntr[4] & (\rfsh_int_cntr[3]~24  $ (GND)))
// \rfsh_int_cntr[4]~26  = CARRY((rfsh_int_cntr[4]) # (!\rfsh_int_cntr[3]~24 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[3]~24 ),
	.combout(\rfsh_int_cntr[4]~25_combout ),
	.cout(\rfsh_int_cntr[4]~26 ));
// synopsys translate_off
defparam \rfsh_int_cntr[4]~25 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N9
dffeas \rfsh_int_cntr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[4]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[4] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N10
cycloneive_lcell_comb \rfsh_int_cntr[5]~27 (
// Equation(s):
// \rfsh_int_cntr[5]~27_combout  = (rfsh_int_cntr[5] & (\rfsh_int_cntr[4]~26  & VCC)) # (!rfsh_int_cntr[5] & (!\rfsh_int_cntr[4]~26 ))
// \rfsh_int_cntr[5]~28  = CARRY((!rfsh_int_cntr[5] & !\rfsh_int_cntr[4]~26 ))

	.dataa(rfsh_int_cntr[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[4]~26 ),
	.combout(\rfsh_int_cntr[5]~27_combout ),
	.cout(\rfsh_int_cntr[5]~28 ));
// synopsys translate_off
defparam \rfsh_int_cntr[5]~27 .lut_mask = 16'hA505;
defparam \rfsh_int_cntr[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N11
dffeas \rfsh_int_cntr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[5]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[5] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N12
cycloneive_lcell_comb \rfsh_int_cntr[6]~29 (
// Equation(s):
// \rfsh_int_cntr[6]~29_combout  = (rfsh_int_cntr[6] & ((GND) # (!\rfsh_int_cntr[5]~28 ))) # (!rfsh_int_cntr[6] & (\rfsh_int_cntr[5]~28  $ (GND)))
// \rfsh_int_cntr[6]~30  = CARRY((rfsh_int_cntr[6]) # (!\rfsh_int_cntr[5]~28 ))

	.dataa(rfsh_int_cntr[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[5]~28 ),
	.combout(\rfsh_int_cntr[6]~29_combout ),
	.cout(\rfsh_int_cntr[6]~30 ));
// synopsys translate_off
defparam \rfsh_int_cntr[6]~29 .lut_mask = 16'h5AAF;
defparam \rfsh_int_cntr[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N13
dffeas \rfsh_int_cntr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[6]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[6] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N14
cycloneive_lcell_comb \rfsh_int_cntr[7]~31 (
// Equation(s):
// \rfsh_int_cntr[7]~31_combout  = (rfsh_int_cntr[7] & (\rfsh_int_cntr[6]~30  & VCC)) # (!rfsh_int_cntr[7] & (!\rfsh_int_cntr[6]~30 ))
// \rfsh_int_cntr[7]~32  = CARRY((!rfsh_int_cntr[7] & !\rfsh_int_cntr[6]~30 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[6]~30 ),
	.combout(\rfsh_int_cntr[7]~31_combout ),
	.cout(\rfsh_int_cntr[7]~32 ));
// synopsys translate_off
defparam \rfsh_int_cntr[7]~31 .lut_mask = 16'hC303;
defparam \rfsh_int_cntr[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N15
dffeas \rfsh_int_cntr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[7]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[7] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N16
cycloneive_lcell_comb \rfsh_int_cntr[8]~33 (
// Equation(s):
// \rfsh_int_cntr[8]~33_combout  = (rfsh_int_cntr[8] & ((GND) # (!\rfsh_int_cntr[7]~32 ))) # (!rfsh_int_cntr[8] & (\rfsh_int_cntr[7]~32  $ (GND)))
// \rfsh_int_cntr[8]~34  = CARRY((rfsh_int_cntr[8]) # (!\rfsh_int_cntr[7]~32 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[7]~32 ),
	.combout(\rfsh_int_cntr[8]~33_combout ),
	.cout(\rfsh_int_cntr[8]~34 ));
// synopsys translate_off
defparam \rfsh_int_cntr[8]~33 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N17
dffeas \rfsh_int_cntr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[8] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N18
cycloneive_lcell_comb \rfsh_int_cntr[9]~35 (
// Equation(s):
// \rfsh_int_cntr[9]~35_combout  = (rfsh_int_cntr[9] & (\rfsh_int_cntr[8]~34  & VCC)) # (!rfsh_int_cntr[9] & (!\rfsh_int_cntr[8]~34 ))
// \rfsh_int_cntr[9]~36  = CARRY((!rfsh_int_cntr[9] & !\rfsh_int_cntr[8]~34 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[8]~34 ),
	.combout(\rfsh_int_cntr[9]~35_combout ),
	.cout(\rfsh_int_cntr[9]~36 ));
// synopsys translate_off
defparam \rfsh_int_cntr[9]~35 .lut_mask = 16'hC303;
defparam \rfsh_int_cntr[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N19
dffeas \rfsh_int_cntr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[9] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N20
cycloneive_lcell_comb \rfsh_int_cntr[10]~37 (
// Equation(s):
// \rfsh_int_cntr[10]~37_combout  = (rfsh_int_cntr[10] & ((GND) # (!\rfsh_int_cntr[9]~36 ))) # (!rfsh_int_cntr[10] & (\rfsh_int_cntr[9]~36  $ (GND)))
// \rfsh_int_cntr[10]~38  = CARRY((rfsh_int_cntr[10]) # (!\rfsh_int_cntr[9]~36 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[9]~36 ),
	.combout(\rfsh_int_cntr[10]~37_combout ),
	.cout(\rfsh_int_cntr[10]~38 ));
// synopsys translate_off
defparam \rfsh_int_cntr[10]~37 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N21
dffeas \rfsh_int_cntr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[10]~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[10] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N22
cycloneive_lcell_comb \rfsh_int_cntr[11]~39 (
// Equation(s):
// \rfsh_int_cntr[11]~39_combout  = (rfsh_int_cntr[11] & (\rfsh_int_cntr[10]~38  & VCC)) # (!rfsh_int_cntr[11] & (!\rfsh_int_cntr[10]~38 ))
// \rfsh_int_cntr[11]~40  = CARRY((!rfsh_int_cntr[11] & !\rfsh_int_cntr[10]~38 ))

	.dataa(rfsh_int_cntr[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[10]~38 ),
	.combout(\rfsh_int_cntr[11]~39_combout ),
	.cout(\rfsh_int_cntr[11]~40 ));
// synopsys translate_off
defparam \rfsh_int_cntr[11]~39 .lut_mask = 16'hA505;
defparam \rfsh_int_cntr[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N23
dffeas \rfsh_int_cntr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[11]~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[11] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N24
cycloneive_lcell_comb \rfsh_int_cntr[12]~41 (
// Equation(s):
// \rfsh_int_cntr[12]~41_combout  = (rfsh_int_cntr[12] & ((GND) # (!\rfsh_int_cntr[11]~40 ))) # (!rfsh_int_cntr[12] & (\rfsh_int_cntr[11]~40  $ (GND)))
// \rfsh_int_cntr[12]~42  = CARRY((rfsh_int_cntr[12]) # (!\rfsh_int_cntr[11]~40 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[11]~40 ),
	.combout(\rfsh_int_cntr[12]~41_combout ),
	.cout(\rfsh_int_cntr[12]~42 ));
// synopsys translate_off
defparam \rfsh_int_cntr[12]~41 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N25
dffeas \rfsh_int_cntr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[12]~41_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[12] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N26
cycloneive_lcell_comb \rfsh_int_cntr[13]~43 (
// Equation(s):
// \rfsh_int_cntr[13]~43_combout  = (rfsh_int_cntr[13] & (\rfsh_int_cntr[12]~42  & VCC)) # (!rfsh_int_cntr[13] & (!\rfsh_int_cntr[12]~42 ))
// \rfsh_int_cntr[13]~44  = CARRY((!rfsh_int_cntr[13] & !\rfsh_int_cntr[12]~42 ))

	.dataa(rfsh_int_cntr[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[12]~42 ),
	.combout(\rfsh_int_cntr[13]~43_combout ),
	.cout(\rfsh_int_cntr[13]~44 ));
// synopsys translate_off
defparam \rfsh_int_cntr[13]~43 .lut_mask = 16'hA505;
defparam \rfsh_int_cntr[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N27
dffeas \rfsh_int_cntr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[13]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[13] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N28
cycloneive_lcell_comb \rfsh_int_cntr[14]~45 (
// Equation(s):
// \rfsh_int_cntr[14]~45_combout  = (rfsh_int_cntr[14] & ((GND) # (!\rfsh_int_cntr[13]~44 ))) # (!rfsh_int_cntr[14] & (\rfsh_int_cntr[13]~44  $ (GND)))
// \rfsh_int_cntr[14]~46  = CARRY((rfsh_int_cntr[14]) # (!\rfsh_int_cntr[13]~44 ))

	.dataa(gnd),
	.datab(rfsh_int_cntr[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfsh_int_cntr[13]~44 ),
	.combout(\rfsh_int_cntr[14]~45_combout ),
	.cout(\rfsh_int_cntr[14]~46 ));
// synopsys translate_off
defparam \rfsh_int_cntr[14]~45 .lut_mask = 16'h3CCF;
defparam \rfsh_int_cntr[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N29
dffeas \rfsh_int_cntr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[14]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[14] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y61_N30
cycloneive_lcell_comb \rfsh_int_cntr[15]~47 (
// Equation(s):
// \rfsh_int_cntr[15]~47_combout  = rfsh_int_cntr[15] $ (!\rfsh_int_cntr[14]~46 )

	.dataa(rfsh_int_cntr[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rfsh_int_cntr[14]~46 ),
	.combout(\rfsh_int_cntr[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \rfsh_int_cntr[15]~47 .lut_mask = 16'hA5A5;
defparam \rfsh_int_cntr[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y61_N31
dffeas \rfsh_int_cntr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rfsh_int_cntr[15]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\current_state.WaitRefresh~q ),
	.ena(\rfsh_int_cntr[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rfsh_int_cntr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rfsh_int_cntr[15] .is_wysiwyg = "true";
defparam \rfsh_int_cntr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N10
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!rfsh_int_cntr[15] & (!rfsh_int_cntr[13] & (!rfsh_int_cntr[12] & !rfsh_int_cntr[14])))

	.dataa(rfsh_int_cntr[15]),
	.datab(rfsh_int_cntr[13]),
	.datac(rfsh_int_cntr[12]),
	.datad(rfsh_int_cntr[14]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!rfsh_int_cntr[2] & (!rfsh_int_cntr[0] & (!rfsh_int_cntr[1] & !rfsh_int_cntr[3])))

	.dataa(rfsh_int_cntr[2]),
	.datab(rfsh_int_cntr[0]),
	.datac(rfsh_int_cntr[1]),
	.datad(rfsh_int_cntr[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!rfsh_int_cntr[10] & (!rfsh_int_cntr[8] & (!rfsh_int_cntr[9] & !rfsh_int_cntr[11])))

	.dataa(rfsh_int_cntr[10]),
	.datab(rfsh_int_cntr[8]),
	.datac(rfsh_int_cntr[9]),
	.datad(rfsh_int_cntr[11]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N18
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!rfsh_int_cntr[7] & (!rfsh_int_cntr[4] & (!rfsh_int_cntr[5] & !rfsh_int_cntr[6])))

	.dataa(rfsh_int_cntr[7]),
	.datab(rfsh_int_cntr[4]),
	.datac(rfsh_int_cntr[5]),
	.datad(rfsh_int_cntr[6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N16
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N24
cycloneive_lcell_comb \do_refresh~1 (
// Equation(s):
// \do_refresh~1_combout  = (\do_refresh~q ) # (\Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\do_refresh~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\do_refresh~1_combout ),
	.cout());
// synopsys translate_off
defparam \do_refresh~1 .lut_mask = 16'hFFF0;
defparam \do_refresh~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N25
dffeas do_refresh(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\do_refresh~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\current_state.WaitRefresh~q ),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam do_refresh.is_wysiwyg = "true";
defparam do_refresh.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N0
cycloneive_lcell_comb \next_state.Refresh~0 (
// Equation(s):
// \next_state.Refresh~0_combout  = (\current_state.Idle~q  & \do_refresh~q )

	.dataa(gnd),
	.datab(\current_state.Idle~q ),
	.datac(gnd),
	.datad(\do_refresh~q ),
	.cin(gnd),
	.combout(\next_state.Refresh~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.Refresh~0 .lut_mask = 16'hCC00;
defparam \next_state.Refresh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N1
dffeas \current_state.Refresh (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.Refresh~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Refresh .is_wysiwyg = "true";
defparam \current_state.Refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N10
cycloneive_lcell_comb \trc_cntr~5 (
// Equation(s):
// \trc_cntr~5_combout  = (!\current_state.Refresh~q  & (!\current_state.InitRef~q  & (\Equal3~0_combout  $ (trc_cntr[3]))))

	.dataa(\current_state.Refresh~q ),
	.datab(\Equal3~0_combout ),
	.datac(trc_cntr[3]),
	.datad(\current_state.InitRef~q ),
	.cin(gnd),
	.combout(\trc_cntr~5_combout ),
	.cout());
// synopsys translate_off
defparam \trc_cntr~5 .lut_mask = 16'h0014;
defparam \trc_cntr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N11
dffeas \trc_cntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trc_cntr~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trc_cntr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \trc_cntr[3] .is_wysiwyg = "true";
defparam \trc_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N14
cycloneive_lcell_comb \next_state.ModeReg~0 (
// Equation(s):
// \next_state.ModeReg~0_combout  = (!trc_cntr[3] & (\current_state.WaitInitRef~q  & (\Equal4~0_combout  & \Equal3~0_combout )))

	.dataa(trc_cntr[3]),
	.datab(\current_state.WaitInitRef~q ),
	.datac(\Equal4~0_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\next_state.ModeReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.ModeReg~0 .lut_mask = 16'h4000;
defparam \next_state.ModeReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N15
dffeas \current_state.ModeReg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.ModeReg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.ModeReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.ModeReg .is_wysiwyg = "true";
defparam \current_state.ModeReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N10
cycloneive_lcell_comb \trcd_cntr~2 (
// Equation(s):
// \trcd_cntr~2_combout  = (\current_state.ModeReg~q ) # ((\current_state.Act~q ) # (!trcd_cntr[0]))

	.dataa(gnd),
	.datab(\current_state.ModeReg~q ),
	.datac(trcd_cntr[0]),
	.datad(\current_state.Act~q ),
	.cin(gnd),
	.combout(\trcd_cntr~2_combout ),
	.cout());
// synopsys translate_off
defparam \trcd_cntr~2 .lut_mask = 16'hFFCF;
defparam \trcd_cntr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N11
dffeas \trcd_cntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trcd_cntr~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trcd_cntr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \trcd_cntr[0] .is_wysiwyg = "true";
defparam \trcd_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N12
cycloneive_lcell_comb \trcd_cntr~1 (
// Equation(s):
// \trcd_cntr~1_combout  = (!\current_state.ModeReg~q  & (!\current_state.Act~q  & (trcd_cntr[0] $ (!trcd_cntr[1]))))

	.dataa(trcd_cntr[0]),
	.datab(\current_state.ModeReg~q ),
	.datac(trcd_cntr[1]),
	.datad(\current_state.Act~q ),
	.cin(gnd),
	.combout(\trcd_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \trcd_cntr~1 .lut_mask = 16'h0021;
defparam \trcd_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N13
dffeas \trcd_cntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trcd_cntr~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trcd_cntr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \trcd_cntr[1] .is_wysiwyg = "true";
defparam \trcd_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N28
cycloneive_lcell_comb \process_12~9 (
// Equation(s):
// \process_12~9_combout  = (!\current_state.ModeReg~q  & !\current_state.Act~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.ModeReg~q ),
	.datad(\current_state.Act~q ),
	.cin(gnd),
	.combout(\process_12~9_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~9 .lut_mask = 16'h000F;
defparam \process_12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N26
cycloneive_lcell_comb \trcd_cntr~0 (
// Equation(s):
// \trcd_cntr~0_combout  = (\process_12~9_combout  & (trcd_cntr[2] $ (((!trcd_cntr[1] & !trcd_cntr[0])))))

	.dataa(trcd_cntr[1]),
	.datab(trcd_cntr[0]),
	.datac(trcd_cntr[2]),
	.datad(\process_12~9_combout ),
	.cin(gnd),
	.combout(\trcd_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \trcd_cntr~0 .lut_mask = 16'hE100;
defparam \trcd_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N27
dffeas \trcd_cntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\trcd_cntr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(trcd_cntr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \trcd_cntr[2] .is_wysiwyg = "true";
defparam \trcd_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N24
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!trcd_cntr[0] & (!trcd_cntr[2] & !trcd_cntr[1]))

	.dataa(trcd_cntr[0]),
	.datab(gnd),
	.datac(trcd_cntr[2]),
	.datad(trcd_cntr[1]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0005;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N4
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\current_state.Act~q ) # ((\current_state.WaitAct~q  & !\Equal5~0_combout ))

	.dataa(\current_state.Act~q ),
	.datab(gnd),
	.datac(\current_state.WaitAct~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hAAFA;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N5
dffeas \current_state.WaitAct (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitAct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitAct .is_wysiwyg = "true";
defparam \current_state.WaitAct .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \we_i~input (
	.i(we_i),
	.ibar(gnd),
	.o(\we_i~input_o ));
// synopsys translate_off
defparam \we_i~input .bus_hold = "false";
defparam \we_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y65_N11
dffeas we_i_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\we_i~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we_i_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam we_i_r.is_wysiwyg = "true";
defparam we_i_r.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N12
cycloneive_lcell_comb \next_state.R0~0 (
// Equation(s):
// \next_state.R0~0_combout  = (\current_state.WaitAct~q  & (!\we_i_r~q  & (!\rst~input_o  & \Equal5~0_combout )))

	.dataa(\current_state.WaitAct~q ),
	.datab(\we_i_r~q ),
	.datac(\rst~input_o ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\next_state.R0~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.R0~0 .lut_mask = 16'h0200;
defparam \next_state.R0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N13
dffeas \current_state.R0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.R0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.R0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.R0 .is_wysiwyg = "true";
defparam \current_state.R0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N20
cycloneive_lcell_comb \current_state.R1~feeder (
// Equation(s):
// \current_state.R1~feeder_combout  = \current_state.R0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.R0~q ),
	.cin(gnd),
	.combout(\current_state.R1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.R1~feeder .lut_mask = 16'hFF00;
defparam \current_state.R1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N21
dffeas \current_state.R1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.R1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.R1 .is_wysiwyg = "true";
defparam \current_state.R1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb \current_state.R2~feeder (
// Equation(s):
// \current_state.R2~feeder_combout  = \current_state.R1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.R1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_state.R2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.R2~feeder .lut_mask = 16'hF0F0;
defparam \current_state.R2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N19
dffeas \current_state.R2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.R2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.R2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.R2 .is_wysiwyg = "true";
defparam \current_state.R2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N30
cycloneive_lcell_comb \current_state.R3~feeder (
// Equation(s):
// \current_state.R3~feeder_combout  = \current_state.R2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.R2~q ),
	.cin(gnd),
	.combout(\current_state.R3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.R3~feeder .lut_mask = 16'hFF00;
defparam \current_state.R3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N31
dffeas \current_state.R3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.R3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.R3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.R3 .is_wysiwyg = "true";
defparam \current_state.R3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N10
cycloneive_lcell_comb \current_state.RPre~feeder (
// Equation(s):
// \current_state.RPre~feeder_combout  = \current_state.R3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.R3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_state.RPre~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.RPre~feeder .lut_mask = 16'hF0F0;
defparam \current_state.RPre~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N11
dffeas \current_state.RPre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.RPre~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.RPre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.RPre .is_wysiwyg = "true";
defparam \current_state.RPre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N26
cycloneive_lcell_comb \next_state.W0~0 (
// Equation(s):
// \next_state.W0~0_combout  = (\current_state.WaitAct~q  & (\we_i_r~q  & (!\rst~input_o  & \Equal5~0_combout )))

	.dataa(\current_state.WaitAct~q ),
	.datab(\we_i_r~q ),
	.datac(\rst~input_o ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\next_state.W0~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.W0~0 .lut_mask = 16'h0800;
defparam \next_state.W0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N27
dffeas \current_state.W0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.W0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.W0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.W0 .is_wysiwyg = "true";
defparam \current_state.W0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N20
cycloneive_lcell_comb \current_state.WPre~feeder (
// Equation(s):
// \current_state.WPre~feeder_combout  = \current_state.W0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.W0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\current_state.WPre~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \current_state.WPre~feeder .lut_mask = 16'hF0F0;
defparam \current_state.WPre~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N21
dffeas \current_state.WPre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\current_state.WPre~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WPre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WPre .is_wysiwyg = "true";
defparam \current_state.WPre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N12
cycloneive_lcell_comb \process_9~0 (
// Equation(s):
// \process_9~0_combout  = (\current_state.RPre~q ) # (\current_state.WPre~q )

	.dataa(\current_state.RPre~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.WPre~q ),
	.cin(gnd),
	.combout(\process_9~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_9~0 .lut_mask = 16'hFFAA;
defparam \process_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N13
dffeas \current_state.Pre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\process_9~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Pre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Pre .is_wysiwyg = "true";
defparam \current_state.Pre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N16
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\current_state.Pre~q ) # ((\current_state.WaitPre~q  & !\Equal2~0_combout ))

	.dataa(\current_state.Pre~q ),
	.datab(gnd),
	.datac(\current_state.WaitPre~q ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hAAFA;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N17
dffeas \current_state.WaitPre (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitPre~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitPre .is_wysiwyg = "true";
defparam \current_state.WaitPre .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N18
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\current_state.ModeReg~q ) # ((\current_state.WaitModeReg~q  & !\Equal5~0_combout ))

	.dataa(gnd),
	.datab(\current_state.ModeReg~q ),
	.datac(\current_state.WaitModeReg~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCCFC;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N19
dffeas \current_state.WaitModeReg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.WaitModeReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.WaitModeReg .is_wysiwyg = "true";
defparam \current_state.WaitModeReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N6
cycloneive_lcell_comb \next_state.Done~0 (
// Equation(s):
// \next_state.Done~0_combout  = (!trcd_cntr[0] & (\current_state.WaitModeReg~q  & (!trcd_cntr[2] & !trcd_cntr[1])))

	.dataa(trcd_cntr[0]),
	.datab(\current_state.WaitModeReg~q ),
	.datac(trcd_cntr[2]),
	.datad(trcd_cntr[1]),
	.cin(gnd),
	.combout(\next_state.Done~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.Done~0 .lut_mask = 16'h0004;
defparam \next_state.Done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N9
dffeas \current_state.Done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.Done~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Done .is_wysiwyg = "true";
defparam \current_state.Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N8
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\current_state.Done~q ) # ((!\stb_i_r~q  & (\current_state.Idle~q  & !\do_refresh~q )))

	.dataa(\stb_i_r~q ),
	.datab(\current_state.Idle~q ),
	.datac(\current_state.Done~q ),
	.datad(\do_refresh~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF0F4;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N26
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (!trc_cntr[3] & (\Equal3~0_combout  & \current_state.WaitRefresh~q ))

	.dataa(trc_cntr[3]),
	.datab(\Equal3~0_combout ),
	.datac(gnd),
	.datad(\current_state.WaitRefresh~q ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h4400;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y61_N18
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\Selector5~0_combout ) # ((\Selector5~1_combout ) # ((\current_state.WaitPre~q  & \Equal2~0_combout )))

	.dataa(\current_state.WaitPre~q ),
	.datab(\Selector5~0_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hFEFC;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y61_N19
dffeas \current_state.Idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Idle .is_wysiwyg = "true";
defparam \current_state.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N28
cycloneive_lcell_comb \next_state.Act~0 (
// Equation(s):
// \next_state.Act~0_combout  = (\current_state.Idle~q  & (!\do_refresh~q  & \stb_i_r~q ))

	.dataa(\current_state.Idle~q ),
	.datab(\do_refresh~q ),
	.datac(gnd),
	.datad(\stb_i_r~q ),
	.cin(gnd),
	.combout(\next_state.Act~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.Act~0 .lut_mask = 16'h2200;
defparam \next_state.Act~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N29
dffeas \current_state.Act (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\next_state.Act~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Act~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Act .is_wysiwyg = "true";
defparam \current_state.Act .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \cyc_i~input (
	.i(cyc_i),
	.ibar(gnd),
	.o(\cyc_i~input_o ));
// synopsys translate_off
defparam \cyc_i~input .bus_hold = "false";
defparam \cyc_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \stb_i~input (
	.i(stb_i),
	.ibar(gnd),
	.o(\stb_i~input_o ));
// synopsys translate_off
defparam \stb_i~input .bus_hold = "false";
defparam \stb_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N2
cycloneive_lcell_comb \stb_i_r~0 (
// Equation(s):
// \stb_i_r~0_combout  = (\stb_i_r~q  & (!\current_state.Act~q )) # (!\stb_i_r~q  & (((\cyc_i~input_o  & \stb_i~input_o ))))

	.dataa(\current_state.Act~q ),
	.datab(\cyc_i~input_o ),
	.datac(\stb_i_r~q ),
	.datad(\stb_i~input_o ),
	.cin(gnd),
	.combout(\stb_i_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \stb_i_r~0 .lut_mask = 16'h5C50;
defparam \stb_i_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N3
dffeas stb_i_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\stb_i_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\stb_i_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam stb_i_r.is_wysiwyg = "true";
defparam stb_i_r.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N20
cycloneive_lcell_comb \we_i_r~0 (
// Equation(s):
// \we_i_r~0_combout  = (\cyc_i~input_o  & \stb_i~input_o )

	.dataa(gnd),
	.datab(\cyc_i~input_o ),
	.datac(gnd),
	.datad(\stb_i~input_o ),
	.cin(gnd),
	.combout(\we_i_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \we_i_r~0 .lut_mask = 16'hCC00;
defparam \we_i_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N14
cycloneive_lcell_comb \we_i_r~1 (
// Equation(s):
// \we_i_r~1_combout  = (!\rst~input_o  & (\we_i_r~0_combout  & ((!\current_state.Act~q ) # (!\stb_i_r~q ))))

	.dataa(\rst~input_o ),
	.datab(\stb_i_r~q ),
	.datac(\we_i_r~0_combout ),
	.datad(\current_state.Act~q ),
	.cin(gnd),
	.combout(\we_i_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \we_i_r~1 .lut_mask = 16'h1050;
defparam \we_i_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y61_N29
dffeas \dat_i_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[0] .is_wysiwyg = "true";
defparam \dat_i_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N26
cycloneive_lcell_comb \dram_dq_r[0]~feeder (
// Equation(s):
// \dram_dq_r[0]~feeder_combout  = dat_i_r[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[0]),
	.cin(gnd),
	.combout(\dram_dq_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[0]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y61_N27
dffeas \dram_dq_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[0] .is_wysiwyg = "true";
defparam \dram_dq_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y63_N25
dffeas oe_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\current_state.W0~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oe_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam oe_r.is_wysiwyg = "true";
defparam oe_r.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N18
cycloneive_lcell_comb \dram_dq_r[0]~33 (
// Equation(s):
// \dram_dq_r[0]~33_combout  = !\current_state.W0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\current_state.W0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[0]~33 .lut_mask = 16'h0F0F;
defparam \dram_dq_r[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N19
dffeas \dram_dq_r[0]~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram_dq_r[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[0]~en .is_wysiwyg = "true";
defparam \dram_dq_r[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N24
cycloneive_lcell_comb \dram_dq_r[0]~32 (
// Equation(s):
// \dram_dq_r[0]~32_combout  = (\oe_r~q  & !\dram_dq_r[0]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\oe_r~q ),
	.datad(\dram_dq_r[0]~en_q ),
	.cin(gnd),
	.combout(\dram_dq_r[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[0]~32 .lut_mask = 16'h00F0;
defparam \dram_dq_r[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \dat_i[1]~input (
	.i(dat_i[1]),
	.ibar(gnd),
	.o(\dat_i[1]~input_o ));
// synopsys translate_off
defparam \dat_i[1]~input .bus_hold = "false";
defparam \dat_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N0
cycloneive_lcell_comb \dat_i_r[1]~feeder (
// Equation(s):
// \dat_i_r[1]~feeder_combout  = \dat_i[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[1]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[1]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N1
dffeas \dat_i_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[1] .is_wysiwyg = "true";
defparam \dat_i_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N16
cycloneive_lcell_comb \dram_dq_r[1]~feeder (
// Equation(s):
// \dram_dq_r[1]~feeder_combout  = dat_i_r[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[1]),
	.cin(gnd),
	.combout(\dram_dq_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[1]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N17
dffeas \dram_dq_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[1] .is_wysiwyg = "true";
defparam \dram_dq_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y61_N22
cycloneive_io_ibuf \dat_i[2]~input (
	.i(dat_i[2]),
	.ibar(gnd),
	.o(\dat_i[2]~input_o ));
// synopsys translate_off
defparam \dat_i[2]~input .bus_hold = "false";
defparam \dat_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N18
cycloneive_lcell_comb \dat_i_r[2]~feeder (
// Equation(s):
// \dat_i_r[2]~feeder_combout  = \dat_i[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[2]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[2]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N19
dffeas \dat_i_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[2] .is_wysiwyg = "true";
defparam \dat_i_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N30
cycloneive_lcell_comb \dram_dq_r[2]~feeder (
// Equation(s):
// \dram_dq_r[2]~feeder_combout  = dat_i_r[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[2]),
	.cin(gnd),
	.combout(\dram_dq_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[2]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N31
dffeas \dram_dq_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[2] .is_wysiwyg = "true";
defparam \dram_dq_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N8
cycloneive_io_ibuf \dat_i[3]~input (
	.i(dat_i[3]),
	.ibar(gnd),
	.o(\dat_i[3]~input_o ));
// synopsys translate_off
defparam \dat_i[3]~input .bus_hold = "false";
defparam \dat_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y61_N29
dffeas \dat_i_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[3] .is_wysiwyg = "true";
defparam \dat_i_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N20
cycloneive_lcell_comb \dram_dq_r[3]~feeder (
// Equation(s):
// \dram_dq_r[3]~feeder_combout  = dat_i_r[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[3]),
	.cin(gnd),
	.combout(\dram_dq_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[3]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N21
dffeas \dram_dq_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[3] .is_wysiwyg = "true";
defparam \dram_dq_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \dat_i[4]~input (
	.i(dat_i[4]),
	.ibar(gnd),
	.o(\dat_i[4]~input_o ));
// synopsys translate_off
defparam \dat_i[4]~input .bus_hold = "false";
defparam \dat_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y61_N23
dffeas \dat_i_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[4] .is_wysiwyg = "true";
defparam \dat_i_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N10
cycloneive_lcell_comb \dram_dq_r[4]~feeder (
// Equation(s):
// \dram_dq_r[4]~feeder_combout  = dat_i_r[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(dat_i_r[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[4]~feeder .lut_mask = 16'hF0F0;
defparam \dram_dq_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N11
dffeas \dram_dq_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[4] .is_wysiwyg = "true";
defparam \dram_dq_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \dat_i[5]~input (
	.i(dat_i[5]),
	.ibar(gnd),
	.o(\dat_i[5]~input_o ));
// synopsys translate_off
defparam \dat_i[5]~input .bus_hold = "false";
defparam \dat_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N24
cycloneive_lcell_comb \dat_i_r[5]~feeder (
// Equation(s):
// \dat_i_r[5]~feeder_combout  = \dat_i[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[5]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[5]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N25
dffeas \dat_i_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[5] .is_wysiwyg = "true";
defparam \dat_i_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N8
cycloneive_lcell_comb \dram_dq_r[5]~feeder (
// Equation(s):
// \dram_dq_r[5]~feeder_combout  = dat_i_r[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[5]),
	.cin(gnd),
	.combout(\dram_dq_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[5]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N9
dffeas \dram_dq_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[5] .is_wysiwyg = "true";
defparam \dram_dq_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \dat_i[6]~input (
	.i(dat_i[6]),
	.ibar(gnd),
	.o(\dat_i[6]~input_o ));
// synopsys translate_off
defparam \dat_i[6]~input .bus_hold = "false";
defparam \dat_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y61_N15
dffeas \dat_i_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[6] .is_wysiwyg = "true";
defparam \dat_i_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N6
cycloneive_lcell_comb \dram_dq_r[6]~feeder (
// Equation(s):
// \dram_dq_r[6]~feeder_combout  = dat_i_r[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(dat_i_r[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[6]~feeder .lut_mask = 16'hF0F0;
defparam \dram_dq_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N7
dffeas \dram_dq_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[6] .is_wysiwyg = "true";
defparam \dram_dq_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \dat_i[7]~input (
	.i(dat_i[7]),
	.ibar(gnd),
	.o(\dat_i[7]~input_o ));
// synopsys translate_off
defparam \dat_i[7]~input .bus_hold = "false";
defparam \dat_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N10
cycloneive_lcell_comb \dat_i_r[7]~feeder (
// Equation(s):
// \dat_i_r[7]~feeder_combout  = \dat_i[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[7]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[7]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y61_N11
dffeas \dat_i_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[7] .is_wysiwyg = "true";
defparam \dat_i_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N8
cycloneive_lcell_comb \dram_dq_r[7]~feeder (
// Equation(s):
// \dram_dq_r[7]~feeder_combout  = dat_i_r[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[7]),
	.cin(gnd),
	.combout(\dram_dq_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[7]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y61_N9
dffeas \dram_dq_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[7] .is_wysiwyg = "true";
defparam \dram_dq_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \dat_i[8]~input (
	.i(dat_i[8]),
	.ibar(gnd),
	.o(\dat_i[8]~input_o ));
// synopsys translate_off
defparam \dat_i[8]~input .bus_hold = "false";
defparam \dat_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N12
cycloneive_lcell_comb \dat_i_r[8]~feeder (
// Equation(s):
// \dat_i_r[8]~feeder_combout  = \dat_i[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[8]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[8]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N13
dffeas \dat_i_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[8] .is_wysiwyg = "true";
defparam \dat_i_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N4
cycloneive_lcell_comb \dram_dq_r[8]~feeder (
// Equation(s):
// \dram_dq_r[8]~feeder_combout  = dat_i_r[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[8]),
	.cin(gnd),
	.combout(\dram_dq_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[8]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N5
dffeas \dram_dq_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[8] .is_wysiwyg = "true";
defparam \dram_dq_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \dat_i[9]~input (
	.i(dat_i[9]),
	.ibar(gnd),
	.o(\dat_i[9]~input_o ));
// synopsys translate_off
defparam \dat_i[9]~input .bus_hold = "false";
defparam \dat_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y61_N13
dffeas \dat_i_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[9] .is_wysiwyg = "true";
defparam \dat_i_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y61_N28
cycloneive_lcell_comb \dram_dq_r[9]~feeder (
// Equation(s):
// \dram_dq_r[9]~feeder_combout  = dat_i_r[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[9]),
	.cin(gnd),
	.combout(\dram_dq_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[9]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y61_N29
dffeas \dram_dq_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[9] .is_wysiwyg = "true";
defparam \dram_dq_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \dat_i[10]~input (
	.i(dat_i[10]),
	.ibar(gnd),
	.o(\dat_i[10]~input_o ));
// synopsys translate_off
defparam \dat_i[10]~input .bus_hold = "false";
defparam \dat_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y61_N19
dffeas \dat_i_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[10] .is_wysiwyg = "true";
defparam \dat_i_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y61_N2
cycloneive_lcell_comb \dram_dq_r[10]~feeder (
// Equation(s):
// \dram_dq_r[10]~feeder_combout  = dat_i_r[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[10]),
	.cin(gnd),
	.combout(\dram_dq_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[10]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y61_N3
dffeas \dram_dq_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[10] .is_wysiwyg = "true";
defparam \dram_dq_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N22
cycloneive_io_ibuf \dat_i[11]~input (
	.i(dat_i[11]),
	.ibar(gnd),
	.o(\dat_i[11]~input_o ));
// synopsys translate_off
defparam \dat_i[11]~input .bus_hold = "false";
defparam \dat_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y61_N21
dffeas \dat_i_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[11] .is_wysiwyg = "true";
defparam \dat_i_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y61_N4
cycloneive_lcell_comb \dram_dq_r[11]~feeder (
// Equation(s):
// \dram_dq_r[11]~feeder_combout  = dat_i_r[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[11]),
	.cin(gnd),
	.combout(\dram_dq_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[11]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y61_N5
dffeas \dram_dq_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[11] .is_wysiwyg = "true";
defparam \dram_dq_r[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \dat_i[12]~input (
	.i(dat_i[12]),
	.ibar(gnd),
	.o(\dat_i[12]~input_o ));
// synopsys translate_off
defparam \dat_i[12]~input .bus_hold = "false";
defparam \dat_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y61_N13
dffeas \dat_i_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[12] .is_wysiwyg = "true";
defparam \dat_i_r[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y61_N18
cycloneive_lcell_comb \dram_dq_r[12]~feeder (
// Equation(s):
// \dram_dq_r[12]~feeder_combout  = dat_i_r[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[12]),
	.cin(gnd),
	.combout(\dram_dq_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[12]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y61_N19
dffeas \dram_dq_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[12] .is_wysiwyg = "true";
defparam \dram_dq_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N15
cycloneive_io_ibuf \dat_i[13]~input (
	.i(dat_i[13]),
	.ibar(gnd),
	.o(\dat_i[13]~input_o ));
// synopsys translate_off
defparam \dat_i[13]~input .bus_hold = "false";
defparam \dat_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y61_N11
dffeas \dat_i_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[13] .is_wysiwyg = "true";
defparam \dat_i_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y61_N14
cycloneive_lcell_comb \dram_dq_r[13]~feeder (
// Equation(s):
// \dram_dq_r[13]~feeder_combout  = dat_i_r[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[13]),
	.cin(gnd),
	.combout(\dram_dq_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[13]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y61_N15
dffeas \dram_dq_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[13] .is_wysiwyg = "true";
defparam \dram_dq_r[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \dat_i[14]~input (
	.i(dat_i[14]),
	.ibar(gnd),
	.o(\dat_i[14]~input_o ));
// synopsys translate_off
defparam \dat_i[14]~input .bus_hold = "false";
defparam \dat_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N28
cycloneive_lcell_comb \dat_i_r[14]~feeder (
// Equation(s):
// \dat_i_r[14]~feeder_combout  = \dat_i[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[14]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[14]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N29
dffeas \dat_i_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[14] .is_wysiwyg = "true";
defparam \dat_i_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N4
cycloneive_lcell_comb \dram_dq_r[14]~feeder (
// Equation(s):
// \dram_dq_r[14]~feeder_combout  = dat_i_r[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[14]),
	.cin(gnd),
	.combout(\dram_dq_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[14]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N5
dffeas \dram_dq_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[14] .is_wysiwyg = "true";
defparam \dram_dq_r[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N15
cycloneive_io_ibuf \dat_i[15]~input (
	.i(dat_i[15]),
	.ibar(gnd),
	.o(\dat_i[15]~input_o ));
// synopsys translate_off
defparam \dat_i[15]~input .bus_hold = "false";
defparam \dat_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N10
cycloneive_lcell_comb \dat_i_r[15]~feeder (
// Equation(s):
// \dat_i_r[15]~feeder_combout  = \dat_i[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[15]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[15]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N11
dffeas \dat_i_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[15] .is_wysiwyg = "true";
defparam \dat_i_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N20
cycloneive_lcell_comb \dram_dq_r[15]~feeder (
// Equation(s):
// \dram_dq_r[15]~feeder_combout  = dat_i_r[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[15]),
	.cin(gnd),
	.combout(\dram_dq_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[15]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N21
dffeas \dram_dq_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[15] .is_wysiwyg = "true";
defparam \dram_dq_r[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \dat_i[16]~input (
	.i(dat_i[16]),
	.ibar(gnd),
	.o(\dat_i[16]~input_o ));
// synopsys translate_off
defparam \dat_i[16]~input .bus_hold = "false";
defparam \dat_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N2
cycloneive_lcell_comb \dat_i_r[16]~feeder (
// Equation(s):
// \dat_i_r[16]~feeder_combout  = \dat_i[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[16]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[16]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N3
dffeas \dat_i_r[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[16] .is_wysiwyg = "true";
defparam \dat_i_r[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y61_N26
cycloneive_lcell_comb \dram_dq_r[16]~feeder (
// Equation(s):
// \dram_dq_r[16]~feeder_combout  = dat_i_r[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[16]),
	.cin(gnd),
	.combout(\dram_dq_r[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[16]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y61_N27
dffeas \dram_dq_r[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[16] .is_wysiwyg = "true";
defparam \dram_dq_r[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \dat_i[17]~input (
	.i(dat_i[17]),
	.ibar(gnd),
	.o(\dat_i[17]~input_o ));
// synopsys translate_off
defparam \dat_i[17]~input .bus_hold = "false";
defparam \dat_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N18
cycloneive_lcell_comb \dat_i_r[17]~feeder (
// Equation(s):
// \dat_i_r[17]~feeder_combout  = \dat_i[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[17]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[17]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N19
dffeas \dat_i_r[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[17] .is_wysiwyg = "true";
defparam \dat_i_r[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N12
cycloneive_lcell_comb \dram_dq_r[17]~feeder (
// Equation(s):
// \dram_dq_r[17]~feeder_combout  = dat_i_r[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[17]),
	.cin(gnd),
	.combout(\dram_dq_r[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[17]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N13
dffeas \dram_dq_r[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[17] .is_wysiwyg = "true";
defparam \dram_dq_r[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \dat_i[18]~input (
	.i(dat_i[18]),
	.ibar(gnd),
	.o(\dat_i[18]~input_o ));
// synopsys translate_off
defparam \dat_i[18]~input .bus_hold = "false";
defparam \dat_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N28
cycloneive_lcell_comb \dat_i_r[18]~feeder (
// Equation(s):
// \dat_i_r[18]~feeder_combout  = \dat_i[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[18]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[18]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N29
dffeas \dat_i_r[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[18] .is_wysiwyg = "true";
defparam \dat_i_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N12
cycloneive_lcell_comb \dram_dq_r[18]~feeder (
// Equation(s):
// \dram_dq_r[18]~feeder_combout  = dat_i_r[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[18]),
	.cin(gnd),
	.combout(\dram_dq_r[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[18]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N13
dffeas \dram_dq_r[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[18] .is_wysiwyg = "true";
defparam \dram_dq_r[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \dat_i[19]~input (
	.i(dat_i[19]),
	.ibar(gnd),
	.o(\dat_i[19]~input_o ));
// synopsys translate_off
defparam \dat_i[19]~input .bus_hold = "false";
defparam \dat_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N16
cycloneive_lcell_comb \dat_i_r[19]~feeder (
// Equation(s):
// \dat_i_r[19]~feeder_combout  = \dat_i[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[19]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[19]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N17
dffeas \dat_i_r[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[19] .is_wysiwyg = "true";
defparam \dat_i_r[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N2
cycloneive_lcell_comb \dram_dq_r[19]~feeder (
// Equation(s):
// \dram_dq_r[19]~feeder_combout  = dat_i_r[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[19]),
	.cin(gnd),
	.combout(\dram_dq_r[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[19]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N3
dffeas \dram_dq_r[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[19] .is_wysiwyg = "true";
defparam \dram_dq_r[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \dat_i[20]~input (
	.i(dat_i[20]),
	.ibar(gnd),
	.o(\dat_i[20]~input_o ));
// synopsys translate_off
defparam \dat_i[20]~input .bus_hold = "false";
defparam \dat_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N10
cycloneive_lcell_comb \dat_i_r[20]~feeder (
// Equation(s):
// \dat_i_r[20]~feeder_combout  = \dat_i[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[20]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[20]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N11
dffeas \dat_i_r[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[20] .is_wysiwyg = "true";
defparam \dat_i_r[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N4
cycloneive_lcell_comb \dram_dq_r[20]~feeder (
// Equation(s):
// \dram_dq_r[20]~feeder_combout  = dat_i_r[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[20]),
	.cin(gnd),
	.combout(\dram_dq_r[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[20]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N5
dffeas \dram_dq_r[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[20] .is_wysiwyg = "true";
defparam \dram_dq_r[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \dat_i[21]~input (
	.i(dat_i[21]),
	.ibar(gnd),
	.o(\dat_i[21]~input_o ));
// synopsys translate_off
defparam \dat_i[21]~input .bus_hold = "false";
defparam \dat_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N22
cycloneive_lcell_comb \dat_i_r[21]~feeder (
// Equation(s):
// \dat_i_r[21]~feeder_combout  = \dat_i[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[21]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[21]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N23
dffeas \dat_i_r[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[21] .is_wysiwyg = "true";
defparam \dat_i_r[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N28
cycloneive_lcell_comb \dram_dq_r[21]~feeder (
// Equation(s):
// \dram_dq_r[21]~feeder_combout  = dat_i_r[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(dat_i_r[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[21]~feeder .lut_mask = 16'hF0F0;
defparam \dram_dq_r[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N29
dffeas \dram_dq_r[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[21] .is_wysiwyg = "true";
defparam \dram_dq_r[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \dat_i[22]~input (
	.i(dat_i[22]),
	.ibar(gnd),
	.o(\dat_i[22]~input_o ));
// synopsys translate_off
defparam \dat_i[22]~input .bus_hold = "false";
defparam \dat_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N24
cycloneive_lcell_comb \dat_i_r[22]~feeder (
// Equation(s):
// \dat_i_r[22]~feeder_combout  = \dat_i[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[22]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[22]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N25
dffeas \dat_i_r[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[22] .is_wysiwyg = "true";
defparam \dat_i_r[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N10
cycloneive_lcell_comb \dram_dq_r[22]~feeder (
// Equation(s):
// \dram_dq_r[22]~feeder_combout  = dat_i_r[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[22]),
	.cin(gnd),
	.combout(\dram_dq_r[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[22]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N11
dffeas \dram_dq_r[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[22] .is_wysiwyg = "true";
defparam \dram_dq_r[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \dat_i[23]~input (
	.i(dat_i[23]),
	.ibar(gnd),
	.o(\dat_i[23]~input_o ));
// synopsys translate_off
defparam \dat_i[23]~input .bus_hold = "false";
defparam \dat_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N26
cycloneive_lcell_comb \dat_i_r[23]~feeder (
// Equation(s):
// \dat_i_r[23]~feeder_combout  = \dat_i[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[23]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[23]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N27
dffeas \dat_i_r[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[23] .is_wysiwyg = "true";
defparam \dat_i_r[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N8
cycloneive_lcell_comb \dram_dq_r[23]~feeder (
// Equation(s):
// \dram_dq_r[23]~feeder_combout  = dat_i_r[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(dat_i_r[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[23]~feeder .lut_mask = 16'hF0F0;
defparam \dram_dq_r[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N9
dffeas \dram_dq_r[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[23] .is_wysiwyg = "true";
defparam \dram_dq_r[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \dat_i[24]~input (
	.i(dat_i[24]),
	.ibar(gnd),
	.o(\dat_i[24]~input_o ));
// synopsys translate_off
defparam \dat_i[24]~input .bus_hold = "false";
defparam \dat_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N10
cycloneive_lcell_comb \dat_i_r[24]~feeder (
// Equation(s):
// \dat_i_r[24]~feeder_combout  = \dat_i[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[24]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[24]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N11
dffeas \dat_i_r[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[24] .is_wysiwyg = "true";
defparam \dat_i_r[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N6
cycloneive_lcell_comb \dram_dq_r[24]~feeder (
// Equation(s):
// \dram_dq_r[24]~feeder_combout  = dat_i_r[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[24]),
	.cin(gnd),
	.combout(\dram_dq_r[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[24]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N7
dffeas \dram_dq_r[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[24] .is_wysiwyg = "true";
defparam \dram_dq_r[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \dat_i[25]~input (
	.i(dat_i[25]),
	.ibar(gnd),
	.o(\dat_i[25]~input_o ));
// synopsys translate_off
defparam \dat_i[25]~input .bus_hold = "false";
defparam \dat_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N20
cycloneive_lcell_comb \dat_i_r[25]~feeder (
// Equation(s):
// \dat_i_r[25]~feeder_combout  = \dat_i[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[25]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[25]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N21
dffeas \dat_i_r[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[25] .is_wysiwyg = "true";
defparam \dat_i_r[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N30
cycloneive_lcell_comb \dram_dq_r[25]~feeder (
// Equation(s):
// \dram_dq_r[25]~feeder_combout  = dat_i_r[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[25]),
	.cin(gnd),
	.combout(\dram_dq_r[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[25]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N31
dffeas \dram_dq_r[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[25] .is_wysiwyg = "true";
defparam \dram_dq_r[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \dat_i[26]~input (
	.i(dat_i[26]),
	.ibar(gnd),
	.o(\dat_i[26]~input_o ));
// synopsys translate_off
defparam \dat_i[26]~input .bus_hold = "false";
defparam \dat_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N10
cycloneive_lcell_comb \dat_i_r[26]~feeder (
// Equation(s):
// \dat_i_r[26]~feeder_combout  = \dat_i[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[26]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[26]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N11
dffeas \dat_i_r[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[26] .is_wysiwyg = "true";
defparam \dat_i_r[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N14
cycloneive_lcell_comb \dram_dq_r[26]~feeder (
// Equation(s):
// \dram_dq_r[26]~feeder_combout  = dat_i_r[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[26]),
	.cin(gnd),
	.combout(\dram_dq_r[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[26]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N15
dffeas \dram_dq_r[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[26] .is_wysiwyg = "true";
defparam \dram_dq_r[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \dat_i[27]~input (
	.i(dat_i[27]),
	.ibar(gnd),
	.o(\dat_i[27]~input_o ));
// synopsys translate_off
defparam \dat_i[27]~input .bus_hold = "false";
defparam \dat_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N14
cycloneive_lcell_comb \dat_i_r[27]~feeder (
// Equation(s):
// \dat_i_r[27]~feeder_combout  = \dat_i[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[27]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[27]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N15
dffeas \dat_i_r[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[27] .is_wysiwyg = "true";
defparam \dat_i_r[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y53_N4
cycloneive_lcell_comb \dram_dq_r[27]~feeder (
// Equation(s):
// \dram_dq_r[27]~feeder_combout  = dat_i_r[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(dat_i_r[27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dq_r[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[27]~feeder .lut_mask = 16'hF0F0;
defparam \dram_dq_r[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y53_N5
dffeas \dram_dq_r[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[27] .is_wysiwyg = "true";
defparam \dram_dq_r[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \dat_i[28]~input (
	.i(dat_i[28]),
	.ibar(gnd),
	.o(\dat_i[28]~input_o ));
// synopsys translate_off
defparam \dat_i[28]~input .bus_hold = "false";
defparam \dat_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y57_N21
dffeas \dat_i_r[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[28] .is_wysiwyg = "true";
defparam \dat_i_r[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N12
cycloneive_lcell_comb \dram_dq_r[28]~feeder (
// Equation(s):
// \dram_dq_r[28]~feeder_combout  = dat_i_r[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[28]),
	.cin(gnd),
	.combout(\dram_dq_r[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[28]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N13
dffeas \dram_dq_r[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[28] .is_wysiwyg = "true";
defparam \dram_dq_r[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \dat_i[29]~input (
	.i(dat_i[29]),
	.ibar(gnd),
	.o(\dat_i[29]~input_o ));
// synopsys translate_off
defparam \dat_i[29]~input .bus_hold = "false";
defparam \dat_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y57_N7
dffeas \dat_i_r[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dat_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[29] .is_wysiwyg = "true";
defparam \dat_i_r[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N4
cycloneive_lcell_comb \dram_dq_r[29]~feeder (
// Equation(s):
// \dram_dq_r[29]~feeder_combout  = dat_i_r[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[29]),
	.cin(gnd),
	.combout(\dram_dq_r[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[29]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N5
dffeas \dram_dq_r[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[29] .is_wysiwyg = "true";
defparam \dram_dq_r[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \dat_i[30]~input (
	.i(dat_i[30]),
	.ibar(gnd),
	.o(\dat_i[30]~input_o ));
// synopsys translate_off
defparam \dat_i[30]~input .bus_hold = "false";
defparam \dat_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N16
cycloneive_lcell_comb \dat_i_r[30]~feeder (
// Equation(s):
// \dat_i_r[30]~feeder_combout  = \dat_i[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[30]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[30]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N17
dffeas \dat_i_r[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[30] .is_wysiwyg = "true";
defparam \dat_i_r[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y53_N26
cycloneive_lcell_comb \dram_dq_r[30]~feeder (
// Equation(s):
// \dram_dq_r[30]~feeder_combout  = dat_i_r[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[30]),
	.cin(gnd),
	.combout(\dram_dq_r[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[30]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y53_N27
dffeas \dram_dq_r[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[30] .is_wysiwyg = "true";
defparam \dram_dq_r[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \dat_i[31]~input (
	.i(dat_i[31]),
	.ibar(gnd),
	.o(\dat_i[31]~input_o ));
// synopsys translate_off
defparam \dat_i[31]~input .bus_hold = "false";
defparam \dat_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N16
cycloneive_lcell_comb \dat_i_r[31]~feeder (
// Equation(s):
// \dat_i_r[31]~feeder_combout  = \dat_i[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dat_i[31]~input_o ),
	.cin(gnd),
	.combout(\dat_i_r[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_i_r[31]~feeder .lut_mask = 16'hFF00;
defparam \dat_i_r[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N17
dffeas \dat_i_r[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_i_r[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_i_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_i_r[31] .is_wysiwyg = "true";
defparam \dat_i_r[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y57_N26
cycloneive_lcell_comb \dram_dq_r[31]~feeder (
// Equation(s):
// \dram_dq_r[31]~feeder_combout  = dat_i_r[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(dat_i_r[31]),
	.cin(gnd),
	.combout(\dram_dq_r[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dq_r[31]~feeder .lut_mask = 16'hFF00;
defparam \dram_dq_r[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y57_N27
dffeas \dram_dq_r[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dq_r[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_dq_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dq_r[31] .is_wysiwyg = "true";
defparam \dram_dq_r[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N1
cycloneive_io_ibuf \addr_i[10]~input (
	.i(addr_i[10]),
	.ibar(gnd),
	.o(\addr_i[10]~input_o ));
// synopsys translate_off
defparam \addr_i[10]~input .bus_hold = "false";
defparam \addr_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N4
cycloneive_lcell_comb \addr_r[10]~feeder (
// Equation(s):
// \addr_r[10]~feeder_combout  = \addr_i[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[10]~input_o ),
	.cin(gnd),
	.combout(\addr_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[10]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N5
dffeas \addr_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[10] .is_wysiwyg = "true";
defparam \addr_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \addr_i[0]~input (
	.i(addr_i[0]),
	.ibar(gnd),
	.o(\addr_i[0]~input_o ));
// synopsys translate_off
defparam \addr_i[0]~input .bus_hold = "false";
defparam \addr_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N16
cycloneive_lcell_comb \addr_r[0]~feeder (
// Equation(s):
// \addr_r[0]~feeder_combout  = \addr_i[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[0]~input_o ),
	.cin(gnd),
	.combout(\addr_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[0]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N17
dffeas \addr_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[0] .is_wysiwyg = "true";
defparam \addr_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N22
cycloneive_lcell_comb \dram_addr_r[2]~0 (
// Equation(s):
// \dram_addr_r[2]~0_combout  = \current_state.Act~q  $ (((\current_state.W0~q ) # (\current_state.R0~q )))

	.dataa(gnd),
	.datab(\current_state.Act~q ),
	.datac(\current_state.W0~q ),
	.datad(\current_state.R0~q ),
	.cin(gnd),
	.combout(\dram_addr_r[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r[2]~0 .lut_mask = 16'h333C;
defparam \dram_addr_r[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N0
cycloneive_lcell_comb \dram_addr_r~1 (
// Equation(s):
// \dram_addr_r~1_combout  = (\current_state.ModeReg~q  $ (((\current_state.InitPre~q ) # (\current_state.Pre~q )))) # (!\dram_addr_r[2]~0_combout )

	.dataa(\current_state.ModeReg~q ),
	.datab(\current_state.InitPre~q ),
	.datac(\dram_addr_r[2]~0_combout ),
	.datad(\current_state.Pre~q ),
	.cin(gnd),
	.combout(\dram_addr_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~1 .lut_mask = 16'h5F6F;
defparam \dram_addr_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N0
cycloneive_lcell_comb \dram_addr_r~2 (
// Equation(s):
// \dram_addr_r~2_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & (addr_r[10])) # (!\current_state.Act~q  & ((addr_r[0])))))

	.dataa(addr_r[10]),
	.datab(addr_r[0]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~2 .lut_mask = 16'h00AC;
defparam \dram_addr_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N1
dffeas \dram_addr_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[0] .is_wysiwyg = "true";
defparam \dram_addr_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N8
cycloneive_io_ibuf \addr_i[1]~input (
	.i(addr_i[1]),
	.ibar(gnd),
	.o(\addr_i[1]~input_o ));
// synopsys translate_off
defparam \addr_i[1]~input .bus_hold = "false";
defparam \addr_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y65_N23
dffeas \addr_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[1] .is_wysiwyg = "true";
defparam \addr_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \addr_i[11]~input (
	.i(addr_i[11]),
	.ibar(gnd),
	.o(\addr_i[11]~input_o ));
// synopsys translate_off
defparam \addr_i[11]~input .bus_hold = "false";
defparam \addr_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N10
cycloneive_lcell_comb \addr_r[11]~feeder (
// Equation(s):
// \addr_r[11]~feeder_combout  = \addr_i[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[11]~input_o ),
	.cin(gnd),
	.combout(\addr_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[11]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N11
dffeas \addr_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[11] .is_wysiwyg = "true";
defparam \addr_r[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N26
cycloneive_lcell_comb \dram_addr_r~3 (
// Equation(s):
// \dram_addr_r~3_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[11]))) # (!\current_state.Act~q  & (addr_r[1]))))

	.dataa(addr_r[1]),
	.datab(addr_r[11]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~3 .lut_mask = 16'h00CA;
defparam \dram_addr_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N27
dffeas \dram_addr_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[1] .is_wysiwyg = "true";
defparam \dram_addr_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \addr_i[12]~input (
	.i(addr_i[12]),
	.ibar(gnd),
	.o(\addr_i[12]~input_o ));
// synopsys translate_off
defparam \addr_i[12]~input .bus_hold = "false";
defparam \addr_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y61_N13
dffeas \addr_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[12] .is_wysiwyg = "true";
defparam \addr_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \addr_i[2]~input (
	.i(addr_i[2]),
	.ibar(gnd),
	.o(\addr_i[2]~input_o ));
// synopsys translate_off
defparam \addr_i[2]~input .bus_hold = "false";
defparam \addr_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N14
cycloneive_lcell_comb \addr_r[2]~feeder (
// Equation(s):
// \addr_r[2]~feeder_combout  = \addr_i[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[2]~input_o ),
	.cin(gnd),
	.combout(\addr_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[2]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N15
dffeas \addr_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[2] .is_wysiwyg = "true";
defparam \addr_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y61_N30
cycloneive_lcell_comb \dram_addr_r~4 (
// Equation(s):
// \dram_addr_r~4_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & (addr_r[12])) # (!\current_state.Act~q  & ((addr_r[2])))))

	.dataa(addr_r[12]),
	.datab(\current_state.Act~q ),
	.datac(addr_r[2]),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~4 .lut_mask = 16'h00B8;
defparam \dram_addr_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y61_N31
dffeas \dram_addr_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[2] .is_wysiwyg = "true";
defparam \dram_addr_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \addr_i[3]~input (
	.i(addr_i[3]),
	.ibar(gnd),
	.o(\addr_i[3]~input_o ));
// synopsys translate_off
defparam \addr_i[3]~input .bus_hold = "false";
defparam \addr_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y61_N23
dffeas \addr_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[3] .is_wysiwyg = "true";
defparam \addr_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \addr_i[13]~input (
	.i(addr_i[13]),
	.ibar(gnd),
	.o(\addr_i[13]~input_o ));
// synopsys translate_off
defparam \addr_i[13]~input .bus_hold = "false";
defparam \addr_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N20
cycloneive_lcell_comb \addr_r[13]~feeder (
// Equation(s):
// \addr_r[13]~feeder_combout  = \addr_i[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[13]~input_o ),
	.cin(gnd),
	.combout(\addr_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[13]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N21
dffeas \addr_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[13] .is_wysiwyg = "true";
defparam \addr_r[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N24
cycloneive_lcell_comb \dram_addr_r~5 (
// Equation(s):
// \dram_addr_r~5_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[13]))) # (!\current_state.Act~q  & (addr_r[3]))))

	.dataa(addr_r[3]),
	.datab(addr_r[13]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~5 .lut_mask = 16'h00CA;
defparam \dram_addr_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N25
dffeas \dram_addr_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[3] .is_wysiwyg = "true";
defparam \dram_addr_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \addr_i[4]~input (
	.i(addr_i[4]),
	.ibar(gnd),
	.o(\addr_i[4]~input_o ));
// synopsys translate_off
defparam \addr_i[4]~input .bus_hold = "false";
defparam \addr_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y61_N27
dffeas \addr_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[4] .is_wysiwyg = "true";
defparam \addr_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N1
cycloneive_io_ibuf \addr_i[14]~input (
	.i(addr_i[14]),
	.ibar(gnd),
	.o(\addr_i[14]~input_o ));
// synopsys translate_off
defparam \addr_i[14]~input .bus_hold = "false";
defparam \addr_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N28
cycloneive_lcell_comb \addr_r[14]~feeder (
// Equation(s):
// \addr_r[14]~feeder_combout  = \addr_i[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[14]~input_o ),
	.cin(gnd),
	.combout(\addr_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[14]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N29
dffeas \addr_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[14] .is_wysiwyg = "true";
defparam \addr_r[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y61_N18
cycloneive_lcell_comb \dram_addr_r~6 (
// Equation(s):
// \dram_addr_r~6_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[14]))) # (!\current_state.Act~q  & (addr_r[4]))))

	.dataa(addr_r[4]),
	.datab(addr_r[14]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~6 .lut_mask = 16'h00CA;
defparam \dram_addr_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y61_N19
dffeas \dram_addr_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[4] .is_wysiwyg = "true";
defparam \dram_addr_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \addr_i[5]~input (
	.i(addr_i[5]),
	.ibar(gnd),
	.o(\addr_i[5]~input_o ));
// synopsys translate_off
defparam \addr_i[5]~input .bus_hold = "false";
defparam \addr_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y63_N30
cycloneive_lcell_comb \addr_r[5]~feeder (
// Equation(s):
// \addr_r[5]~feeder_combout  = \addr_i[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[5]~input_o ),
	.cin(gnd),
	.combout(\addr_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[5]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y63_N31
dffeas \addr_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[5] .is_wysiwyg = "true";
defparam \addr_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N15
cycloneive_io_ibuf \addr_i[15]~input (
	.i(addr_i[15]),
	.ibar(gnd),
	.o(\addr_i[15]~input_o ));
// synopsys translate_off
defparam \addr_i[15]~input .bus_hold = "false";
defparam \addr_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y63_N24
cycloneive_lcell_comb \addr_r[15]~feeder (
// Equation(s):
// \addr_r[15]~feeder_combout  = \addr_i[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[15]~input_o ),
	.cin(gnd),
	.combout(\addr_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[15]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y63_N25
dffeas \addr_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[15] .is_wysiwyg = "true";
defparam \addr_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y63_N28
cycloneive_lcell_comb \dram_addr_r~7 (
// Equation(s):
// \dram_addr_r~7_combout  = (\current_state.Act~q  & ((addr_r[15]))) # (!\current_state.Act~q  & (addr_r[5]))

	.dataa(gnd),
	.datab(\current_state.Act~q ),
	.datac(addr_r[5]),
	.datad(addr_r[15]),
	.cin(gnd),
	.combout(\dram_addr_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~7 .lut_mask = 16'hFC30;
defparam \dram_addr_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y63_N8
cycloneive_lcell_comb \dram_addr_r~8 (
// Equation(s):
// \dram_addr_r~8_combout  = (\current_state.ModeReg~q  & ((\process_11~0_combout ) # ((\dram_addr_r[2]~0_combout  & \dram_addr_r~7_combout )))) # (!\current_state.ModeReg~q  & (\dram_addr_r[2]~0_combout  & (\process_11~0_combout  & \dram_addr_r~7_combout 
// )))

	.dataa(\current_state.ModeReg~q ),
	.datab(\dram_addr_r[2]~0_combout ),
	.datac(\process_11~0_combout ),
	.datad(\dram_addr_r~7_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~8 .lut_mask = 16'hE8A0;
defparam \dram_addr_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y63_N9
dffeas \dram_addr_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[5] .is_wysiwyg = "true";
defparam \dram_addr_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \addr_i[16]~input (
	.i(addr_i[16]),
	.ibar(gnd),
	.o(\addr_i[16]~input_o ));
// synopsys translate_off
defparam \addr_i[16]~input .bus_hold = "false";
defparam \addr_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N12
cycloneive_lcell_comb \addr_r[16]~feeder (
// Equation(s):
// \addr_r[16]~feeder_combout  = \addr_i[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[16]~input_o ),
	.cin(gnd),
	.combout(\addr_r[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[16]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N13
dffeas \addr_r[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[16] .is_wysiwyg = "true";
defparam \addr_r[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \addr_i[6]~input (
	.i(addr_i[6]),
	.ibar(gnd),
	.o(\addr_i[6]~input_o ));
// synopsys translate_off
defparam \addr_i[6]~input .bus_hold = "false";
defparam \addr_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N2
cycloneive_lcell_comb \addr_r[6]~feeder (
// Equation(s):
// \addr_r[6]~feeder_combout  = \addr_i[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[6]~input_o ),
	.cin(gnd),
	.combout(\addr_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[6]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N3
dffeas \addr_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[6] .is_wysiwyg = "true";
defparam \addr_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N4
cycloneive_lcell_comb \dram_addr_r~9 (
// Equation(s):
// \dram_addr_r~9_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & (addr_r[16])) # (!\current_state.Act~q  & ((addr_r[6])))))

	.dataa(addr_r[16]),
	.datab(addr_r[6]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~9 .lut_mask = 16'h00AC;
defparam \dram_addr_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N5
dffeas \dram_addr_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[6] .is_wysiwyg = "true";
defparam \dram_addr_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N1
cycloneive_io_ibuf \addr_i[7]~input (
	.i(addr_i[7]),
	.ibar(gnd),
	.o(\addr_i[7]~input_o ));
// synopsys translate_off
defparam \addr_i[7]~input .bus_hold = "false";
defparam \addr_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y65_N7
dffeas \addr_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[7] .is_wysiwyg = "true";
defparam \addr_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \addr_i[17]~input (
	.i(addr_i[17]),
	.ibar(gnd),
	.o(\addr_i[17]~input_o ));
// synopsys translate_off
defparam \addr_i[17]~input .bus_hold = "false";
defparam \addr_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N12
cycloneive_lcell_comb \addr_r[17]~feeder (
// Equation(s):
// \addr_r[17]~feeder_combout  = \addr_i[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[17]~input_o ),
	.cin(gnd),
	.combout(\addr_r[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[17]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N13
dffeas \addr_r[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[17] .is_wysiwyg = "true";
defparam \addr_r[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N14
cycloneive_lcell_comb \dram_addr_r~10 (
// Equation(s):
// \dram_addr_r~10_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[17]))) # (!\current_state.Act~q  & (addr_r[7]))))

	.dataa(addr_r[7]),
	.datab(addr_r[17]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~10 .lut_mask = 16'h00CA;
defparam \dram_addr_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N15
dffeas \dram_addr_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[7] .is_wysiwyg = "true";
defparam \dram_addr_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \addr_i[8]~input (
	.i(addr_i[8]),
	.ibar(gnd),
	.o(\addr_i[8]~input_o ));
// synopsys translate_off
defparam \addr_i[8]~input .bus_hold = "false";
defparam \addr_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N20
cycloneive_lcell_comb \addr_r[8]~feeder (
// Equation(s):
// \addr_r[8]~feeder_combout  = \addr_i[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[8]~input_o ),
	.cin(gnd),
	.combout(\addr_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[8]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N21
dffeas \addr_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[8] .is_wysiwyg = "true";
defparam \addr_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \addr_i[18]~input (
	.i(addr_i[18]),
	.ibar(gnd),
	.o(\addr_i[18]~input_o ));
// synopsys translate_off
defparam \addr_i[18]~input .bus_hold = "false";
defparam \addr_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y65_N29
dffeas \addr_r[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[18] .is_wysiwyg = "true";
defparam \addr_r[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N24
cycloneive_lcell_comb \dram_addr_r~11 (
// Equation(s):
// \dram_addr_r~11_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[18]))) # (!\current_state.Act~q  & (addr_r[8]))))

	.dataa(addr_r[8]),
	.datab(addr_r[18]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~11 .lut_mask = 16'h00CA;
defparam \dram_addr_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N25
dffeas \dram_addr_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[8] .is_wysiwyg = "true";
defparam \dram_addr_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \addr_i[9]~input (
	.i(addr_i[9]),
	.ibar(gnd),
	.o(\addr_i[9]~input_o ));
// synopsys translate_off
defparam \addr_i[9]~input .bus_hold = "false";
defparam \addr_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N6
cycloneive_lcell_comb \addr_r[9]~feeder (
// Equation(s):
// \addr_r[9]~feeder_combout  = \addr_i[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[9]~input_o ),
	.cin(gnd),
	.combout(\addr_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[9]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N7
dffeas \addr_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[9] .is_wysiwyg = "true";
defparam \addr_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N8
cycloneive_io_ibuf \addr_i[19]~input (
	.i(addr_i[19]),
	.ibar(gnd),
	.o(\addr_i[19]~input_o ));
// synopsys translate_off
defparam \addr_i[19]~input .bus_hold = "false";
defparam \addr_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y65_N26
cycloneive_lcell_comb \addr_r[19]~feeder (
// Equation(s):
// \addr_r[19]~feeder_combout  = \addr_i[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[19]~input_o ),
	.cin(gnd),
	.combout(\addr_r[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[19]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y65_N27
dffeas \addr_r[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[19] .is_wysiwyg = "true";
defparam \addr_r[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y65_N30
cycloneive_lcell_comb \dram_addr_r~12 (
// Equation(s):
// \dram_addr_r~12_combout  = (!\dram_addr_r~1_combout  & ((\current_state.Act~q  & ((addr_r[19]))) # (!\current_state.Act~q  & (addr_r[9]))))

	.dataa(addr_r[9]),
	.datab(addr_r[19]),
	.datac(\current_state.Act~q ),
	.datad(\dram_addr_r~1_combout ),
	.cin(gnd),
	.combout(\dram_addr_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~12 .lut_mask = 16'h00CA;
defparam \dram_addr_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y65_N31
dffeas \dram_addr_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[9] .is_wysiwyg = "true";
defparam \dram_addr_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N22
cycloneive_io_ibuf \addr_i[20]~input (
	.i(addr_i[20]),
	.ibar(gnd),
	.o(\addr_i[20]~input_o ));
// synopsys translate_off
defparam \addr_i[20]~input .bus_hold = "false";
defparam \addr_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y65_N4
cycloneive_lcell_comb \addr_r[20]~feeder (
// Equation(s):
// \addr_r[20]~feeder_combout  = \addr_i[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr_i[20]~input_o ),
	.cin(gnd),
	.combout(\addr_r[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_r[20]~feeder .lut_mask = 16'hFF00;
defparam \addr_r[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y65_N5
dffeas \addr_r[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_r[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[20] .is_wysiwyg = "true";
defparam \addr_r[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y63_N2
cycloneive_lcell_comb \dram_addr_r~13 (
// Equation(s):
// \dram_addr_r~13_combout  = (!\current_state.ModeReg~q  & (((addr_r[20] & \current_state.Act~q )) # (!\process_11~0_combout )))

	.dataa(\current_state.ModeReg~q ),
	.datab(addr_r[20]),
	.datac(\process_11~0_combout ),
	.datad(\current_state.Act~q ),
	.cin(gnd),
	.combout(\dram_addr_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram_addr_r~13 .lut_mask = 16'h4505;
defparam \dram_addr_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y63_N3
dffeas \dram_addr_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_addr_r~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_addr_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_addr_r[10] .is_wysiwyg = "true";
defparam \dram_addr_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \addr_i[21]~input (
	.i(addr_i[21]),
	.ibar(gnd),
	.o(\addr_i[21]~input_o ));
// synopsys translate_off
defparam \addr_i[21]~input .bus_hold = "false";
defparam \addr_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y65_N9
dffeas \addr_r[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[21] .is_wysiwyg = "true";
defparam \addr_r[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N16
cycloneive_lcell_comb \dram_bank_r~0 (
// Equation(s):
// \dram_bank_r~0_combout  = (addr_r[21] & ((\current_state.Act~q ) # ((\current_state.R0~q ) # (\current_state.W0~q ))))

	.dataa(\current_state.Act~q ),
	.datab(addr_r[21]),
	.datac(\current_state.R0~q ),
	.datad(\current_state.W0~q ),
	.cin(gnd),
	.combout(\dram_bank_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_bank_r~0 .lut_mask = 16'hCCC8;
defparam \dram_bank_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N14
cycloneive_lcell_comb \process_12~6 (
// Equation(s):
// \process_12~6_combout  = (!\current_state.InitPre~q  & (!\current_state.ModeReg~q  & !\current_state.Pre~q ))

	.dataa(gnd),
	.datab(\current_state.InitPre~q ),
	.datac(\current_state.ModeReg~q ),
	.datad(\current_state.Pre~q ),
	.cin(gnd),
	.combout(\process_12~6_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~6 .lut_mask = 16'h0003;
defparam \process_12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N17
dffeas \dram_bank_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_bank_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_12~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_bank_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_bank_r[0] .is_wysiwyg = "true";
defparam \dram_bank_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N22
cycloneive_io_ibuf \addr_i[22]~input (
	.i(addr_i[22]),
	.ibar(gnd),
	.o(\addr_i[22]~input_o ));
// synopsys translate_off
defparam \addr_i[22]~input .bus_hold = "false";
defparam \addr_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y65_N19
dffeas \addr_r[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\we_i_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_r[22] .is_wysiwyg = "true";
defparam \addr_r[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N2
cycloneive_lcell_comb \dram_bank_r~1 (
// Equation(s):
// \dram_bank_r~1_combout  = (addr_r[22] & ((\current_state.Act~q ) # ((\current_state.R0~q ) # (\current_state.W0~q ))))

	.dataa(\current_state.Act~q ),
	.datab(addr_r[22]),
	.datac(\current_state.R0~q ),
	.datad(\current_state.W0~q ),
	.cin(gnd),
	.combout(\dram_bank_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_bank_r~1 .lut_mask = 16'hCCC8;
defparam \dram_bank_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N3
dffeas \dram_bank_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_bank_r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\process_12~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dram_bank_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram_bank_r[1] .is_wysiwyg = "true";
defparam \dram_bank_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N8
cycloneive_lcell_comb \process_12~8 (
// Equation(s):
// \process_12~8_combout  = (\process_12~7_combout  & (!\current_state.ModeReg~q  & (!\current_state.R0~q  & !\current_state.W0~q )))

	.dataa(\process_12~7_combout ),
	.datab(\current_state.ModeReg~q ),
	.datac(\current_state.R0~q ),
	.datad(\current_state.W0~q ),
	.cin(gnd),
	.combout(\process_12~8_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~8 .lut_mask = 16'h0002;
defparam \process_12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N9
dffeas dram_cas_n_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\process_12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram_cas_n_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam dram_cas_n_r.is_wysiwyg = "true";
defparam dram_cas_n_r.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N30
cycloneive_lcell_comb \process_12~11 (
// Equation(s):
// \process_12~11_combout  = (!\current_state.Pre~q  & (\process_12~9_combout  & (!\current_state.InitPre~q  & \process_12~7_combout )))

	.dataa(\current_state.Pre~q ),
	.datab(\process_12~9_combout ),
	.datac(\current_state.InitPre~q ),
	.datad(\process_12~7_combout ),
	.cin(gnd),
	.combout(\process_12~11_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~11 .lut_mask = 16'h0400;
defparam \process_12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N31
dffeas dram_ras_n_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\process_12~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram_ras_n_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam dram_ras_n_r.is_wysiwyg = "true";
defparam dram_ras_n_r.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \clk_dram~input (
	.i(clk_dram),
	.ibar(gnd),
	.o(\clk_dram~input_o ));
// synopsys translate_off
defparam \clk_dram~input .bus_hold = "false";
defparam \clk_dram~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \dll_locked~input (
	.i(dll_locked),
	.ibar(gnd),
	.o(\dll_locked~input_o ));
// synopsys translate_off
defparam \dll_locked~input .bus_hold = "false";
defparam \dll_locked~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y61_N8
cycloneive_lcell_comb \dram_dqm~0 (
// Equation(s):
// \dram_dqm~0_combout  = (!\current_state.Done~q  & \dram_dqm[3]~reg0_q )

	.dataa(gnd),
	.datab(\current_state.Done~q ),
	.datac(\dram_dqm[3]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_dqm~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_dqm~0 .lut_mask = 16'h3030;
defparam \dram_dqm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y61_N9
dffeas \dram_dqm[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dram_dqm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\current_state.Init~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram_dqm[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram_dqm[3]~reg0 .is_wysiwyg = "true";
defparam \dram_dqm[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y65_N20
cycloneive_lcell_comb \process_12~10 (
// Equation(s):
// \process_12~10_combout  = (!\current_state.Pre~q  & (!\current_state.InitPre~q  & (!\current_state.ModeReg~q  & !\current_state.W0~q )))

	.dataa(\current_state.Pre~q ),
	.datab(\current_state.InitPre~q ),
	.datac(\current_state.ModeReg~q ),
	.datad(\current_state.W0~q ),
	.cin(gnd),
	.combout(\process_12~10_combout ),
	.cout());
// synopsys translate_off
defparam \process_12~10 .lut_mask = 16'h0001;
defparam \process_12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y65_N21
dffeas dram_we_n_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\process_12~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram_we_n_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam dram_we_n_r.is_wysiwyg = "true";
defparam dram_we_n_r.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \dram_dq[0]~input (
	.i(dram_dq[0]),
	.ibar(gnd),
	.o(\dram_dq[0]~input_o ));
// synopsys translate_off
defparam \dram_dq[0]~input .bus_hold = "false";
defparam \dram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N4
cycloneive_lcell_comb \dat_o_r[0]~feeder (
// Equation(s):
// \dat_o_r[0]~feeder_combout  = \dram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[0]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N5
dffeas \dat_o_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[0] .is_wysiwyg = "true";
defparam \dat_o_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \dram_dq[1]~input (
	.i(dram_dq[1]),
	.ibar(gnd),
	.o(\dram_dq[1]~input_o ));
// synopsys translate_off
defparam \dram_dq[1]~input .bus_hold = "false";
defparam \dram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N14
cycloneive_lcell_comb \dat_o_r[1]~feeder (
// Equation(s):
// \dat_o_r[1]~feeder_combout  = \dram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[1]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N15
dffeas \dat_o_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[1] .is_wysiwyg = "true";
defparam \dat_o_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \dram_dq[2]~input (
	.i(dram_dq[2]),
	.ibar(gnd),
	.o(\dram_dq[2]~input_o ));
// synopsys translate_off
defparam \dram_dq[2]~input .bus_hold = "false";
defparam \dram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N24
cycloneive_lcell_comb \dat_o_r[2]~feeder (
// Equation(s):
// \dat_o_r[2]~feeder_combout  = \dram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[2]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N25
dffeas \dat_o_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[2] .is_wysiwyg = "true";
defparam \dat_o_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \dram_dq[3]~input (
	.i(dram_dq[3]),
	.ibar(gnd),
	.o(\dram_dq[3]~input_o ));
// synopsys translate_off
defparam \dram_dq[3]~input .bus_hold = "false";
defparam \dram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N6
cycloneive_lcell_comb \dat_o_r[3]~feeder (
// Equation(s):
// \dat_o_r[3]~feeder_combout  = \dram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[3]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N7
dffeas \dat_o_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[3] .is_wysiwyg = "true";
defparam \dat_o_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \dram_dq[4]~input (
	.i(dram_dq[4]),
	.ibar(gnd),
	.o(\dram_dq[4]~input_o ));
// synopsys translate_off
defparam \dram_dq[4]~input .bus_hold = "false";
defparam \dram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N24
cycloneive_lcell_comb \dat_o_r[4]~feeder (
// Equation(s):
// \dat_o_r[4]~feeder_combout  = \dram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[4]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N25
dffeas \dat_o_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[4] .is_wysiwyg = "true";
defparam \dat_o_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
cycloneive_io_ibuf \dram_dq[5]~input (
	.i(dram_dq[5]),
	.ibar(gnd),
	.o(\dram_dq[5]~input_o ));
// synopsys translate_off
defparam \dram_dq[5]~input .bus_hold = "false";
defparam \dram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N21
dffeas \dat_o_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[5]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[5] .is_wysiwyg = "true";
defparam \dat_o_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \dram_dq[6]~input (
	.i(dram_dq[6]),
	.ibar(gnd),
	.o(\dram_dq[6]~input_o ));
// synopsys translate_off
defparam \dram_dq[6]~input .bus_hold = "false";
defparam \dram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N10
cycloneive_lcell_comb \dat_o_r[6]~feeder (
// Equation(s):
// \dat_o_r[6]~feeder_combout  = \dram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[6]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N11
dffeas \dat_o_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[6] .is_wysiwyg = "true";
defparam \dat_o_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \dram_dq[7]~input (
	.i(dram_dq[7]),
	.ibar(gnd),
	.o(\dram_dq[7]~input_o ));
// synopsys translate_off
defparam \dram_dq[7]~input .bus_hold = "false";
defparam \dram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N8
cycloneive_lcell_comb \dat_o_r[7]~feeder (
// Equation(s):
// \dat_o_r[7]~feeder_combout  = \dram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[7]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N9
dffeas \dat_o_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[7] .is_wysiwyg = "true";
defparam \dat_o_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \dram_dq[8]~input (
	.i(dram_dq[8]),
	.ibar(gnd),
	.o(\dram_dq[8]~input_o ));
// synopsys translate_off
defparam \dram_dq[8]~input .bus_hold = "false";
defparam \dram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N27
dffeas \dat_o_r[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[8]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[8] .is_wysiwyg = "true";
defparam \dat_o_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \dram_dq[9]~input (
	.i(dram_dq[9]),
	.ibar(gnd),
	.o(\dram_dq[9]~input_o ));
// synopsys translate_off
defparam \dram_dq[9]~input .bus_hold = "false";
defparam \dram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneive_lcell_comb \dat_o_r[9]~feeder (
// Equation(s):
// \dat_o_r[9]~feeder_combout  = \dram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[9]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N1
dffeas \dat_o_r[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[9] .is_wysiwyg = "true";
defparam \dat_o_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \dram_dq[10]~input (
	.i(dram_dq[10]),
	.ibar(gnd),
	.o(\dram_dq[10]~input_o ));
// synopsys translate_off
defparam \dram_dq[10]~input .bus_hold = "false";
defparam \dram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N2
cycloneive_lcell_comb \dat_o_r[10]~feeder (
// Equation(s):
// \dat_o_r[10]~feeder_combout  = \dram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[10]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[10]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N3
dffeas \dat_o_r[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[10] .is_wysiwyg = "true";
defparam \dat_o_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \dram_dq[11]~input (
	.i(dram_dq[11]),
	.ibar(gnd),
	.o(\dram_dq[11]~input_o ));
// synopsys translate_off
defparam \dram_dq[11]~input .bus_hold = "false";
defparam \dram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N28
cycloneive_lcell_comb \dat_o_r[11]~feeder (
// Equation(s):
// \dat_o_r[11]~feeder_combout  = \dram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[11]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N29
dffeas \dat_o_r[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[11] .is_wysiwyg = "true";
defparam \dat_o_r[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \dram_dq[12]~input (
	.i(dram_dq[12]),
	.ibar(gnd),
	.o(\dram_dq[12]~input_o ));
// synopsys translate_off
defparam \dram_dq[12]~input .bus_hold = "false";
defparam \dram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N17
dffeas \dat_o_r[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[12]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[12] .is_wysiwyg = "true";
defparam \dat_o_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \dram_dq[13]~input (
	.i(dram_dq[13]),
	.ibar(gnd),
	.o(\dram_dq[13]~input_o ));
// synopsys translate_off
defparam \dram_dq[13]~input .bus_hold = "false";
defparam \dram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N22
cycloneive_lcell_comb \dat_o_r[13]~feeder (
// Equation(s):
// \dat_o_r[13]~feeder_combout  = \dram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[13]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[13]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N23
dffeas \dat_o_r[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[13] .is_wysiwyg = "true";
defparam \dat_o_r[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \dram_dq[14]~input (
	.i(dram_dq[14]),
	.ibar(gnd),
	.o(\dram_dq[14]~input_o ));
// synopsys translate_off
defparam \dram_dq[14]~input .bus_hold = "false";
defparam \dram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneive_lcell_comb \dat_o_r[14]~feeder (
// Equation(s):
// \dat_o_r[14]~feeder_combout  = \dram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[14]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N29
dffeas \dat_o_r[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[14] .is_wysiwyg = "true";
defparam \dat_o_r[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \dram_dq[15]~input (
	.i(dram_dq[15]),
	.ibar(gnd),
	.o(\dram_dq[15]~input_o ));
// synopsys translate_off
defparam \dram_dq[15]~input .bus_hold = "false";
defparam \dram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N29
dffeas \dat_o_r[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[15]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[15] .is_wysiwyg = "true";
defparam \dat_o_r[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \dram_dq[16]~input (
	.i(dram_dq[16]),
	.ibar(gnd),
	.o(\dram_dq[16]~input_o ));
// synopsys translate_off
defparam \dram_dq[16]~input .bus_hold = "false";
defparam \dram_dq[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N6
cycloneive_lcell_comb \dat_o_r[16]~feeder (
// Equation(s):
// \dat_o_r[16]~feeder_combout  = \dram_dq[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[16]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[16]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N7
dffeas \dat_o_r[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[16] .is_wysiwyg = "true";
defparam \dat_o_r[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \dram_dq[17]~input (
	.i(dram_dq[17]),
	.ibar(gnd),
	.o(\dram_dq[17]~input_o ));
// synopsys translate_off
defparam \dram_dq[17]~input .bus_hold = "false";
defparam \dram_dq[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N4
cycloneive_lcell_comb \dat_o_r[17]~feeder (
// Equation(s):
// \dat_o_r[17]~feeder_combout  = \dram_dq[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[17]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[17]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N5
dffeas \dat_o_r[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[17] .is_wysiwyg = "true";
defparam \dat_o_r[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \dram_dq[18]~input (
	.i(dram_dq[18]),
	.ibar(gnd),
	.o(\dram_dq[18]~input_o ));
// synopsys translate_off
defparam \dram_dq[18]~input .bus_hold = "false";
defparam \dram_dq[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N26
cycloneive_lcell_comb \dat_o_r[18]~feeder (
// Equation(s):
// \dat_o_r[18]~feeder_combout  = \dram_dq[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[18]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[18]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N27
dffeas \dat_o_r[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[18] .is_wysiwyg = "true";
defparam \dat_o_r[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \dram_dq[19]~input (
	.i(dram_dq[19]),
	.ibar(gnd),
	.o(\dram_dq[19]~input_o ));
// synopsys translate_off
defparam \dram_dq[19]~input .bus_hold = "false";
defparam \dram_dq[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N18
cycloneive_lcell_comb \dat_o_r[19]~feeder (
// Equation(s):
// \dat_o_r[19]~feeder_combout  = \dram_dq[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[19]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[19]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N19
dffeas \dat_o_r[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[19] .is_wysiwyg = "true";
defparam \dat_o_r[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \dram_dq[20]~input (
	.i(dram_dq[20]),
	.ibar(gnd),
	.o(\dram_dq[20]~input_o ));
// synopsys translate_off
defparam \dram_dq[20]~input .bus_hold = "false";
defparam \dram_dq[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y28_N5
dffeas \dat_o_r[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[20]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[20] .is_wysiwyg = "true";
defparam \dat_o_r[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \dram_dq[21]~input (
	.i(dram_dq[21]),
	.ibar(gnd),
	.o(\dram_dq[21]~input_o ));
// synopsys translate_off
defparam \dram_dq[21]~input .bus_hold = "false";
defparam \dram_dq[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N14
cycloneive_lcell_comb \dat_o_r[21]~feeder (
// Equation(s):
// \dat_o_r[21]~feeder_combout  = \dram_dq[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[21]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[21]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N15
dffeas \dat_o_r[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[21] .is_wysiwyg = "true";
defparam \dat_o_r[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \dram_dq[22]~input (
	.i(dram_dq[22]),
	.ibar(gnd),
	.o(\dram_dq[22]~input_o ));
// synopsys translate_off
defparam \dram_dq[22]~input .bus_hold = "false";
defparam \dram_dq[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N10
cycloneive_lcell_comb \dat_o_r[22]~feeder (
// Equation(s):
// \dat_o_r[22]~feeder_combout  = \dram_dq[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[22]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[22]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N11
dffeas \dat_o_r[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[22] .is_wysiwyg = "true";
defparam \dat_o_r[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \dram_dq[23]~input (
	.i(dram_dq[23]),
	.ibar(gnd),
	.o(\dram_dq[23]~input_o ));
// synopsys translate_off
defparam \dram_dq[23]~input .bus_hold = "false";
defparam \dram_dq[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N20
cycloneive_lcell_comb \dat_o_r[23]~feeder (
// Equation(s):
// \dat_o_r[23]~feeder_combout  = \dram_dq[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[23]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[23]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N21
dffeas \dat_o_r[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[23] .is_wysiwyg = "true";
defparam \dat_o_r[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \dram_dq[24]~input (
	.i(dram_dq[24]),
	.ibar(gnd),
	.o(\dram_dq[24]~input_o ));
// synopsys translate_off
defparam \dram_dq[24]~input .bus_hold = "false";
defparam \dram_dq[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N13
dffeas \dat_o_r[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[24]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[24] .is_wysiwyg = "true";
defparam \dat_o_r[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \dram_dq[25]~input (
	.i(dram_dq[25]),
	.ibar(gnd),
	.o(\dram_dq[25]~input_o ));
// synopsys translate_off
defparam \dram_dq[25]~input .bus_hold = "false";
defparam \dram_dq[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N22
cycloneive_lcell_comb \dat_o_r[25]~feeder (
// Equation(s):
// \dat_o_r[25]~feeder_combout  = \dram_dq[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[25]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[25]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N23
dffeas \dat_o_r[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[25] .is_wysiwyg = "true";
defparam \dat_o_r[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \dram_dq[26]~input (
	.i(dram_dq[26]),
	.ibar(gnd),
	.o(\dram_dq[26]~input_o ));
// synopsys translate_off
defparam \dram_dq[26]~input .bus_hold = "false";
defparam \dram_dq[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y44_N31
dffeas \dat_o_r[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[26]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[26] .is_wysiwyg = "true";
defparam \dat_o_r[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \dram_dq[27]~input (
	.i(dram_dq[27]),
	.ibar(gnd),
	.o(\dram_dq[27]~input_o ));
// synopsys translate_off
defparam \dram_dq[27]~input .bus_hold = "false";
defparam \dram_dq[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N16
cycloneive_lcell_comb \dat_o_r[27]~feeder (
// Equation(s):
// \dat_o_r[27]~feeder_combout  = \dram_dq[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[27]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[27]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N17
dffeas \dat_o_r[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[27] .is_wysiwyg = "true";
defparam \dat_o_r[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \dram_dq[28]~input (
	.i(dram_dq[28]),
	.ibar(gnd),
	.o(\dram_dq[28]~input_o ));
// synopsys translate_off
defparam \dram_dq[28]~input .bus_hold = "false";
defparam \dram_dq[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y28_N7
dffeas \dat_o_r[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_dq[28]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[28] .is_wysiwyg = "true";
defparam \dat_o_r[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \dram_dq[29]~input (
	.i(dram_dq[29]),
	.ibar(gnd),
	.o(\dram_dq[29]~input_o ));
// synopsys translate_off
defparam \dram_dq[29]~input .bus_hold = "false";
defparam \dram_dq[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N24
cycloneive_lcell_comb \dat_o_r[29]~feeder (
// Equation(s):
// \dat_o_r[29]~feeder_combout  = \dram_dq[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[29]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[29]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N25
dffeas \dat_o_r[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[29] .is_wysiwyg = "true";
defparam \dat_o_r[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \dram_dq[30]~input (
	.i(dram_dq[30]),
	.ibar(gnd),
	.o(\dram_dq[30]~input_o ));
// synopsys translate_off
defparam \dram_dq[30]~input .bus_hold = "false";
defparam \dram_dq[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N30
cycloneive_lcell_comb \dat_o_r[30]~feeder (
// Equation(s):
// \dat_o_r[30]~feeder_combout  = \dram_dq[30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[30]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[30]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N31
dffeas \dat_o_r[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[30] .is_wysiwyg = "true";
defparam \dat_o_r[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \dram_dq[31]~input (
	.i(dram_dq[31]),
	.ibar(gnd),
	.o(\dram_dq[31]~input_o ));
// synopsys translate_off
defparam \dram_dq[31]~input .bus_hold = "false";
defparam \dram_dq[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N12
cycloneive_lcell_comb \dat_o_r[31]~feeder (
// Equation(s):
// \dat_o_r[31]~feeder_combout  = \dram_dq[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram_dq[31]~input_o ),
	.cin(gnd),
	.combout(\dat_o_r[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dat_o_r[31]~feeder .lut_mask = 16'hFF00;
defparam \dat_o_r[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y28_N13
dffeas \dat_o_r[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dat_o_r[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\current_state.R2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dat_o_r[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dat_o_r[31] .is_wysiwyg = "true";
defparam \dat_o_r[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y63_N22
cycloneive_lcell_comb \ack_o_r~0 (
// Equation(s):
// \ack_o_r~0_combout  = (!\current_state.WaitPre~q  & ((\current_state.RPre~q ) # ((\current_state.WPre~q ) # (\ack_o_r~q ))))

	.dataa(\current_state.RPre~q ),
	.datab(\current_state.WPre~q ),
	.datac(\ack_o_r~q ),
	.datad(\current_state.WaitPre~q ),
	.cin(gnd),
	.combout(\ack_o_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \ack_o_r~0 .lut_mask = 16'h00FE;
defparam \ack_o_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y63_N23
dffeas ack_o_r(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ack_o_r~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_o_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam ack_o_r.is_wysiwyg = "true";
defparam ack_o_r.power_up = "low";
// synopsys translate_on

assign dram_addr[0] = \dram_addr[0]~output_o ;

assign dram_addr[1] = \dram_addr[1]~output_o ;

assign dram_addr[2] = \dram_addr[2]~output_o ;

assign dram_addr[3] = \dram_addr[3]~output_o ;

assign dram_addr[4] = \dram_addr[4]~output_o ;

assign dram_addr[5] = \dram_addr[5]~output_o ;

assign dram_addr[6] = \dram_addr[6]~output_o ;

assign dram_addr[7] = \dram_addr[7]~output_o ;

assign dram_addr[8] = \dram_addr[8]~output_o ;

assign dram_addr[9] = \dram_addr[9]~output_o ;

assign dram_addr[10] = \dram_addr[10]~output_o ;

assign dram_addr[11] = \dram_addr[11]~output_o ;

assign dram_addr[12] = \dram_addr[12]~output_o ;

assign dram_bank[0] = \dram_bank[0]~output_o ;

assign dram_bank[1] = \dram_bank[1]~output_o ;

assign dram_cas_n = \dram_cas_n~output_o ;

assign dram_ras_n = \dram_ras_n~output_o ;

assign dram_cke = \dram_cke~output_o ;

assign dram_clk = \dram_clk~output_o ;

assign dram_cs_n = \dram_cs_n~output_o ;

assign dram_dqm[0] = \dram_dqm[0]~output_o ;

assign dram_dqm[1] = \dram_dqm[1]~output_o ;

assign dram_dqm[2] = \dram_dqm[2]~output_o ;

assign dram_dqm[3] = \dram_dqm[3]~output_o ;

assign dram_we_n = \dram_we_n~output_o ;

assign dat_o[0] = \dat_o[0]~output_o ;

assign dat_o[1] = \dat_o[1]~output_o ;

assign dat_o[2] = \dat_o[2]~output_o ;

assign dat_o[3] = \dat_o[3]~output_o ;

assign dat_o[4] = \dat_o[4]~output_o ;

assign dat_o[5] = \dat_o[5]~output_o ;

assign dat_o[6] = \dat_o[6]~output_o ;

assign dat_o[7] = \dat_o[7]~output_o ;

assign dat_o[8] = \dat_o[8]~output_o ;

assign dat_o[9] = \dat_o[9]~output_o ;

assign dat_o[10] = \dat_o[10]~output_o ;

assign dat_o[11] = \dat_o[11]~output_o ;

assign dat_o[12] = \dat_o[12]~output_o ;

assign dat_o[13] = \dat_o[13]~output_o ;

assign dat_o[14] = \dat_o[14]~output_o ;

assign dat_o[15] = \dat_o[15]~output_o ;

assign dat_o[16] = \dat_o[16]~output_o ;

assign dat_o[17] = \dat_o[17]~output_o ;

assign dat_o[18] = \dat_o[18]~output_o ;

assign dat_o[19] = \dat_o[19]~output_o ;

assign dat_o[20] = \dat_o[20]~output_o ;

assign dat_o[21] = \dat_o[21]~output_o ;

assign dat_o[22] = \dat_o[22]~output_o ;

assign dat_o[23] = \dat_o[23]~output_o ;

assign dat_o[24] = \dat_o[24]~output_o ;

assign dat_o[25] = \dat_o[25]~output_o ;

assign dat_o[26] = \dat_o[26]~output_o ;

assign dat_o[27] = \dat_o[27]~output_o ;

assign dat_o[28] = \dat_o[28]~output_o ;

assign dat_o[29] = \dat_o[29]~output_o ;

assign dat_o[30] = \dat_o[30]~output_o ;

assign dat_o[31] = \dat_o[31]~output_o ;

assign ack_o = \ack_o~output_o ;

assign dram_dq[0] = \dram_dq[0]~output_o ;

assign dram_dq[1] = \dram_dq[1]~output_o ;

assign dram_dq[2] = \dram_dq[2]~output_o ;

assign dram_dq[3] = \dram_dq[3]~output_o ;

assign dram_dq[4] = \dram_dq[4]~output_o ;

assign dram_dq[5] = \dram_dq[5]~output_o ;

assign dram_dq[6] = \dram_dq[6]~output_o ;

assign dram_dq[7] = \dram_dq[7]~output_o ;

assign dram_dq[8] = \dram_dq[8]~output_o ;

assign dram_dq[9] = \dram_dq[9]~output_o ;

assign dram_dq[10] = \dram_dq[10]~output_o ;

assign dram_dq[11] = \dram_dq[11]~output_o ;

assign dram_dq[12] = \dram_dq[12]~output_o ;

assign dram_dq[13] = \dram_dq[13]~output_o ;

assign dram_dq[14] = \dram_dq[14]~output_o ;

assign dram_dq[15] = \dram_dq[15]~output_o ;

assign dram_dq[16] = \dram_dq[16]~output_o ;

assign dram_dq[17] = \dram_dq[17]~output_o ;

assign dram_dq[18] = \dram_dq[18]~output_o ;

assign dram_dq[19] = \dram_dq[19]~output_o ;

assign dram_dq[20] = \dram_dq[20]~output_o ;

assign dram_dq[21] = \dram_dq[21]~output_o ;

assign dram_dq[22] = \dram_dq[22]~output_o ;

assign dram_dq[23] = \dram_dq[23]~output_o ;

assign dram_dq[24] = \dram_dq[24]~output_o ;

assign dram_dq[25] = \dram_dq[25]~output_o ;

assign dram_dq[26] = \dram_dq[26]~output_o ;

assign dram_dq[27] = \dram_dq[27]~output_o ;

assign dram_dq[28] = \dram_dq[28]~output_o ;

assign dram_dq[29] = \dram_dq[29]~output_o ;

assign dram_dq[30] = \dram_dq[30]~output_o ;

assign dram_dq[31] = \dram_dq[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
