<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v</a>
defines: 
time_elapsed: 1.644s
ram usage: 39464 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmhu31868/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmhu31868/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmhu31868/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmhu31868/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clock), line:6
           |vpiName:clock
           |vpiFullName:work@test.clock
         |vpiRhs:
         \_constant: , line:6
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_forever_stmt: , line:7
         |vpiStmt:
         \_delay_control: , line:7
           |#5
           |vpiStmt:
           \_assignment: , line:7
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clock), line:7
               |vpiName:clock
               |vpiFullName:work@test.clock
             |vpiRhs:
             \_operation: , line:7
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (clock), line:7
                 |vpiName:clock
                 |vpiFullName:work@test.clock
   |vpiProcess:
   \_always: , line:24
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:24
       |vpiCondition:
       \_operation: , line:24
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:24
           |vpiName:clock
           |vpiFullName:work@test.clock
       |vpiStmt:
       \_named_begin: (we), line:24
         |vpiName:we
         |vpiFullName:work@test.we
         |vpiStmt:
         \_assign_stmt: , parent:we
           |vpiLhs:
           \_logic_var: (x), line:25
             |vpiName:x
             |vpiFullName:work@test.we.x
             |vpiRange:
             \_range: , line:25
               |vpiLeftRange:
               \_constant: , line:25
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:25
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiStmt:
         \_for_stmt: , line:26, parent:we
           |vpiFullName:work@test.we
           |vpiCondition:
           \_operation: , line:26
             |vpiOpType:20
             |vpiOperand:
             \_ref_obj: (x), line:26
               |vpiName:x
               |vpiFullName:work@test.we.x
             |vpiOperand:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:8
               |vpiSize:32
               |INT:8
           |vpiForInitStmt:
           \_assign_stmt: 
             |vpiRhs:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiLhs:
             \_logic_var: , line:26
               |vpiFullName:work@test.we
           |vpiForIncStmt:
           \_operation: , line:26
             |vpiOpType:82
             |vpiOperand:
             \_ref_obj: (x), line:26
               |vpiName:x
           |vpiStmt:
           \_begin: , line:26
             |vpiFullName:work@test.we
             |vpiStmt:
             \_assignment: , line:27
               |vpiOpType:82
               |vpiLhs:
               \_bit_select: (read_data2), line:27
                 |vpiName:read_data2
                 |vpiFullName:work@test.we.read_data2
                 |vpiIndex:
                 \_part_select: , line:27, parent:x
                   |vpiConstantSelect:1
                   |vpiParent:
                   \_ref_obj: (x)
                   |vpiLeftRange:
                   \_constant: , line:27
                     |vpiConstType:7
                     |vpiDecompile:2
                     |vpiSize:32
                     |INT:2
                   |vpiRightRange:
                   \_constant: , line:27
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
               |vpiRhs:
               \_bit_select: (read_data1), line:27
                 |vpiName:read_data1
                 |vpiFullName:work@test.we.read_data1
                 |vpiIndex:
                 \_part_select: , line:27, parent:x
                   |vpiConstantSelect:1
                   |vpiParent:
                   \_ref_obj: (x)
                   |vpiLeftRange:
                   \_constant: , line:27
                     |vpiConstType:7
                     |vpiDecompile:2
                     |vpiSize:32
                     |INT:2
                   |vpiRightRange:
                   \_constant: , line:27
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
   |vpiProcess:
   \_always: , line:31
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:31
       |vpiCondition:
       \_operation: , line:31
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock), line:31
           |vpiName:clock
           |vpiFullName:work@test.clock
       |vpiStmt:
       \_named_begin: (wg), line:31
         |vpiName:wg
         |vpiFullName:work@test.wg
         |vpiStmt:
         \_assign_stmt: , parent:wg
           |vpiLhs:
           \_int_var: (i), line:32
             |vpiName:i
             |vpiFullName:work@test.wg.i
         |vpiStmt:
         \_delay_control: , line:33, parent:wg
           |#1
           |vpiStmt:
           \_for_stmt: , line:33
             |vpiFullName:work@test.wg
             |vpiCondition:
             \_operation: , line:33
               |vpiOpType:20
               |vpiOperand:
               \_ref_obj: (i), line:33
                 |vpiName:i
                 |vpiFullName:work@test.wg.i
               |vpiOperand:
               \_constant: , line:33
                 |vpiConstType:7
                 |vpiDecompile:8
                 |vpiSize:32
                 |INT:8
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_constant: , line:33
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiLhs:
               \_logic_var: , line:33
                 |vpiFullName:work@test.wg
             |vpiForIncStmt:
             \_operation: , line:33
               |vpiOpType:82
               |vpiOperand:
               \_ref_obj: (i), line:33
                 |vpiName:i
             |vpiStmt:
             \_begin: , line:33
               |vpiFullName:work@test.wg
               |vpiStmt:
               \_sys_func_call: ($write), line:34
                 |vpiName:$write
                 |vpiArgument:
                 \_constant: , line:34
                   |vpiConstType:6
                   |vpiDecompile:&#34;%x &#34;
                   |vpiSize:5
                   |STRING:&#34;%x &#34;
                 |vpiArgument:
                 \_bit_select: (read_data2), line:34
                   |vpiName:read_data2
                   |vpiIndex:
                   \_ref_obj: (i), line:34
                     |vpiName:i
         |vpiStmt:
         \_sys_func_call: ($display), line:36, parent:wg
           |vpiName:$display
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:39
       |vpiFullName:work@test
       |vpiStmt:
       \_delay_control: , line:40
         |#20
       |vpiStmt:
       \_sys_func_call: ($finish), line:41
         |vpiName:$finish
   |vpiContAssign:
   \_cont_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_bit_select: (read_data1), line:14
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:14
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_bit_select: (read_data1), line:15
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:16
     |vpiRhs:
     \_constant: , line:16
       |vpiConstType:7
       |vpiDecompile:2
       |vpiSize:32
       |INT:2
     |vpiLhs:
     \_bit_select: (read_data1), line:16
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:16
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_bit_select: (read_data1), line:17
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:17
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_bit_select: (read_data1), line:18
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
   |vpiContAssign:
   \_cont_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiConstType:7
       |vpiDecompile:5
       |vpiSize:32
       |INT:5
     |vpiLhs:
     \_bit_select: (read_data1), line:19
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:19
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
   |vpiContAssign:
   \_cont_assign: , line:20
     |vpiRhs:
     \_constant: , line:20
       |vpiConstType:7
       |vpiDecompile:6
       |vpiSize:32
       |INT:6
     |vpiLhs:
     \_bit_select: (read_data1), line:20
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:20
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiContAssign:
   \_cont_assign: , line:21
     |vpiRhs:
     \_constant: , line:21
       |vpiConstType:7
       |vpiDecompile:7
       |vpiSize:32
       |INT:7
     |vpiLhs:
     \_bit_select: (read_data1), line:21
       |vpiName:read_data1
       |vpiFullName:work@test.read_data1
       |vpiIndex:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
   |vpiNet:
   \_logic_net: (clock), line:4
     |vpiName:clock
     |vpiFullName:work@test.clock
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (read_data1), line:10
     |vpiName:read_data1
     |vpiFullName:work@test.read_data1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (read_data2), line:11
     |vpiName:read_data2
     |vpiFullName:work@test.read_data2
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1799904.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1799904.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (clock), line:4, parent:work@test
     |vpiName:clock
     |vpiFullName:work@test.clock
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (read_data1), line:10, parent:work@test
     |vpiName:read_data1
     |vpiFullName:work@test.read_data1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
   |vpiArrayNet:
   \_array_net: (read_data2), line:11, parent:work@test
     |vpiName:read_data2
     |vpiFullName:work@test.read_data2
     |vpiSize:8
     |vpiNet:
     \_logic_net: , parent:read_data2
       |vpiFullName:work@test.read_data2
       |vpiNetType:48
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
     |vpiRange:
     \_range: , line:11
       |vpiLeftRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \clock of type 36
Object: \read_data1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \read_data2 of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \read_data1 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clock of type 608
Object:  of type 7
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>