{
  "module_name": "mediatek,mt7981-clk.h",
  "hash_id": "09097733f0b3bd856d2715a3967997a4571594c5306103a1de3b0674cda64a76",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mediatek,mt7981-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT7981_H\n#define _DT_BINDINGS_CLK_MT7981_H\n\n \n#define CLK_TOP_CB_CKSQ_40M\t\t0\n#define CLK_TOP_CB_M_416M\t\t1\n#define CLK_TOP_CB_M_D2\t\t\t2\n#define CLK_TOP_CB_M_D3\t\t\t3\n#define CLK_TOP_M_D3_D2\t\t\t4\n#define CLK_TOP_CB_M_D4\t\t\t5\n#define CLK_TOP_CB_M_D8\t\t\t6\n#define CLK_TOP_M_D8_D2\t\t\t7\n#define CLK_TOP_CB_MM_720M\t\t8\n#define CLK_TOP_CB_MM_D2\t\t9\n#define CLK_TOP_CB_MM_D3\t\t10\n#define CLK_TOP_CB_MM_D3_D5\t\t11\n#define CLK_TOP_CB_MM_D4\t\t12\n#define CLK_TOP_CB_MM_D6\t\t13\n#define CLK_TOP_MM_D6_D2\t\t14\n#define CLK_TOP_CB_MM_D8\t\t15\n#define CLK_TOP_CB_APLL2_196M\t\t16\n#define CLK_TOP_APLL2_D2\t\t17\n#define CLK_TOP_APLL2_D4\t\t18\n#define CLK_TOP_NET1_2500M\t\t19\n#define CLK_TOP_CB_NET1_D4\t\t20\n#define CLK_TOP_CB_NET1_D5\t\t21\n#define CLK_TOP_NET1_D5_D2\t\t22\n#define CLK_TOP_NET1_D5_D4\t\t23\n#define CLK_TOP_CB_NET1_D8\t\t24\n#define CLK_TOP_NET1_D8_D2\t\t25\n#define CLK_TOP_NET1_D8_D4\t\t26\n#define CLK_TOP_CB_NET2_800M\t\t27\n#define CLK_TOP_CB_NET2_D2\t\t28\n#define CLK_TOP_CB_NET2_D4\t\t29\n#define CLK_TOP_NET2_D4_D2\t\t30\n#define CLK_TOP_NET2_D4_D4\t\t31\n#define CLK_TOP_CB_NET2_D6\t\t32\n#define CLK_TOP_CB_WEDMCU_208M\t\t33\n#define CLK_TOP_CB_SGM_325M\t\t34\n#define CLK_TOP_CKSQ_40M_D2\t\t35\n#define CLK_TOP_CB_RTC_32K\t\t36\n#define CLK_TOP_CB_RTC_32P7K\t\t37\n#define CLK_TOP_USB_TX250M\t\t38\n#define CLK_TOP_FAUD\t\t\t39\n#define CLK_TOP_NFI1X\t\t\t40\n#define CLK_TOP_USB_EQ_RX250M\t\t41\n#define CLK_TOP_USB_CDR_CK\t\t42\n#define CLK_TOP_USB_LN0_CK\t\t43\n#define CLK_TOP_SPINFI_BCK\t\t44\n#define CLK_TOP_SPI\t\t\t45\n#define CLK_TOP_SPIM_MST\t\t46\n#define CLK_TOP_UART_BCK\t\t47\n#define CLK_TOP_PWM_BCK\t\t\t48\n#define CLK_TOP_I2C_BCK\t\t\t49\n#define CLK_TOP_PEXTP_TL\t\t50\n#define CLK_TOP_EMMC_208M\t\t51\n#define CLK_TOP_EMMC_400M\t\t52\n#define CLK_TOP_DRAMC_REF\t\t53\n#define CLK_TOP_DRAMC_MD32\t\t54\n#define CLK_TOP_SYSAXI\t\t\t55\n#define CLK_TOP_SYSAPB\t\t\t56\n#define CLK_TOP_ARM_DB_MAIN\t\t57\n#define CLK_TOP_AP2CNN_HOST\t\t58\n#define CLK_TOP_NETSYS\t\t\t59\n#define CLK_TOP_NETSYS_500M\t\t60\n#define CLK_TOP_NETSYS_WED_MCU\t\t61\n#define CLK_TOP_NETSYS_2X\t\t62\n#define CLK_TOP_SGM_325M\t\t63\n#define CLK_TOP_SGM_REG\t\t\t64\n#define CLK_TOP_F26M\t\t\t65\n#define CLK_TOP_EIP97B\t\t\t66\n#define CLK_TOP_USB3_PHY\t\t67\n#define CLK_TOP_AUD\t\t\t68\n#define CLK_TOP_A1SYS\t\t\t69\n#define CLK_TOP_AUD_L\t\t\t70\n#define CLK_TOP_A_TUNER\t\t\t71\n#define CLK_TOP_U2U3_REF\t\t72\n#define CLK_TOP_U2U3_SYS\t\t73\n#define CLK_TOP_U2U3_XHCI\t\t74\n#define CLK_TOP_USB_FRMCNT\t\t75\n#define CLK_TOP_NFI1X_SEL\t\t76\n#define CLK_TOP_SPINFI_SEL\t\t77\n#define CLK_TOP_SPI_SEL\t\t\t78\n#define CLK_TOP_SPIM_MST_SEL\t\t79\n#define CLK_TOP_UART_SEL\t\t80\n#define CLK_TOP_PWM_SEL\t\t\t81\n#define CLK_TOP_I2C_SEL\t\t\t82\n#define CLK_TOP_PEXTP_TL_SEL\t\t83\n#define CLK_TOP_EMMC_208M_SEL\t\t84\n#define CLK_TOP_EMMC_400M_SEL\t\t85\n#define CLK_TOP_F26M_SEL\t\t86\n#define CLK_TOP_DRAMC_SEL\t\t87\n#define CLK_TOP_DRAMC_MD32_SEL\t\t88\n#define CLK_TOP_SYSAXI_SEL\t\t89\n#define CLK_TOP_SYSAPB_SEL\t\t90\n#define CLK_TOP_ARM_DB_MAIN_SEL\t\t91\n#define CLK_TOP_AP2CNN_HOST_SEL\t\t92\n#define CLK_TOP_NETSYS_SEL\t\t93\n#define CLK_TOP_NETSYS_500M_SEL\t\t94\n#define CLK_TOP_NETSYS_MCU_SEL\t\t95\n#define CLK_TOP_NETSYS_2X_SEL\t\t96\n#define CLK_TOP_SGM_325M_SEL\t\t97\n#define CLK_TOP_SGM_REG_SEL\t\t98\n#define CLK_TOP_EIP97B_SEL\t\t99\n#define CLK_TOP_USB3_PHY_SEL\t\t100\n#define CLK_TOP_AUD_SEL\t\t\t101\n#define CLK_TOP_A1SYS_SEL\t\t102\n#define CLK_TOP_AUD_L_SEL\t\t103\n#define CLK_TOP_A_TUNER_SEL\t\t104\n#define CLK_TOP_U2U3_SEL\t\t105\n#define CLK_TOP_U2U3_SYS_SEL\t\t106\n#define CLK_TOP_U2U3_XHCI_SEL\t\t107\n#define CLK_TOP_USB_FRMCNT_SEL\t\t108\n#define CLK_TOP_AUD_I2S_M\t\t109\n\n \n#define CLK_INFRA_66M_MCK\t\t0\n#define CLK_INFRA_UART0_SEL\t\t1\n#define CLK_INFRA_UART1_SEL\t\t2\n#define CLK_INFRA_UART2_SEL\t\t3\n#define CLK_INFRA_SPI0_SEL\t\t4\n#define CLK_INFRA_SPI1_SEL\t\t5\n#define CLK_INFRA_SPI2_SEL\t\t6\n#define CLK_INFRA_PWM1_SEL\t\t7\n#define CLK_INFRA_PWM2_SEL\t\t8\n#define CLK_INFRA_PWM3_SEL\t\t9\n#define CLK_INFRA_PWM_BSEL\t\t10\n#define CLK_INFRA_PCIE_SEL\t\t11\n#define CLK_INFRA_GPT_STA\t\t12\n#define CLK_INFRA_PWM_HCK\t\t13\n#define CLK_INFRA_PWM_STA\t\t14\n#define CLK_INFRA_PWM1_CK\t\t15\n#define CLK_INFRA_PWM2_CK\t\t16\n#define CLK_INFRA_PWM3_CK\t\t17\n#define CLK_INFRA_CQ_DMA_CK\t\t18\n#define CLK_INFRA_AUD_BUS_CK\t\t19\n#define CLK_INFRA_AUD_26M_CK\t\t20\n#define CLK_INFRA_AUD_L_CK\t\t21\n#define CLK_INFRA_AUD_AUD_CK\t\t22\n#define CLK_INFRA_AUD_EG2_CK\t\t23\n#define CLK_INFRA_DRAMC_26M_CK\t\t24\n#define CLK_INFRA_DBG_CK\t\t25\n#define CLK_INFRA_AP_DMA_CK\t\t26\n#define CLK_INFRA_SEJ_CK\t\t27\n#define CLK_INFRA_SEJ_13M_CK\t\t28\n#define CLK_INFRA_THERM_CK\t\t29\n#define CLK_INFRA_I2C0_CK\t\t30\n#define CLK_INFRA_UART0_CK\t\t31\n#define CLK_INFRA_UART1_CK\t\t32\n#define CLK_INFRA_UART2_CK\t\t33\n#define CLK_INFRA_SPI2_CK\t\t34\n#define CLK_INFRA_SPI2_HCK_CK\t\t35\n#define CLK_INFRA_NFI1_CK\t\t36\n#define CLK_INFRA_SPINFI1_CK\t\t37\n#define CLK_INFRA_NFI_HCK_CK\t\t38\n#define CLK_INFRA_SPI0_CK\t\t39\n#define CLK_INFRA_SPI1_CK\t\t40\n#define CLK_INFRA_SPI0_HCK_CK\t\t41\n#define CLK_INFRA_SPI1_HCK_CK\t\t42\n#define CLK_INFRA_FRTC_CK\t\t43\n#define CLK_INFRA_MSDC_CK\t\t44\n#define CLK_INFRA_MSDC_HCK_CK\t\t45\n#define CLK_INFRA_MSDC_133M_CK\t\t46\n#define CLK_INFRA_MSDC_66M_CK\t\t47\n#define CLK_INFRA_ADC_26M_CK\t\t48\n#define CLK_INFRA_ADC_FRC_CK\t\t49\n#define CLK_INFRA_FBIST2FPC_CK\t\t50\n#define CLK_INFRA_I2C_MCK_CK\t\t51\n#define CLK_INFRA_I2C_PCK_CK\t\t52\n#define CLK_INFRA_IUSB_133_CK\t\t53\n#define CLK_INFRA_IUSB_66M_CK\t\t54\n#define CLK_INFRA_IUSB_SYS_CK\t\t55\n#define CLK_INFRA_IUSB_CK\t\t56\n#define CLK_INFRA_IPCIE_CK\t\t57\n#define CLK_INFRA_IPCIE_PIPE_CK\t\t58\n#define CLK_INFRA_IPCIER_CK\t\t59\n#define CLK_INFRA_IPCIEB_CK\t\t60\n\n \n#define CLK_APMIXED_ARMPLL\t\t0\n#define CLK_APMIXED_NET2PLL\t\t1\n#define CLK_APMIXED_MMPLL\t\t2\n#define CLK_APMIXED_SGMPLL\t\t3\n#define CLK_APMIXED_WEDMCUPLL\t\t4\n#define CLK_APMIXED_NET1PLL\t\t5\n#define CLK_APMIXED_MPLL\t\t6\n#define CLK_APMIXED_APLL2\t\t7\n\n \n#define CLK_SGM0_TX_EN\t\t\t0\n#define CLK_SGM0_RX_EN\t\t\t1\n#define CLK_SGM0_CK0_EN\t\t\t2\n#define CLK_SGM0_CDR_CK0_EN\t\t3\n\n \n#define CLK_SGM1_TX_EN\t\t\t0\n#define CLK_SGM1_RX_EN\t\t\t1\n#define CLK_SGM1_CK1_EN\t\t\t2\n#define CLK_SGM1_CDR_CK1_EN\t\t3\n\n \n#define CLK_ETH_FE_EN\t\t\t0\n#define CLK_ETH_GP2_EN\t\t\t1\n#define CLK_ETH_GP1_EN\t\t\t2\n#define CLK_ETH_WOCPU0_EN\t\t3\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}