
ubuntu-preinstalled/grops:     file format elf32-littlearm


Disassembly of section .init:

00003040 <.init>:
    3040:	push	{r3, lr}
    3044:	bl	3a74 <__printf_chk@plt+0x6ac>
    3048:	pop	{r3, pc}

Disassembly of section .plt:

0000304c <sqrt@plt-0x14>:
    304c:	push	{lr}		; (str lr, [sp, #-4]!)
    3050:	ldr	lr, [pc, #4]	; 305c <sqrt@plt-0x4>
    3054:	add	lr, pc, lr
    3058:	ldr	pc, [lr, #8]!
    305c:	andeq	r4, r2, r4, lsr #27

00003060 <sqrt@plt>:
    3060:	add	ip, pc, #0, 12
    3064:	add	ip, ip, #36, 20	; 0x24000
    3068:	ldr	pc, [ip, #3492]!	; 0xda4

0000306c <__aeabi_atexit@plt>:
    306c:			; <UNDEFINED> instruction: 0xe7fd4778
    3070:	add	ip, pc, #0, 12
    3074:	add	ip, ip, #36, 20	; 0x24000
    3078:	ldr	pc, [ip, #3480]!	; 0xd98

0000307c <strcasecmp@plt>:
    307c:	add	ip, pc, #0, 12
    3080:	add	ip, ip, #36, 20	; 0x24000
    3084:	ldr	pc, [ip, #3472]!	; 0xd90

00003088 <fdopen@plt>:
    3088:	add	ip, pc, #0, 12
    308c:	add	ip, ip, #36, 20	; 0x24000
    3090:	ldr	pc, [ip, #3464]!	; 0xd88

00003094 <strtol@plt>:
    3094:	add	ip, pc, #0, 12
    3098:	add	ip, ip, #36, 20	; 0x24000
    309c:	ldr	pc, [ip, #3456]!	; 0xd80

000030a0 <free@plt>:
    30a0:			; <UNDEFINED> instruction: 0xe7fd4778
    30a4:	add	ip, pc, #0, 12
    30a8:	add	ip, ip, #36, 20	; 0x24000
    30ac:	ldr	pc, [ip, #3444]!	; 0xd74

000030b0 <fseek@plt>:
    30b0:	add	ip, pc, #0, 12
    30b4:	add	ip, ip, #36, 20	; 0x24000
    30b8:	ldr	pc, [ip, #3436]!	; 0xd6c

000030bc <strncmp@plt>:
    30bc:	add	ip, pc, #0, 12
    30c0:	add	ip, ip, #36, 20	; 0x24000
    30c4:	ldr	pc, [ip, #3428]!	; 0xd64

000030c8 <__aeabi_uidivmod@plt>:
    30c8:	add	ip, pc, #0, 12
    30cc:	add	ip, ip, #36, 20	; 0x24000
    30d0:	ldr	pc, [ip, #3420]!	; 0xd5c

000030d4 <asctime@plt>:
    30d4:	add	ip, pc, #0, 12
    30d8:	add	ip, ip, #36, 20	; 0x24000
    30dc:	ldr	pc, [ip, #3412]!	; 0xd54

000030e0 <exit@plt>:
    30e0:	add	ip, pc, #0, 12
    30e4:	add	ip, ip, #36, 20	; 0x24000
    30e8:	ldr	pc, [ip, #3404]!	; 0xd4c

000030ec <strerror@plt>:
    30ec:	add	ip, pc, #0, 12
    30f0:	add	ip, ip, #36, 20	; 0x24000
    30f4:	ldr	pc, [ip, #3396]!	; 0xd44

000030f8 <stpcpy@plt>:
    30f8:	add	ip, pc, #0, 12
    30fc:	add	ip, ip, #36, 20	; 0x24000
    3100:	ldr	pc, [ip, #3388]!	; 0xd3c

00003104 <strtok@plt>:
    3104:	add	ip, pc, #0, 12
    3108:	add	ip, ip, #36, 20	; 0x24000
    310c:	ldr	pc, [ip, #3380]!	; 0xd34

00003110 <gmtime@plt>:
    3110:	add	ip, pc, #0, 12
    3114:	add	ip, ip, #36, 20	; 0x24000
    3118:	ldr	pc, [ip, #3372]!	; 0xd2c

0000311c <_Znaj@plt>:
    311c:			; <UNDEFINED> instruction: 0xe7fd4778
    3120:	add	ip, pc, #0, 12
    3124:	add	ip, ip, #36, 20	; 0x24000
    3128:	ldr	pc, [ip, #3360]!	; 0xd20

0000312c <abort@plt>:
    312c:	add	ip, pc, #0, 12
    3130:	add	ip, ip, #36, 20	; 0x24000
    3134:	ldr	pc, [ip, #3352]!	; 0xd18

00003138 <setbuf@plt>:
    3138:	add	ip, pc, #0, 12
    313c:	add	ip, ip, #36, 20	; 0x24000
    3140:	ldr	pc, [ip, #3344]!	; 0xd10

00003144 <wcwidth@plt>:
    3144:	add	ip, pc, #0, 12
    3148:	add	ip, ip, #36, 20	; 0x24000
    314c:	ldr	pc, [ip, #3336]!	; 0xd08

00003150 <unlink@plt>:
    3150:	add	ip, pc, #0, 12
    3154:	add	ip, ip, #36, 20	; 0x24000
    3158:	ldr	pc, [ip, #3328]!	; 0xd00

0000315c <realloc@plt>:
    315c:	add	ip, pc, #0, 12
    3160:	add	ip, ip, #36, 20	; 0x24000
    3164:	ldr	pc, [ip, #3320]!	; 0xcf8

00003168 <strcpy@plt>:
    3168:	add	ip, pc, #0, 12
    316c:	add	ip, ip, #36, 20	; 0x24000
    3170:	ldr	pc, [ip, #3312]!	; 0xcf0

00003174 <strcat@plt>:
    3174:	add	ip, pc, #0, 12
    3178:	add	ip, ip, #36, 20	; 0x24000
    317c:	ldr	pc, [ip, #3304]!	; 0xce8

00003180 <ungetc@plt>:
    3180:			; <UNDEFINED> instruction: 0xe7fd4778
    3184:	add	ip, pc, #0, 12
    3188:	add	ip, ip, #36, 20	; 0x24000
    318c:	ldr	pc, [ip, #3292]!	; 0xcdc

00003190 <__stack_chk_fail@plt>:
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #36, 20	; 0x24000
    3198:	ldr	pc, [ip, #3284]!	; 0xcd4

0000319c <__cxa_end_cleanup@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #36, 20	; 0x24000
    31a4:	ldr	pc, [ip, #3276]!	; 0xccc

000031a8 <putc@plt>:
    31a8:			; <UNDEFINED> instruction: 0xe7fd4778
    31ac:	add	ip, pc, #0, 12
    31b0:	add	ip, ip, #36, 20	; 0x24000
    31b4:	ldr	pc, [ip, #3264]!	; 0xcc0

000031b8 <__strcpy_chk@plt>:
    31b8:	add	ip, pc, #0, 12
    31bc:	add	ip, ip, #36, 20	; 0x24000
    31c0:	ldr	pc, [ip, #3256]!	; 0xcb8

000031c4 <getc@plt>:
    31c4:	add	ip, pc, #0, 12
    31c8:	add	ip, ip, #36, 20	; 0x24000
    31cc:	ldr	pc, [ip, #3248]!	; 0xcb0

000031d0 <atan2@plt>:
    31d0:	add	ip, pc, #0, 12
    31d4:	add	ip, ip, #36, 20	; 0x24000
    31d8:	ldr	pc, [ip, #3240]!	; 0xca8

000031dc <strncasecmp@plt>:
    31dc:	add	ip, pc, #0, 12
    31e0:	add	ip, ip, #36, 20	; 0x24000
    31e4:	ldr	pc, [ip, #3232]!	; 0xca0

000031e8 <_ZdaPv@plt>:
    31e8:			; <UNDEFINED> instruction: 0xe7fd4778
    31ec:	add	ip, pc, #0, 12
    31f0:	add	ip, ip, #36, 20	; 0x24000
    31f4:	ldr	pc, [ip, #3220]!	; 0xc94

000031f8 <__aeabi_idivmod@plt>:
    31f8:	add	ip, pc, #0, 12
    31fc:	add	ip, ip, #36, 20	; 0x24000
    3200:	ldr	pc, [ip, #3212]!	; 0xc8c

00003204 <__ctype_b_loc@plt>:
    3204:	add	ip, pc, #0, 12
    3208:	add	ip, ip, #36, 20	; 0x24000
    320c:	ldr	pc, [ip, #3204]!	; 0xc84

00003210 <setlocale@plt>:
    3210:	add	ip, pc, #0, 12
    3214:	add	ip, ip, #36, 20	; 0x24000
    3218:	ldr	pc, [ip, #3196]!	; 0xc7c

0000321c <ferror@plt>:
    321c:	add	ip, pc, #0, 12
    3220:	add	ip, ip, #36, 20	; 0x24000
    3224:	ldr	pc, [ip, #3188]!	; 0xc74

00003228 <__aeabi_uidiv@plt>:
    3228:	add	ip, pc, #0, 12
    322c:	add	ip, ip, #36, 20	; 0x24000
    3230:	ldr	pc, [ip, #3180]!	; 0xc6c

00003234 <fgets@plt>:
    3234:	add	ip, pc, #0, 12
    3238:	add	ip, ip, #36, 20	; 0x24000
    323c:	ldr	pc, [ip, #3172]!	; 0xc64

00003240 <__aeabi_idiv@plt>:
    3240:	add	ip, pc, #0, 12
    3244:	add	ip, ip, #36, 20	; 0x24000
    3248:	ldr	pc, [ip, #3164]!	; 0xc5c

0000324c <fputc@plt>:
    324c:	add	ip, pc, #0, 12
    3250:	add	ip, ip, #36, 20	; 0x24000
    3254:	ldr	pc, [ip, #3156]!	; 0xc54

00003258 <mkstemp64@plt>:
    3258:	add	ip, pc, #0, 12
    325c:	add	ip, ip, #36, 20	; 0x24000
    3260:	ldr	pc, [ip, #3148]!	; 0xc4c

00003264 <fwrite@plt>:
    3264:	add	ip, pc, #0, 12
    3268:	add	ip, ip, #36, 20	; 0x24000
    326c:	ldr	pc, [ip, #3140]!	; 0xc44

00003270 <pathconf@plt>:
    3270:			; <UNDEFINED> instruction: 0xe7fd4778
    3274:	add	ip, pc, #0, 12
    3278:	add	ip, ip, #36, 20	; 0x24000
    327c:	ldr	pc, [ip, #3128]!	; 0xc38

00003280 <memcpy@plt>:
    3280:	add	ip, pc, #0, 12
    3284:	add	ip, ip, #36, 20	; 0x24000
    3288:	ldr	pc, [ip, #3120]!	; 0xc30

0000328c <tan@plt>:
    328c:	add	ip, pc, #0, 12
    3290:	add	ip, ip, #36, 20	; 0x24000
    3294:	ldr	pc, [ip, #3112]!	; 0xc28

00003298 <malloc@plt>:
    3298:	add	ip, pc, #0, 12
    329c:	add	ip, ip, #36, 20	; 0x24000
    32a0:	ldr	pc, [ip, #3104]!	; 0xc20

000032a4 <strlen@plt>:
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #36, 20	; 0x24000
    32ac:	ldr	pc, [ip, #3096]!	; 0xc18

000032b0 <__snprintf_chk@plt>:
    32b0:	add	ip, pc, #0, 12
    32b4:	add	ip, ip, #36, 20	; 0x24000
    32b8:	ldr	pc, [ip, #3088]!	; 0xc10

000032bc <fclose@plt>:
    32bc:	add	ip, pc, #0, 12
    32c0:	add	ip, ip, #36, 20	; 0x24000
    32c4:	ldr	pc, [ip, #3080]!	; 0xc08

000032c8 <write@plt>:
    32c8:			; <UNDEFINED> instruction: 0xe7fd4778
    32cc:	add	ip, pc, #0, 12
    32d0:	add	ip, ip, #36, 20	; 0x24000
    32d4:	ldr	pc, [ip, #3068]!	; 0xbfc

000032d8 <__gxx_personality_v0@plt>:
    32d8:	add	ip, pc, #0, 12
    32dc:	add	ip, ip, #36, 20	; 0x24000
    32e0:	ldr	pc, [ip, #3060]!	; 0xbf4

000032e4 <_exit@plt>:
    32e4:	add	ip, pc, #0, 12
    32e8:	add	ip, ip, #36, 20	; 0x24000
    32ec:	ldr	pc, [ip, #3052]!	; 0xbec

000032f0 <strcmp@plt>:
    32f0:	add	ip, pc, #0, 12
    32f4:	add	ip, ip, #36, 20	; 0x24000
    32f8:	ldr	pc, [ip, #3044]!	; 0xbe4

000032fc <time@plt>:
    32fc:	add	ip, pc, #0, 12
    3300:	add	ip, ip, #36, 20	; 0x24000
    3304:	ldr	pc, [ip, #3036]!	; 0xbdc

00003308 <__errno_location@plt>:
    3308:	add	ip, pc, #0, 12
    330c:	add	ip, ip, #36, 20	; 0x24000
    3310:	ldr	pc, [ip, #3028]!	; 0xbd4

00003314 <putenv@plt>:
    3314:	add	ip, pc, #0, 12
    3318:	add	ip, ip, #36, 20	; 0x24000
    331c:	ldr	pc, [ip, #3020]!	; 0xbcc

00003320 <memchr@plt>:
    3320:	add	ip, pc, #0, 12
    3324:	add	ip, ip, #36, 20	; 0x24000
    3328:	ldr	pc, [ip, #3012]!	; 0xbc4

0000332c <sscanf@plt>:
    332c:	add	ip, pc, #0, 12
    3330:	add	ip, ip, #36, 20	; 0x24000
    3334:	ldr	pc, [ip, #3004]!	; 0xbbc

00003338 <strncpy@plt>:
    3338:			; <UNDEFINED> instruction: 0xe7fd4778
    333c:	add	ip, pc, #0, 12
    3340:	add	ip, ip, #36, 20	; 0x24000
    3344:	ldr	pc, [ip, #2992]!	; 0xbb0

00003348 <fflush@plt>:
    3348:			; <UNDEFINED> instruction: 0xe7fd4778
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #36, 20	; 0x24000
    3354:	ldr	pc, [ip, #2980]!	; 0xba4

00003358 <fopen64@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #36, 20	; 0x24000
    3360:	ldr	pc, [ip, #2972]!	; 0xb9c

00003364 <memcmp@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #36, 20	; 0x24000
    336c:	ldr	pc, [ip, #2964]!	; 0xb94

00003370 <__sprintf_chk@plt>:
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #36, 20	; 0x24000
    3378:	ldr	pc, [ip, #2956]!	; 0xb8c

0000337c <fputs@plt>:
    337c:			; <UNDEFINED> instruction: 0xe7fd4778
    3380:	add	ip, pc, #0, 12
    3384:	add	ip, ip, #36, 20	; 0x24000
    3388:	ldr	pc, [ip, #2944]!	; 0xb80

0000338c <getenv@plt>:
    338c:	add	ip, pc, #0, 12
    3390:	add	ip, ip, #36, 20	; 0x24000
    3394:	ldr	pc, [ip, #2936]!	; 0xb78

00003398 <__libc_start_main@plt>:
    3398:	add	ip, pc, #0, 12
    339c:	add	ip, ip, #36, 20	; 0x24000
    33a0:	ldr	pc, [ip, #2928]!	; 0xb70

000033a4 <__gmon_start__@plt>:
    33a4:	add	ip, pc, #0, 12
    33a8:	add	ip, ip, #36, 20	; 0x24000
    33ac:	ldr	pc, [ip, #2920]!	; 0xb68

000033b0 <strchr@plt>:
    33b0:	add	ip, pc, #0, 12
    33b4:	add	ip, ip, #36, 20	; 0x24000
    33b8:	ldr	pc, [ip, #2912]!	; 0xb60

000033bc <__cxa_finalize@plt>:
    33bc:	add	ip, pc, #0, 12
    33c0:	add	ip, ip, #36, 20	; 0x24000
    33c4:	ldr	pc, [ip, #2904]!	; 0xb58

000033c8 <__printf_chk@plt>:
    33c8:	add	ip, pc, #0, 12
    33cc:	add	ip, ip, #36, 20	; 0x24000
    33d0:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000033d8 <_Znwj@@Base-0xd034>:
    33d8:	blmi	ff595f34 <_ZdlPv@@Base+0xff585ae0>
    33dc:	push	{r1, r3, r4, r5, r6, sl, lr}
    33e0:			; <UNDEFINED> instruction: 0x460c4ff0
    33e4:			; <UNDEFINED> instruction: 0xb09349d4
    33e8:			; <UNDEFINED> instruction: 0x460658d3
    33ec:	svcmi	0x00d34479
    33f0:	ldmdavs	fp, {r0, sp}
    33f4:			; <UNDEFINED> instruction: 0xf04f9311
    33f8:			; <UNDEFINED> instruction: 0xf7ff0300
    33fc:	blmi	ff43f02c <_ZdlPv@@Base+0xff42ebd8>
    3400:	ldrbtmi	r4, [pc], #-2512	; 3408 <__printf_chk@plt+0x40>
    3404:			; <UNDEFINED> instruction: 0xf10d6822
    3408:	ldrbtmi	r0, [r9], #-2340	; 0xfffff6dc
    340c:	ldmpl	fp!, {r2, r8, ip, pc}^
    3410:	tstcc	r8, r8, asr #12
    3414:	stfmip	f1, [ip, #20]
    3418:	movwls	r6, #12314	; 0x301a
    341c:	ldc2	0, cr15, [sl], {13}
    3420:	ldrbtmi	r4, [sp], #-3018	; 0xfffff436
    3424:	strbcc	r4, [r8, #-2506]!	; 0xfffff636
    3428:	msrhi	CPSR_f, #14614528	; 0xdf0000
    342c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3430:	ldmdavs	r8, {r3, r4, r5, r6, r7, sl, lr}
    3434:			; <UNDEFINED> instruction: 0xf7ff9307
    3438:	blmi	ff1fee40 <_ZdlPv@@Base+0xff1ee9ec>
    343c:	movtcc	r4, #50299	; 0xc47b
    3440:	andcs	r9, r0, #402653184	; 0x18000000
    3444:	andls	r4, r0, #45088768	; 0x2b00000
    3448:	strbmi	r4, [r2], -r1, lsr #12
    344c:			; <UNDEFINED> instruction: 0xf00c4630
    3450:	mcrrne	8, 15, pc, r3, cr7	; <UNPREDICTABLE>
    3454:	msrhi	CPSR_fx, r0
    3458:	mcrrle	8, 7, r2, r1, cr7
    345c:	vceq.i8	d18, d0, d30
    3460:	ldmdacc	pc!, {r0, r1, r5, r6, r7, pc}	; <UNPREDICTABLE>
    3464:	vtst.8	d2, d0, d24
    3468:	ldm	pc, {r0, r1, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    346c:	cmpeq	pc, r0, lsl r0	; <UNPREDICTABLE>
    3470:	ldrsbeq	r0, [sp], #13
    3474:	ldrsbeq	r0, [sp], #13
    3478:	ldrsbeq	r0, [sp], #13
    347c:	sbcseq	r0, sp, fp, ror #1
    3480:	ldrdeq	r0, [r4], #13	; <UNPREDICTABLE>
    3484:	ldrsbeq	r0, [sp], #13
    3488:	ldrsbeq	r0, [sp], #13
    348c:	ldrsbeq	r0, [sp], #13
    3490:	ldrsheq	r0, [sp], #1
    3494:	ldrsbeq	r0, [sp], #13
    3498:	ldrsbeq	r0, [sp], #13
    349c:	ldrsbeq	r0, [sp], #13
    34a0:	ldrsbeq	r0, [sp], #13
    34a4:	ldrsbeq	r0, [sp], #13
    34a8:	ldrsbeq	r0, [sp], #13
    34ac:	ldrsbeq	r0, [sp], #13
    34b0:	ldrsbeq	r0, [sp], #13
    34b4:	ldrdeq	r0, [r7], r0	; <UNPREDICTABLE>
    34b8:	ldrsbeq	r0, [sp], #13
    34bc:	ldrdeq	r0, [r2], sp	; <UNPREDICTABLE>
    34c0:	ldrsbeq	r0, [sp], #13
    34c4:	ldrsbeq	r0, [sp], #13
    34c8:	umullseq	r0, r8, sp, r0
    34cc:	ldrsbeq	r0, [sp], #13
    34d0:	sbcseq	r0, sp, sl, ror r0
    34d4:	ldrsbeq	r0, [sp], #13
    34d8:	ldrsbeq	r0, [sp], #13
    34dc:	subeq	r0, r9, r1, ror r0
    34e0:	svcvc	0x0080f5b0
    34e4:	adchi	pc, r0, r0, asr #32
    34e8:	bls	d6360 <_ZdlPv@@Base+0xc5f0c>
    34ec:	ldmpl	fp!, {r2, r3, r4, r7, r8, fp, lr}^
    34f0:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    34f4:			; <UNDEFINED> instruction: 0xf00e6818
    34f8:	andcs	pc, r0, r7, lsr #20
    34fc:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    3500:			; <UNDEFINED> instruction: 0xf8df4b98
    3504:	ldmibmi	r9, {r2, r5, r6, r9, ip, sp, pc}
    3508:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    350c:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    3510:			; <UNDEFINED> instruction: 0xf8da465a
    3514:			; <UNDEFINED> instruction: 0xf7ff0000
    3518:	stmdacs	r1, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    351c:			; <UNDEFINED> instruction: 0xf8dbd103
    3520:	blcs	f528 <__printf_chk@plt+0xc160>
    3524:			; <UNDEFINED> instruction: 0xf10dda8d
    3528:			; <UNDEFINED> instruction: 0xf8da0b30
    352c:	ldrbmi	r1, [r8], -r0
    3530:	cdp2	0, 7, cr15, cr0, cr8, {0}
    3534:	ldrbmi	r4, [r9], -lr, lsl #23
    3538:	ldmpl	fp!, {r1, r2, r3, r7, fp, lr}^
    353c:			; <UNDEFINED> instruction: 0x461a4478
    3540:			; <UNDEFINED> instruction: 0xffe6f008
    3544:			; <UNDEFINED> instruction: 0xf04f4b8c
    3548:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    354c:			; <UNDEFINED> instruction: 0xe778601a
    3550:	andcs	r4, r1, sl, lsl #23
    3554:	ldmpl	fp!, {r1, r3, r7, r8, fp, lr}^
    3558:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    355c:	svc	0x0034f7ff
    3560:	stmmi	r0, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3564:	ldmib	sp, {r8, sp}^
    3568:			; <UNDEFINED> instruction: 0xf8572304
    356c:	andscc	sl, r0, #0
    3570:	ldrdeq	pc, [r0], -sl
    3574:			; <UNDEFINED> instruction: 0xf896f00a
    3578:			; <UNDEFINED> instruction: 0xf47f2800
    357c:			; <UNDEFINED> instruction: 0xf10daf62
    3580:			; <UNDEFINED> instruction: 0xf8da0b30
    3584:	ldrbmi	r1, [r8], -r0
    3588:	cdp2	0, 4, cr15, cr4, cr8, {0}
    358c:			; <UNDEFINED> instruction: 0x46594b78
    3590:	ldmpl	fp!, {r2, r3, r4, r5, r6, fp, lr}^
    3594:			; <UNDEFINED> instruction: 0x461a4478
    3598:			; <UNDEFINED> instruction: 0xffbaf008
    359c:	blmi	1ebd2e8 <_ZdlPv@@Base+0x1eace94>
    35a0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    35a4:			; <UNDEFINED> instruction: 0xe74c649a
    35a8:	andcs	r4, r1, #120, 22	; 0x1e000
    35ac:	ldrvs	r4, [sl], #-1147	; 0xfffffb85
    35b0:	blmi	1dfd2d4 <_ZdlPv@@Base+0x1dece80>
    35b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    35b8:	smlsld	r6, r2, sl, r4
    35bc:			; <UNDEFINED> instruction: 0xf8df4b69
    35c0:	ldmdbmi	r5!, {r2, r4, r6, r7, r8, ip, sp, pc}^
    35c4:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    35c8:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    35cc:	andeq	pc, r4, #-1073741822	; 0xc0000002
    35d0:	ldrdeq	pc, [r0], -sl
    35d4:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    35d8:	tstle	r4, r1, lsl #16
    35dc:	ldrdcc	pc, [r4], -fp
    35e0:			; <UNDEFINED> instruction: 0xf73f2b00
    35e4:			; <UNDEFINED> instruction: 0xf10daf2e
    35e8:			; <UNDEFINED> instruction: 0xf8da0b30
    35ec:	ldrbmi	r1, [r8], -r0
    35f0:	cdp2	0, 1, cr15, cr0, cr8, {0}
    35f4:			; <UNDEFINED> instruction: 0x46594b5e
    35f8:	ldmpl	fp!, {r3, r5, r6, fp, lr}^
    35fc:			; <UNDEFINED> instruction: 0x461a4478
    3600:			; <UNDEFINED> instruction: 0xff86f008
    3604:	andcs	r4, r1, #104448	; 0x19800
    3608:	subsvs	r4, sl, fp, ror r4
    360c:	blmi	157d278 <_ZdlPv@@Base+0x156ce24>
    3610:	tstcs	r0, sl, lsl #4
    3614:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3618:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    361c:	andcs	r4, r1, #99328	; 0x18400
    3620:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3624:	str	r2, [ip, -r0]
    3628:	vst2.16	{d20,d22}, [pc :64]
    362c:	ldrbtmi	r6, [r9], #-232	; 0xffffff18
    3630:			; <UNDEFINED> instruction: 0xf83ef008
    3634:	blmi	12fd250 <_ZdlPv@@Base+0x12ecdfc>
    3638:	ldmpl	fp!, {r1, r2, fp, ip, pc}^
    363c:			; <UNDEFINED> instruction: 0xf00d6819
    3640:	ldrbt	pc, [lr], r5, lsl #18	; <UNPREDICTABLE>
    3644:	ldmpl	fp!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    3648:			; <UNDEFINED> instruction: 0xf00b6818
    364c:	usat	pc, #24, r9, asr #20	; <UNPREDICTABLE>
    3650:			; <UNDEFINED> instruction: 0x46484956
    3654:			; <UNDEFINED> instruction: 0xf00d4479
    3658:	ldmib	sp, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}^
    365c:	addsmi	r3, r3, #-1610612736	; 0xa0000000
    3660:	stmdbls	r9, {r1, r3, r6, r9, fp, ip, lr, pc}
    3664:	bmi	fca7cc <_ZdlPv@@Base+0xfba378>
    3668:	eorscs	r9, sp, sl
    366c:	strbmi	r5, [r8], -r8, asr #9
    3670:	ldmdavs	r9, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    3674:	blx	ff3bf6b2 <_ZdlPv@@Base+0xff3af25e>
    3678:	andcc	lr, sl, #3620864	; 0x374000
    367c:	ble	d940d0 <_ZdlPv@@Base+0xd83c7c>
    3680:	mrrcne	10, 0, r9, r9, cr9	; <UNPREDICTABLE>
    3684:	tstcs	r0, sl, lsl #2
    3688:	stmdals	r9, {r0, r4, r6, r7, sl, ip, lr}
    368c:	ldc2	0, cr15, [ip, #52]	; 0x34
    3690:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3694:			; <UNDEFINED> instruction: 0xf43f2800
    3698:	blmi	d6f1f0 <_ZdlPv@@Base+0xd5ed9c>
    369c:	ldmpl	fp!, {r2, r6, fp, lr}^
    36a0:			; <UNDEFINED> instruction: 0x461a4478
    36a4:			; <UNDEFINED> instruction: 0xf0084619
    36a8:	strb	pc, [sl], r3, lsl #31	; <UNPREDICTABLE>
    36ac:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    36b0:	blx	6bf6e4 <_ZdlPv@@Base+0x6af290>
    36b4:	ldmpl	fp!, {r6, r8, r9, fp, lr}^
    36b8:	adcsmi	r6, r5, #1900544	; 0x1d0000
    36bc:	bl	139f48 <_ZdlPv@@Base+0x129af4>
    36c0:			; <UNDEFINED> instruction: 0xf8540485
    36c4:			; <UNDEFINED> instruction: 0xf0070b04
    36c8:	strcc	pc, [r1, #-2167]	; 0xfffff789
    36cc:	mvnsle	r4, lr, lsr #5
    36d0:			; <UNDEFINED> instruction: 0xf00d4648
    36d4:	bmi	e82380 <_ZdlPv@@Base+0xe71f2c>
    36d8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    36dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    36e0:	subsmi	r9, sl, r1, lsl fp
    36e4:	andcs	sp, r0, sp, lsl r1
    36e8:	pop	{r0, r1, r4, ip, sp, pc}
    36ec:			; <UNDEFINED> instruction: 0x46488ff0
    36f0:	blx	fe03f72e <_ZdlPv@@Base+0xfe02f2da>
    36f4:	strb	r9, [r3, sl, lsl #22]
    36f8:			; <UNDEFINED> instruction: 0xf00d4648
    36fc:	blls	2c24f0 <_ZdlPv@@Base+0x2b209c>
    3700:	stmdami	pc!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3704:			; <UNDEFINED> instruction: 0xf0074478
    3708:	ubfx	pc, r7, #16, #2
    370c:	pushmi	{r0, r1, r8, r9, fp, ip, pc}
    3710:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    3714:	ldmdavs	r8, {r0, r1, r2, r8, r9, fp, ip, pc}
    3718:			; <UNDEFINED> instruction: 0xf916f00e
    371c:			; <UNDEFINED> instruction: 0xf7ff2001
    3720:			; <UNDEFINED> instruction: 0xf7ffece0
    3724:			; <UNDEFINED> instruction: 0x4648ed36
    3728:	blx	fffbf764 <_ZdlPv@@Base+0xfffaf310>
    372c:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    3730:	andeq	r4, r2, r0, lsr #20
    3734:	andeq	r0, r0, ip, lsr r1
    3738:	andeq	r1, r1, r8, ror #30
    373c:	strdeq	r4, [r2], -sl
    3740:	andeq	r0, r0, ip, ror #2
    3744:	strdeq	r5, [r2], -r2
    3748:	andeq	r4, r2, r6, asr #12
    374c:	andeq	r0, r0, ip, lsl #3
    3750:	andeq	r5, r2, sl, lsr #24
    3754:	andeq	r0, r1, r0, lsr #7
    3758:	andeq	r5, r2, r0, asr #23
    375c:	andeq	r0, r0, r8, asr #3
    3760:	andeq	r0, r1, sl, lsl #7
    3764:	andeq	r0, r0, r8, asr r1
    3768:	strdeq	r4, [r2], -r8
    376c:	andeq	pc, r0, lr, ror sp	; <UNPREDICTABLE>
    3770:	muleq	r0, r8, r1
    3774:	andeq	r0, r1, ip, lsr #6
    3778:			; <UNDEFINED> instruction: 0x00024aba
    377c:	andeq	r0, r0, r0, lsl #3
    3780:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    3784:	andeq	r0, r1, ip, ror #4
    3788:	andeq	r5, r2, sl, asr sl
    378c:	andeq	r5, r2, r0, asr sl
    3790:	andeq	r5, r2, r6, asr #20
    3794:	andeq	r4, r2, ip, lsr sl
    3798:	andeq	pc, r0, r2, asr #25
    379c:	andeq	r0, r1, r8, ror #3
    37a0:	strdeq	r4, [r2], -ip
    37a4:	ldrdeq	r5, [r2], -ip
    37a8:	andeq	pc, r0, r2, lsl #18
    37ac:	ldrdeq	r0, [r1], -r4
    37b0:	muleq	r1, r8, r1
    37b4:	andeq	r0, r0, r3, ror #13
    37b8:	strdeq	r0, [r0], -r8
    37bc:	andeq	r4, r2, r2, lsr #14
    37c0:	ldrdeq	r0, [r1], -r4
    37c4:	andeq	r0, r1, sl, ror #2
    37c8:	addlt	fp, r2, r0, ror r5
    37cc:	ldcmi	12, cr4, [r0, #-60]	; 0xffffffc4
    37d0:			; <UNDEFINED> instruction: 0xf104447c
    37d4:	cps	#20
    37d8:			; <UNDEFINED> instruction: 0xf008064c
    37dc:			; <UNDEFINED> instruction: 0xf104fc8d
    37e0:			; <UNDEFINED> instruction: 0xf00c0058
    37e4:	movwcs	pc, #3917	; 0xf4d	; <UNPREDICTABLE>
    37e8:			; <UNDEFINED> instruction: 0x4619461a
    37ec:	strcs	r4, [r1], #-1584	; 0xfffff9d0
    37f0:	ldrbtmi	r9, [sp], #-1024	; 0xfffffc00
    37f4:			; <UNDEFINED> instruction: 0xff9af00c
    37f8:	bmi	1d6418 <_ZdlPv@@Base+0x1c5fc4>
    37fc:	stmiapl	r9!, {r4, r5, r9, sl, lr}^
    3800:	andlt	r4, r2, sl, ror r4
    3804:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3808:	ldclt	7, cr15, [r0], #-1020	; 0xfffffc04
    380c:	andeq	r5, r2, ip, lsr #16
    3810:	andeq	r4, r2, sl, lsl #12
    3814:	andeq	r0, r0, ip, lsr #3
    3818:	andeq	r4, r2, r0, lsl #16
    381c:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
    3820:	ldrbtmi	r4, [ip], #-3341	; 0xfffff2f3
    3824:	addvc	pc, r6, r4, lsl #10
    3828:	strvc	pc, [r0], r4, lsl #10
    382c:	stc2l	0, cr15, [r4], #-32	; 0xffffffe0
    3830:	strtmi	r4, [r0], -sl, lsl #18
    3834:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    3838:	stc2	0, cr15, [r4], #-32	; 0xffffffe0
    383c:			; <UNDEFINED> instruction: 0xf00d4630
    3840:	blmi	20206c <_ZdlPv@@Base+0x1f1c18>
    3844:	ldrtmi	r4, [r0], -r7, lsl #20
    3848:	ldrbtmi	r5, [sl], #-2281	; 0xfffff717
    384c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3850:	stclt	7, cr15, [ip], {255}	; 0xff
    3854:	andeq	r7, r2, r6, lsr r8
    3858:	andeq	r4, r2, r8, asr #11
    385c:	andeq	r0, r1, r6, asr #10
    3860:	andeq	r0, r0, r0, asr #2
    3864:			; <UNDEFINED> instruction: 0x000247b6
    3868:	cfstr32mi	mvfx11, [fp], {56}	; 0x38
    386c:	ldrbtmi	r4, [ip], #-3339	; 0xfffff2f5
    3870:			; <UNDEFINED> instruction: 0x4620447d
    3874:	mcrr2	0, 0, pc, r0, cr8	; <UNPREDICTABLE>
    3878:	tstcs	r0, r9, lsl #22
    387c:	vstmdbne	r0!, {s8-s16}
    3880:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    3884:	stmdbmi	r8, {r0, r5, r6, sp, lr}
    3888:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
    388c:	pop	{r0, r1, r5, r6, r7, r8, sp, lr}
    3890:			; <UNDEFINED> instruction: 0xf7ff4038
    3894:	svclt	0x0000bbeb
    3898:	andeq	r7, r2, sl, lsl r9
    389c:	andeq	r4, r2, ip, lsl #11
    38a0:	andeq	r0, r0, r4, ror r1
    38a4:	andeq	r4, r2, lr, ror r7
    38a8:	andeq	r7, r0, fp, ror lr
    38ac:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    38b0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    38b4:	blt	fedbf8dc <_ZdlPv@@Base+0xfedaf488>
    38b8:	svclt	0x00004770
    38bc:	strdeq	r7, [r2], -sl
    38c0:	andcs	r4, r0, #2048	; 0x800
    38c4:	andsvs	r4, sl, fp, ror r4
    38c8:	svclt	0x00004770
    38cc:	andeq	r8, r2, r8, ror #7
    38d0:	cfstr32mi	mvfx11, [r5], {16}
    38d4:			; <UNDEFINED> instruction: 0x4620447c
    38d8:	stc2	0, cr15, [lr], {8}
    38dc:	pop	{r5, r8, sl, fp, ip}
    38e0:			; <UNDEFINED> instruction: 0xf00c4010
    38e4:	svclt	0x0000becd
    38e8:	andeq	r8, r2, r8, ror #7
    38ec:	addlt	fp, r2, r0, lsl r5
    38f0:	movwcs	r4, #3083	; 0xc0b
    38f4:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
    38f8:	movwls	r4, #2315	; 0x90b
    38fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3900:			; <UNDEFINED> instruction: 0xf00c4620
    3904:	blmi	283558 <_ZdlPv@@Base+0x273104>
    3908:	strtmi	r4, [r0], -r9, lsl #18
    390c:	bmi	254b00 <_ZdlPv@@Base+0x2446ac>
    3910:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    3914:	pop	{r1, ip, sp, pc}
    3918:			; <UNDEFINED> instruction: 0xf7ff4010
    391c:	svclt	0x0000bba7
    3920:	andeq	r8, r2, lr, asr #7
    3924:	andeq	r1, r1, r0, lsr #9
    3928:	andeq	r1, r1, r6, ror #9
    392c:	strdeq	r4, [r2], -r0
    3930:	andeq	r0, r0, ip, lsr #3
    3934:	andeq	r4, r2, lr, ror #13
    3938:	cfstr32mi	mvfx11, [r9], {16}
    393c:			; <UNDEFINED> instruction: 0x4620447c
    3940:	cdp2	0, 12, cr15, cr12, cr11, {0}
    3944:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    3948:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    394c:			; <UNDEFINED> instruction: 0xf7ff4479
    3950:			; <UNDEFINED> instruction: 0xf104eb90
    3954:	pop	{r2, r3}
    3958:			; <UNDEFINED> instruction: 0xf00c4010
    395c:	svclt	0x0000b843
    3960:	andeq	r8, r2, r0, lsl #8
    3964:			; <UNDEFINED> instruction: 0x000246b6
    3968:	andeq	fp, r0, sp, asr sp
    396c:	cfstr32mi	mvfx11, [r7], {16}
    3970:			; <UNDEFINED> instruction: 0x4620447c
    3974:	stc2	0, cr15, [r2], #-48	; 0xffffffd0
    3978:	stmdbmi	r6, {r0, r2, r9, fp, lr}
    397c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    3980:			; <UNDEFINED> instruction: 0x4010e8bd
    3984:			; <UNDEFINED> instruction: 0xf7ff4479
    3988:	svclt	0x0000bb71
    398c:	andeq	r8, r2, r4, lsr #8
    3990:	andeq	r4, r2, r2, lsl #13
    3994:	andeq	ip, r0, sp, ror #11
    3998:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    399c:	bicscc	pc, r8, #13828096	; 0xd30000
    39a0:	ldrbmi	fp, [r0, -r3, lsl #2]!
    39a4:	stcllt	0, cr15, [r6, #48]	; 0x30
    39a8:	andeq	r8, r2, sl, lsl ip
    39ac:	andcs	r4, r0, #7168	; 0x1c00
    39b0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    39b4:			; <UNDEFINED> instruction: 0xf1034c06
    39b8:	stmdbmi	r6, {r2, r3, r4}
    39bc:	stmib	r3, {r2, r3, r4, r5, r6, sl, lr}^
    39c0:	ldrbtmi	r2, [r9], #-1029	; 0xfffffbfb
    39c4:	blmi	141b40 <_ZdlPv@@Base+0x1316ec>
    39c8:	stclt	0, cr15, [r4], #-52	; 0xffffffcc
    39cc:	andeq	r8, r2, lr, ror #31
    39d0:	andeq	r0, r1, r8, lsr #7
    39d4:	andeq	r0, r1, lr, asr #23
    39d8:	addlt	fp, r2, r0, ror r5
    39dc:	stcmi	12, cr4, [sp, #-48]	; 0xffffffd0
    39e0:			; <UNDEFINED> instruction: 0xf104447c
    39e4:	ldrbtmi	r0, [sp], #-1552	; 0xfffff9f0
    39e8:			; <UNDEFINED> instruction: 0xf00d4630
    39ec:	stmdbmi	sl, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    39f0:	ldrtmi	r4, [r0], -sl, lsr #12
    39f4:	strls	r4, [r1, #-1145]	; 0xfffffb87
    39f8:	bl	ec19fc <_ZdlPv@@Base+0xeb15a8>
    39fc:	bls	55e20 <_ZdlPv@@Base+0x459cc>
    3a00:	andseq	pc, r4, r4, lsl #2
    3a04:	andlt	r4, r2, r9, ror r4
    3a08:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3a0c:	bllt	bc1a10 <_ZdlPv@@Base+0xbb15bc>
    3a10:	andeq	r8, r2, r0, ror #31
    3a14:	andeq	r4, r2, sl, lsl r6
    3a18:	andeq	sp, r0, sp, ror #22
    3a1c:	andeq	sp, r0, r5, ror fp
    3a20:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3a24:	bllt	1a3fa4c <_ZdlPv@@Base+0x1a2f5f8>
    3a28:			; <UNDEFINED> instruction: 0x00028fb6
    3a2c:	bleq	3fb70 <_ZdlPv@@Base+0x2f71c>
    3a30:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3a34:	strbtmi	fp, [sl], -r2, lsl #24
    3a38:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3a3c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3a40:	ldrmi	sl, [sl], #776	; 0x308
    3a44:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3a48:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3a4c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3a50:			; <UNDEFINED> instruction: 0xf85a4b06
    3a54:	stmdami	r6, {r0, r1, ip, sp}
    3a58:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3a5c:	ldc	7, cr15, [ip], {255}	; 0xff
    3a60:	bl	1941a64 <_ZdlPv@@Base+0x1931610>
    3a64:	muleq	r2, ip, r3
    3a68:	ldrdeq	r0, [r0], -r4
    3a6c:			; <UNDEFINED> instruction: 0x000001bc
    3a70:	andeq	r0, r0, ip, asr #2
    3a74:	ldr	r3, [pc, #20]	; 3a90 <__printf_chk@plt+0x6c8>
    3a78:	ldr	r2, [pc, #20]	; 3a94 <__printf_chk@plt+0x6cc>
    3a7c:	add	r3, pc, r3
    3a80:	ldr	r2, [r3, r2]
    3a84:	cmp	r2, #0
    3a88:	bxeq	lr
    3a8c:	b	33a4 <__gmon_start__@plt>
    3a90:	andeq	r4, r2, ip, ror r3
    3a94:	andeq	r0, r0, r0, ror #3
    3a98:	blmi	1d5ab8 <_ZdlPv@@Base+0x1c5664>
    3a9c:	bmi	1d4c84 <_ZdlPv@@Base+0x1c4830>
    3aa0:	addmi	r4, r3, #2063597568	; 0x7b000000
    3aa4:	andle	r4, r3, sl, ror r4
    3aa8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3aac:	ldrmi	fp, [r8, -r3, lsl #2]
    3ab0:	svclt	0x00004770
    3ab4:	andeq	r5, r2, r4, asr r5
    3ab8:	andeq	r5, r2, r0, asr r5
    3abc:	andeq	r4, r2, r8, asr r3
    3ac0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3ac4:	stmdbmi	r9, {r3, fp, lr}
    3ac8:	bmi	254cb0 <_ZdlPv@@Base+0x24485c>
    3acc:	bne	254cb8 <_ZdlPv@@Base+0x244864>
    3ad0:	svceq	0x00cb447a
    3ad4:			; <UNDEFINED> instruction: 0x01a1eb03
    3ad8:	andle	r1, r3, r9, asr #32
    3adc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3ae0:	ldrmi	fp, [r8, -r3, lsl #2]
    3ae4:	svclt	0x00004770
    3ae8:	andeq	r5, r2, r8, lsr #10
    3aec:	andeq	r5, r2, r4, lsr #10
    3af0:	andeq	r4, r2, ip, lsr #6
    3af4:	andeq	r0, r0, r4, ror #3
    3af8:	blmi	2b0f20 <_ZdlPv@@Base+0x2a0acc>
    3afc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3b00:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3b04:	blmi	2720b8 <_ZdlPv@@Base+0x261c64>
    3b08:	ldrdlt	r5, [r3, -r3]!
    3b0c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3b10:			; <UNDEFINED> instruction: 0xf7ff6818
    3b14:			; <UNDEFINED> instruction: 0xf7ffec54
    3b18:	blmi	1c3a1c <_ZdlPv@@Base+0x1b35c8>
    3b1c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3b20:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3b24:	strdeq	r5, [r2], -r6
    3b28:	strdeq	r4, [r2], -ip
    3b2c:	andeq	r0, r0, r8, ror #3
    3b30:	strdeq	r4, [r2], -r2
    3b34:	ldrdeq	r5, [r2], -r6
    3b38:	svclt	0x0000e7c4
    3b3c:	andeq	r0, r0, r0
    3b40:	strbcc	pc, [r8, #2256]!	; 0x8d0	; <UNPREDICTABLE>
    3b44:			; <UNDEFINED> instruction: 0xf8c03301
    3b48:	ldrbmi	r3, [r0, -r8, ror #11]!
    3b4c:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    3b50:			; <UNDEFINED> instruction: 0x4604447b
    3b54:	stcvs	3, cr3, [r0], {8}
    3b58:			; <UNDEFINED> instruction: 0xf7ff6023
    3b5c:	vstmiavs	r0!, {s29-s192}
    3b60:			; <UNDEFINED> instruction: 0xf7ffb108
    3b64:	strtmi	lr, [r0], -r4, asr #22
    3b68:	stc2	0, cr15, [r0, #32]
    3b6c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3b70:	andeq	r3, r2, r8, lsl pc
    3b74:			; <UNDEFINED> instruction: 0x4604b510
    3b78:			; <UNDEFINED> instruction: 0xffe8f7ff
    3b7c:			; <UNDEFINED> instruction: 0xf00c4620
    3b80:	strtmi	pc, [r0], -r9, ror #24
    3b84:			; <UNDEFINED> instruction: 0x4620bd10
    3b88:	stc2l	0, cr15, [r4], #-48	; 0xffffffd0
    3b8c:	bl	1c1b90 <_ZdlPv@@Base+0x1b173c>
    3b90:			; <UNDEFINED> instruction: 0x4604b510
    3b94:	blne	fbbb0 <_ZdlPv@@Base+0xeb75c>
    3b98:	blcs	fffcacb0 <_ZdlPv@@Base+0xfffba85c>
    3b9c:	stmdavc	r3, {r0, r1, r2, r3, sl, fp, ip, lr, pc}
    3ba0:	tstcs	sl, fp, ror r1
    3ba4:			; <UNDEFINED> instruction: 0xf7ff4620
    3ba8:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
    3bac:			; <UNDEFINED> instruction: 0x4620d1f3
    3bb0:	bl	1e41bb4 <_ZdlPv@@Base+0x1e31760>
    3bb4:	blne	d4c3c <_ZdlPv@@Base+0xc47e8>
    3bb8:	blcs	fffcacd0 <_ZdlPv@@Base+0xfffba87c>
    3bbc:	andcs	sp, r0, pc, ror #27
    3bc0:	andcs	fp, r1, r0, lsl sp
    3bc4:	svclt	0x0000bd10
    3bc8:			; <UNDEFINED> instruction: 0x460cb570
    3bcc:	strmi	r4, [r5], -r1, lsr #28
    3bd0:	ldrbtmi	r4, [lr], #-2849	; 0xfffff4df
    3bd4:	ldmpl	r2!, {r0, r3, fp, ip, sp, lr}^
    3bd8:			; <UNDEFINED> instruction: 0xb1235c53
    3bdc:	svccc	0x0001f814
    3be0:	blcs	1af34 <_ZdlPv@@Base+0xaae0>
    3be4:			; <UNDEFINED> instruction: 0x4620d1fa
    3be8:			; <UNDEFINED> instruction: 0xffd2f7ff
    3bec:			; <UNDEFINED> instruction: 0xf505b310
    3bf0:			; <UNDEFINED> instruction: 0x462166b9
    3bf4:			; <UNDEFINED> instruction: 0xf00d4630
    3bf8:	stmdavc	r3!, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
    3bfc:	strtmi	fp, [r0], -r3, lsr #3
    3c00:	bl	1441c04 <_ZdlPv@@Base+0x14317b0>
    3c04:			; <UNDEFINED> instruction: 0xf8144404
    3c08:	blcs	292c14 <_ZdlPv@@Base+0x2827c0>
    3c0c:			; <UNDEFINED> instruction: 0xf8d5d00c
    3c10:			; <UNDEFINED> instruction: 0xf8d535cc
    3c14:	addsmi	r2, r3, #208, 10	; 0x34000000
    3c18:			; <UNDEFINED> instruction: 0xf8d5da15
    3c1c:	cfldr64ne	mvdx2, [r8], {200}	; 0xc8
    3c20:			; <UNDEFINED> instruction: 0xf8c5210a
    3c24:	ldrbpl	r0, [r1], #1484	; 0x5cc
    3c28:	ldrbcc	pc, [r4, #2261]	; 0x8d5	; <UNPREDICTABLE>
    3c2c:			; <UNDEFINED> instruction: 0xf8c53301
    3c30:	cfldr64lt	mvdx3, [r0, #-848]!	; 0xfffffcb0
    3c34:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
    3c38:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    3c3c:			; <UNDEFINED> instruction: 0x4619461a
    3c40:	stc2	0, cr15, [lr], {8}
    3c44:			; <UNDEFINED> instruction: 0x4630e7d3
    3c48:			; <UNDEFINED> instruction: 0xf8d4f00d
    3c4c:	strbcc	pc, [ip, #2261]	; 0x8d5	; <UNPREDICTABLE>
    3c50:	svclt	0x0000e7e3
    3c54:	andeq	r4, r2, sl, lsr #4
    3c58:	muleq	r0, r0, r1
    3c5c:	muleq	r0, r8, r1
    3c60:	andeq	pc, r0, lr, lsl r1	; <UNPREDICTABLE>
    3c64:	mvnsmi	lr, sp, lsr #18
    3c68:	mcrrmi	0, 8, fp, r1, cr8
    3c6c:	blmi	1055488 <_ZdlPv@@Base+0x1045034>
    3c70:	ldrbtmi	r4, [ip], #-1544	; 0xfffff9f8
    3c74:	andcs	r4, sl, #15728640	; 0xf00000
    3c78:	stmiapl	r3!, {r0, r8, fp, sp, pc}^
    3c7c:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    3c80:	movwls	r6, #30747	; 0x781b
    3c84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c88:	b	141c8c <_ZdlPv@@Base+0x131838>
    3c8c:	mcrne	4, 0, r4, cr6, cr8, {7}
    3c90:	stflsd	f5, [r1], {63}	; 0x3f
    3c94:	ldrhle	r4, [lr], #-44	; 0xffffffd4
    3c98:	stmdavc	r1!, {r3, r4, r5, r8, r9, fp, lr}
    3c9c:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3ca0:			; <UNDEFINED> instruction: 0xb1235c53
    3ca4:	svccc	0x0001f814
    3ca8:	blcs	1affc <_ZdlPv@@Base+0xaba8>
    3cac:			; <UNDEFINED> instruction: 0x4620d1fa
    3cb0:			; <UNDEFINED> instruction: 0xff6ef7ff
    3cb4:			; <UNDEFINED> instruction: 0xf505b380
    3cb8:			; <UNDEFINED> instruction: 0x462167b9
    3cbc:			; <UNDEFINED> instruction: 0xf00d4638
    3cc0:	stmdavc	r3!, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
    3cc4:			; <UNDEFINED> instruction: 0xf8d5b97b
    3cc8:	ldrtmi	r0, [r0], #-1492	; 0xfffffa2c
    3ccc:	ldrbeq	pc, [r4, #2245]	; 0x8c5	; <UNPREDICTABLE>
    3cd0:	blmi	a16584 <_ZdlPv@@Base+0xa06130>
    3cd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3cd8:	blls	1ddd48 <_ZdlPv@@Base+0x1cd8f4>
    3cdc:	qdaddle	r4, sl, r4
    3ce0:	pop	{r3, ip, sp, pc}
    3ce4:			; <UNDEFINED> instruction: 0x462081f0
    3ce8:	b	ff741cec <_ZdlPv@@Base+0xff731898>
    3cec:			; <UNDEFINED> instruction: 0xf8144404
    3cf0:	blcs	292cfc <_ZdlPv@@Base+0x2828a8>
    3cf4:			; <UNDEFINED> instruction: 0xf8d5d0e7
    3cf8:			; <UNDEFINED> instruction: 0xf8d535cc
    3cfc:	addsmi	r2, r3, #208, 10	; 0x34000000
    3d00:			; <UNDEFINED> instruction: 0xf8d5da14
    3d04:	cfldr64ne	mvdx2, [r9], {200}	; 0xc8
    3d08:	strbne	pc, [ip, #2245]	; 0x8c5	; <UNPREDICTABLE>
    3d0c:	ldrbpl	r2, [r1], #266	; 0x10a
    3d10:	blle	47dc7c <_ZdlPv@@Base+0x46d828>
    3d14:	ldr	r9, [pc, r1, lsl #24]!
    3d18:	ldmdami	fp, {r1, r3, r4, r8, r9, fp, lr}
    3d1c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3d20:			; <UNDEFINED> instruction: 0x461a4478
    3d24:			; <UNDEFINED> instruction: 0xf0084619
    3d28:	bfi	pc, fp, (invalid: 24:4)	; <UNPREDICTABLE>
    3d2c:			; <UNDEFINED> instruction: 0xf00d4638
    3d30:			; <UNDEFINED> instruction: 0xf8d5f861
    3d34:	strb	r3, [r4, ip, asr #11]!
    3d38:	ldrtmi	sl, [r1], -r2, lsl #24
    3d3c:			; <UNDEFINED> instruction: 0xf0084620
    3d40:	blmi	44272c <_ZdlPv@@Base+0x4322d8>
    3d44:			; <UNDEFINED> instruction: 0x46214811
    3d48:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3d4c:			; <UNDEFINED> instruction: 0x461a4478
    3d50:	blx	ff7bfd7a <_ZdlPv@@Base+0xff7af926>
    3d54:	blmi	2fdc4c <_ZdlPv@@Base+0x2ed7f8>
    3d58:			; <UNDEFINED> instruction: 0xf858480d
    3d5c:	ldrbtmi	r3, [r8], #-3
    3d60:			; <UNDEFINED> instruction: 0x4619461a
    3d64:	blx	ff53fd8e <_ZdlPv@@Base+0xff52f93a>
    3d68:			; <UNDEFINED> instruction: 0xf7ffe7b2
    3d6c:	svclt	0x0000ea12
    3d70:	andeq	r4, r2, sl, lsl #3
    3d74:	andeq	r0, r0, ip, lsr r1
    3d78:	andeq	r4, r2, r0, ror r1
    3d7c:	muleq	r0, r0, r1
    3d80:	andeq	r4, r2, r8, lsr #2
    3d84:	muleq	r0, r8, r1
    3d88:	ldrdeq	pc, [r0], -r8
    3d8c:	andeq	pc, r0, ip, ror r0	; <UNPREDICTABLE>
    3d90:	andeq	pc, r0, lr, lsr r0	; <UNPREDICTABLE>
    3d94:			; <UNDEFINED> instruction: 0x460eb570
    3d98:	addlt	r4, r2, r1, lsl r9
    3d9c:			; <UNDEFINED> instruction: 0x4614461d
    3da0:			; <UNDEFINED> instruction: 0xf7ff4479
    3da4:	blmi	3fe844 <_ZdlPv@@Base+0x3ee3f0>
    3da8:	stmdblt	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    3dac:	stfmid	f3, [lr], {102}	; 0x66
    3db0:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
    3db4:	andlt	fp, r2, r9, lsl #2
    3db8:			; <UNDEFINED> instruction: 0x4630bd70
    3dbc:			; <UNDEFINED> instruction: 0xf7ff220a
    3dc0:	rsbvs	lr, r0, sl, ror #18
    3dc4:	ldcllt	0, cr11, [r0, #-8]!
    3dc8:	strtmi	r4, [r9], -r8, lsl #28
    3dcc:	strtmi	r4, [r0], -r8, lsl #20
    3dd0:	ldrbtmi	r5, [sl], #-2459	; 0xfffff665
    3dd4:	movwcc	lr, #2509	; 0x9cd
    3dd8:	ldc2	0, cr15, [r2], {8}
    3ddc:	svclt	0x0000e7eb
    3de0:	muleq	r0, ip, r0
    3de4:	andeq	r4, r2, r4, asr r0
    3de8:	andeq	r5, r2, ip, asr #4
    3dec:	muleq	r0, r8, r1
    3df0:	andeq	pc, r0, r2, ror r0	; <UNPREDICTABLE>
    3df4:			; <UNDEFINED> instruction: 0x4605b570
    3df8:	stmdbmi	lr, {r3, r9, sl, lr}
    3dfc:	ldrmi	fp, [lr], -r2, lsl #1
    3e00:			; <UNDEFINED> instruction: 0x46144479
    3e04:	b	1d41e08 <_ZdlPv@@Base+0x1d319b4>
    3e08:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    3e0c:			; <UNDEFINED> instruction: 0xb12cb920
    3e10:			; <UNDEFINED> instruction: 0xf00d4620
    3e14:	strtvs	pc, [r8], #2521	; 0x9d9
    3e18:	ldcllt	0, cr11, [r0, #-8]!
    3e1c:	ldrtmi	r4, [r0], -r7, lsl #24
    3e20:	stmdbls	r6, {r0, r1, r2, r9, fp, lr}
    3e24:	ldrbtmi	r5, [sl], #-2331	; 0xfffff6e5
    3e28:	movwcc	lr, #2509	; 0x9cd
    3e2c:	blx	ffa3fe56 <_ZdlPv@@Base+0xffa2fa02>
    3e30:	ldcllt	0, cr11, [r0, #-8]!
    3e34:	andeq	pc, r0, ip, rrx
    3e38:	strdeq	r3, [r2], -r2
    3e3c:	muleq	r0, r8, r1
    3e40:	andeq	pc, r0, r2, asr r0	; <UNPREDICTABLE>
    3e44:	strbcc	pc, [r8, #2256]!	; 0x8d0	; <UNPREDICTABLE>
    3e48:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    3e4c:	blcc	702c0 <_ZdlPv@@Base+0x5fe6c>
    3e50:	strbcc	pc, [r8, #2240]!	; 0x8c0	; <UNPREDICTABLE>
    3e54:	blmi	155c1c <_ZdlPv@@Base+0x1457c8>
    3e58:	ldmpl	r3, {r0, r2, fp, lr}^
    3e5c:			; <UNDEFINED> instruction: 0x461a4478
    3e60:			; <UNDEFINED> instruction: 0xf0084619
    3e64:	svclt	0x0000bb55
    3e68:			; <UNDEFINED> instruction: 0x00023fb2
    3e6c:	muleq	r0, r8, r1
    3e70:	andeq	pc, r0, r4, asr #32
    3e74:			; <UNDEFINED> instruction: 0x460cb538
    3e78:	movwne	lr, #2512	; 0x9d0
    3e7c:	stmiblt	fp, {r0, r2, r9, sl, lr}
    3e80:			; <UNDEFINED> instruction: 0xf7ff4620
    3e84:			; <UNDEFINED> instruction: 0x4620ea7e
    3e88:	b	341e8c <_ZdlPv@@Base+0x331a38>
    3e8c:			; <UNDEFINED> instruction: 0xf8144404
    3e90:	blcs	292e9c <_ZdlPv@@Base+0x282a48>
    3e94:	stmdavs	r9!, {r0, r1, ip, lr, pc}
    3e98:			; <UNDEFINED> instruction: 0xf7ff200a
    3e9c:	movwcs	lr, #2440	; 0x988
    3ea0:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    3ea4:			; <UNDEFINED> instruction: 0xf7ff200a
    3ea8:	movwcs	lr, #2434	; 0x982
    3eac:	rsbvs	r6, fp, r9, lsr #16
    3eb0:	svclt	0x0000e7e6
    3eb4:			; <UNDEFINED> instruction: 0x4606b5f8
    3eb8:	strmi	r6, [pc], -r4, asr #16
    3ebc:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    3ec0:			; <UNDEFINED> instruction: 0xd00b42bb
    3ec4:			; <UNDEFINED> instruction: 0x5111e9d3
    3ec8:	svceq	0x00db43eb
    3ecc:	svclt	0x00082900
    3ed0:	tstlt	fp, r0, lsl #6
    3ed4:			; <UNDEFINED> instruction: 0xf7ff6cb8
    3ed8:	teqlt	r8, ip, lsl #20
    3edc:	stccs	8, cr6, [r0], {100}	; 0x64
    3ee0:			; <UNDEFINED> instruction: 0xf8d6d1ed
    3ee4:	cfstr64ne	mvdx5, [fp], #-768	; 0xfffffd00
    3ee8:	strbcc	pc, [r0, #2246]	; 0x8c6	; <UNPREDICTABLE>
    3eec:	ldrbtvs	r4, [sp], #-1576	; 0xfffff9d8
    3ef0:	svclt	0x0000bdf8
    3ef4:	vmov.32	r4, d6[1]
    3ef8:	ldmdbmi	r0, {r8, r9, fp, lr}
    3efc:	cfldrs	mvf4, [pc, #492]	; 40f0 <__printf_chk@plt+0xd28>
    3f00:	bmi	3deb38 <_ZdlPv@@Base+0x3ce6e4>
    3f04:	ldmpl	fp, {r0, r3, r4, r6, fp, ip, lr}
    3f08:	bvc	3f554 <_ZdlPv@@Base+0x2f100>
    3f0c:	bpl	3f560 <_ZdlPv@@Base+0x2f10c>
    3f10:	blvc	ff1ff9f8 <_ZdlPv@@Base+0xff1ef5a4>
    3f14:	blvc	1bf7b8 <_ZdlPv@@Base+0x1af364>
    3f18:	blpl	ff17fa00 <_ZdlPv@@Base+0xff16f5ac>
    3f1c:	blvs	17f940 <_ZdlPv@@Base+0x16f4ec>
    3f20:	blvs	13f800 <_ZdlPv@@Base+0x12f3ac>
    3f24:	blvc	ff1bfb20 <_ZdlPv@@Base+0xff1af6cc>
    3f28:	beq	fe43f78c <_ZdlPv@@Base+0xfe42f338>
    3f2c:	svclt	0x00004770
    3f30:	andeq	r0, r0, r0
    3f34:	subsmi	r0, r2, r0
    3f38:	andeq	r3, r2, r0, lsl #30
    3f3c:	andeq	r0, r0, r4, asr r1
    3f40:	andeq	r0, r0, r8, lsr #2
    3f44:	bvc	4bf58c <_ZdlPv@@Base+0x4af138>
    3f48:	blmi	41678c <_ZdlPv@@Base+0x406338>
    3f4c:	blvs	33f5d0 <_ZdlPv@@Base+0x32f17c>
    3f50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f54:	blvc	ff1ffa3c <_ZdlPv@@Base+0xff1ef5e8>
    3f58:	bpl	3f5ac <_ZdlPv@@Base+0x2f158>
    3f5c:	blvc	1bf800 <_ZdlPv@@Base+0x1af3ac>
    3f60:	blpl	ff17fa48 <_ZdlPv@@Base+0xff16f5f4>
    3f64:	blvs	17f988 <_ZdlPv@@Base+0x16f534>
    3f68:	blmi	3fa48 <_ZdlPv@@Base+0x2f5f4>
    3f6c:	blvs	13f84c <_ZdlPv@@Base+0x12f3f8>
    3f70:	blvc	ff1bfb6c <_ZdlPv@@Base+0xff1af718>
    3f74:	beq	fe43f7d8 <_ZdlPv@@Base+0xfe42f384>
    3f78:	svclt	0x00004770
    3f7c:	andhi	pc, r0, pc, lsr #7
    3f80:	andeq	r0, r0, r0
    3f84:	subsmi	r0, r2, r0
    3f88:	andeq	r3, r2, ip, lsr #29
    3f8c:	andeq	r0, r0, r8, lsr #2
    3f90:	blvs	17f614 <_ZdlPv@@Base+0x16f1c0>
    3f94:	blvc	1bf618 <_ZdlPv@@Base+0x1af1c4>
    3f98:	bleq	1bf820 <_ZdlPv@@Base+0x1af3cc>
    3f9c:	bleq	1ff9a4 <_ZdlPv@@Base+0x1ef550>
    3fa0:	svclt	0x00004770
    3fa4:	andhi	pc, r0, pc, lsr #7
    3fa8:	andeq	r0, r0, r0
    3fac:	rsbmi	r8, r6, r0
    3fb0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    3fb4:	strdmi	r2, [r9], -fp
    3fb8:	blvs	17f63c <_ZdlPv@@Base+0x16f1e8>
    3fbc:	blvc	1bf640 <_ZdlPv@@Base+0x1af1ec>
    3fc0:	bleq	1bf848 <_ZdlPv@@Base+0x1af3f4>
    3fc4:	bleq	1ff9cc <_ZdlPv@@Base+0x1ef578>
    3fc8:	svclt	0x00004770
    3fcc:	andhi	pc, r0, pc, lsr #7
    3fd0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    3fd4:	strdmi	r2, [r9], -fp
    3fd8:	andeq	r0, r0, r0
    3fdc:	rsbmi	r8, r6, r0
    3fe0:	tstcs	r0, r1
    3fe4:	andne	lr, r1, #192, 18	; 0x300000
    3fe8:	smlabtne	r3, r0, r9, lr
    3fec:	svclt	0x00004770
    3ff0:	stmib	r0, {r9, sp}^
    3ff4:	ldrbmi	r1, [r0, -r0, lsl #4]!
    3ff8:			; <UNDEFINED> instruction: 0x4604b538
    3ffc:	and	r4, r2, sp, lsl #12
    4000:			; <UNDEFINED> instruction: 0xf7ff6821
    4004:			; <UNDEFINED> instruction: 0x4628e8d4
    4008:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    400c:	mvnsle	r1, r3, asr #24
    4010:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    4014:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    4018:	stmdblt	fp, {r2, r9, sl, lr}
    401c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4020:	andcs	r6, sl, r1, lsl #16
    4024:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4028:	strtmi	r2, [r0], -r0, lsl #6
    402c:	rscvs	r6, r3, r3, rrx
    4030:	svclt	0x0000bd10
    4034:			; <UNDEFINED> instruction: 0x4604b510
    4038:	stmdavc	fp, {r0, r3, r4, r8, ip, sp, pc}
    403c:			; <UNDEFINED> instruction: 0xf7ffb10b
    4040:	qadd16mi	pc, r0, r9	; <UNPREDICTABLE>
    4044:	svclt	0x0000bd10
    4048:			; <UNDEFINED> instruction: 0x460db538
    404c:	movwne	lr, #2512	; 0x9d0
    4050:	ldmiblt	fp, {r2, r9, sl, lr}
    4054:			; <UNDEFINED> instruction: 0xf7ff2025
    4058:	stmdavs	r1!, {r1, r3, r5, r7, fp, sp, lr, pc}
    405c:			; <UNDEFINED> instruction: 0xf7ff2025
    4060:	stmdavs	r1!, {r1, r2, r5, r7, fp, sp, lr, pc}
    4064:			; <UNDEFINED> instruction: 0xf7ff4628
    4068:	stmdavs	r1!, {r2, r3, r7, r8, fp, sp, lr, pc}
    406c:			; <UNDEFINED> instruction: 0xf7ff200a
    4070:	movwcs	lr, #2206	; 0x89e
    4074:	rsbvs	r4, r3, r0, lsr #12
    4078:	ldclt	0, cr6, [r8, #-908]!	; 0xfffffc74
    407c:			; <UNDEFINED> instruction: 0xf7ff200a
    4080:	stmdavs	r1!, {r1, r2, r4, r7, fp, sp, lr, pc}
    4084:	svclt	0x0000e7e6
    4088:			; <UNDEFINED> instruction: 0x460db538
    408c:	movwne	lr, #2512	; 0x9d0
    4090:	ldmiblt	r3, {r2, r9, sl, lr}
    4094:			; <UNDEFINED> instruction: 0xf7ff2025
    4098:	stmdavs	r1!, {r1, r3, r7, fp, sp, lr, pc}
    409c:			; <UNDEFINED> instruction: 0xf7ff2025
    40a0:	stmdavs	r1!, {r1, r2, r7, fp, sp, lr, pc}
    40a4:			; <UNDEFINED> instruction: 0xf7ff4628
    40a8:	strtmi	lr, [r8], -ip, ror #18
    40ac:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40b0:	strtmi	r4, [r0], -r3, lsl #12
    40b4:	rsbvs	r3, r3, r2, lsl #6
    40b8:	andcs	fp, sl, r8, lsr sp
    40bc:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40c0:	strb	r6, [r7, r1, lsr #16]!
    40c4:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    40c8:	ldmdblt	fp, {r2, r9, sl, lr}
    40cc:	strtmi	r2, [r0], -r0, lsl #6
    40d0:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    40d4:	andcs	r6, sl, r1, lsl #16
    40d8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40dc:	strtmi	r2, [r0], -r0, lsl #6
    40e0:	movwcs	r6, #99	; 0x63
    40e4:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    40e8:			; <UNDEFINED> instruction: 0x4604b570
    40ec:	strmi	r4, [lr], -r8, lsl #12
    40f0:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40f4:	stmiavs	r2!, {r0, r1, r5, r6, fp, sp, lr}
    40f8:	strmi	r6, [r3], #-2081	; 0xfffff7df
    40fc:	addsmi	r4, r3, #5242880	; 0x500000
    4100:	eorcs	sp, r0, ip, lsl #20
    4104:			; <UNDEFINED> instruction: 0xf7ff3501
    4108:	stmdavs	r1!, {r1, r4, r6, fp, sp, lr, pc}
    410c:			; <UNDEFINED> instruction: 0xf7ff4630
    4110:	stmdavs	r3!, {r3, r4, r5, r8, fp, sp, lr, pc}^
    4114:	ldrmi	r4, [sp], #-1568	; 0xfffff9e0
    4118:	ldcllt	0, cr6, [r0, #-404]!	; 0xfffffe6c
    411c:			; <UNDEFINED> instruction: 0xf7ff200a
    4120:	stmdami	r5, {r1, r2, r6, fp, sp, lr, pc}
    4124:	tstcs	r1, r3, lsr #16
    4128:	andcs	r4, r3, #120, 8	; 0x78000000
    412c:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4130:	stmdavs	r1!, {r0, r1, r8, r9, sp}
    4134:	strb	r6, [r4, r3, rrx]!
    4138:	muleq	r0, r8, sp
    413c:			; <UNDEFINED> instruction: 0xf100b570
    4140:	ldmdbmi	r1!, {r3, r5, r9, sl}
    4144:	ldrtmi	r4, [r0], -r5, lsl #12
    4148:			; <UNDEFINED> instruction: 0xf7ff4479
    414c:	stmdbmi	pc!, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4150:			; <UNDEFINED> instruction: 0xf7ff4479
    4154:	stmdbmi	lr!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4158:			; <UNDEFINED> instruction: 0xf7ff4479
    415c:	stmdavs	r3, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4160:	blcs	15978 <_ZdlPv@@Base+0x5524>
    4164:	blmi	af8680 <_ZdlPv@@Base+0xae822c>
    4168:	rscvs	r2, r2, r0, lsl #4
    416c:	cfldrs	mvf4, [r3, #492]	; 0x1ec
    4170:	vmov.f64	d6, #82	; 0x3e900000  0.2812500
    4174:	vneg.f64	d22, d0
    4178:	eorle	pc, r7, r0, lsl sl	; <UNPREDICTABLE>
    417c:	blvc	3fc5c <_ZdlPv@@Base+0x2f808>
    4180:	blpl	7ff804 <_ZdlPv@@Base+0x7ef3b0>
    4184:	blvc	17f9a4 <_ZdlPv@@Base+0x16f550>
    4188:	blvc	ff1ffd84 <_ZdlPv@@Base+0xff1ef930>
    418c:	bne	fe43f9f0 <_ZdlPv@@Base+0xfe42f59c>
    4190:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    4194:	blvs	13f7e8 <_ZdlPv@@Base+0x12f394>
    4198:	blvs	103fc74 <_ZdlPv@@Base+0x102f820>
    419c:	blx	43fd68 <_ZdlPv@@Base+0x42f914>
    41a0:	mrc	0, 5, sp, cr6, cr8, {0}
    41a4:	vldr	d7, [pc]	; 41ac <__printf_chk@plt+0xde4>
    41a8:	vmov.32	d6[0], r5
    41ac:	vmov.f64	d23, #213	; 0xbea80000 -0.3281250
    41b0:	vnmla.f64	d7, d23, d7
    41b4:	stmdbcs	r0, {r4, r7, r9, fp, ip, sp}
    41b8:	blcs	340e0 <_ZdlPv@@Base+0x23c8c>
    41bc:	ldmdbmi	r7, {r1, r4, sl, fp, ip, lr, pc}
    41c0:	pop	{r4, r5, r9, sl, lr}
    41c4:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    41c8:	svclt	0x003ef7ff
    41cc:	mrc2	7, 4, pc, cr2, cr15, {7}
    41d0:	ldrb	r4, [sp, r1, lsl #12]
    41d4:			; <UNDEFINED> instruction: 0xf7ff4628
    41d8:			; <UNDEFINED> instruction: 0x4603feb5
    41dc:	svclt	0x00c82900
    41e0:			; <UNDEFINED> instruction: 0xddec2b00
    41e4:	stmdbmi	lr, {r1, r3, r9, sl, lr}
    41e8:	ldrbtmi	r6, [r9], #-2728	; 0xfffff558
    41ec:	blx	feb4022a <_ZdlPv@@Base+0xfeb2fdd6>
    41f0:	stmdavs	r1, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    41f4:			; <UNDEFINED> instruction: 0xf7fe200a
    41f8:	movwcs	lr, #4058	; 0xfda
    41fc:	ldr	r6, [r2, r3, rrx]!
    4200:	andeq	r0, r0, r0
    4204:	subsmi	r0, r2, r0
    4208:	andeq	lr, r0, ip, ror sp
    420c:	andeq	lr, r0, r4, lsl #27
    4210:	andeq	lr, r0, r8, lsl #27
    4214:	muleq	r2, r0, lr
    4218:	andeq	r4, r2, sl, ror #28
    421c:	andeq	lr, r0, lr, asr sp
    4220:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4224:	ldrlt	r2, [r8, #-2314]!	; 0xfffff6f6
    4228:	strmi	r4, [sp], -r4, lsl #12
    422c:	strtmi	sp, [r0], -r2, lsl #16
    4230:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    4234:	adcscs	r4, sl, r3, lsl #18
    4238:			; <UNDEFINED> instruction: 0xf0074479
    423c:			; <UNDEFINED> instruction: 0x4620fa39
    4240:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    4244:	strdeq	lr, [r0], -r8
    4248:			; <UNDEFINED> instruction: 0x460db538
    424c:	movwcs	lr, #6608	; 0x19d0
    4250:	stmdavs	r1, {r2, r9, sl, lr}
    4254:	ble	254cc4 <_ZdlPv@@Base+0x244870>
    4258:			; <UNDEFINED> instruction: 0xf7fe4628
    425c:	stmdavs	r3!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    4260:	strtmi	r2, [r0], -r0, lsl #4
    4264:	rscvs	r3, r2, r1, lsl #6
    4268:	ldclt	0, cr6, [r8, #-396]!	; 0xfffffe74
    426c:			; <UNDEFINED> instruction: 0xf7fe200a
    4270:	movwcs	lr, #3998	; 0xf9e
    4274:	rsbvs	r6, r3, r1, lsr #16
    4278:	svclt	0x0000e7ee
    427c:	ldrbmi	lr, [r0, sp, lsr #18]!
    4280:	svcmi	0x008a1e16
    4284:	strmi	fp, [r4], -r2, lsl #1
    4288:	ldrbtmi	r4, [pc], #-1549	; 4290 <__printf_chk@plt+0xec8>
    428c:	rscshi	pc, pc, r0, asr #6
    4290:	andcs	r3, r0, r1, lsl #18
    4294:			; <UNDEFINED> instruction: 0x0c06eb01
    4298:	ldmpl	sl!, {r1, r2, r3, sp, lr, pc}
    429c:	abseq<illegal precision>p	f7, f3
    42a0:	ldrsblt	r5, [sl, #-194]!	; 0xffffff3e
    42a4:	svclt	0x00182b5c
    42a8:	svceq	0x0001f1be
    42ac:	mulcc	r2, r8, pc	; <UNPREDICTABLE>
    42b0:	andcc	sp, r1, r0, lsl #18
    42b4:	andle	r4, r9, ip, lsl #11
    42b8:	svccc	0x0001f811
    42bc:			; <UNDEFINED> instruction: 0xf0134a7c
    42c0:	rscle	r0, sl, r0, lsl #31
    42c4:			; <UNDEFINED> instruction: 0xf100458c
    42c8:	mvnsle	r0, r4
    42cc:	svceq	0x0046ebb0
    42d0:	andcc	lr, r1, #212, 18	; 0x350000
    42d4:	b	13de360 <_ZdlPv@@Base+0x13cdf0c>
    42d8:	stclle	12, cr0, [r1, #-280]	; 0xfffffee8
    42dc:	andeq	lr, r3, ip, lsl #22
    42e0:	addsmi	r3, r0, #1
    42e4:			; <UNDEFINED> instruction: 0xf10cdb04
    42e8:	ldrmi	r0, [r4, #3074]	; 0xc02
    42ec:	adcshi	pc, r4, r0, asr #6
    42f0:	vrshr.s64	d4, d3, #64
    42f4:	eorscs	r8, ip, sl, lsr #1
    42f8:	svc	0x0058f7fe
    42fc:	cdpcs	8, 0, cr6, cr0, cr3, {3}
    4300:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4304:	ldcle	0, cr6, [lr, #-396]	; 0xfffffe74
    4308:	stccc	15, cr4, [r1, #-424]	; 0xfffffe58
    430c:			; <UNDEFINED> instruction: 0xf04f442e
    4310:	ldrbtmi	r0, [pc], #-2048	; 4318 <__printf_chk@plt+0xf50>
    4314:			; <UNDEFINED> instruction: 0xf815e00a
    4318:	ldrtmi	r2, [r9], -r1, lsl #30
    431c:	blx	54035a <_ZdlPv@@Base+0x52ff06>
    4320:	adcmi	r6, lr, #6488064	; 0x630000
    4324:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
    4328:	andle	r6, ip, r3, rrx
    432c:	movwcc	r6, #6306	; 0x18a2
    4330:	addsmi	r6, r3, #32, 16	; 0x200000
    4334:	strmi	sp, [r1], -pc, ror #23
    4338:			; <UNDEFINED> instruction: 0xf7fe200a
    433c:	stmdavs	r0!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4340:	andhi	pc, r4, r4, asr #17
    4344:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4348:			; <UNDEFINED> instruction: 0xf7fe203e
    434c:	stmdavs	r3!, {r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    4350:	rsbvs	r3, r3, r1, lsl #6
    4354:	strtmi	r2, [r0], -r0, lsl #6
    4358:	andlt	r6, r2, r3, ror #1
    435c:			; <UNDEFINED> instruction: 0x87f0e8bd
    4360:			; <UNDEFINED> instruction: 0x0c03eb00
    4364:	stfeqd	f7, [r1], {12}
    4368:	ble	16959c0 <_ZdlPv@@Base+0x168556c>
    436c:	addsmi	r3, sl, #67108864	; 0x4000000
    4370:	addhi	pc, r6, r0, asr #6
    4374:			; <UNDEFINED> instruction: 0xf7fe2028
    4378:	stmdavs	r3!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    437c:			; <UNDEFINED> instruction: 0xf1032e00
    4380:	rsbvs	r0, r3, r1, lsl #6
    4384:			; <UNDEFINED> instruction: 0xf8dfdd45
    4388:	stfccd	f0, [r1, #-192]	; 0xffffff40
    438c:	stmdbeq	r6, {r0, r2, r8, r9, fp, sp, lr, pc}
    4390:			; <UNDEFINED> instruction: 0xe01e44f8
    4394:	ldmpl	sl!, {r1, r2, r6, r9, fp, lr}
    4398:	andcs	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
    439c:			; <UNDEFINED> instruction: 0xf1aab302
    43a0:			; <UNDEFINED> instruction: 0xf1ba0228
    43a4:	svclt	0x00180f5c
    43a8:	svclt	0x00942a01
    43ac:	andcs	r2, r0, #268435456	; 0x10000000
    43b0:	movwcc	sp, #10307	; 0x2843
    43b4:	ble	1614e88 <_ZdlPv@@Base+0x1604a34>
    43b8:			; <UNDEFINED> instruction: 0xf7fe205c
    43bc:	stmdavs	r1!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    43c0:			; <UNDEFINED> instruction: 0xf7fe4650
    43c4:	andcs	lr, r2, #244, 28	; 0xf40
    43c8:	strbmi	r6, [sp, #-2147]	; 0xfffff79d
    43cc:	rsbvs	r4, r3, r3, lsl r4
    43d0:			; <UNDEFINED> instruction: 0xf815d01f
    43d4:	stmiavs	r6!, {r0, r8, r9, sl, fp, sp, pc}
    43d8:	svceq	0x0080f01a
    43dc:	sbcsle	r6, r9, r1, lsr #16
    43e0:	adcsmi	r3, r3, #4, 6	; 0x10000000
    43e4:	subscs	sp, ip, r9, lsl #22
    43e8:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    43ec:	andcs	r6, sl, r1, lsr #16
    43f0:	mrc	7, 6, APSR_nzcv, cr12, cr14, {7}
    43f4:	movwcs	r6, #2081	; 0x821
    43f8:	ldrbmi	r6, [r2], -r3, rrx
    43fc:	strbmi	r4, [r1], -r8, lsl #12
    4400:	blx	fe8c043c <_ZdlPv@@Base+0xfe8affe8>
    4404:	strbmi	r6, [sp, #-2147]	; 0xfffff79d
    4408:	andeq	pc, r4, #79	; 0x4f
    440c:	rsbvs	r4, r3, r3, lsl r4
    4410:	stmdavs	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    4414:			; <UNDEFINED> instruction: 0xf7fe2029
    4418:	stmdavs	r3!, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    441c:	rsbvs	r3, r3, r1, lsl #6
    4420:	mulcc	r1, r8, r7
    4424:	ble	fe854e6c <_ZdlPv@@Base+0xfe844a18>
    4428:			; <UNDEFINED> instruction: 0xf7fe200a
    442c:	andcs	lr, r0, r0, asr #29
    4430:	movwcs	r6, #6306	; 0x18a2
    4434:	rsbvs	r6, r0, r1, lsr #16
    4438:	movwcc	lr, #6041	; 0x1799
    443c:	ble	a14f10 <_ZdlPv@@Base+0xa04abc>
    4440:			; <UNDEFINED> instruction: 0xf7fe4650
    4444:	andcs	lr, r1, #180, 28	; 0xb40
    4448:			; <UNDEFINED> instruction: 0x200ae7be
    444c:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    4450:	stmdavs	r1!, {r8, r9, sp}
    4454:	strb	r6, [lr, -r3, rrx]
    4458:			; <UNDEFINED> instruction: 0xf7fe200a
    445c:	andcs	lr, r0, r8, lsr #29
    4460:	strmi	r6, [r3], -r2, lsr #17
    4464:	rsbvs	r6, r0, r1, lsr #16
    4468:	subscs	lr, ip, r2, asr #14
    446c:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    4470:	andcs	r6, sl, r1, lsr #16
    4474:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    4478:	stmdavs	r1!, {r8, r9, sp}
    447c:	ldr	r6, [fp, r3, rrx]
    4480:			; <UNDEFINED> instruction: 0xf7fe200a
    4484:	movwcs	lr, #3732	; 0xe94
    4488:	rsbvs	r6, r3, r1, lsr #16
    448c:	andcs	lr, r0, r2, ror r7
    4490:	subscs	lr, ip, ip, lsl r7
    4494:			; <UNDEFINED> instruction: 0xf7fe9201
    4498:	stmdavs	r1!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    449c:			; <UNDEFINED> instruction: 0xf7fe200a
    44a0:	bls	7fec0 <_ZdlPv@@Base+0x6fa6c>
    44a4:	rsbvs	r6, r2, r1, lsr #16
    44a8:	svclt	0x0000e7ca
    44ac:	andeq	r3, r2, r2, ror fp
    44b0:	strdeq	r0, [r0], -ip
    44b4:	andeq	lr, r0, lr, lsr ip
    44b8:	andeq	lr, r0, r8, asr #23
    44bc:			; <UNDEFINED> instruction: 0xc098f8df
    44c0:	ldrblt	r2, [r0, #-524]!	; 0xfffffdf4
    44c4:	cfstrsmi	mvf4, [r5, #-1008]!	; 0xfffffc10
    44c8:	cdpge	0, 0, cr11, cr2, cr6, {4}
    44cc:	tstls	r0, r4, lsr #22
    44d0:			; <UNDEFINED> instruction: 0xf85c4604
    44d4:	ldrbtmi	r5, [fp], #-5
    44d8:	ldrtmi	r2, [r0], -r1, lsl #2
    44dc:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    44e0:	streq	pc, [r0, #-79]	; 0xffffffb1
    44e4:	svc	0x0044f7fe
    44e8:			; <UNDEFINED> instruction: 0xf7fe4630
    44ec:	stmdavs	r3!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    44f0:	blcs	1e880 <_ZdlPv@@Base+0xe42c>
    44f4:	stcle	6, cr4, [r1, #-20]!	; 0xffffffec
    44f8:	stmiavs	r0!, {r0, r1, sl, lr}
    44fc:	stmdavs	r1!, {r0, r1, r4, sl, lr}
    4500:	lfmle	f4, 4, [pc], {131}	; 0x83
    4504:			; <UNDEFINED> instruction: 0x4630b992
    4508:	svc	0x003af7fe
    450c:	movwcs	r4, #6677	; 0x1a15
    4510:	blmi	49c8a4 <_ZdlPv@@Base+0x48c450>
    4514:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    4518:	rsbvs	r4, r0, r8, lsr #8
    451c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4520:	subsmi	r9, sl, r5, lsl #22
    4524:			; <UNDEFINED> instruction: 0x4620d116
    4528:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    452c:			; <UNDEFINED> instruction: 0xf7fe2020
    4530:	ldmib	r4, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    4534:	movwcc	r1, #4864	; 0x1300
    4538:	strb	r6, [r4, r3, rrx]!
    453c:	bcs	1e5c8 <_ZdlPv@@Base+0xe174>
    4540:	ldrb	sp, [r3, r1, ror #1]!
    4544:			; <UNDEFINED> instruction: 0xf7fe200a
    4548:	movwcs	lr, #3634	; 0xe32
    454c:	rsbvs	r6, r3, r1, lsr #16
    4550:	ldrb	r6, [r8, r3, ror #1]
    4554:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    4558:	andeq	r3, r2, r8, lsr r9
    455c:	andeq	r0, r0, ip, lsr r1
    4560:			; <UNDEFINED> instruction: 0x0000edb6
    4564:	andeq	r3, r2, r8, ror #17
    4568:			; <UNDEFINED> instruction: 0x4604b570
    456c:	stmdbvs	r1!, {r3, r9, sl, lr}
    4570:	blx	18405a4 <_ZdlPv@@Base+0x1830150>
    4574:			; <UNDEFINED> instruction: 0xf7fe4606
    4578:	stmdavs	r3!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    457c:	blcs	1e90c <_ZdlPv@@Base+0xe4b8>
    4580:	ldcle	6, cr4, [r8, #-20]	; 0xffffffec
    4584:	stmiavs	r0!, {r0, r1, sl, lr}
    4588:	stmdavs	r1!, {r0, r1, r4, sl, lr}
    458c:	lfmle	f4, 4, [r6], {131}	; 0x83
    4590:	ldrtmi	fp, [r0], -sl, asr #18
    4594:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    4598:	andcs	r6, r1, #6488064	; 0x630000
    459c:	ldrmi	r4, [sp], #-1568	; 0xfffff9e0
    45a0:	rsbvs	r6, r5, r2, ror #1
    45a4:	eorcs	fp, r0, r0, ror sp
    45a8:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    45ac:	movwne	lr, #2516	; 0x9d4
    45b0:	rsbvs	r3, r3, r1, lsl #6
    45b4:	stmdavs	r1!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    45b8:	rscle	r2, sl, r0, lsl #20
    45bc:	strdcs	lr, [sl], -r3
    45c0:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    45c4:	stmdavs	r1!, {r8, r9, sp}
    45c8:	rscvs	r6, r3, r3, rrx
    45cc:	svclt	0x0000e7e1
    45d0:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    45d4:	cdpge	12, 0, cr4, cr3, cr12, {1}
    45d8:	addcs	r4, r0, #44, 18	; 0xb0000
    45dc:	blmi	b157d4 <_ZdlPv@@Base+0xb05380>
    45e0:	ldrtmi	r4, [r0], -r5, lsl #12
    45e4:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    45e8:			; <UNDEFINED> instruction: 0x91236809
    45ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    45f0:	bleq	3fc2c <_ZdlPv@@Base+0x2f7d8>
    45f4:			; <UNDEFINED> instruction: 0xf7fe2101
    45f8:			; <UNDEFINED> instruction: 0x4630eebc
    45fc:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    4600:	vmlane.f64	d26, d4, d20
    4604:			; <UNDEFINED> instruction: 0xf8134423
    4608:	blcs	c13820 <_ZdlPv@@Base+0xc033cc>
    460c:	ldmdbne	r2!, {r0, r2, r8, ip, lr, pc}
    4610:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
    4614:	blcs	c13620 <_ZdlPv@@Base+0xc031cc>
    4618:	blcs	bb8a08 <_ZdlPv@@Base+0xba85b4>
    461c:	svclt	0x0018686b
    4620:	bge	91162c <_ZdlPv@@Base+0x9011d8>
    4624:	strtmi	r2, [r2], #-1792	; 0xfffff900
    4628:	stmiavs	r8!, {r0, r1, r3, r4, r5, r7, r9, lr}^
    462c:			; <UNDEFINED> instruction: 0xf8026829
    4630:	stcle	12, cr7, [r4, #-528]	; 0xfffffdf0
    4634:	strtmi	r6, [r3], #-2218	; 0xfffff756
    4638:	addsmi	r4, r3, #50331648	; 0x3000000
    463c:	ldmiblt	r0, {r0, r1, r3, r4, sl, fp, ip, lr, pc}
    4640:			; <UNDEFINED> instruction: 0xf7fe4630
    4644:	bmi	5000c4 <_ZdlPv@@Base+0x4efc70>
    4648:	rscvs	r2, fp, r1, lsl #6
    464c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    4650:	strtmi	r6, [r0], #-2152	; 0xfffff798
    4654:	ldmpl	r3, {r3, r5, r6, sp, lr}^
    4658:	blls	8de6c8 <_ZdlPv@@Base+0x8ce274>
    465c:	tstle	r1, sl, asr r0
    4660:	eorlt	r4, r5, r8, lsr #12
    4664:	strdcs	fp, [r0], -r0	; <UNPREDICTABLE>
    4668:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    466c:	movwne	lr, #2517	; 0x9d5
    4670:	rsbvs	r3, fp, r1, lsl #6
    4674:	andcs	lr, sl, r4, ror #15
    4678:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    467c:	rsbvs	r6, pc, r9, lsr #16
    4680:	ldrb	r6, [sp, pc, ror #1]
    4684:	stc	7, cr15, [r4, #1016]	; 0x3f8
    4688:	andeq	r3, r2, r0, lsr #16
    468c:	andeq	r0, r0, ip, lsr r1
    4690:	andeq	lr, r0, sl, ror r9
    4694:	andeq	r3, r2, lr, lsr #15
    4698:			; <UNDEFINED> instruction: 0x4604b570
    469c:	strmi	r4, [sp], -r8, lsl #12
    46a0:	mcr	7, 0, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    46a4:	stmiavs	r2!, {r0, r1, r5, r6, fp, sp, lr}^
    46a8:	stmdavs	r1!, {r8, r9, fp, sp}
    46ac:	stcle	6, cr4, [r4, #-24]	; 0xffffffe8
    46b0:	stmiavs	r0!, {r0, r1, sl, lr}
    46b4:	addmi	r4, r3, #318767104	; 0x13000000
    46b8:	stmdblt	sl, {r1, r4, sl, fp, ip, lr, pc}^
    46bc:			; <UNDEFINED> instruction: 0xf7fe4628
    46c0:	stmdavs	r3!, {r5, r6, r9, sl, fp, sp, lr, pc}^
    46c4:	strtmi	r2, [r0], -r1, lsl #4
    46c8:	rscvs	r4, r2, lr, lsl r4
    46cc:	ldcllt	0, cr6, [r0, #-408]!	; 0xfffffe68
    46d0:			; <UNDEFINED> instruction: 0xf7fe2020
    46d4:	ldmib	r4, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    46d8:	movwcc	r1, #4864	; 0x1300
    46dc:	strb	r6, [sp, r3, rrx]!
    46e0:			; <UNDEFINED> instruction: 0xf7fe200a
    46e4:	movwcs	lr, #3428	; 0xd64
    46e8:	rsbvs	r6, r3, r1, lsr #16
    46ec:	strb	r6, [r5, r3, ror #1]!
    46f0:	mvnsmi	lr, sp, lsr #18
    46f4:			; <UNDEFINED> instruction: 0xf8df4617
    46f8:	strmi	r8, [ip], -ip, lsr #1
    46fc:	strmi	r4, [r6], -sl, lsr #26
    4700:	stmdavc	fp, {r3, r4, r5, r6, r7, sl, lr}
    4704:	andpl	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    4708:			; <UNDEFINED> instruction: 0xb1225cea
    470c:	svccc	0x0001f814
    4710:	stmdbcs	r0, {r0, r3, r5, r6, r7, sl, fp, ip, lr}
    4714:	blcs	38f04 <_ZdlPv@@Base+0x28ab0>
    4718:			; <UNDEFINED> instruction: 0x4620d039
    471c:	blx	e42720 <_ZdlPv@@Base+0xe322cc>
    4720:	ldmvs	r9!, {r3, r4, r6, r8, r9, ip, sp, pc}
    4724:	eoreq	pc, r8, r6, lsl #2
    4728:			; <UNDEFINED> instruction: 0xff1ef7ff
    472c:			; <UNDEFINED> instruction: 0xf7ff68f9
    4730:	ldmdbmi	lr, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4734:			; <UNDEFINED> instruction: 0xf7ff4479
    4738:	stmdavc	r3!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    473c:	tstlt	r3, r5, lsl #12
    4740:			; <UNDEFINED> instruction: 0xf7ff4621
    4744:	ldmdbmi	sl, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    4748:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    474c:			; <UNDEFINED> instruction: 0xffa4f7ff
    4750:	ldrbne	pc, [r4, #2262]	; 0x8d6	; <UNPREDICTABLE>
    4754:	mvnscc	pc, #79	; 0x4f
    4758:	stmib	r6, {r9, sp}^
    475c:			; <UNDEFINED> instruction: 0xf8c6336f
    4760:			; <UNDEFINED> instruction: 0xf8c631c4
    4764:			; <UNDEFINED> instruction: 0xf8c631cc
    4768:			; <UNDEFINED> instruction: 0xf8c621a4
    476c:	ldmdblt	r1, {r2, r3, r4, r5, r7, r8, sl, sp}
    4770:			; <UNDEFINED> instruction: 0xf8c62301
    4774:	pop	{r2, r4, r6, r7, r8, sl, ip, sp}
    4778:	blmi	3a4f40 <_ZdlPv@@Base+0x394aec>
    477c:			; <UNDEFINED> instruction: 0xf858480e
    4780:	ldrbtmi	r3, [r8], #-3
    4784:			; <UNDEFINED> instruction: 0x4619461a
    4788:	cdp2	0, 14, cr15, cr10, cr7, {0}
    478c:	blmi	27e6b8 <_ZdlPv@@Base+0x26e264>
    4790:			; <UNDEFINED> instruction: 0xf858480a
    4794:	ldrbtmi	r3, [r8], #-3
    4798:	ldrhmi	lr, [r0, #141]!	; 0x8d
    479c:			; <UNDEFINED> instruction: 0x4619461a
    47a0:	cdplt	0, 11, cr15, cr6, cr7, {0}
    47a4:	strdeq	r3, [r2], -ip
    47a8:	muleq	r0, r0, r1
    47ac:	muleq	r0, ip, r8
    47b0:	andeq	lr, r0, lr, lsl #17
    47b4:	muleq	r0, r8, r1
    47b8:	andeq	lr, r0, sl, lsl #16
    47bc:	ldrdeq	lr, [r0], -r2
    47c0:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    47c4:	mvnsmi	lr, sp, lsr #18
    47c8:	cfstrsmi	mvf4, [r9, #-1008]!	; 0xfffffc10
    47cc:	stmdavc	fp, {r1, r2, r9, sl, lr}
    47d0:			; <UNDEFINED> instruction: 0x460c4617
    47d4:	andeq	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    47d8:	smlawtlt	r2, r2, ip, r5
    47dc:	svccc	0x0001f814
    47e0:	stmdbcs	r0, {r0, r6, r7, sl, fp, ip, lr}
    47e4:			; <UNDEFINED> instruction: 0x4621d1fa
    47e8:			; <UNDEFINED> instruction: 0xf811b3a3
    47ec:			; <UNDEFINED> instruction: 0xf0033f01
    47f0:	cfstr32cs	mvfx0, [r0, #-892]	; 0xfffffc84
    47f4:	blcs	2b445c <_ZdlPv@@Base+0x2a4008>
    47f8:			; <UNDEFINED> instruction: 0xf106d1f7
    47fc:	ldmvs	r9!, {r3, r5, r8, sl}
    4800:			; <UNDEFINED> instruction: 0xf7ff4628
    4804:	ldmvs	r9!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    4808:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    480c:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    4810:			; <UNDEFINED> instruction: 0xff42f7ff
    4814:			; <UNDEFINED> instruction: 0xf506462a
    4818:			; <UNDEFINED> instruction: 0x462160bb
    481c:	blx	fe6c0836 <_ZdlPv@@Base+0xfe6b03e2>
    4820:			; <UNDEFINED> instruction: 0x46284915
    4824:			; <UNDEFINED> instruction: 0xf7ff4479
    4828:			; <UNDEFINED> instruction: 0xf8d6ff37
    482c:			; <UNDEFINED> instruction: 0xf04f15d4
    4830:	andcs	r3, r0, #-67108861	; 0xfc000003
    4834:	cmncc	pc, #3244032	; 0x318000
    4838:	biccc	pc, r4, r6, asr #17
    483c:	biccc	pc, ip, r6, asr #17
    4840:			; <UNDEFINED> instruction: 0x21a4f8c6
    4844:	ldrcs	pc, [ip, #2246]!	; 0x8c6
    4848:	movwcs	fp, #6417	; 0x1911
    484c:	ldrbcc	pc, [r4, #2246]	; 0x8c6	; <UNPREDICTABLE>
    4850:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4854:	stmdami	sl, {r0, r3, r8, r9, fp, lr}
    4858:	ldrhmi	lr, [r0, #141]!	; 0x8d
    485c:			; <UNDEFINED> instruction: 0xf85c4478
    4860:	ldrmi	r3, [sl], -r3
    4864:			; <UNDEFINED> instruction: 0xf0074619
    4868:	svclt	0x0000be53
    486c:	andeq	r3, r2, r4, lsr r6
    4870:	muleq	r0, r0, r1
    4874:	andeq	lr, r0, r2, asr #15
    4878:			; <UNDEFINED> instruction: 0x0000e7b4
    487c:	muleq	r0, r8, r1
    4880:	andeq	lr, r0, r4, lsl #15
    4884:	svcmi	0x00f0e92d
    4888:	stmdavc	fp, {r2, r3, r9, sl, lr}
    488c:	stmibmi	r9!, {r1, r2, r4, r9, sl, lr}
    4890:	bmi	fea70adc <_ZdlPv@@Base+0xfea60688>
    4894:	svclt	0x00182b0a
    4898:	ldrbtmi	r2, [r9], #-2848	; 0xfffff4e0
    489c:	stcmi	0, cr9, [r7, #4]!
    48a0:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
    48a4:	andls	r6, pc, #1179648	; 0x120000
    48a8:	andeq	pc, r0, #79	; 0x4f
    48ac:			; <UNDEFINED> instruction: 0xf814d105
    48b0:	blcs	8144bc <_ZdlPv@@Base+0x804068>
    48b4:	blcs	2b451c <_ZdlPv@@Base+0x2a40c8>
    48b8:			; <UNDEFINED> instruction: 0xf013d0f9
    48bc:			; <UNDEFINED> instruction: 0x46270fdf
    48c0:	adcs	sp, r1, r5, lsl #2
    48c4:			; <UNDEFINED> instruction: 0xf013783b
    48c8:			; <UNDEFINED> instruction: 0xf0000fdf
    48cc:	blcs	2a4b88 <_ZdlPv@@Base+0x294734>
    48d0:			; <UNDEFINED> instruction: 0xf107463a
    48d4:	mvnsle	r0, r1, lsl #14
    48d8:	andsvc	r2, r3, r0, lsl #6
    48dc:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    48e0:	beq	440d1c <_ZdlPv@@Base+0x4308c8>
    48e4:	bleq	40a28 <_ZdlPv@@Base+0x305d4>
    48e8:			; <UNDEFINED> instruction: 0xf10be007
    48ec:	svcls	0x00040b01
    48f0:	svceq	0x0006f1bb
    48f4:	svceq	0x0004f849
    48f8:	andcs	sp, sl, #17
    48fc:			; <UNDEFINED> instruction: 0x46384651
    4900:	bl	ff242900 <_ZdlPv@@Base+0xff2324ac>
    4904:	mvnsle	r2, r0, lsl #16
    4908:	adcsmi	r9, fp, #4, 22	; 0x1000
    490c:			; <UNDEFINED> instruction: 0xf10bd007
    4910:	ldrmi	r0, [pc], -r1, lsl #22
    4914:	svceq	0x0006f1bb
    4918:	svceq	0x0004f849
    491c:	stmibmi	r8, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4920:	stmdapl	r9!, {r1, r3, r4, r5, fp, ip, sp, lr}^
    4924:	orrlt	r5, r9, r9, lsl #25
    4928:			; <UNDEFINED> instruction: 0xf0017879
    492c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7}
    4930:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4934:	blmi	fe0f8d64 <_ZdlPv@@Base+0xfe0e8910>
    4938:	stmiapl	fp!, {r0, r1, r7, fp, lr}^
    493c:			; <UNDEFINED> instruction: 0x461a4478
    4940:			; <UNDEFINED> instruction: 0xf0074619
    4944:	rsb	pc, r3, r5, ror #27
    4948:	svccs	0x0001f817
    494c:	svclt	0x00182a20
    4950:	rscsle	r2, r9, sl, lsl #20
    4954:	svceq	0x0004f1bb
    4958:	bcs	3bf10 <_ZdlPv@@Base+0x2babc>
    495c:	addhi	pc, r1, r0, asr #32
    4960:	stmdals	sp, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4964:	svceq	0x0000f1b9
    4968:	sbchi	pc, r3, r0, asr #6
    496c:	svceq	0x0000f1b8
    4970:			; <UNDEFINED> instruction: 0xf1bbbfd8
    4974:			; <UNDEFINED> instruction: 0xf0000f06
    4978:			; <UNDEFINED> instruction: 0xf8dd80af
    497c:	bls	2eca14 <_ZdlPv@@Base+0x2dc5c0>
    4980:			; <UNDEFINED> instruction: 0xf0004592
    4984:	svcls	0x000a80c3
    4988:	addmi	r9, pc, #12, 18	; 0x30000
    498c:	sbchi	pc, r7, r0
    4990:	svceq	0x0005f1bb
    4994:	movweq	lr, #43938	; 0xaba2
    4998:	bl	fe8695a8 <_ZdlPv@@Base+0xfe859154>
    499c:	movwls	r0, #13063	; 0x3307
    49a0:	ldmvs	r3!, {r2, r3, r5, r6, ip, lr, pc}^
    49a4:	movweq	lr, #35747	; 0x8ba3
    49a8:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    49ac:	blls	64be4 <_ZdlPv@@Base+0x54790>
    49b0:			; <UNDEFINED> instruction: 0xf1034651
    49b4:	strtmi	r0, [r8], -r8, lsr #10
    49b8:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    49bc:			; <UNDEFINED> instruction: 0xf7ff4639
    49c0:			; <UNDEFINED> instruction: 0x4649fd7d
    49c4:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    49c8:			; <UNDEFINED> instruction: 0xf7ff9902
    49cc:			; <UNDEFINED> instruction: 0xf1c8fd77
    49d0:			; <UNDEFINED> instruction: 0xf7ff0100
    49d4:	stmdbls	r3, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    49d8:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    49dc:			; <UNDEFINED> instruction: 0xf7ff68b1
    49e0:	ldmvs	r1!, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    49e4:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    49e8:	ldrbtmi	r4, [r9], #-2392	; 0xfffff6a8
    49ec:	mrc2	7, 2, pc, cr4, cr15, {7}
    49f0:	strtmi	r9, [sl], -r1, lsl #22
    49f4:			; <UNDEFINED> instruction: 0xf5034621
    49f8:			; <UNDEFINED> instruction: 0xf00460bb
    49fc:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
    4a00:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4a04:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4a08:	ldrbtmi	r4, [r9], #-2386	; 0xfffff6ae
    4a0c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    4a10:	blmi	125735c <_ZdlPv@@Base+0x1246f08>
    4a14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a18:	blls	3dea88 <_ZdlPv@@Base+0x3ce634>
    4a1c:			; <UNDEFINED> instruction: 0xf040405a
    4a20:	andslt	r8, r1, r7, lsl #1
    4a24:	svchi	0x00f0e8bd
    4a28:			; <UNDEFINED> instruction: 0xf43f2b00
    4a2c:	shsaxmi	sl, sl, r7
    4a30:	ldrb	r3, [r1, -r1, lsl #14]
    4a34:	blmi	10f2f44 <_ZdlPv@@Base+0x10e2af0>
    4a38:	stmiapl	fp!, {r3, r6, fp, lr}^
    4a3c:			; <UNDEFINED> instruction: 0x461a4478
    4a40:			; <UNDEFINED> instruction: 0xf0074619
    4a44:	strb	pc, [r3, r5, ror #26]!	; <UNPREDICTABLE>
    4a48:			; <UNDEFINED> instruction: 0x46504639
    4a4c:	blx	ff8c0a72 <_ZdlPv@@Base+0xff8b061e>
    4a50:	stmdami	r3, {r2, r3, r4, r5, r8, r9, fp, lr}^
    4a54:	stmiapl	fp!, {r0, r4, r6, r9, sl, lr}^
    4a58:			; <UNDEFINED> instruction: 0x461a4478
    4a5c:	ldc2l	0, cr15, [r8, #-28]	; 0xffffffe4
    4a60:			; <UNDEFINED> instruction: 0x4639e7d6
    4a64:			; <UNDEFINED> instruction: 0xf0074650
    4a68:	blmi	dc39c4 <_ZdlPv@@Base+0xdb3570>
    4a6c:			; <UNDEFINED> instruction: 0x4651483d
    4a70:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    4a74:			; <UNDEFINED> instruction: 0xf007461a
    4a78:	strb	pc, [r9, fp, asr #26]	; <UNPREDICTABLE>
    4a7c:	blcs	2b68c <_ZdlPv@@Base+0x1b238>
    4a80:	bl	feab4960 <_ZdlPv@@Base+0xfeaa450c>
    4a84:	ldc	3, cr0, [sp, #8]
    4a88:	vmla.f32	s14, s14, s4
    4a8c:	blne	ff2d32d4 <_ZdlPv@@Base+0xff2c2e80>
    4a90:	svclt	0x00b82b00
    4a94:			; <UNDEFINED> instruction: 0xeeb81a7b
    4a98:	svclt	0x00ac7bc7
    4a9c:	bvs	100118 <_ZdlPv@@Base+0xefcc4>
    4aa0:	bcc	4402c0 <_ZdlPv@@Base+0x42fe6c>
    4aa4:	blvs	ff1c058c <_ZdlPv@@Base+0xff1b0138>
    4aa8:	blpl	2004c8 <_ZdlPv@@Base+0x1f0074>
    4aac:	bls	fe4402cc <_ZdlPv@@Base+0xfe42fe78>
    4ab0:	blvc	40590 <_ZdlPv@@Base+0x3013c>
    4ab4:	blvs	ff9c059c <_ZdlPv@@Base+0xff9b0148>
    4ab8:	blvc	1c02d4 <_ZdlPv@@Base+0x1afe80>
    4abc:	blvc	ff2006b8 <_ZdlPv@@Base+0xff1f0264>
    4ac0:	bhi	fe440324 <_ZdlPv@@Base+0xfe42fed0>
    4ac4:	blmi	7fe880 <_ZdlPv@@Base+0x7ee42c>
    4ac8:	stmiapl	fp!, {r0, r1, r2, r5, fp, lr}^
    4acc:			; <UNDEFINED> instruction: 0x461a4478
    4ad0:			; <UNDEFINED> instruction: 0xf0074619
    4ad4:	strb	pc, [sl, -r5, asr #26]!	; <UNPREDICTABLE>
    4ad8:	ldrbmi	r4, [r0], -r1, asr #12
    4adc:	blx	feac0b02 <_ZdlPv@@Base+0xfeab06ae>
    4ae0:	stmdami	r2!, {r3, r4, r8, r9, fp, lr}
    4ae4:	stmiapl	fp!, {r0, r4, r6, r9, sl, lr}^
    4ae8:			; <UNDEFINED> instruction: 0x461a4478
    4aec:	ldc2	0, cr15, [r0, #-28]	; 0xffffffe4
    4af0:	strbmi	lr, [r9], -lr, lsl #15
    4af4:			; <UNDEFINED> instruction: 0xf0074650
    4af8:	blmi	4c3974 <_ZdlPv@@Base+0x4b3520>
    4afc:			; <UNDEFINED> instruction: 0x4651481c
    4b00:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    4b04:			; <UNDEFINED> instruction: 0xf007461a
    4b08:	str	pc, [r1, r3, lsl #26]
    4b0c:	ldmdami	r9, {r0, r2, r3, r8, r9, fp, lr}
    4b10:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    4b14:			; <UNDEFINED> instruction: 0x4619461a
    4b18:	ldc2l	0, cr15, [sl], #28
    4b1c:	blmi	27e904 <_ZdlPv@@Base+0x26e4b0>
    4b20:	stmiapl	fp!, {r0, r2, r4, fp, lr}^
    4b24:			; <UNDEFINED> instruction: 0x461a4478
    4b28:			; <UNDEFINED> instruction: 0xf0074619
    4b2c:			; <UNDEFINED> instruction: 0xe76ffcf1
    4b30:	bl	bc2b30 <_ZdlPv@@Base+0xbb26dc>
    4b34:	andeq	r3, r2, r2, ror #10
    4b38:	andeq	r0, r0, ip, lsr r1
    4b3c:	andeq	r3, r2, sl, asr r5
    4b40:	muleq	r0, ip, r1
    4b44:	muleq	r0, r8, r1
    4b48:	andeq	lr, r0, r8, asr #13
    4b4c:	andeq	lr, r0, r2, lsl r8
    4b50:	andeq	lr, r0, r2, lsl #16
    4b54:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4b58:	andeq	r3, r2, r8, ror #7
    4b5c:	andeq	lr, r0, ip, lsl #12
    4b60:	andeq	lr, r0, r8, lsl r6
    4b64:	andeq	lr, r0, sl, lsr #12
    4b68:	strdeq	lr, [r0], -r8
    4b6c:	andeq	lr, r0, r0, lsr #12
    4b70:	andeq	lr, r0, sl, asr #11
    4b74:	andeq	lr, r0, r2, lsr r6
    4b78:	andeq	lr, r0, r0, ror #12
    4b7c:	bne	fe4403a0 <_ZdlPv@@Base+0xfe42ff4c>
    4b80:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
    4b84:	blpl	ac0208 <_ZdlPv@@Base+0xaafdb4>
    4b88:	ldrblt	r2, [r0, #-640]!	; 0xfffffd80
    4b8c:	mrc	4, 5, r4, cr8, cr12, {7}
    4b90:	fstmdbxmi	sl!, {d7-d57}	;@ Deprecated
    4b94:	blmi	ab0e2c <_ZdlPv@@Base+0xaa09d8>
    4b98:	strmi	sl, [r4], -r3, lsl #28
    4b9c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4ba0:	tstcs	r1, fp, ror r4
    4ba4:	stmdavs	sp!, {r4, r5, r9, sl, lr}
    4ba8:			; <UNDEFINED> instruction: 0xf04f9523
    4bac:	cdp	5, 8, cr0, cr7, cr0, {0}
    4bb0:	vstr	d6, [sp, #20]
    4bb4:			; <UNDEFINED> instruction: 0xf7fe6b00
    4bb8:			; <UNDEFINED> instruction: 0x4630ebdc
    4bbc:	bl	1cc2bbc <_ZdlPv@@Base+0x1cb2768>
    4bc0:	stmiavs	r2!, {r0, r1, r5, r6, fp, sp, lr}^
    4bc4:	strmi	r2, [r5], -r0, lsl #22
    4bc8:	strmi	sp, [r3], #-3361	; 0xfffff2df
    4bcc:	ldrmi	r6, [r3], #-2208	; 0xfffff760
    4bd0:	addmi	r6, r3, #2162688	; 0x210000
    4bd4:	ldmiblt	r2, {r0, r1, r2, r3, r4, sl, fp, ip, lr, pc}
    4bd8:			; <UNDEFINED> instruction: 0xf7fe4630
    4bdc:	bmi	67fb2c <_ZdlPv@@Base+0x66f6d8>
    4be0:	rscvs	r2, r3, r1, lsl #6
    4be4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    4be8:	strtmi	r6, [r8], #-2144	; 0xfffff7a0
    4bec:	ldmpl	r3, {r5, r6, sp, lr}^
    4bf0:	blls	8dec60 <_ZdlPv@@Base+0x8ce80c>
    4bf4:	tstle	r6, sl, asr r0
    4bf8:	eorlt	r4, r4, r0, lsr #12
    4bfc:	eorcs	fp, r0, r0, ror sp
    4c00:	b	ff542c00 <_ZdlPv@@Base+0xff5327ac>
    4c04:	movwne	lr, #2516	; 0x9d4
    4c08:	rsbvs	r3, r3, r1, lsl #6
    4c0c:	stmdavs	r1!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4c10:	rscle	r2, r1, r0, lsl #20
    4c14:	strdcs	lr, [sl], -r3
    4c18:	b	ff242c18 <_ZdlPv@@Base+0xff2327c4>
    4c1c:	stmdavs	r1!, {r8, r9, sp}
    4c20:	rscvs	r6, r3, r3, rrx
    4c24:			; <UNDEFINED> instruction: 0xf7fee7d8
    4c28:	svclt	0x0000eab4
    4c2c:	andhi	pc, r0, pc, lsr #7
    4c30:	andeq	r0, r0, r0
    4c34:	rscmi	pc, pc, r0, ror #31
    4c38:	andeq	r3, r2, r0, ror r2
    4c3c:	andeq	r0, r0, ip, lsr r1
    4c40:	andeq	lr, r0, r0, ror r6
    4c44:	andeq	r3, r2, r6, lsl r2
    4c48:			; <UNDEFINED> instruction: 0x4604b570
    4c4c:	strmi	r4, [lr], -r8, lsl #12
    4c50:	bl	a42c50 <_ZdlPv@@Base+0xa327fc>
    4c54:	stmdavs	r1!, {r0, r1, r5, r6, fp, sp, lr}
    4c58:	strmi	r2, [r5], -r0, lsl #22
    4c5c:	stmiavs	r2!, {r0, r1, r8, sl, fp, ip, lr, pc}
    4c60:	addsmi	r4, r3, #50331648	; 0x3000000
    4c64:	eorcs	sp, pc, lr, lsl #20
    4c68:			; <UNDEFINED> instruction: 0xf7fe3501
    4c6c:	stmdavs	r1!, {r5, r7, r9, fp, sp, lr, pc}
    4c70:			; <UNDEFINED> instruction: 0xf7fe4630
    4c74:	stmdavs	r0!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}^
    4c78:	rscvs	r2, r3, r1, lsl #6
    4c7c:	strtmi	r4, [r0], -r5, lsl #8
    4c80:	ldcllt	0, cr6, [r0, #-404]!	; 0xfffffe6c
    4c84:			; <UNDEFINED> instruction: 0xf7fe200a
    4c88:	movwcs	lr, #2706	; 0xa92
    4c8c:	rsbvs	r6, r3, r1, lsr #16
    4c90:	svclt	0x0000e7e9
    4c94:	addlt	fp, r2, r0, lsl r5
    4c98:	subscs	r4, r0, r1, lsl #12
    4c9c:			; <UNDEFINED> instruction: 0xf00b9101
    4ca0:	stmdbls	r1, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    4ca4:			; <UNDEFINED> instruction: 0xf0074604
    4ca8:	blmi	444a64 <_ZdlPv@@Base+0x434610>
    4cac:	ldrmi	r2, [r1], -r0, lsl #4
    4cb0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    4cb4:	movwcc	r6, #33954	; 0x84a2
    4cb8:	eorvs	r6, r3, r2, ror #9
    4cbc:	mvnscc	pc, #79	; 0x4f
    4cc0:			; <UNDEFINED> instruction: 0xf0086463
    4cc4:			; <UNDEFINED> instruction: 0x4603fdbf
    4cc8:			; <UNDEFINED> instruction: 0x4620b110
    4ccc:	ldclt	0, cr11, [r0, #-8]
    4cd0:	strtmi	r6, [r0], -r2, lsr #16
    4cd4:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    4cd8:			; <UNDEFINED> instruction: 0x46204798
    4cdc:	ldclt	0, cr11, [r0, #-8]
    4ce0:			; <UNDEFINED> instruction: 0xf00b4620
    4ce4:			; <UNDEFINED> instruction: 0xf7fefbb7
    4ce8:	svclt	0x0000ea5a
    4cec:			; <UNDEFINED> instruction: 0x00022db6
    4cf0:			; <UNDEFINED> instruction: 0xf7ff4608
    4cf4:	svclt	0x0000bfcf
    4cf8:			; <UNDEFINED> instruction: 0x4604b510
    4cfc:			; <UNDEFINED> instruction: 0xff42f007
    4d00:	andcs	r4, r0, #5120	; 0x1400
    4d04:	mvnscc	pc, pc, asr #32
    4d08:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    4d0c:	movwcc	r6, #33889	; 0x8461
    4d10:	eorvs	r6, r3, r2, lsr #9
    4d14:	cfldrslt	mvf6, [r0, #-904]	; 0xfffffc78
    4d18:	andeq	r2, r2, lr, asr sp
    4d1c:			; <UNDEFINED> instruction: 0x2600b470
    4d20:			; <UNDEFINED> instruction: 0xf1009d03
    4d24:	stmib	r0, {r2, r3, sl}^
    4d28:	vhsub.s8	d1, d0, d0
    4d2c:	ldrtmi	r4, [r2], -ip, lsl #2
    4d30:	strcc	lr, [r2], -r0, asr #19
    4d34:	ldrpl	pc, [r0], #-2240	; 0xfffff740
    4d38:	svccs	0x0004f844
    4d3c:	mvnsle	r4, ip, lsl #5
    4d40:			; <UNDEFINED> instruction: 0x4770bc70
    4d44:			; <UNDEFINED> instruction: 0x4604b510
    4d48:	smlabtlt	r8, r0, r8, r6
    4d4c:	b	13c2d4c <_ZdlPv@@Base+0x13b28f8>
    4d50:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4d54:	andvs	r2, r2, r0, lsl #4
    4d58:	svclt	0x00004770
    4d5c:	ldmib	sp, {r4, r5, r6, sl, ip, sp, pc}^
    4d60:	stmib	r0, {r0, r1, r8, sl, sp, lr}^
    4d64:	stmib	r0, {r9, ip}^
    4d68:	tstvs	r5, r2, lsl #12
    4d6c:			; <UNDEFINED> instruction: 0x4770bc70
    4d70:	stmdavs	fp, {r1, fp, sp, lr}
    4d74:	mulle	r1, sl, r2
    4d78:	ldrbmi	r2, [r0, -r0]!
    4d7c:	stmdavs	fp, {r1, r6, fp, sp, lr}^
    4d80:			; <UNDEFINED> instruction: 0xd1f9429a
    4d84:	stmvs	fp, {r1, r7, fp, sp, lr}
    4d88:			; <UNDEFINED> instruction: 0xd1f5429a
    4d8c:	stmiavs	fp, {r1, r6, r7, fp, sp, lr}^
    4d90:			; <UNDEFINED> instruction: 0xd1f1429a
    4d94:	stmdbvs	fp, {r8, fp, sp, lr}
    4d98:	blx	fec0b8a0 <_ZdlPv@@Base+0xfebfb44c>
    4d9c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    4da0:	svclt	0x00004770
    4da4:	stmdavs	fp, {r1, fp, sp, lr}
    4da8:	mulle	r1, sl, r2
    4dac:	ldrbmi	r2, [r0, -r1]!
    4db0:	stmdavs	fp, {r1, r6, fp, sp, lr}^
    4db4:			; <UNDEFINED> instruction: 0xd1f9429a
    4db8:	stmvs	fp, {r1, r7, fp, sp, lr}
    4dbc:			; <UNDEFINED> instruction: 0xd1f5429a
    4dc0:	stmiavs	fp, {r1, r6, r7, fp, sp, lr}^
    4dc4:			; <UNDEFINED> instruction: 0xd1f1429a
    4dc8:	stmdbvs	fp, {r8, fp, sp, lr}
    4dcc:	svclt	0x00181ac0
    4dd0:	ldrbmi	r2, [r0, -r1]!
    4dd4:	ldrbmi	lr, [r0, sp, lsr #18]!
    4dd8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    4ddc:	svcmi	0x00838b02
    4de0:	cdp	12, 11, cr4, cr0, cr3, {4}
    4de4:			; <UNDEFINED> instruction: 0xf0068b40
    4de8:	bmi	fe0c3704 <_ZdlPv@@Base+0xfe0b32b0>
    4dec:	andcs	r4, r0, pc, ror r4
    4df0:	ldrbtmi	r2, [sl], #-840	; 0xfffffcb8
    4df4:	andcc	r6, r8, #-1409286144	; 0xac000000
    4df8:	eorvs	r6, sl, r8, lsr #5
    4dfc:	mvnvc	pc, #20971520	; 0x1400000
    4e00:	vhsub.s8	q3, <illegal reg q10.5>, q12
    4e04:	strbtvs	r5, [r8], #-444	; 0xfffffe44
    4e08:			; <UNDEFINED> instruction: 0xf8c54602
    4e0c:			; <UNDEFINED> instruction: 0xf8c50150
    4e10:	stmib	r5, {r2, r4, r5, r6, r8}^
    4e14:	ldmdbpl	ip!, {r0, r2, r3}
    4e18:	orreq	pc, r8, r5, asr #17
    4e1c:			; <UNDEFINED> instruction: 0x01a4f8c5
    4e20:			; <UNDEFINED> instruction: 0xf8c56824
    4e24:			; <UNDEFINED> instruction: 0xf04f01b8
    4e28:			; <UNDEFINED> instruction: 0xf8c530ff
    4e2c:			; <UNDEFINED> instruction: 0xf8c501bc
    4e30:			; <UNDEFINED> instruction: 0xf8c541a0
    4e34:			; <UNDEFINED> instruction: 0xf8c501c0
    4e38:			; <UNDEFINED> instruction: 0xf84301c8
    4e3c:	addsmi	r2, r9, #20, 22	; 0x5000
    4e40:			; <UNDEFINED> instruction: 0xf505d1fb
    4e44:			; <UNDEFINED> instruction: 0xf8c569b9
    4e48:			; <UNDEFINED> instruction: 0xf8c525bc
    4e4c:	strbmi	r2, [r8], -r0, asr #11
    4e50:	strbcs	pc, [r4, #2245]	; 0x8c5	; <UNPREDICTABLE>
    4e54:	cdp2	0, 15, cr15, cr14, cr11, {0}
    4e58:	bvs	fef02274 <_ZdlPv@@Base+0xfeef1e20>
    4e5c:			; <UNDEFINED> instruction: 0xf8c52300
    4e60:			; <UNDEFINED> instruction: 0x465035d4
    4e64:	blx	240e7c <_ZdlPv@@Base+0x230a28>
    4e68:	movwcs	r2, #4608	; 0x1200
    4e6c:			; <UNDEFINED> instruction: 0x46104611
    4e70:	strbcs	pc, [r8, #2245]!	; 0x8c5	; <UNPREDICTABLE>
    4e74:	stc2	0, cr15, [r0], {12}
    4e78:	tstcs	r0, pc, asr fp
    4e7c:	ldrbtmi	r6, [fp], #-616	; 0xfffffd98
    4e80:	smlabteq	sl, r5, r9, lr
    4e84:	addmi	r6, sl, #1703936	; 0x1a0000
    4e88:	eorcs	fp, r8, #188, 30	; 0x2f0
    4e8c:	blmi	16dcefc <_ZdlPv@@Base+0x16ccaa8>
    4e90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4e94:	cmnle	sp, r1, lsl #22
    4e98:	ldmpl	fp!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    4e9c:	blcs	5ef10 <_ZdlPv@@Base+0x4eabc>
    4ea0:	bmi	163947c <_ZdlPv@@Base+0x1629028>
    4ea4:	blmi	160d3cc <_ZdlPv@@Base+0x15fcf78>
    4ea8:	andhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    4eac:			; <UNDEFINED> instruction: 0xf8d858fb
    4eb0:	ldmdavs	fp, {lr}
    4eb4:	blx	5673e <_ZdlPv@@Base+0x462ea>
    4eb8:			; <UNDEFINED> instruction: 0xf7fef103
    4ebc:	stmdbcs	r0, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    4ec0:	vrhadd.s8	<illegal reg q14.5>, q3, q15
    4ec4:	vmlal.s<illegal width 8>	q11, d6, d3[5]
    4ec8:	strbne	r6, [r3, r6, ror #4]!
    4ecc:	blx	fe08d2fe <_ZdlPv@@Base+0xfe07ceaa>
    4ed0:	bl	ff0c66e8 <_ZdlPv@@Base+0xff0b6294>
    4ed4:	blx	46976 <_ZdlPv@@Base+0x36522>
    4ed8:	mcrcs	6, 0, r4, cr0, cr6, {0}
    4edc:			; <UNDEFINED> instruction: 0xf64cd171
    4ee0:			; <UNDEFINED> instruction: 0xf6494ccd
    4ee4:			; <UNDEFINED> instruction: 0xf6491098
    4ee8:			; <UNDEFINED> instruction: 0xf6cc1199
    4eec:			; <UNDEFINED> instruction: 0xf6c14ccc
    4ef0:			; <UNDEFINED> instruction: 0xf6c11099
    4ef4:	mul	r0, r9, r1
    4ef8:	blx	fe08ae8e <_ZdlPv@@Base+0xfe07aa3a>
    4efc:	strcc	lr, [r1], -r4, lsl #8
    4f00:	strteq	lr, [r4], #3011	; 0xbc3
    4f04:	movweq	pc, #19212	; 0x4b0c	; <UNPREDICTABLE>
    4f08:	svceq	0x0073ebb1
    4f0c:	mcrcs	8, 0, sp, cr10, cr4, {7}
    4f10:	mrrcle	3, 14, r6, r0, cr12
    4f14:			; <UNDEFINED> instruction: 0x63ae483d
    4f18:			; <UNDEFINED> instruction: 0xf00b4478
    4f1c:	mrc	9, 5, APSR_nzcv, cr5, cr1, {7}
    4f20:			; <UNDEFINED> instruction: 0xf8d88b40
    4f24:	strtvs	r3, [r8], #-0
    4f28:	blx	440af4 <_ZdlPv@@Base+0x4306a0>
    4f2c:	bmi	e39388 <_ZdlPv@@Base+0xe28f34>
    4f30:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    4f34:	andcs	fp, fp, #294912	; 0x48000
    4f38:	vqdmulh.s<illegal width 8>	d15, d3, d2
    4f3c:	cfldrs	mvf6, [sp], #680	; 0x2a8
    4f40:			; <UNDEFINED> instruction: 0xf6418b02
    4f44:	vmvn.i32	d17, #3840	; 0x00000f00
    4f48:	strtmi	r0, [r8], -r1, lsl #4
    4f4c:	svclt	0x00d44293
    4f50:	movwcs	r2, #4864	; 0x1300
    4f54:	pop	{r0, r1, r3, r5, r6, r7, sl, sp, lr}
    4f58:	mrc	7, 5, r8, cr6, cr0, {7}
    4f5c:	vmla.f64	d7, d6, d0
    4f60:			; <UNDEFINED> instruction: 0xeeb83a90
    4f64:	vmls.f64	d6, d22, d22
    4f68:	vmov.f64	d23, #216	; 0xbec00000 -0.375
    4f6c:	vnmla.f64	d7, d23, d7
    4f70:	bfi	r2, r0, #21, #11
    4f74:	stmdami	r8!, {r0, r1, r2, r5, r8, r9, fp, lr}
    4f78:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4f7c:			; <UNDEFINED> instruction: 0x4619461a
    4f80:	blx	5c0fa6 <_ZdlPv@@Base+0x5b0b52>
    4f84:	ldmpl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    4f88:	blcs	5effc <_ZdlPv@@Base+0x4eba8>
    4f8c:	blmi	8791b8 <_ZdlPv@@Base+0x868d64>
    4f90:	ldmpl	fp!, {r1, r5, fp, lr}^
    4f94:			; <UNDEFINED> instruction: 0x461a4478
    4f98:			; <UNDEFINED> instruction: 0xf0074619
    4f9c:	str	pc, [r0, r9, lsl #22]
    4fa0:	ldmdami	pc, {r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    4fa4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    4fa8:			; <UNDEFINED> instruction: 0x4619461a
    4fac:	blx	40fd2 <_ZdlPv@@Base+0x30b7e>
    4fb0:	ldrdmi	pc, [r0], -r8
    4fb4:	ldmdbmi	fp, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    4fb8:	ldrbtmi	r2, [r9], #-186	; 0xffffff46
    4fbc:	blx	1e40fde <_ZdlPv@@Base+0x1e30b8a>
    4fc0:	strcs	lr, [r0], -r8, lsr #15
    4fc4:	str	r6, [r5, ip, ror #7]!
    4fc8:	ldrbmi	lr, [r0], -r5
    4fcc:	stc2l	0, cr15, [r8, #-8]
    4fd0:			; <UNDEFINED> instruction: 0xf00b4648
    4fd4:			; <UNDEFINED> instruction: 0xf505fea9
    4fd8:			; <UNDEFINED> instruction: 0xf00670c4
    4fdc:			; <UNDEFINED> instruction: 0x4628fb95
    4fe0:			; <UNDEFINED> instruction: 0xf954f006
    4fe4:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fe8:	svclt	0x0000e7f2
    4fec:	andeq	r3, r2, r0, lsl r0
    4ff0:	andeq	r0, r0, r4, ror r1
    4ff4:	andeq	r2, r2, r2, lsl #28
    4ff8:	andeq	r3, r2, r6, lsl #3
    4ffc:			; <UNDEFINED> instruction: 0x000001b8
    5000:	andeq	r0, r0, r8, asr #2
    5004:	andeq	r0, r0, r8, lsr #2
    5008:	andeq	r0, r0, ip, ror #3
    500c:	andeq	lr, r0, r8, ror #6
    5010:	andeq	r0, r0, r0, asr #3
    5014:	muleq	r0, r8, r1
    5018:	muleq	r0, lr, r2
    501c:	andeq	lr, r0, r4, lsr #5
    5020:			; <UNDEFINED> instruction: 0x0000e2b2
    5024:	andeq	sp, r0, r6, ror pc
    5028:	blcs	2015c <_ZdlPv@@Base+0xfd08>
    502c:			; <UNDEFINED> instruction: 0xf7feda01
    5030:	ldrmi	fp, [r8], -r1, asr #30
    5034:	svclt	0x00004770
    5038:	ldrbmi	lr, [r0, sp, lsr #18]!
    503c:	addlt	r4, r2, lr, lsl #12
    5040:	pkhbtmi	r4, r1, r1, lsl #12
    5044:			; <UNDEFINED> instruction: 0x46984630
    5048:			; <UNDEFINED> instruction: 0xf0089201
    504c:	beq	203290 <_ZdlPv@@Base+0x1f2e3c>
    5050:	blx	fe0439d4 <_ZdlPv@@Base+0xfe033580>
    5054:	andge	pc, r0, r8, lsl #17
    5058:	ldrtmi	fp, [ip], -r8, lsl #30
    505c:			; <UNDEFINED> instruction: 0xf8d9d014
    5060:	stmdbls	r1, {r3, r4, r5, r7, r8, lr}
    5064:	ands	fp, r3, ip, lsl r9
    5068:	ldrmi	pc, [r0], #-2260	; 0xfffff72c
    506c:	stmdavs	r5!, {r2, r7, r8, ip, sp, pc}
    5070:	ldrhle	r4, [r9, #37]!	; 0x25
    5074:	adcsmi	r6, fp, #6488064	; 0x630000
    5078:			; <UNDEFINED> instruction: 0x4630d1f6
    507c:	beq	1414ac <_ZdlPv@@Base+0x131058>
    5080:			; <UNDEFINED> instruction: 0xf99cf008
    5084:	eoreq	pc, sl, r4, asr #16
    5088:	andlt	r4, r2, r0, lsr #12
    508c:			; <UNDEFINED> instruction: 0x87f0e8bd
    5090:	strbpl	pc, [r4, #2265]	; 0x8d9	; <UNPREDICTABLE>
    5094:	andsmi	pc, r4, r0, asr #4
    5098:	stfnep	f1, [fp], #-4
    509c:	strbcc	pc, [r4, #2249]	; 0x8c9	; <UNPREDICTABLE>
    50a0:			; <UNDEFINED> instruction: 0xf9b4f00b
    50a4:			; <UNDEFINED> instruction: 0x21b8f8d9
    50a8:	strmi	r9, [r4], -r1, lsl #18
    50ac:	adcvs	r2, r5, r0
    50b0:	streq	pc, [ip, #-260]	; 0xfffffefc
    50b4:	vhadd.s8	q3, q2, <illegal reg q11.5>
    50b8:	strmi	r4, [r3], -ip, lsl #14
    50bc:			; <UNDEFINED> instruction: 0xf8c46026
    50c0:	rscvs	r2, r0, r0, lsl r4
    50c4:	svccc	0x0004f845
    50c8:	ldrhle	r4, [fp, #45]!	; 0x2d
    50cc:			; <UNDEFINED> instruction: 0x41b8f8c9
    50d0:	mulge	r0, r8, r8
    50d4:	svclt	0x0000e7d1
    50d8:			; <UNDEFINED> instruction: 0x4617b5f0
    50dc:	strmi	fp, [ip], -r3, lsl #1
    50e0:	stmiavs	r5!, {r0, r5, r8, ip, sp, pc}^
    50e4:			; <UNDEFINED> instruction: 0x4628b15d
    50e8:	ldcllt	0, cr11, [r0, #12]!
    50ec:	vmla.i8	d20, d0, d14
    50f0:	ldrbtmi	r2, [r9], #-166	; 0xffffff5a
    50f4:	blx	ff741114 <_ZdlPv@@Base+0xff730cc0>
    50f8:	stccs	8, cr6, [r0, #-916]	; 0xfffffc6c
    50fc:			; <UNDEFINED> instruction: 0x4638d1f3
    5100:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5104:			; <UNDEFINED> instruction: 0xf7fe300d
    5108:	stmiavs	r6!, {r2, r3, fp, sp, lr, pc}
    510c:			; <UNDEFINED> instruction: 0xf04f4b07
    5110:	strdcs	r3, [r1, -pc]
    5114:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    5118:	strmi	r9, [r5], -r1, lsl #12
    511c:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5120:	rscvs	r4, r5, r8, lsr #12
    5124:	ldcllt	0, cr11, [r0, #12]!
    5128:	andeq	sp, r0, lr, lsr lr
    512c:	andeq	lr, r0, r2, ror r1
    5130:	svcmi	0x00f0e92d
    5134:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    5138:	ldmdbmi	r6!, {r1, r8, r9, fp, pc}^
    513c:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    5140:	sfmvs	f7, 3, [r4, #-692]	; 0xfffffd4c
    5144:	cfstrsge	mvf4, [lr], {250}	; 0xfa
    5148:	strvs	pc, [r7, #1293]	; 0x50d
    514c:	ldmdami	r3!, {r2, ip, pc}^
    5150:	andls	r4, r5, #36700160	; 0x2300000
    5154:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
    5158:	stmdavs	r9, {r0, r6, fp, ip, lr}
    515c:	ldrtne	pc, [ip], -sp, asr #17	; <UNPREDICTABLE>
    5160:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    5164:	svccs	0x0004f843
    5168:	mvnsle	r4, fp, lsr #5
    516c:	ldrtmi	sl, [r0], -r9, lsl #22
    5170:	ldrmi	r9, [r9], -r3, lsl #6
    5174:	stc2l	0, cr15, [ip], {9}
    5178:	stmdacs	r0, {r7, r9, sl, lr}
    517c:	adcshi	pc, r8, r0
    5180:	vqdmulh.s<illegal width 8>	q2, <illegal reg q6.5>, <illegal reg q11.5>
    5184:			; <UNDEFINED> instruction: 0xf8df463c
    5188:			; <UNDEFINED> instruction: 0x4642b19c
    518c:	vst3.16	{d20-d22}, [pc :256], fp
    5190:	ldrtmi	r7, [r0], -r0, lsl #2
    5194:	mcr	4, 0, r4, cr8, cr11, {7}
    5198:	blmi	18d3be0 <_ZdlPv@@Base+0x18c378c>
    519c:	stmib	sp, {r0, r8, r9, sl, sp}^
    51a0:	ldrbtmi	r4, [fp], #-1286	; 0xfffffafa
    51a4:	bcc	4409cc <_ZdlPv@@Base+0x430578>
    51a8:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51ac:	bmi	17f18b4 <_ZdlPv@@Base+0x17e1460>
    51b0:			; <UNDEFINED> instruction: 0xf85a7833
    51b4:	stclpl	0, cr0, [r2], {2}
    51b8:	ldrtmi	fp, [r2], -sl, lsr #2
    51bc:	svccc	0x0001f812
    51c0:	stmdbcs	r0, {r0, r6, r7, sl, fp, ip, lr}
    51c4:	blcs	8f99b4 <_ZdlPv@@Base+0x8e9560>
    51c8:	blcs	34e30 <_ZdlPv@@Base+0x249dc>
    51cc:			; <UNDEFINED> instruction: 0x4642d154
    51d0:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    51d4:	smladxcc	r1, r0, r6, r4
    51d8:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51dc:	mvnle	r2, r0, lsl #16
    51e0:	svcls	0x00049b03
    51e4:	strmi	lr, [r6, #-2525]	; 0xfffff623
    51e8:			; <UNDEFINED> instruction: 0x37286818
    51ec:	svc	0x005af7fd
    51f0:	blls	158b34 <_ZdlPv@@Base+0x1486e0>
    51f4:	ldrbtmi	r2, [lr], #-526	; 0xfffffdf2
    51f8:	ldrcc	r2, [r8], -r1, lsl #2
    51fc:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    5200:	blmi	1369e08 <_ZdlPv@@Base+0x13599b4>
    5204:	ldrbtmi	r4, [r9], #1584	; 0x630
    5208:			; <UNDEFINED> instruction: 0xf7fe447b
    520c:			; <UNDEFINED> instruction: 0x4631e8b2
    5210:			; <UNDEFINED> instruction: 0xf7ff4638
    5214:	cmpcs	fp, r9, lsl sp	; <UNPREDICTABLE>
    5218:			; <UNDEFINED> instruction: 0xf816f7ff
    521c:	ldrtmi	lr, [r1], -r8
    5220:			; <UNDEFINED> instruction: 0xf7ff4638
    5224:			; <UNDEFINED> instruction: 0x4630fd11
    5228:	svc	0x00e0f7fd
    522c:	andle	r4, r9, ip, lsr #5
    5230:	svcvs	0x0004f854
    5234:	mvnsle	r2, r0, lsl #28
    5238:	ldrtmi	r4, [r8], -r9, asr #12
    523c:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    5240:	mvnsle	r4, ip, lsr #5
    5244:			; <UNDEFINED> instruction: 0x4638215d
    5248:			; <UNDEFINED> instruction: 0xfffef7fe
    524c:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    5250:	blx	8c3254 <_ZdlPv@@Base+0x8b2e00>
    5254:			; <UNDEFINED> instruction: 0xf7fe4640
    5258:	bmi	e7f328 <_ZdlPv@@Base+0xe6eed4>
    525c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    5260:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5264:			; <UNDEFINED> instruction: 0x363cf8dd
    5268:	cmple	r0, sl, asr r0
    526c:	sfmvs	f7, 3, [r4, #-52]	; 0xffffffcc
    5270:	blhi	c056c <_ZdlPv@@Base+0xb0118>
    5274:	svchi	0x00f0e8bd
    5278:			; <UNDEFINED> instruction: 0x46304659
    527c:	svc	0x0042f7fd
    5280:	stmdacs	r0, {r2, r9, sl, lr}
    5284:	ldrbmi	sp, [r9], -r3, lsr #1
    5288:			; <UNDEFINED> instruction: 0xf7fd2000
    528c:			; <UNDEFINED> instruction: 0xf10def3c
    5290:	movwcs	r0, #2344	; 0x928
    5294:	andcc	pc, r0, r9, asr #17
    5298:	mrc	1, 0, fp, cr8, cr0, {1}
    529c:			; <UNDEFINED> instruction: 0x464a1a90
    52a0:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52a4:	andsle	r2, lr, r1, lsl #16
    52a8:	ldrtmi	r4, [r9], -r6, lsr #22
    52ac:	cdp	8, 1, cr9, cr8, cr3, {0}
    52b0:			; <UNDEFINED> instruction: 0xf85a2a10
    52b4:	stmdavs	r0, {r0, r1, ip, sp}
    52b8:	movwcc	lr, #2509	; 0x9cd
    52bc:			; <UNDEFINED> instruction: 0xf9c0f007
    52c0:	ldrdpl	pc, [r0], -r9
    52c4:			; <UNDEFINED> instruction: 0xf7fd4620
    52c8:	andcc	lr, r1, lr, ror #31
    52cc:	svc	0x0028f7fd
    52d0:	ldrdgt	pc, [r0], -r9
    52d4:	strtmi	sl, [r1], -pc, lsl #22
    52d8:	eoreq	pc, r5, r3, asr #16
    52dc:	eoreq	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    52e0:	svc	0x0042f7fd
    52e4:			; <UNDEFINED> instruction: 0xf8d9e773
    52e8:	ldclcs	0, cr5, [pc]	; 52f0 <__printf_chk@plt+0x1f28>
    52ec:	ubfx	sp, ip, #17, #10
    52f0:	mcrge	6, 0, r4, cr10, cr1, {1}
    52f4:			; <UNDEFINED> instruction: 0xf0064630
    52f8:	blmi	4c5134 <_ZdlPv@@Base+0x4b4ce0>
    52fc:			; <UNDEFINED> instruction: 0x46314812
    5300:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5304:			; <UNDEFINED> instruction: 0x461a4478
    5308:			; <UNDEFINED> instruction: 0xf952f007
    530c:			; <UNDEFINED> instruction: 0xf7fde738
    5310:	svclt	0x0000ef40
    5314:	andeq	r0, r0, ip, lsr r1
    5318:			; <UNDEFINED> instruction: 0x00022cb8
    531c:	andeq	r2, r2, r6, lsr #25
    5320:	andeq	lr, r0, r0, lsl #2
    5324:	andeq	lr, r0, ip, lsl r1
    5328:	andeq	lr, r0, r6, lsl r1
    532c:	muleq	r0, r0, r1
    5330:	andeq	r3, r2, r6, lsl #28
    5334:	andeq	lr, r0, lr, asr #1
    5338:	andeq	lr, r0, r4, asr #1
    533c:	andeq	lr, r0, sl, lsl #1
    5340:	muleq	r2, lr, fp
    5344:	muleq	r0, r8, r1
    5348:	andeq	sp, r0, ip, lsl #31
    534c:	strdcc	fp, [r8], -r0	; <UNPREDICTABLE>
    5350:	strmi	fp, [sp], -r3, lsl #1
    5354:			; <UNDEFINED> instruction: 0xf7ff6cc9
    5358:	ldcmi	12, cr15, [r0], {119}	; 0x77
    535c:	andcs	r6, lr, #28160	; 0x6e00
    5360:	blmi	3d6558 <_ZdlPv@@Base+0x3c6104>
    5364:	tstcs	r1, r8, lsl r4
    5368:			; <UNDEFINED> instruction: 0x9600447b
    536c:	strtmi	r4, [r0], -r7, lsl #12
    5370:	svc	0x00fef7fd
    5374:	ldrtmi	r4, [r8], -r1, lsr #12
    5378:			; <UNDEFINED> instruction: 0xf98ef7ff
    537c:	strtmi	r4, [r8], -r4, lsl #12
    5380:			; <UNDEFINED> instruction: 0xf81af008
    5384:	strtmi	r4, [r0], -r1, lsl #12
    5388:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    538c:	ldrbtmi	r4, [r9], #-2309	; 0xfffff6fb
    5390:	pop	{r0, r1, ip, sp, pc}
    5394:			; <UNDEFINED> instruction: 0xf7ff40f0
    5398:	svclt	0x0000b97f
    539c:	muleq	r2, ip, ip
    53a0:	andeq	sp, r0, r4, ror #30
    53a4:	andeq	sp, r0, lr, asr #30
    53a8:	mvnsmi	lr, #737280	; 0xb4000
    53ac:			; <UNDEFINED> instruction: 0xf8d04606
    53b0:	stmdblt	r8, {r6, r7, r8, sl}
    53b4:	mvnshi	lr, #12386304	; 0xbd0000
    53b8:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    53bc:	strbcs	pc, [r0, #2262]	; 0x8d6	; <UNPREDICTABLE>
    53c0:	strmi	r2, [r7], -r0, lsl #20
    53c4:	bcc	7c7e8 <_ZdlPv@@Base+0x6c394>
    53c8:	strmi	r1, [r2], #-3651	; 0xfffff1bd
    53cc:			; <UNDEFINED> instruction: 0xf8032100
    53d0:	addsmi	r1, sl, #1, 30
    53d4:	ldmdavs	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    53d8:			; <UNDEFINED> instruction: 0xf8dfb334
    53dc:			; <UNDEFINED> instruction: 0xf04f9058
    53e0:	ldrbtmi	r0, [r9], #2049	; 0x801
    53e4:	ldclpl	0, cr14, [fp, #-28]!	; 0xffffffe4
    53e8:	stmdavs	r1!, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
    53ec:			; <UNDEFINED> instruction: 0xf7ff4630
    53f0:	stmdavs	r4!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    53f4:	stmdavs	r3!, {r2, r6, r7, r8, ip, sp, pc}
    53f8:	stccs	12, cr6, [r0, #-372]	; 0xfffffe8c
    53fc:			; <UNDEFINED> instruction: 0xf8d6dbf9
    5400:	adcmi	r3, fp, #192, 10	; 0x30000000
    5404:	strbmi	sp, [r9], -pc, ror #25
    5408:	subcc	pc, r9, r0, asr #4
    540c:			; <UNDEFINED> instruction: 0xf950f006
    5410:	blcs	1ca04 <_ZdlPv@@Base+0xc5b0>
    5414:			; <UNDEFINED> instruction: 0xf807d1e9
    5418:	strtmi	r8, [sl], -r5
    541c:	ldrtmi	r6, [r0], -r3, lsr #16
    5420:			; <UNDEFINED> instruction: 0xf7ff6c99
    5424:	strb	pc, [r0, r5, lsl #29]!	; <UNPREDICTABLE>
    5428:	pop	{r3, r4, r5, r9, sl, lr}
    542c:			; <UNDEFINED> instruction: 0xf7fd43f8
    5430:	svclt	0x0000bedb
    5434:	andeq	sp, r0, lr, asr #22
    5438:			; <UNDEFINED> instruction: 0x460eb5f0
    543c:	addlt	r4, r3, sl, lsl ip
    5440:			; <UNDEFINED> instruction: 0xf1006889
    5444:	ldrbtmi	r0, [ip], #-1320	; 0xfffffad8
    5448:	strtcc	r4, [r8], #-2840	; 0xfffff4e8
    544c:	ldrbtmi	r2, [fp], #-529	; 0xfffffdef
    5450:	strtmi	r9, [r0], -r0, lsl #2
    5454:			; <UNDEFINED> instruction: 0xf7fd2101
    5458:	svcmi	0x0015ef8c
    545c:	strtmi	r4, [r8], -r1, lsr #12
    5460:	blx	ffcc3466 <_ZdlPv@@Base+0xffcb3012>
    5464:			; <UNDEFINED> instruction: 0xf106215b
    5468:			; <UNDEFINED> instruction: 0xf7fe040c
    546c:	ldrbtmi	pc, [pc], #-3821	; 5474 <__printf_chk@plt+0x20ac>	; <UNPREDICTABLE>
    5470:	strmi	pc, [ip], -r6, lsl #4
    5474:			; <UNDEFINED> instruction: 0xf7ffe003
    5478:	adcsmi	pc, r4, #236544	; 0x39c00
    547c:			; <UNDEFINED> instruction: 0xf854d009
    5480:	strtmi	r1, [r8], -r4, lsl #30
    5484:	mvnsle	r2, r0, lsl #18
    5488:			; <UNDEFINED> instruction: 0xf7ff4639
    548c:	adcsmi	pc, r4, #226304	; 0x37400
    5490:			; <UNDEFINED> instruction: 0x4628d1f5
    5494:			; <UNDEFINED> instruction: 0xf7fe215d
    5498:	stmdbmi	r6, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    549c:	andlt	r4, r3, r9, ror r4
    54a0:	ldrhtmi	lr, [r0], #141	; 0x8d
    54a4:	ldmlt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54a8:			; <UNDEFINED> instruction: 0x00023bb6
    54ac:	muleq	r0, r2, lr
    54b0:	andeq	sp, r0, r6, ror #28
    54b4:	andeq	sp, r0, ip, lsr lr
    54b8:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    54bc:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    54c0:			; <UNDEFINED> instruction: 0xf8df4479
    54c4:	push	{r2, r4, r5, r6, r7, sl, ip, sp}
    54c8:			; <UNDEFINED> instruction: 0x46064ff0
    54cc:	addlt	r5, r7, sl, lsl #17
    54d0:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    54d4:			; <UNDEFINED> instruction: 0xf8df447b
    54d8:	ldmdavs	r2, {r3, r5, r6, r7, sl, ip, sp, lr}
    54dc:			; <UNDEFINED> instruction: 0xf04f9205
    54e0:	movwcc	r0, #33280	; 0x8200
    54e4:	ldmvs	fp!, {r8, sl, ip, sp, lr, pc}
    54e8:			; <UNDEFINED> instruction: 0xf8464605
    54ec:	ldrbtmi	r3, [r9], #-2856	; 0xfffff4d8
    54f0:	ldrbtmi	r4, [pc], #-1584	; 54f8 <__printf_chk@plt+0x2130>
    54f4:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
    54f8:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    54fc:			; <UNDEFINED> instruction: 0xf7ff4479
    5500:			; <UNDEFINED> instruction: 0xf8dff8cb
    5504:	ldrbtmi	r1, [r9], #-1220	; 0xfffffb3c
    5508:	ldc2	7, cr15, [lr, #1016]	; 0x3f8
    550c:	bvs	1a0dd14 <_ZdlPv@@Base+0x19fd8c0>
    5510:			; <UNDEFINED> instruction: 0xf7fd4611
    5514:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    5518:	tsthi	fp, #192, 4	; <UNPREDICTABLE>
    551c:	strtcc	pc, [ip], #2271	; 0x8df
    5520:			; <UNDEFINED> instruction: 0xf8df220b
    5524:	smlatbcs	r1, ip, r4, r0
    5528:	ldmvs	fp!, {r0, r2, r8, sl, ip, sp, lr, pc}
    552c:	ldrbtmi	r5, [r8], #-2300	; 0xfffff704
    5530:			; <UNDEFINED> instruction: 0xf7fd6823
    5534:			; <UNDEFINED> instruction: 0xf8dfee98
    5538:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
    553c:			; <UNDEFINED> instruction: 0x071b685b
    5540:	rscshi	pc, r1, #0, 2
    5544:	ldreq	pc, [r0], #2271	; 0x8df
    5548:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    554c:	tstcs	r1, r3, lsl #4
    5550:	ldmvs	fp!, {r0, r2, r8, sl, ip, sp, lr, pc}
    5554:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5558:	andcs	r6, sl, r1, lsr #16
    555c:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    5560:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5564:	stmdavs	r2!, {r8, sp}
    5568:	rscvs	r4, r9, #2063597568	; 0x7b000000
    556c:	adcvs	r6, sl, #224256	; 0x36c00
    5570:			; <UNDEFINED> instruction: 0xf8dfb18b
    5574:	ldrtmi	r1, [r0], -ip, ror #8
    5578:			; <UNDEFINED> instruction: 0xf7fe4479
    557c:			; <UNDEFINED> instruction: 0xf8dffd85
    5580:	ldrbtmi	r1, [r9], #-1124	; 0xfffffb9c
    5584:	ldc2	7, cr15, [r0, #1016]!	; 0x3f8
    5588:	strmi	r6, [r4], -r3, asr #16
    558c:			; <UNDEFINED> instruction: 0xf0402b00
    5590:	movwcs	r8, #841	; 0x349
    5594:			; <UNDEFINED> instruction: 0xf8df60e3
    5598:			; <UNDEFINED> instruction: 0x46301450
    559c:	ldmvs	fp!, {r0, r2, r8, sl, ip, sp, lr, pc}
    55a0:			; <UNDEFINED> instruction: 0xf7fe4479
    55a4:			; <UNDEFINED> instruction: 0xf8dffd71
    55a8:	ldrbtmi	r1, [r9], #-1092	; 0xfffffbbc
    55ac:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
    55b0:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    55b4:			; <UNDEFINED> instruction: 0xf7fe4479
    55b8:			; <UNDEFINED> instruction: 0xf8dffd97
    55bc:	ldmpl	fp!, {r3, r4, r5, sl, ip, sp}^
    55c0:			; <UNDEFINED> instruction: 0xf7fe6819
    55c4:	stmdavs	r3, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    55c8:	blcs	16de0 <_ZdlPv@@Base+0x698c>
    55cc:	tsthi	r7, #64	; 0x40	; <UNPREDICTABLE>
    55d0:	strteq	pc, [r4], #-2271	; 0xfffff721
    55d4:	bvs	feacdddc <_ZdlPv@@Base+0xfeabd988>
    55d8:	rscvs	r2, r2, r1, lsl #2
    55dc:	andscs	r4, r0, #120, 8	; 0x78000000
    55e0:	ldmvs	fp!, {r0, r2, r8, sl, ip, sp, lr, pc}
    55e4:	mrc	7, 1, APSR_nzcv, cr14, cr13, {7}
    55e8:	ldc2	0, cr15, [r6, #24]
    55ec:	stmdage	r4, {r0, r1, r9, sl, lr}
    55f0:			; <UNDEFINED> instruction: 0xf7fd9304
    55f4:			; <UNDEFINED> instruction: 0xf7fded8e
    55f8:	bvs	fea80bb8 <_ZdlPv@@Base+0xfea70764>
    55fc:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    5600:	cmplt	ip, ip, ror #16
    5604:			; <UNDEFINED> instruction: 0xf0076820
    5608:			; <UNDEFINED> instruction: 0x4601fed7
    560c:			; <UNDEFINED> instruction: 0xf0024640
    5610:	stmdavs	r4!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    5614:	mvnsle	r2, r0, lsl #24
    5618:			; <UNDEFINED> instruction: 0x46404631
    561c:	stc2l	0, cr15, [r4, #-12]!
    5620:			; <UNDEFINED> instruction: 0x463049f6
    5624:			; <UNDEFINED> instruction: 0xf7fe4479
    5628:	strmi	pc, [r4], -pc, lsr #26
    562c:			; <UNDEFINED> instruction: 0xf00a6c68
    5630:			; <UNDEFINED> instruction: 0x4601fa7b
    5634:			; <UNDEFINED> instruction: 0xf7fe4620
    5638:	stmdavs	r3, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    563c:	blcs	16e54 <_ZdlPv@@Base+0x6a00>
    5640:	sbcshi	pc, r6, #64	; 0x40
    5644:	movwcs	r4, #2542	; 0x9ee
    5648:	rscvs	r4, r3, r0, lsr r6
    564c:			; <UNDEFINED> instruction: 0xf7fe4479
    5650:	stmibmi	ip!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}^
    5654:			; <UNDEFINED> instruction: 0xf7fe4479
    5658:	stmdavs	r3, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
    565c:	blcs	16e74 <_ZdlPv@@Base+0x6a20>
    5660:	adcshi	pc, pc, #64	; 0x40
    5664:	andcs	r4, r0, #232, 22	; 0x3a000
    5668:	ldrbtmi	r6, [fp], #-226	; 0xffffff1e
    566c:			; <UNDEFINED> instruction: 0x06d0685a
    5670:	cfldrs	mvf13, [r3, #164]	; 0xa4
    5674:	vmov.f64	d7, #82	; 0x3e900000  0.2812500
    5678:	vneg.f64	d23, d0
    567c:			; <UNDEFINED> instruction: 0xf040fa10
    5680:			; <UNDEFINED> instruction: 0xf7fe825d
    5684:			; <UNDEFINED> instruction: 0x4604fc37
    5688:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
    568c:	blvs	140ce0 <_ZdlPv@@Base+0x13088c>
    5690:	blvs	104116c <_ZdlPv@@Base+0x1030d18>
    5694:	blx	441260 <_ZdlPv@@Base+0x430e0c>
    5698:	rsbhi	pc, r4, #0
    569c:	blvc	4117c <_ZdlPv@@Base+0x30d28>
    56a0:	blpl	ff080d24 <_ZdlPv@@Base+0xff0708d0>
    56a4:	blvc	180ec4 <_ZdlPv@@Base+0x170a70>
    56a8:	blvc	ff2012a4 <_ZdlPv@@Base+0xff1f0e50>
    56ac:	beq	fe440f10 <_ZdlPv@@Base+0xfe430abc>
    56b0:	svclt	0x00c82c00
    56b4:	vsub.i8	d2, d0, d0
    56b8:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, pc}
    56bc:	sbchi	pc, r9, #64, 6
    56c0:			; <UNDEFINED> instruction: 0xf3402c00
    56c4:	ldmibmi	r2, {r0, r2, r3, r4, r5, r7, r9, pc}^
    56c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    56cc:	ldc2l	7, cr15, [ip], {254}	; 0xfe
    56d0:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
    56d4:	blcs	20748 <_ZdlPv@@Base+0x102f4>
    56d8:	eorhi	pc, r2, #64	; 0x40
    56dc:	ldrbtmi	r4, [r9], #-2510	; 0xfffff632
    56e0:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    56e4:	strmi	r6, [r4], -r3, asr #16
    56e8:			; <UNDEFINED> instruction: 0xf0402b00
    56ec:	blmi	ff2e60a8 <_ZdlPv@@Base+0xff2d5c54>
    56f0:	rscvs	r2, r2, r0, lsl #4
    56f4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    56f8:	andle	r2, r8, r1, lsl #20
    56fc:	movweq	lr, #43477	; 0xa9d5
    5700:			; <UNDEFINED> instruction: 0xf0402b00
    5704:	stmibmi	r6, {r0, r1, r7, r9, pc}^
    5708:			; <UNDEFINED> instruction: 0xf00c4479
    570c:	stmibmi	r5, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}^
    5710:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5714:	ldc2	7, cr15, [r8], {254}	; 0xfe
    5718:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    571c:			; <UNDEFINED> instruction: 0x06d9685b
    5720:	stmibmi	r2, {r4, sl, ip, lr, pc}^
    5724:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5728:	stc2	7, cr15, [lr], {254}	; 0xfe
    572c:	stmibmi	r1, {r6, r7, r9, fp, lr}^
    5730:	ldrbtmi	r6, [sl], #-2728	; 0xfffff558
    5734:			; <UNDEFINED> instruction: 0xf00c4479
    5738:	ldmibmi	pc!, {r0, r1, r2, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    573c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5740:	stc2	7, cr15, [r2], {254}	; 0xfe
    5744:			; <UNDEFINED> instruction: 0x463049bd
    5748:			; <UNDEFINED> instruction: 0xf7fe4479
    574c:			; <UNDEFINED> instruction: 0x4631fc7d
    5750:			; <UNDEFINED> instruction: 0xf0034640
    5754:	blmi	feec3c88 <_ZdlPv@@Base+0xfeeb3834>
    5758:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    575c:			; <UNDEFINED> instruction: 0xf14007da
    5760:			; <UNDEFINED> instruction: 0xf0138225
    5764:			; <UNDEFINED> instruction: 0xf0000f18
    5768:			; <UNDEFINED> instruction: 0x4631821d
    576c:			; <UNDEFINED> instruction: 0xf0034640
    5770:	ldmibmi	r4!, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5774:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5778:			; <UNDEFINED> instruction: 0xff8ef7fe
    577c:	ldrbtmi	r4, [r9], #-2482	; 0xfffff64e
    5780:			; <UNDEFINED> instruction: 0xff8af7fe
    5784:	ldrbcc	pc, [r4, #2261]	; 0x8d5	; <UNPREDICTABLE>
    5788:	ldmibmi	r0!, {r4, r5, r9, sl, lr}
    578c:	svclt	0x00c82b00
    5790:	ldrbtmi	r3, [r9], #-818	; 0xfffffcce
    5794:			; <UNDEFINED> instruction: 0xf8c5bfc8
    5798:			; <UNDEFINED> instruction: 0xf7ff35d4
    579c:			; <UNDEFINED> instruction: 0xf8d5fa55
    57a0:	ldrdcc	r1, [r1, -r4]
    57a4:	mcr2	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    57a8:	ldrbtmi	r4, [r9], #-2473	; 0xfffff657
    57ac:			; <UNDEFINED> instruction: 0xff74f7fe
    57b0:	ldrbtmi	r4, [r9], #-2472	; 0xfffff658
    57b4:			; <UNDEFINED> instruction: 0xff70f7fe
    57b8:	ldrtmi	r4, [r0], -r7, lsr #19
    57bc:			; <UNDEFINED> instruction: 0xf7fe4479
    57c0:	stmibmi	r6!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    57c4:			; <UNDEFINED> instruction: 0xf7fe4479
    57c8:	stmibmi	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    57cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    57d0:	blx	ec37d4 <_ZdlPv@@Base+0xeb3380>
    57d4:			; <UNDEFINED> instruction: 0xf7fe217b
    57d8:	tstcs	r1, r7, lsr sp	; <UNPREDICTABLE>
    57dc:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    57e0:	ldrbtmi	r4, [r9], #-2464	; 0xfffff660
    57e4:			; <UNDEFINED> instruction: 0xff58f7fe
    57e8:			; <UNDEFINED> instruction: 0xf7fe217d
    57ec:	ldmibmi	lr, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    57f0:			; <UNDEFINED> instruction: 0xf7fe4479
    57f4:	ldmibmi	sp, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    57f8:			; <UNDEFINED> instruction: 0xf7fe4479
    57fc:			; <UNDEFINED> instruction: 0xf8d5ff4d
    5800:			; <UNDEFINED> instruction: 0xf50535cc
    5804:			; <UNDEFINED> instruction: 0xf8d56bb9
    5808:	addsmi	r2, r3, #208, 10	; 0x34000000
    580c:	mvnhi	pc, r0, lsl #5
    5810:	strbcs	pc, [r8, #2261]	; 0x8d5	; <UNPREDICTABLE>
    5814:			; <UNDEFINED> instruction: 0xf8c51c59
    5818:	smlabtcs	r0, ip, r5, r1
    581c:			; <UNDEFINED> instruction: 0xf8d554d1
    5820:	smlawtlt	r1, r8, r5, r1
    5824:	tstlt	r3, fp, lsl #16
    5828:			; <UNDEFINED> instruction: 0xf7fe4630
    582c:	ldmibmi	r0, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
    5830:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5834:			; <UNDEFINED> instruction: 0xff30f7fe
    5838:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
    583c:	blcs	5f9b0 <_ZdlPv@@Base+0x4f55c>
    5840:	stmibmi	sp, {r0, r2, r3, ip, lr, pc}
    5844:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5848:			; <UNDEFINED> instruction: 0xf9fef7ff
    584c:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    5850:			; <UNDEFINED> instruction: 0xf7fe6859
    5854:	stmibmi	sl, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    5858:			; <UNDEFINED> instruction: 0xf7fe4479
    585c:	stmibmi	r9, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5860:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5864:			; <UNDEFINED> instruction: 0xf9f0f7ff
    5868:			; <UNDEFINED> instruction: 0xf7fe6be9
    586c:	stmibmi	r6, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    5870:			; <UNDEFINED> instruction: 0xf7fe4479
    5874:	stmibmi	r5, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    5878:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    587c:			; <UNDEFINED> instruction: 0xf9e4f7ff
    5880:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    5884:	blcs	209f8 <_ZdlPv@@Base+0x105a4>
    5888:	cmphi	r0, r0	; <UNPREDICTABLE>
    588c:	ldrtmi	r4, [r0], -r1, lsl #19
    5890:			; <UNDEFINED> instruction: 0xf7fe4479
    5894:	stmibmi	r0, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    5898:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    589c:	mrc2	7, 7, pc, cr12, cr14, {7}
    58a0:			; <UNDEFINED> instruction: 0x4630497e
    58a4:			; <UNDEFINED> instruction: 0xf7ff4479
    58a8:	blmi	1f83fec <_ZdlPv@@Base+0x1f73b98>
    58ac:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    58b0:			; <UNDEFINED> instruction: 0xf0402b00
    58b4:	ldmdbmi	fp!, {r1, r4, r5, r8, pc}^
    58b8:			; <UNDEFINED> instruction: 0xf7fe4479
    58bc:	ldmdbmi	sl!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    58c0:			; <UNDEFINED> instruction: 0xf7fe4479
    58c4:	blmi	1e85470 <_ZdlPv@@Base+0x1e7501c>
    58c8:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    58cc:	ldmdbmi	r8!, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
    58d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    58d4:	blx	ff6438d6 <_ZdlPv@@Base+0xff633482>
    58d8:	ldrbtmi	r4, [r9], #-2422	; 0xfffff68a
    58dc:	stc2	7, cr15, [r4], {254}	; 0xfe
    58e0:	ldrbtmi	r4, [r9], #-2421	; 0xfffff68b
    58e4:	stc2	7, cr15, [r0], {254}	; 0xfe
    58e8:	strmi	r6, [r4], -r3, asr #16
    58ec:			; <UNDEFINED> instruction: 0xf0402b00
    58f0:	ldmdbmi	r2!, {r5, r7, r8, pc}^
    58f4:	strtmi	r2, [r0], -r0, lsl #6
    58f8:	ldrbtmi	r6, [r9], #-227	; 0xffffff1d
    58fc:	mcr2	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5900:	ldrbtmi	r4, [r9], #-2415	; 0xfffff691
    5904:	blx	fe843906 <_ZdlPv@@Base+0xfe8334b2>
    5908:			; <UNDEFINED> instruction: 0xf7ff4628
    590c:			; <UNDEFINED> instruction: 0xf8d5fd4d
    5910:			; <UNDEFINED> instruction: 0xb3bc41b8
    5914:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
    5918:	ldrdge	pc, [ip, pc]!	; <UNPREDICTABLE>
    591c:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    5920:	stmdbeq	r8!, {r0, r3, r8, ip, sp, lr, pc}
    5924:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
    5928:	strtmi	r4, [r8], -r1, lsr #12
    592c:			; <UNDEFINED> instruction: 0x31b8f8c5
    5930:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    5934:	ldrtmi	r6, [r0], -r1, ror #17
    5938:			; <UNDEFINED> instruction: 0xf986f7ff
    593c:	stmiavs	r0!, {r0, r1, r2, r9, sl, lr}
    5940:	ldrbmi	r2, [r3], -r1, lsl #2
    5944:	andls	r2, r0, r1, lsl r2
    5948:			; <UNDEFINED> instruction: 0xf7fd4648
    594c:			; <UNDEFINED> instruction: 0x4649ed12
    5950:			; <UNDEFINED> instruction: 0xf7fe4638
    5954:	strmi	pc, [r7], -r1, lsr #29
    5958:			; <UNDEFINED> instruction: 0xf0076820
    595c:	strmi	pc, [r1], -sp, lsr #26
    5960:			; <UNDEFINED> instruction: 0xf7ff4638
    5964:	ldmdbmi	r9, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    5968:			; <UNDEFINED> instruction: 0xf7fe4479
    596c:	stmiavs	r0!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    5970:			; <UNDEFINED> instruction: 0xf7fdb108
    5974:			; <UNDEFINED> instruction: 0x4620ec3c
    5978:	stc2l	0, cr15, [ip, #-40]!	; 0xffffffd8
    597c:			; <UNDEFINED> instruction: 0x41b8f8d5
    5980:	bicle	r2, pc, r0, lsl #24
    5984:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    5988:			; <UNDEFINED> instruction: 0x07db685b
    598c:	sbcshi	pc, r3, r0, asr #2
    5990:	ldrbtmi	r4, [r9], #-2384	; 0xfffff6b0
    5994:			; <UNDEFINED> instruction: 0xf7fe4630
    5998:	bvs	ffb046fc <_ZdlPv@@Base+0xffaf42a8>
    599c:			; <UNDEFINED> instruction: 0xf0402b00
    59a0:	ldrsh	r8, [r9], r9
    59a4:	andhi	pc, r0, pc, lsr #7
    59a8:	andeq	r0, r0, r0
    59ac:	subsmi	r0, r2, r0
    59b0:	andeq	r2, r2, ip, lsr r9
    59b4:	andeq	r0, r0, ip, lsr r1
    59b8:	andeq	r2, r2, r0, lsr #14
    59bc:	andeq	sp, r0, r6, asr #28
    59c0:	andeq	r2, r2, sl, lsl #18
    59c4:	andeq	sp, r0, r8, lsl #26
    59c8:	andeq	sp, r0, r6, lsr lr
    59cc:	andeq	r0, r0, r8, asr #3
    59d0:	andeq	sp, r0, r2, lsr lr
    59d4:	andeq	r3, r2, r2, asr #21
    59d8:	andeq	sp, r0, r8, lsr #27
    59dc:	muleq	r2, r4, sl
    59e0:	strdeq	sp, [r0], -r4
    59e4:	strdeq	sp, [r0], -r6
    59e8:	andeq	sp, r0, r0, ror #27
    59ec:	andeq	sp, r0, r2, ror #27
    59f0:	andeq	sp, r0, r0, ror #27
    59f4:	andeq	r0, r0, r0, lsl #3
    59f8:	andeq	sp, r0, r0, asr #27
    59fc:	andeq	sp, r0, ip, lsl #27
    5a00:	andeq	sp, r0, ip, ror #26
    5a04:	andeq	sp, r0, r0, ror sp
    5a08:	muleq	r2, r2, r9
    5a0c:	andeq	r3, r2, r2, ror r9
    5a10:	andeq	sp, r0, r2, ror #26
    5a14:	andeq	r3, r2, sl, lsr #18
    5a18:	andeq	sp, r0, r2, lsr #24
    5a1c:	andeq	r2, r2, r0, lsl r9
    5a20:	andeq	sp, r0, r4, lsr sp
    5a24:	andeq	sp, r0, lr, asr #26
    5a28:	andeq	r3, r2, r2, ror #17
    5a2c:	andeq	sp, r0, r6, asr #26
    5a30:	andeq	sp, r0, lr, lsr #15
    5a34:	andeq	sp, r0, r8, asr #26
    5a38:	andeq	sp, r0, r2, asr sp
    5a3c:	andeq	sp, r0, r4, asr sp
    5a40:	andeq	r3, r2, r4, lsr #17
    5a44:	andeq	sp, r0, lr, lsr sp
    5a48:	andeq	sp, r0, lr, lsr sp
    5a4c:	andeq	sp, r0, r2, lsr sp
    5a50:	andeq	sp, r0, r2, lsr #26
    5a54:	andeq	sp, r0, r6, lsr #22
    5a58:	andeq	sp, r0, r8, lsl #26
    5a5c:	strdeq	sp, [r0], -r8
    5a60:	andeq	sp, r0, r6, lsl #26
    5a64:	strdeq	sp, [r0], -r6
    5a68:	andeq	sp, r0, ip, ror #25
    5a6c:	andeq	sp, r0, r0, ror #21
    5a70:	ldrdeq	sp, [r0], -r2
    5a74:	andeq	r2, r2, sl, asr #15
    5a78:	muleq	r0, lr, ip
    5a7c:			; <UNDEFINED> instruction: 0x000227b6
    5a80:	andeq	sp, r0, r0, lsl #21
    5a84:	andeq	sp, r0, sl, lsl #25
    5a88:	andeq	sp, r0, r8, ror #20
    5a8c:	andeq	sp, r0, r6, ror ip
    5a90:	andeq	r3, r2, sl, ror r7
    5a94:	andeq	sp, r0, r4, ror #24
    5a98:	andeq	sp, r0, lr, lsr sl
    5a9c:	andeq	sp, r0, r4, asr ip
    5aa0:	andeq	r3, r2, r0, asr r7
    5aa4:	andeq	sp, r0, ip, asr sl
    5aa8:	andeq	sp, r0, r8, lsl sl
    5aac:	andeq	r3, r2, r4, lsr r7
    5ab0:	strdeq	sp, [r0], -r2
    5ab4:	andeq	sp, r0, r2, lsr #24
    5ab8:	andeq	sp, r0, r6, lsr #24
    5abc:	andeq	sp, r0, r6, lsl ip
    5ac0:	andeq	sp, r0, r2, lsr #12
    5ac4:	andeq	r3, r2, r0, ror #13
    5ac8:	andeq	sp, r0, r2, asr #19
    5acc:	andeq	sp, r0, r4, ror r9
    5ad0:	andeq	r3, r2, r6, ror r6
    5ad4:	andeq	sp, r0, sl, lsl #19
    5ad8:	ldrtmi	r6, [r0], -r9, ror #20
    5adc:	blx	fe343adc <_ZdlPv@@Base+0xfe333688>
    5ae0:			; <UNDEFINED> instruction: 0xf7fd6a68
    5ae4:	strbmi	lr, [r0], -ip, ror #23
    5ae8:			; <UNDEFINED> instruction: 0xffbaf001
    5aec:			; <UNDEFINED> instruction: 0xf00b4658
    5af0:			; <UNDEFINED> instruction: 0xf505f91b
    5af4:			; <UNDEFINED> instruction: 0xf00570c4
    5af8:	strtmi	pc, [r8], -r7, lsl #28
    5afc:	blx	ff1c1b1a <_ZdlPv@@Base+0xff1b16c6>
    5b00:	blmi	199849c <_ZdlPv@@Base+0x1988048>
    5b04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5b08:	blls	15fb78 <_ZdlPv@@Base+0x14f724>
    5b0c:			; <UNDEFINED> instruction: 0xf040405a
    5b10:	strtmi	r8, [r8], -r9, lsr #1
    5b14:	pop	{r0, r1, r2, ip, sp, pc}
    5b18:	stmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5b1c:	uxtab16	r4, ip, r9, ror #8
    5b20:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    5b24:	stmdami	r0!, {r2, r3, r4, r6, r7, r8, sl, sp, lr, pc}^
    5b28:	str	r4, [lr, #-1144]	; 0xfffffb88
    5b2c:	ldrtmi	r6, [r0], -r9, lsr #25
    5b30:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    5b34:	ldmdbmi	sp, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}^
    5b38:			; <UNDEFINED> instruction: 0xe72b4479
    5b3c:	blvs	4161c <_ZdlPv@@Base+0x311c8>
    5b40:	blpl	15011c4 <_ZdlPv@@Base+0x14f0d70>
    5b44:	blvs	181368 <_ZdlPv@@Base+0x170f14>
    5b48:	blvc	ff1c1744 <_ZdlPv@@Base+0xff1b12f0>
    5b4c:	bmi	fe4413b0 <_ZdlPv@@Base+0xfe430f5c>
    5b50:	blmi	15ff1c0 <_ZdlPv@@Base+0x15eed6c>
    5b54:	ldmpl	fp!, {r0, r1, r2, r4, r6, fp, lr}^
    5b58:			; <UNDEFINED> instruction: 0x461a4478
    5b5c:			; <UNDEFINED> instruction: 0xf0064619
    5b60:	ldrb	pc, [fp], #3367	; 0xd27	; <UNPREDICTABLE>
    5b64:			; <UNDEFINED> instruction: 0xf7fe4628
    5b68:			; <UNDEFINED> instruction: 0x2c00f9ed
    5b6c:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    5b70:	stcge	7, cr15, [r3, #508]!	; 0x1fc
    5b74:			; <UNDEFINED> instruction: 0x46234950
    5b78:	ldrbtmi	r4, [r9], #-2640	; 0xfffff5b0
    5b7c:	smlabtne	r2, sp, r9, lr
    5b80:	ldrbtmi	r4, [sl], #-2383	; 0xfffff6b1
    5b84:	andcs	r9, r0, r0
    5b88:	andls	r4, r1, r9, ror r4
    5b8c:			; <UNDEFINED> instruction: 0xf00b6aa8
    5b90:	ldr	pc, [r8, #3803]	; 0xedb
    5b94:	andcs	r6, sl, r9, lsr #21
    5b98:	bl	243b94 <_ZdlPv@@Base+0x233740>
    5b9c:	rscvs	r2, fp, #0, 6
    5ba0:	ldr	r6, [r9, fp, ror #6]
    5ba4:			; <UNDEFINED> instruction: 0xf7fe4628
    5ba8:	ldrb	pc, [lr, #2761]	; 0xac9	; <UNPREDICTABLE>
    5bac:	ldrtmi	r4, [r0], -r5, asr #18
    5bb0:			; <UNDEFINED> instruction: 0xf7fe4479
    5bb4:	stmdbmi	r4, {r0, r3, r6, r9, fp, ip, sp, lr, pc}^
    5bb8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5bbc:	blx	1143bbc <_ZdlPv@@Base+0x1133768>
    5bc0:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    5bc4:	strb	r6, [ip, #2139]	; 0x85b
    5bc8:	andcs	r6, sl, r1, lsl #16
    5bcc:	b	ffbc3bc8 <_ZdlPv@@Base+0xffbb3774>
    5bd0:	rsbvs	r2, r3, r0, lsl #6
    5bd4:	ldrbmi	lr, [r8], -fp, lsl #11
    5bd8:			; <UNDEFINED> instruction: 0xf90cf00b
    5bdc:	strbcc	pc, [ip, #2261]	; 0x8d5	; <UNPREDICTABLE>
    5be0:	stmdavs	r1, {r1, r2, r4, r9, sl, sp, lr, pc}
    5be4:			; <UNDEFINED> instruction: 0xf7fd200a
    5be8:	movwcs	lr, #2786	; 0xae2
    5bec:	ldr	r6, [r9, #-99]!	; 0xffffff9d
    5bf0:	andcs	r6, sl, r1, lsl #16
    5bf4:	b	ff6c3bf0 <_ZdlPv@@Base+0xff6b379c>
    5bf8:	rsbvs	r2, r3, r0, lsl #6
    5bfc:	stmdavs	r1, {r1, r5, r8, sl, sp, lr, pc}
    5c00:			; <UNDEFINED> instruction: 0xf7fd200a
    5c04:	movwcs	lr, #2772	; 0xad4
    5c08:	strbt	r6, [r1], #99	; 0x63
    5c0c:	andcs	r4, sl, r1, lsl #12
    5c10:	b	ff343c0c <_ZdlPv@@Base+0xff3337b8>
    5c14:	tstcs	r0, lr, lsr #22
    5c18:	ldrbtmi	r6, [fp], #-2728	; 0xfffff558
    5c1c:	cmnvs	r9, #-1879048178	; 0x9000000e
    5c20:	ldrb	r6, [r0, #-2138]!	; 0xfffff7a6
    5c24:	andcs	r6, sl, r1, lsl #16
    5c28:	b	ff043c24 <_ZdlPv@@Base+0xff0337d0>
    5c2c:	rsbvs	r2, r3, r0, lsl #6
    5c30:	stmdavs	r1, {r0, r1, r2, r3, r5, r7, sl, sp, lr, pc}
    5c34:			; <UNDEFINED> instruction: 0xf7fd200a
    5c38:	movwcs	lr, #2746	; 0xaba
    5c3c:	ldrb	r6, [r8], -r3, rrx
    5c40:	stmdami	r4!, {r0, r1, r3, r4, r8, r9, fp, lr}
    5c44:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    5c48:			; <UNDEFINED> instruction: 0x4619461a
    5c4c:	stc2	0, cr15, [r8], {6}
    5c50:	blmi	5ff13c <_ZdlPv@@Base+0x5eece8>
    5c54:	ldmpl	fp!, {r5, fp, lr}^
    5c58:			; <UNDEFINED> instruction: 0x461a4478
    5c5c:			; <UNDEFINED> instruction: 0xf0064619
    5c60:	str	pc, [sp, #-3199]!	; 0xfffff381
    5c64:	b	fe543c60 <_ZdlPv@@Base+0xfe53380c>
    5c68:			; <UNDEFINED> instruction: 0xf0054628
    5c6c:			; <UNDEFINED> instruction: 0xf7fdfb0f
    5c70:			; <UNDEFINED> instruction: 0xf505ea96
    5c74:			; <UNDEFINED> instruction: 0xf00570c4
    5c78:	ldrb	pc, [r5, r7, asr #26]!	; <UNPREDICTABLE>
    5c7c:	strbmi	lr, [r0], -r2
    5c80:	cdp2	0, 14, cr15, cr14, cr1, {0}
    5c84:	adcsvs	pc, r9, r5, lsl #10
    5c88:			; <UNDEFINED> instruction: 0xf84ef00b
    5c8c:	svclt	0x0000e7f1
    5c90:	andeq	r0, r0, r0
    5c94:	subsmi	r0, r2, r0
    5c98:	strdeq	r2, [r2], -r8
    5c9c:	andeq	r0, r0, ip, lsr r1
    5ca0:	strdeq	sp, [r0], -r0
    5ca4:	ldrdeq	sp, [r0], -r2
    5ca8:	andeq	sp, r0, r4, asr #15
    5cac:	strdeq	sp, [r0], -r0
    5cb0:	muleq	r0, r8, r1
    5cb4:	andeq	sp, r0, r8, ror #15
    5cb8:	andeq	sp, r0, sl, ror r8
    5cbc:	andeq	sp, r0, lr, asr r3
    5cc0:	andeq	sp, r0, r4, asr #16
    5cc4:	andeq	sp, r0, ip, ror #14
    5cc8:	andeq	sp, r0, lr, ror #17
    5ccc:	andeq	r3, r2, sl, lsr r4
    5cd0:	andeq	r2, r2, sl, ror #7
    5cd4:	ldrdeq	sp, [r0], -r6
    5cd8:	andeq	sp, r0, r0, lsr #15
    5cdc:			; <UNDEFINED> instruction: 0x4604b510
    5ce0:	blx	ffac3ce6 <_ZdlPv@@Base+0xffab3892>
    5ce4:			; <UNDEFINED> instruction: 0xf00a4620
    5ce8:			; <UNDEFINED> instruction: 0x4620fbb5
    5cec:			; <UNDEFINED> instruction: 0x4620bd10
    5cf0:	blx	fec41d22 <_ZdlPv@@Base+0xfec318ce>
    5cf4:	b	14c3cf0 <_ZdlPv@@Base+0x14b389c>
    5cf8:	blmi	fe398734 <_ZdlPv@@Base+0xfe3882e0>
    5cfc:	svcmi	0x00f0e92d
    5d00:			; <UNDEFINED> instruction: 0x460c447a
    5d04:	ldrne	pc, [ip, #2256]!	; 0x8d0
    5d08:	ldrdlt	r5, [fp], r3
    5d0c:	eorls	pc, r8, #14614528	; 0xdf0000
    5d10:	ldmdavs	fp, {r8, fp, sp}
    5d14:			; <UNDEFINED> instruction: 0xf04f9309
    5d18:	strmi	r0, [r0], r0, lsl #6
    5d1c:	cfldrsle	mvf4, [r3, #-996]!	; 0xfffffc1c
    5d20:	strmi	r6, [r3], -r5, lsr #16
    5d24:	and	r2, r3, r0, lsl #4
    5d28:	tstcc	r4, #268435456	; 0x10000000
    5d2c:	eorle	r4, r6, sl, lsl #5
    5d30:	ldrsbeq	pc, [r4, #131]	; 0x83	; <UNPREDICTABLE>
    5d34:	mvnsle	r4, r5, lsl #5
    5d38:			; <UNDEFINED> instruction: 0xf8d36867
    5d3c:	adcsmi	r6, r7, #216, 2	; 0x36
    5d40:	stmiavs	r6!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    5d44:	ldrsbeq	pc, [ip, #131]	; 0x83	; <UNPREDICTABLE>
    5d48:	mvnle	r4, r6, lsl #5
    5d4c:			; <UNDEFINED> instruction: 0xf8d368e6
    5d50:	addmi	r0, r6, #224, 2	; 0x38
    5d54:	stmdbvs	r6!, {r3, r5, r6, r7, r8, ip, lr, pc}
    5d58:	ldrdeq	pc, [r4, #131]!	; 0x83
    5d5c:	mvnle	r4, r6, lsl #5
    5d60:	blmi	1db0d80 <_ZdlPv@@Base+0x1da092c>
    5d64:	mrscs	r9, R9_usr
    5d68:	andcs	r4, ip, #2063597568	; 0x7b000000
    5d6c:			; <UNDEFINED> instruction: 0xf7fd4620
    5d70:			; <UNDEFINED> instruction: 0xf108eb00
    5d74:	strtmi	r0, [r1], -r8, lsr #32
    5d78:	stc2	7, cr15, [lr], {254}	; 0xfe
    5d7c:	ldmdbcs	r2!, {r1, r2, r3, r4, r5, r6, sp, lr, pc}
    5d80:	tstcs	r0, r4, lsl #30
    5d84:	ldrne	pc, [ip, #2248]!	; 0x8c8
    5d88:	blmi	1b711a8 <_ZdlPv@@Base+0x1b60d54>
    5d8c:	streq	pc, [r8, -r8, lsl #2]!
    5d90:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
    5d94:	tstls	r0, r8, lsr #12
    5d98:			; <UNDEFINED> instruction: 0xf7fd2101
    5d9c:	strtmi	lr, [r9], -sl, ror #21
    5da0:			; <UNDEFINED> instruction: 0xf7fe4638
    5da4:	stmdavs	r0!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    5da8:	blx	1c1dce <_ZdlPv@@Base+0x1b197a>
    5dac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5db0:	addshi	pc, r8, r0
    5db4:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
    5db8:	strtmi	sp, [sl], -pc, rrx
    5dbc:			; <UNDEFINED> instruction: 0xf7ff4640
    5dc0:	strmi	pc, [r2], fp, lsl #19
    5dc4:	cmpcs	r8, pc, asr sl
    5dc8:			; <UNDEFINED> instruction: 0xf8594b5f
    5dcc:			; <UNDEFINED> instruction: 0xf859b002
    5dd0:			; <UNDEFINED> instruction: 0xf8db9003
    5dd4:			; <UNDEFINED> instruction: 0xf8d93000
    5dd8:	blx	45de2 <_ZdlPv@@Base+0x3598e>
    5ddc:			; <UNDEFINED> instruction: 0xf7fdf103
    5de0:	stmiavs	r3!, {r4, r5, r9, fp, sp, lr, pc}
    5de4:	ldrtmi	r4, [r8], -r1, lsl #12
    5de8:			; <UNDEFINED> instruction: 0xf101fb03
    5dec:	blx	fef43dee <_ZdlPv@@Base+0xfef3399a>
    5df0:			; <UNDEFINED> instruction: 0x5603e9d4
    5df4:	suble	r2, ip, r0, lsl #26
    5df8:	ldrdcc	pc, [r0], -fp
    5dfc:			; <UNDEFINED> instruction: 0xf8d92148
    5e00:	blx	45e0a <_ZdlPv@@Base+0x359b6>
    5e04:			; <UNDEFINED> instruction: 0xf7fdf103
    5e08:			; <UNDEFINED> instruction: 0xee07ea1c
    5e0c:	vldr	s12, [pc, #576]	; 6054 <__printf_chk@plt+0x2c8c>
    5e10:	vcvt.f64.u32	d6, s8
    5e14:	vldr	d7, [pc, #924]	; 61b8 <__printf_chk@plt+0x2df0>
    5e18:	vnmul.f64	d0, d7, d4
    5e1c:	vdiv.f64	d7, d7, d6
    5e20:	blx	148a2a <_ZdlPv@@Base+0x1385d6>
    5e24:			; <UNDEFINED> instruction: 0xf7fdf500
    5e28:			; <UNDEFINED> instruction: 0x4638ea32
    5e2c:	bpl	fe44164c <_ZdlPv@@Base+0xfe4311f8>
    5e30:	blvc	41910 <_ZdlPv@@Base+0x314bc>
    5e34:	blvs	ff9c191c <_ZdlPv@@Base+0xff9b14c8>
    5e38:	blvc	41658 <_ZdlPv@@Base+0x31204>
    5e3c:	blvc	ff201a38 <_ZdlPv@@Base+0xff1f15e4>
    5e40:	bne	fe4416a4 <_ZdlPv@@Base+0xfe431250>
    5e44:	blx	fe443e46 <_ZdlPv@@Base+0xfe4339f2>
    5e48:			; <UNDEFINED> instruction: 0xf7fe4629
    5e4c:	ldrbmi	pc, [r1], -sp, lsl #23	; <UNPREDICTABLE>
    5e50:	mrc2	7, 7, pc, cr10, cr14, {7}
    5e54:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
    5e58:	ldc2	7, cr15, [lr], {254}	; 0xfe
    5e5c:	ldrcc	pc, [ip, #2264]!	; 0x8d8
    5e60:	lfmne	f2, 2, [r9], {20}
    5e64:	ldrne	pc, [ip, #2248]!	; 0x8c8
    5e68:	stmdahi	r3, {r1, r8, r9, fp, ip, sp, lr, pc}
    5e6c:			; <UNDEFINED> instruction: 0xf508cc0f
    5e70:	stmia	r8!, {r1, r3, r5, r6, r7, fp, ip, sp, lr}
    5e74:	stmdavs	r3!, {r0, r1, r2, r3}
    5e78:	andcc	pc, r0, r8, asr #17
    5e7c:	blmi	b58754 <_ZdlPv@@Base+0xb48300>
    5e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e84:	blls	25fef4 <_ZdlPv@@Base+0x24faa0>
    5e88:	qdaddle	r4, sl, r6
    5e8c:	pop	{r0, r1, r3, ip, sp, pc}
    5e90:	mcrcs	15, 0, r8, cr0, cr0, {7}
    5e94:	stmiavs	r5!, {r3, r4, r5, ip, lr, pc}
    5e98:	stmdavs	r1!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    5e9c:	stcvs	6, cr4, [fp], {170}	; 0xaa
    5ea0:	addle	r2, pc, r0, lsl #22
    5ea4:	ldrdge	pc, [ip], #-129	; 0xffffff7f
    5ea8:	svceq	0x0000f1ba
    5eac:	stfvsp	f5, [lr], {138}	; 0x8a
    5eb0:	ble	d16b8 <_ZdlPv@@Base+0xc1264>
    5eb4:			; <UNDEFINED> instruction: 0xf7fd4640
    5eb8:			; <UNDEFINED> instruction: 0x4606fffd
    5ebc:			; <UNDEFINED> instruction: 0xf7fd4628
    5ec0:	strdcc	lr, [ip], -r2
    5ec4:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ec8:			; <UNDEFINED> instruction: 0xf04f4b22
    5ecc:	strdcs	r3, [r1, -pc]
    5ed0:			; <UNDEFINED> instruction: 0x9601447b
    5ed4:	strmi	r9, [r2], r0, lsl #10
    5ed8:	b	12c3ed4 <_ZdlPv@@Base+0x12b3a80>
    5edc:			; <UNDEFINED> instruction: 0xf8c36823
    5ee0:	strb	sl, [pc, -ip, asr #32]!
    5ee4:	cdpge	8, 0, cr6, cr2, cr0, {1}
    5ee8:	blx	1941f0c <_ZdlPv@@Base+0x1931ab8>
    5eec:	ldrtmi	r4, [r0], -r1, lsl #12
    5ef0:			; <UNDEFINED> instruction: 0xf990f006
    5ef4:	ldmdami	r9, {r3, r4, r8, r9, fp, lr}
    5ef8:			; <UNDEFINED> instruction: 0xf8594631
    5efc:	ldrbtmi	r3, [r8], #-3
    5f00:			; <UNDEFINED> instruction: 0xf006461a
    5f04:			; <UNDEFINED> instruction: 0xe755fb55
    5f08:			; <UNDEFINED> instruction: 0x46384651
    5f0c:	mrc2	7, 4, pc, cr12, cr14, {7}
    5f10:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
    5f14:	blx	ff043f16 <_ZdlPv@@Base+0xff033ac2>
    5f18:			; <UNDEFINED> instruction: 0xf7fde7a0
    5f1c:	svclt	0x0000e93a
    5f20:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    5f24:	strdmi	r2, [r9], -fp
    5f28:	andeq	r0, r0, r0
    5f2c:	rsbmi	r8, r6, r0
    5f30:	strdeq	r2, [r2], -ip
    5f34:	andeq	r0, r0, ip, lsr r1
    5f38:	andeq	r2, r2, r0, ror #1
    5f3c:			; <UNDEFINED> instruction: 0x0000d7b0
    5f40:	andeq	sp, r0, r6, lsl #15
    5f44:	andeq	r0, r0, ip, ror #3
    5f48:	andeq	r0, r0, r8, lsr #2
    5f4c:	strdeq	sp, [r0], -r6
    5f50:	andeq	r1, r2, ip, ror pc
    5f54:	andeq	sp, r0, r4, ror r6
    5f58:	muleq	r0, r8, r1
    5f5c:	andeq	sp, r0, lr, lsl r6
    5f60:	andeq	sp, r0, lr, lsr r6
    5f64:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    5f68:	mvnsmi	lr, #737280	; 0xb4000
    5f6c:	cfldrsmi	mvf4, [sp], #-1008	; 0xfffffc10
    5f70:	strmi	r4, [r6], -sp, lsl #12
    5f74:	ldrmi	r4, [r0], pc, lsl #12
    5f78:	stcgt	0, cr11, [pc, #-548]	; 5d5c <__printf_chk@plt+0x2994>
    5f7c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    5f80:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    5f84:	strls	r6, [r7], #-2084	; 0xfffff7dc
    5f88:	streq	pc, [r0], #-79	; 0xffffffb1
    5f8c:	strbvc	pc, [r4], #1286	; 0x506	; <UNPREDICTABLE>
    5f90:	strgt	r3, [pc], #-1576	; 5f98 <__printf_chk@plt+0x2bd0>
    5f94:	muleq	r7, r5, r8
    5f98:	andeq	lr, r7, r4, lsl #17
    5f9c:			; <UNDEFINED> instruction: 0x46494638
    5fa0:	stc2	0, cr15, [r6], {5}
    5fa4:	svceq	0x0000f1b8
    5fa8:	andeq	pc, r0, #79	; 0x4f
    5fac:	andscs	pc, sl, sp, lsl #17
    5fb0:	movtcs	fp, #28436	; 0x6f14
    5fb4:			; <UNDEFINED> instruction: 0xf88d2343
    5fb8:	stmdacs	r4, {r3, r4, ip, sp}
    5fbc:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5fc0:	stmdbne	r4, {ip, sp, lr, pc}^
    5fc4:	andeq	r3, r3, r1, lsr #12
    5fc8:	ldrtmi	r9, [r0], -r2, lsl #18
    5fcc:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    5fd0:			; <UNDEFINED> instruction: 0xf88d2367
    5fd4:	stmdbge	r6, {r0, r3, r4, ip, sp}
    5fd8:			; <UNDEFINED> instruction: 0xf7fe4630
    5fdc:	bmi	8c4d58 <_ZdlPv@@Base+0x8b4904>
    5fe0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    5fe4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5fe8:	subsmi	r9, sl, r7, lsl #22
    5fec:	andlt	sp, r9, r6, lsr r1
    5ff0:	mvnshi	lr, #12386304	; 0xbd0000
    5ff4:	blge	130810 <_ZdlPv@@Base+0x1203bc>
    5ff8:	strbmi	r9, [r9], -r0, lsl #4
    5ffc:	ldrtmi	sl, [r8], -r3, lsl #20
    6000:	stc2l	0, cr15, [r6, #-20]!	; 0xffffffec
    6004:	ldrtmi	r9, [r0], -r2, lsl #18
    6008:	ldc2	7, cr15, [r8, #1016]!	; 0x3f8
    600c:			; <UNDEFINED> instruction: 0xf7fe9903
    6010:	stmdbls	r4, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    6014:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
    6018:			; <UNDEFINED> instruction: 0xf7fe9905
    601c:	blmi	5056e0 <_ZdlPv@@Base+0x4f528c>
    6020:	cmncs	fp, r1, lsl #4
    6024:			; <UNDEFINED> instruction: 0xf88d447b
    6028:	bicsvs	r1, sl, #25
    602c:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6030:			; <UNDEFINED> instruction: 0xf7fe4630
    6034:	stmdbls	r3, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    6038:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    603c:			; <UNDEFINED> instruction: 0xf7fe9904
    6040:	cmncs	r2, #10048	; 0x2740	; <UNPREDICTABLE>
    6044:	andscc	pc, r9, sp, lsl #17
    6048:	stmdbmi	r9, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    604c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6050:	blx	8c4052 <_ZdlPv@@Base+0x8b3bfe>
    6054:			; <UNDEFINED> instruction: 0xf88d2367
    6058:			; <UNDEFINED> instruction: 0xe7bc3019
    605c:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6060:	muleq	r2, r0, lr
    6064:	andeq	r0, r0, ip, lsr r1
    6068:	andeq	r1, r2, sl, lsl lr
    606c:	ldrdeq	r2, [r2], -r8
    6070:	strheq	sp, [r0], -r6
    6074:	mvnsmi	lr, sp, lsr #18
    6078:	strteq	pc, [r8], -r0, lsl #2
    607c:	stmdbmi	sl!, {r3, r7, r9, sl, lr}
    6080:	ldrtmi	r4, [r0], -r4, lsl #12
    6084:	svcmi	0x00294479
    6088:			; <UNDEFINED> instruction: 0xfffef7fd
    608c:			; <UNDEFINED> instruction: 0x4605447f
    6090:			; <UNDEFINED> instruction: 0xf0094640
    6094:	strmi	pc, [r1], -r9, asr #26
    6098:			; <UNDEFINED> instruction: 0xf7fe4628
    609c:	stclvs	8, cr15, [r0], #-148	; 0xffffff6c
    60a0:	strbtvs	r3, [r0], #-1
    60a4:	stc2l	0, cr15, [r0, #-36]	; 0xffffffdc
    60a8:	ldrtmi	r4, [r0], -r1, lsl #12
    60ac:			; <UNDEFINED> instruction: 0xf81cf7fe
    60b0:	strmi	r6, [r5], -r3, asr #16
    60b4:	ldmdbmi	lr, {r0, r1, r4, r6, r8, r9, fp, ip, sp, pc}
    60b8:	mvnscc	pc, #79	; 0x4f
    60bc:			; <UNDEFINED> instruction: 0xf04f2220
    60c0:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
    60c4:	andhi	pc, ip, r5, asr #17
    60c8:			; <UNDEFINED> instruction: 0xf8c44630
    60cc:			; <UNDEFINED> instruction: 0xf8c431c4
    60d0:			; <UNDEFINED> instruction: 0xf50431cc
    60d4:	stmib	r4, {r2, r6, r7, r8, sl, ip, sp, lr}^
    60d8:			; <UNDEFINED> instruction: 0xf884336f
    60dc:			; <UNDEFINED> instruction: 0xf8c421d0
    60e0:			; <UNDEFINED> instruction: 0xf8c481a4
    60e4:			; <UNDEFINED> instruction: 0xf7fd85bc
    60e8:	ldmdbmi	r2, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    60ec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    60f0:	blx	ff4c40f0 <_ZdlPv@@Base+0xff4b3c9c>
    60f4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    60f8:			; <UNDEFINED> instruction: 0xffa6f7fd
    60fc:	strtmi	r4, [r8], -pc, lsl #22
    6100:			; <UNDEFINED> instruction: 0xf00558f9
    6104:	stmdblt	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    6108:	ldrhhi	lr, [r0, #141]!	; 0x8d
    610c:	andcs	r6, sl, r1, lsl #16
    6110:	stmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6114:	rsbvs	r2, fp, r0, lsl #6
    6118:	strbmi	lr, [r2], -sp, asr #15
    611c:	strtmi	r4, [r0], -r9, lsr #12
    6120:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6124:	svclt	0x001ef7ff
    6128:	ldrdeq	sp, [r0], -r0
    612c:	andeq	r1, r2, r0, ror sp
    6130:	muleq	r0, sl, r4
    6134:	andeq	sp, r0, lr, ror r4
    6138:	andeq	sp, r0, sl, ror r4
    613c:	andeq	r0, r0, r4, lsr r1
    6140:			; <UNDEFINED> instruction: 0x460cb510
    6144:	eorcc	r4, r8, r6, lsl #18
    6148:			; <UNDEFINED> instruction: 0xf7fe4479
    614c:			; <UNDEFINED> instruction: 0x4621fd7d
    6150:			; <UNDEFINED> instruction: 0xf9b4f7fe
    6154:	pop	{r0, r1, r8, fp, lr}
    6158:	ldrbtmi	r4, [r9], #-16
    615c:	blt	fe74415c <_ZdlPv@@Base+0xfe733d08>
    6160:	andeq	sp, r0, r8, lsr r4
    6164:	andeq	sp, r0, lr, ror r1
    6168:	blmi	fe198b84 <_ZdlPv@@Base+0xfe188730>
    616c:	push	{r1, r3, r4, r5, r6, sl, lr}
    6170:	strdlt	r4, [r8], r0
    6174:			; <UNDEFINED> instruction: 0x460458d3
    6178:	ldrdcs	pc, [r4, r0]!
    617c:	movwls	r6, #30747	; 0x781b
    6180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6184:	ldrsbcc	pc, [r4, #-128]!	; 0xffffff80	; <UNPREDICTABLE>
    6188:			; <UNDEFINED> instruction: 0xf000429a
    618c:			; <UNDEFINED> instruction: 0xf50480b0
    6190:			; <UNDEFINED> instruction: 0x462075ba
    6194:	ldrbvc	pc, [r2], r4, lsl #10	; <UNPREDICTABLE>
    6198:			; <UNDEFINED> instruction: 0xf7ff4629
    619c:	stcgt	13, cr15, [pc, #-692]	; 5ef0 <__printf_chk@plt+0x2b28>
    61a0:	stmdavs	fp!, {r0, r1, r2, r3, r9, sl, lr, pc}
    61a4:			; <UNDEFINED> instruction: 0xf8d46033
    61a8:	blcs	128a0 <_ZdlPv@@Base+0x244c>
    61ac:			; <UNDEFINED> instruction: 0xf8d4db11
    61b0:	bcs	e8b8 <__printf_chk@plt+0xb4f0>
    61b4:	ldmib	r4, {r0, r2, r3, r8, r9, fp, ip, lr, pc}^
    61b8:	bl	fec06714 <_ZdlPv@@Base+0xfebf62c0>
    61bc:	svclt	0x00180803
    61c0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    61c4:	svclt	0x0018428a
    61c8:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
    61cc:	stmibeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    61d0:			; <UNDEFINED> instruction: 0xf04fe003
    61d4:			; <UNDEFINED> instruction: 0xf04f0910
    61d8:			; <UNDEFINED> instruction: 0xf8d40804
    61dc:			; <UNDEFINED> instruction: 0xf104316c
    61e0:	blcs	8a88 <__printf_chk@plt+0x56c0>
    61e4:			; <UNDEFINED> instruction: 0xf8d4bfb8
    61e8:	ble	128a7b0 <_ZdlPv@@Base+0x127a35c>
    61ec:	cmnle	sl, r0, lsl #18
    61f0:			; <UNDEFINED> instruction: 0xf1044e65
    61f4:			; <UNDEFINED> instruction: 0xf8d40150
    61f8:			; <UNDEFINED> instruction: 0x46502150
    61fc:			; <UNDEFINED> instruction: 0xf7fe447e
    6200:			; <UNDEFINED> instruction: 0xf8d4f83d
    6204:	stfges	f7, [r2, #-448]	; 0xfffffe40
    6208:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    620c:	eorvs	ip, lr, pc, lsl #10
    6210:			; <UNDEFINED> instruction: 0xf109b10f
    6214:	blge	208624 <_ZdlPv@@Base+0x1f81d0>
    6218:	ldrmi	r2, [r9], #512	; 0x200
    621c:	andcs	pc, r5, sp, lsl #17
    6220:	mvnscc	pc, #8, 2
    6224:	ldccs	8, cr15, [r8], {25}
    6228:	andcs	pc, r4, sp, lsl #17
    622c:	ldmdale	r2, {r0, r1, r8, r9, fp, sp}
    6230:			; <UNDEFINED> instruction: 0xf003e8df
    6234:	bvc	a984c <_ZdlPv@@Base+0x993f8>
    6238:			; <UNDEFINED> instruction: 0x31bcf8d4
    623c:			; <UNDEFINED> instruction: 0xf8d44650
    6240:	bne	ff24a798 <_ZdlPv@@Base+0xff23a344>
    6244:			; <UNDEFINED> instruction: 0xf990f7fe
    6248:	ldrsbne	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    624c:	ldrdcc	pc, [r0, #132]	; 0x84
    6250:			; <UNDEFINED> instruction: 0xf7fe1ac9
    6254:	stmdbge	r1, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
    6258:			; <UNDEFINED> instruction: 0xf7fe4650
    625c:	ldmib	r4, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}^
    6260:	tstcs	r0, r6, asr r2
    6264:	cmpne	r0, r4, asr #17	; <UNPREDICTABLE>
    6268:	cmncs	pc, #196, 18	; 0x310000
    626c:	blmi	1158b90 <_ZdlPv@@Base+0x114873c>
    6270:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6274:	blls	1e02e4 <_ZdlPv@@Base+0x1cfe90>
    6278:	cmnle	lr, sl, asr r0
    627c:	pop	{r3, ip, sp, pc}
    6280:			; <UNDEFINED> instruction: 0xf8d487f0
    6284:	stfvss	f2, [r1], #-496	; 0xfffffe10
    6288:	ldrsbeq	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    628c:			; <UNDEFINED> instruction: 0xffa0f006
    6290:	ldrsbne	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    6294:	ldrdcc	pc, [r0, #-132]!	; 0xffffff7c
    6298:	strmi	r1, [r5], -r2, asr #16
    629c:	umlalle	r4, r5, sl, r2
    62a0:	ldrdcs	pc, [ip, #-132]!	; 0xffffff7c
    62a4:			; <UNDEFINED> instruction: 0x01d0f894
    62a8:	cmple	r9, r2, lsl #5
    62ac:	ldrdcs	pc, [r4, #-132]!	; 0xffffff7c
    62b0:			; <UNDEFINED> instruction: 0xf8d41b5b
    62b4:	bne	164685c <_ZdlPv@@Base+0x1636408>
    62b8:	sbcsvc	lr, r2, #2048	; 0x800
    62bc:	svceq	0x0062ebb0
    62c0:	cmneq	r2, #323584	; 0x4f000
    62c4:	smlabtcc	r1, r8, pc, fp	; <UNPREDICTABLE>
    62c8:	subsmi	sp, fp, #4, 24	; 0x400
    62cc:	svclt	0x00b84298
    62d0:	mvnscc	pc, r1, lsl #2
    62d4:			; <UNDEFINED> instruction: 0xf1094650
    62d8:			; <UNDEFINED> instruction: 0xf7fe0901
    62dc:			; <UNDEFINED> instruction: 0xf8d4f945
    62e0:	stmdbcs	r0, {r4, r5, r6, r8, ip}
    62e4:	ldrbmi	sp, [r0], -r4, lsl #1
    62e8:			; <UNDEFINED> instruction: 0xf93ef7fe
    62ec:			; <UNDEFINED> instruction: 0xf8d0e780
    62f0:			; <UNDEFINED> instruction: 0xf8d021a8
    62f4:	addsmi	r3, sl, #120, 2
    62f8:	svcge	0x0049f47f
    62fc:	ldrdcs	pc, [ip, r0]!
    6300:	ldrsbcc	pc, [ip, #-128]!	; 0xffffff80	; <UNPREDICTABLE>
    6304:			; <UNDEFINED> instruction: 0xf47f429a
    6308:			; <UNDEFINED> instruction: 0xf8d0af42
    630c:			; <UNDEFINED> instruction: 0xf8d021b0
    6310:	addsmi	r3, sl, #128, 2
    6314:	svcge	0x003bf47f
    6318:			; <UNDEFINED> instruction: 0x21b4f8d0
    631c:	ldrdcc	pc, [r4, r0]
    6320:			; <UNDEFINED> instruction: 0xf47f429a
    6324:			; <UNDEFINED> instruction: 0xe73eaf34
    6328:	ldrsbne	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    632c:			; <UNDEFINED> instruction: 0xf7fe4650
    6330:			; <UNDEFINED> instruction: 0xf8d4f91b
    6334:			; <UNDEFINED> instruction: 0xf7fe1158
    6338:	usad8	ip, r7, r9
    633c:	ldrsbne	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    6340:			; <UNDEFINED> instruction: 0xf8d44650
    6344:	bne	ff252a3c <_ZdlPv@@Base+0xff2425e8>
    6348:			; <UNDEFINED> instruction: 0xf90ef7fe
    634c:			; <UNDEFINED> instruction: 0xf8d4e783
    6350:			; <UNDEFINED> instruction: 0x46501158
    6354:	ldrdcc	pc, [r0, #132]	; 0x84
    6358:			; <UNDEFINED> instruction: 0xf7fe1ac9
    635c:	ldrb	pc, [sl, -r5, lsl #18]!	; <UNPREDICTABLE>
    6360:			; <UNDEFINED> instruction: 0x4620b2d1
    6364:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    6368:	ldrdcs	pc, [ip, #-132]!	; 0xffffff7c
    636c:	ldrdcc	pc, [r0, #-132]!	; 0xffffff7c
    6370:	ldrsbne	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    6374:	bicscs	pc, r0, r4, lsl #17
    6378:			; <UNDEFINED> instruction: 0xf7fce798
    637c:	svclt	0x0000ef0a
    6380:	muleq	r2, r0, ip
    6384:	andeq	r0, r0, ip, lsr r1
    6388:	andeq	sp, r0, r8, lsl #7
    638c:	andeq	r1, r2, ip, lsl #23
    6390:	svcmi	0x00f0e92d
    6394:	bmi	fee97ddc <_ZdlPv@@Base+0xfee87988>
    6398:	blmi	fee97c14 <_ZdlPv@@Base+0xfee877c0>
    639c:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    63a0:	svcmi	0x00b96c06
    63a4:	addmi	r5, lr, #13828096	; 0xd30000
    63a8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    63ac:			; <UNDEFINED> instruction: 0xf04f9309
    63b0:	andle	r0, r4, r0, lsl #6
    63b4:	strbcc	pc, [r8, #2256]!	; 0x8d0	; <UNPREDICTABLE>
    63b8:	blcs	17bd0 <_ZdlPv@@Base+0x777c>
    63bc:	bmi	fecfd7f0 <_ZdlPv@@Base+0xfeced39c>
    63c0:	ldrbtmi	r4, [sl], #-2992	; 0xfffff450
    63c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63c8:	subsmi	r9, sl, r9, lsl #22
    63cc:	addshi	pc, r1, r0, asr #32
    63d0:	pop	{r0, r1, r3, ip, sp, pc}
    63d4:			; <UNDEFINED> instruction: 0x460a8ff0
    63d8:	movweq	pc, #61709	; 0xf10d	; <UNPREDICTABLE>
    63dc:			; <UNDEFINED> instruction: 0xf7fe4641
    63e0:			; <UNDEFINED> instruction: 0xf8d5fe2b
    63e4:			; <UNDEFINED> instruction: 0xf8d59014
    63e8:			; <UNDEFINED> instruction: 0xf8d5a004
    63ec:			; <UNDEFINED> instruction: 0x4606b010
    63f0:	svceq	0x0000f1b9
    63f4:			; <UNDEFINED> instruction: 0xf109d014
    63f8:	blcs	fe807140 <_ZdlPv@@Base+0xfe7f6cec>
    63fc:	blge	13c844 <_ZdlPv@@Base+0x12c3f0>
    6400:	movwls	r4, #5705	; 0x1649
    6404:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6408:			; <UNDEFINED> instruction: 0xf0054618
    640c:	bmi	fe846060 <_ZdlPv@@Base+0xfe835c0c>
    6410:	stmiami	r0!, {r0, r8, r9, fp, ip, pc}
    6414:	ldmpl	fp!, {r0, r3, r4, r9, sl, lr}
    6418:			; <UNDEFINED> instruction: 0x461a4478
    641c:			; <UNDEFINED> instruction: 0xf878f006
    6420:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    6424:	strbvc	pc, [r4, r4, lsl #10]	; <UNPREDICTABLE>
    6428:	vstrle	d2, [r4, #-0]
    642c:	fldmdbxle	r1!, {d2-d128}	;@ Deprecated
    6430:			; <UNDEFINED> instruction: 0xf7ff4620
    6434:			; <UNDEFINED> instruction: 0xf89dfe99
    6438:	andcs	r3, r1, #15
    643c:			; <UNDEFINED> instruction: 0x46389914
    6440:	cmpcs	r0, r4, asr #17	; <UNPREDICTABLE>
    6444:			; <UNDEFINED> instruction: 0xf8842700
    6448:			; <UNDEFINED> instruction: 0xf04f3050
    644c:	stmiavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    6450:			; <UNDEFINED> instruction: 0xf8c4440b
    6454:	stmiavs	fp!, {r2, r3, r4, r6, r8, ip, sp}
    6458:	cmpcc	r4, r4, asr #17	; <UNPREDICTABLE>
    645c:	stmib	r4, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
    6460:	stmib	r4, {r0, r2, r3, r4, r6, r9, sl, pc}^
    6464:			; <UNDEFINED> instruction: 0xf8c4ab5f
    6468:			; <UNDEFINED> instruction: 0xf8c49184
    646c:	stmibvs	r9!, {r3, r4, r6, r8, ip, sp}
    6470:	msrcs	SPSR_fs, r4, asr #17
    6474:	msrvc	SPSR_, r4, asr #17
    6478:	ldrbvc	lr, [r9, -r4, asr #19]
    647c:	cmnvc	r0, r4, asr #17	; <UNPREDICTABLE>
    6480:			; <UNDEFINED> instruction: 0xf98ef005
    6484:	addsle	r2, sl, r0, lsl #16
    6488:	ldrtmi	r6, [sl], -r9, lsr #19
    648c:			; <UNDEFINED> instruction: 0xf7ff4620
    6490:	ldr	pc, [r4, r9, ror #26]
    6494:	ldrsbcc	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    6498:			; <UNDEFINED> instruction: 0xd1c94598
    649c:	ldrsbcc	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    64a0:			; <UNDEFINED> instruction: 0xd1c5429e
    64a4:	ldrsbcc	pc, [ip, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    64a8:			; <UNDEFINED> instruction: 0xd1c1459a
    64ac:	ldrdcc	pc, [r0, r4]
    64b0:			; <UNDEFINED> instruction: 0xd1bd459b
    64b4:	ldrdcc	pc, [r4, r4]
    64b8:			; <UNDEFINED> instruction: 0xd1b94599
    64bc:	ldrsbcs	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    64c0:	addsmi	r6, sl, #15400960	; 0xeb0000
    64c4:	stmibvs	r9!, {r2, r4, r5, r7, r8, ip, lr, pc}
    64c8:			; <UNDEFINED> instruction: 0xf0054638
    64cc:	stmdacs	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    64d0:			; <UNDEFINED> instruction: 0xf8d4d04c
    64d4:	stmiavs	sl!, {r2, r3, r4, r6, r8, sp, lr, pc}
    64d8:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    64dc:			; <UNDEFINED> instruction: 0xf0004596
    64e0:	blcs	6679c <_ZdlPv@@Base+0x56348>
    64e4:	addshi	pc, lr, r0
    64e8:	vstrle	d2, [r4, #-1016]	; 0xfffffc08
    64ec:	adcle	r2, r2, r0, lsl #22
    64f0:			; <UNDEFINED> instruction: 0xf7fce79e
    64f4:	ldrmi	lr, [r6, #3662]	; 0xe4e
    64f8:			; <UNDEFINED> instruction: 0xf8d4dcf8
    64fc:	stmdacs	r0, {r4, r5, r6, r8}
    6500:	addhi	pc, r7, r0, asr #32
    6504:	ldrdgt	pc, [ip, #-132]!	; 0xffffff7c
    6508:	svceq	0x0000f1bc
    650c:			; <UNDEFINED> instruction: 0xf8d4db53
    6510:	bl	fe88aa98 <_ZdlPv@@Base+0xfe87a644>
    6514:	bl	fef89d54 <_ZdlPv@@Base+0xfef79900>
    6518:	eorsle	r0, r7, r1, lsl #28
    651c:	stmdbcs	r0, {r0, r5, r6, r7, sl, fp, sp, lr}
    6520:			; <UNDEFINED> instruction: 0xf10ed0e4
    6524:			; <UNDEFINED> instruction: 0xf0310101
    6528:	bicsle	r0, pc, r2, lsl #2
    652c:			; <UNDEFINED> instruction: 0xf1be9d14
    6530:			; <UNDEFINED> instruction: 0xf89d0f01
    6534:	strtmi	r1, [sl], #-15
    6538:	bl	117580 <_ZdlPv@@Base+0x10712c>
    653c:			; <UNDEFINED> instruction: 0xf8c40203
    6540:			; <UNDEFINED> instruction: 0xf103015c
    6544:			; <UNDEFINED> instruction: 0xf8820302
    6548:			; <UNDEFINED> instruction: 0xf8c4c050
    654c:			; <UNDEFINED> instruction: 0xf8823150
    6550:			; <UNDEFINED> instruction: 0xf8d41051
    6554:			; <UNDEFINED> instruction: 0xf1033164
    6558:			; <UNDEFINED> instruction: 0xf8c40301
    655c:	tstle	fp, r4, ror #2
    6560:	ldrdcc	pc, [r8, #-132]!	; 0xffffff7c
    6564:			; <UNDEFINED> instruction: 0xf8c43301
    6568:	str	r3, [r8, -r8, ror #2]!
    656c:	ldrsbcc	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    6570:			; <UNDEFINED> instruction: 0xf43f2b00
    6574:	ldrb	sl, [fp, -r0, ror #30]
    6578:	svccc	0x00fff1be
    657c:	svcge	0x001ff47f
    6580:	ldrdcc	pc, [r8, #-132]!	; 0xffffff7c
    6584:			; <UNDEFINED> instruction: 0xf8c43b01
    6588:	ldr	r3, [r8, -r8, ror #2]
    658c:			; <UNDEFINED> instruction: 0xf89d9d14
    6590:	strtmi	r1, [sl], #-15
    6594:	stmiane	r2!, {r4, sl, lr}^
    6598:	cmpeq	ip, r4, asr #17	; <UNPREDICTABLE>
    659c:			; <UNDEFINED> instruction: 0xf8823302
    65a0:			; <UNDEFINED> instruction: 0xf8c4c050
    65a4:			; <UNDEFINED> instruction: 0xf8823150
    65a8:			; <UNDEFINED> instruction: 0xf8d41051
    65ac:	movwcc	r3, #4452	; 0x1164
    65b0:	msrcc	SPSR_s, r4, asr #17
    65b4:	stcvs	7, cr14, [r1], #-12
    65b8:			; <UNDEFINED> instruction: 0xf0064640
    65bc:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    65c0:	mcrcs	0, 0, sp, cr0, cr4, {6}
    65c4:	stfvsd	f5, [r1], #-840	; 0xfffffcb8
    65c8:			; <UNDEFINED> instruction: 0xf0064640
    65cc:			; <UNDEFINED> instruction: 0xf8d4fdcf
    65d0:			; <UNDEFINED> instruction: 0xf8d4115c
    65d4:			; <UNDEFINED> instruction: 0xf89d2150
    65d8:	svcls	0x0014600f
    65dc:	msreq	SPSR_fs, r4, asr #17
    65e0:	bne	16e0894 <_ZdlPv@@Base+0x16d0440>
    65e4:	msrcc	SPSR_, r4, asr #17
    65e8:	stmiane	r1!, {r0, r1, r3, r5, r7, fp, sp, lr}
    65ec:	ldrsbpl	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    65f0:	ldrtmi	r3, [fp], #-514	; 0xfffffdfe
    65f4:			; <UNDEFINED> instruction: 0xf8c4442b
    65f8:			; <UNDEFINED> instruction: 0xf881315c
    65fc:			; <UNDEFINED> instruction: 0xf8c40050
    6600:			; <UNDEFINED> instruction: 0xf8812150
    6604:			; <UNDEFINED> instruction: 0xf8d46051
    6608:	movwcc	r3, #4452	; 0x1164
    660c:	msrcc	SPSR_s, r4, asr #17
    6610:	bl	febc016c <_ZdlPv@@Base+0xfebafd18>
    6614:	addmi	r0, sl, #0, 2
    6618:	svcge	0x0074f47f
    661c:			; <UNDEFINED> instruction: 0xf43f2b00
    6620:	str	sl, [r5, -sl, lsl #30]
    6624:	ldrsbeq	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    6628:	ldrmi	fp, [r6, #448]	; 0x1c0
    662c:	svcge	0x0000f73f
    6630:	smlatbeq	r0, lr, fp, lr
    6634:			; <UNDEFINED> instruction: 0xf47f428a
    6638:	ldrbt	sl, [r9], r5, ror #30
    663c:	mulne	pc, sp, r8	; <UNPREDICTABLE>
    6640:	movwcc	r1, #6370	; 0x18e2
    6644:	cmpcc	r0, r4, asr #17	; <UNPREDICTABLE>
    6648:	subsne	pc, r0, r2, lsl #17
    664c:			; <UNDEFINED> instruction: 0xf8d49a14
    6650:	ldrmi	r3, [r3], #-368	; 0xfffffe90
    6654:			; <UNDEFINED> instruction: 0xf8c44473
    6658:	ssat	r3, #17, ip, asr #2
    665c:	andeq	lr, lr, #165888	; 0x28800
    6660:	muleq	pc, sp, r8	; <UNPREDICTABLE>
    6664:	cmncs	r0, r4, asr #17	; <UNPREDICTABLE>
    6668:	stmiavs	r9!, {r1, r8, r9, sp}
    666c:	cmpcc	r0, r4, asr #17	; <UNPREDICTABLE>
    6670:	strmi	r9, [sl], #-2836	; 0xfffff4ec
    6674:	subseq	pc, r1, r4, lsl #17
    6678:			; <UNDEFINED> instruction: 0xf8c4441a
    667c:			; <UNDEFINED> instruction: 0xe69e215c
    6680:	andeq	r1, r2, lr, asr sl
    6684:	andeq	r0, r0, ip, lsr r1
    6688:	andeq	r1, r2, r4, asr sl
    668c:	andeq	r1, r2, sl, lsr sl
    6690:	muleq	r0, r8, r1
    6694:	andeq	sp, r0, r4, lsl #3
    6698:	ldrsbcc	pc, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    669c:			; <UNDEFINED> instruction: 0x4604b510
    66a0:			; <UNDEFINED> instruction: 0xf7ffb10b
    66a4:			; <UNDEFINED> instruction: 0xf04ffd61
    66a8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    66ac:	ldclt	3, cr3, [r0, #-444]	; 0xfffffe44
    66b0:			; <UNDEFINED> instruction: 0x4604b538
    66b4:	ldrsbcc	pc, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    66b8:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
    66bc:			; <UNDEFINED> instruction: 0xf7ffb10b
    66c0:	blmi	405c14 <_ZdlPv@@Base+0x3f57c0>
    66c4:	strtmi	r2, [r0], -r0, lsl #4
    66c8:			; <UNDEFINED> instruction: 0xf7ff58e9
    66cc:	stmdbmi	sp, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    66d0:	eoreq	pc, r8, r4, lsl #2
    66d4:			; <UNDEFINED> instruction: 0xf7fd4479
    66d8:			; <UNDEFINED> instruction: 0xf8d4ffdf
    66dc:	stmdblt	r3, {r3, r5, r6, r7, r8, sl, ip, sp}
    66e0:	blmi	275bc8 <_ZdlPv@@Base+0x265774>
    66e4:	stmiapl	fp!, {r0, r3, fp, lr}^
    66e8:			; <UNDEFINED> instruction: 0x461a4478
    66ec:			; <UNDEFINED> instruction: 0xf0054619
    66f0:	movwcs	pc, #3855	; 0xf0f	; <UNPREDICTABLE>
    66f4:	strbcc	pc, [r8, #2244]!	; 0x8c4	; <UNPREDICTABLE>
    66f8:	svclt	0x0000bd38
    66fc:	andeq	r1, r2, r2, asr #14
    6700:	andeq	r0, r0, r4, lsr r1
    6704:	andeq	ip, r0, r4, ror #29
    6708:	muleq	r0, r8, r1
    670c:	ldrdeq	ip, [r0], -r4
    6710:	svcmi	0x00f0e92d
    6714:	ldmdami	sp, {r0, r2, r9, sl, lr}^
    6718:	bmi	1757f78 <_ZdlPv@@Base+0x1747b24>
    671c:	ldrbtmi	r2, [r8], #-2928	; 0xfffff490
    6720:	addlt	r4, r7, ip, asr pc
    6724:	ldrbtmi	r5, [pc], #-2178	; 672c <__printf_chk@plt+0x3364>
    6728:	andls	r6, r5, #1179648	; 0x120000
    672c:	andeq	pc, r0, #79	; 0x4f
    6730:	stmdavc	fp, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    6734:	svclt	0x00182b0a
    6738:	tstle	r5, r0, lsr #22
    673c:	svccc	0x0001f811
    6740:	svclt	0x00182b20
    6744:	rscsle	r2, r9, sl, lsl #22
    6748:	svclt	0x00182b00
    674c:	subsle	r2, fp, sl, lsr fp
    6750:	and	r4, r5, ip, lsl #12
    6754:	svccc	0x0001f814
    6758:	svclt	0x00182b3a
    675c:	subsle	r2, pc, r0, lsl #22
    6760:	svclt	0x00182b20
    6764:	mvnsle	r2, sl, lsl #22
    6768:	strmi	r1, [r8], -r2, ror #20
    676c:	ldrbtmi	r4, [r9], #-2378	; 0xfffff6b6
    6770:	stc	7, cr15, [r4], #1008	; 0x3f0
    6774:	cmple	sl, r0, lsl #16
    6778:	strcc	r7, [r1], #-2147	; 0xfffff79d
    677c:	svclt	0x00182b20
    6780:	tstle	r5, sl, lsl #22
    6784:	svccc	0x0001f814
    6788:	svclt	0x00182b20
    678c:	rscsle	r2, r9, sl, lsl #22
    6790:	svceq	0x00dff013
    6794:	strtmi	sp, [r0], r6, rrx
    6798:	svccc	0x0001f818
    679c:	sbcseq	pc, pc, #3
    67a0:	svclt	0x00182a00
    67a4:	mvnsle	r2, sl, lsl #22
    67a8:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    67ac:	bleq	141654 <_ZdlPv@@Base+0x131200>
    67b0:			; <UNDEFINED> instruction: 0xf04f493b
    67b4:	ldrbtmi	r0, [sl], #2304	; 0x900
    67b8:			; <UNDEFINED> instruction: 0xf10a4479
    67bc:	and	r0, r1, r4, lsl sl
    67c0:	svcne	0x000cf85a
    67c4:			; <UNDEFINED> instruction: 0x4620465a
    67c8:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    67cc:			; <UNDEFINED> instruction: 0xf109b358
    67d0:			; <UNDEFINED> instruction: 0xf1b90901
    67d4:	mvnsle	r0, r7, lsl #30
    67d8:	strbtmi	r4, [ip], -r1, lsr #12
    67dc:			; <UNDEFINED> instruction: 0xf0054620
    67e0:	blmi	c45c4c <_ZdlPv@@Base+0xc357f8>
    67e4:			; <UNDEFINED> instruction: 0x46214830
    67e8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    67ec:			; <UNDEFINED> instruction: 0xf005461a
    67f0:	bmi	bc6234 <_ZdlPv@@Base+0xbb5de0>
    67f4:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    67f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    67fc:	subsmi	r9, sl, r5, lsl #22
    6800:	andlt	sp, r7, r0, asr #2
    6804:	svchi	0x00f0e8bd
    6808:	blcs	18040 <_ZdlPv@@Base+0x7bec>
    680c:	blmi	97aee4 <_ZdlPv@@Base+0x96aa90>
    6810:	ldmpl	fp!, {r0, r1, r2, r5, fp, lr}^
    6814:			; <UNDEFINED> instruction: 0x461a4478
    6818:			; <UNDEFINED> instruction: 0xf0054619
    681c:			; <UNDEFINED> instruction: 0xe7e8fe79
    6820:	rscsle	r2, r4, r0, lsl #22
    6824:			; <UNDEFINED> instruction: 0xf8d5e7a0
    6828:	tstlt	r3, r0, asr r1
    682c:			; <UNDEFINED> instruction: 0xf7ff4628
    6830:	ldmibvs	r1!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    6834:	sbcvc	pc, r4, r5, lsl #10
    6838:			; <UNDEFINED> instruction: 0xffb2f004
    683c:	blmi	774fc4 <_ZdlPv@@Base+0x764b70>
    6840:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
    6844:	stmdbcc	r9, {r1, r8, r9, fp, ip, sp, lr, pc}
    6848:	andcc	lr, r6, #3555328	; 0x364000
    684c:			; <UNDEFINED> instruction: 0x07d21051
    6850:	andeq	lr, r1, r5, lsl #22
    6854:	stmdapl	sl!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    6858:	svclt	0x00484641
    685c:			; <UNDEFINED> instruction: 0x463258d3
    6860:	bfi	r4, r8, (invalid: 15:6)
    6864:	blmi	3f4e78 <_ZdlPv@@Base+0x3e4a24>
    6868:	ldmpl	fp!, {r0, r1, r4, fp, lr}^
    686c:			; <UNDEFINED> instruction: 0x461a4478
    6870:			; <UNDEFINED> instruction: 0xf0054619
    6874:	ldr	pc, [ip, sp, asr #28]!
    6878:	andcs	r6, r0, #2899968	; 0x2c4000
    687c:			; <UNDEFINED> instruction: 0xf7ff4628
    6880:			; <UNDEFINED> instruction: 0xe7dcfb71
    6884:	stc	7, cr15, [r4], {252}	; 0xfc
    6888:	str	r4, [sp, r0, lsr #13]
    688c:	ldrdeq	r1, [r2], -lr
    6890:	andeq	r0, r0, ip, lsr r1
    6894:	ldrdeq	r1, [r2], -r6
    6898:	andeq	ip, r0, r2, ror lr
    689c:			; <UNDEFINED> instruction: 0x000212b2
    68a0:	andeq	ip, r0, r0, lsr #28
    68a4:	muleq	r0, r8, r1
    68a8:	andeq	ip, r0, r6, lsr lr
    68ac:	andeq	r1, r2, r6, lsl #12
    68b0:	ldrdeq	ip, [r0], -r0
    68b4:	andeq	r1, r2, r6, lsr #4
    68b8:	muleq	r0, ip, sp
    68bc:	ldrsbcc	pc, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    68c0:	ldrb	fp, [r1], #-259	; 0xfffffefd
    68c4:	svclt	0x00004770
    68c8:			; <UNDEFINED> instruction: 0x460db570
    68cc:	ldrdne	pc, [r8, #128]	; 0x80
    68d0:	blmi	b980e8 <_ZdlPv@@Base+0xb87c94>
    68d4:	ldrbtmi	r2, [fp], #-2304	; 0xfffff700
    68d8:			; <UNDEFINED> instruction: 0xf8d0db27
    68dc:	addsmi	r3, r9, #204, 2	; 0x33
    68e0:	stmibvs	r9!, {r1, r2, r8, ip, lr, pc}
    68e4:	sbcvc	pc, r4, r4, lsl #10
    68e8:			; <UNDEFINED> instruction: 0xff5af004
    68ec:			; <UNDEFINED> instruction: 0xbd70b9b0
    68f0:			; <UNDEFINED> instruction: 0xf7fd3028
    68f4:	stmdbmi	r6!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    68f8:			; <UNDEFINED> instruction: 0xf7fd4479
    68fc:			; <UNDEFINED> instruction: 0xf8d4fecd
    6900:			; <UNDEFINED> instruction: 0xf04f31c8
    6904:	stmibvs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    6908:	sbcvc	pc, r4, r4, lsl #10
    690c:	biccs	pc, r4, r4, asr #17
    6910:	biccc	pc, ip, r4, asr #17
    6914:			; <UNDEFINED> instruction: 0xff44f004
    6918:	rscle	r2, r8, r0, lsl #16
    691c:	strtmi	r6, [r0], -r9, lsr #19
    6920:	pop	{r9, sp}
    6924:			; <UNDEFINED> instruction: 0xf7ff4070
    6928:	stmdavs	lr!, {r0, r2, r3, r4, r8, r9, fp, ip, sp, pc}^
    692c:	ldrdcs	pc, [r4, #128]	; 0x80
    6930:	ldrhle	r4, [r6], #34	; 0x22
    6934:	cmpcs	r8, r7, lsl r8
    6938:	ldmdapl	r8, {r0, r1, r2, r4, r9, fp, lr}
    693c:	stmdavs	r3, {r1, r3, r4, r7, fp, ip, lr}
    6940:	blx	6098a <_ZdlPv@@Base+0x50536>
    6944:			; <UNDEFINED> instruction: 0xf7fcf103
    6948:	bmi	541b40 <_ZdlPv@@Base+0x5316ec>
    694c:	bicspl	pc, r3, r4, asr #12
    6950:	msreq	(UNDEF: 98), r1
    6954:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    6958:			; <UNDEFINED> instruction: 0xf1044603
    695c:	blx	86a06 <_ZdlPv@@Base+0x765b2>
    6960:	blx	1c3576 <_ZdlPv@@Base+0x1b3122>
    6964:	blx	fe08417a <_ZdlPv@@Base+0xfe073d26>
    6968:	ldrbne	r3, [r6, r6, lsl #2]!
    696c:			; <UNDEFINED> instruction: 0x11a1ebc6
    6970:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
    6974:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    6978:	mcr2	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    697c:			; <UNDEFINED> instruction: 0xf04f686b
    6980:			; <UNDEFINED> instruction: 0xf8c432ff
    6984:			; <UNDEFINED> instruction: 0xf8c421cc
    6988:	str	r3, [sl, r4, asr #3]!
    698c:	andeq	r1, r2, r6, lsr #10
    6990:	andeq	ip, r0, r8, asr #26
    6994:	andeq	r0, r0, ip, ror #3
    6998:	andeq	r0, r0, r8, lsr #2
    699c:			; <UNDEFINED> instruction: 0x000216b0
    69a0:	andeq	ip, r0, sl, asr #25
    69a4:			; <UNDEFINED> instruction: 0x460db538
    69a8:	stmibvs	r9, {r2, r9, sl, lr}^
    69ac:	sbcvc	pc, r4, r0, lsl #10
    69b0:	cdp2	0, 11, cr15, cr14, cr4, {0}
    69b4:	stmdbmi	r7, {r3, r4, r5, r8, ip, sp, pc}
    69b8:	eoreq	pc, r8, r4, lsl #2
    69bc:	ldrhtmi	lr, [r8], -sp
    69c0:			; <UNDEFINED> instruction: 0xf7fd4479
    69c4:	stmibvs	r9!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, pc}^
    69c8:	andcs	r4, r1, #32, 12	; 0x2000000
    69cc:	ldrhtmi	lr, [r8], -sp
    69d0:	blt	ff2449d4 <_ZdlPv@@Base+0xff234580>
    69d4:	andeq	ip, r0, r4, lsl #25
    69d8:	svcmi	0x00f0e92d
    69dc:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    69e0:	ldrmi	r8, [r8], r4, lsl #22
    69e4:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    69e8:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    69ec:			; <UNDEFINED> instruction: 0xf8d0447a
    69f0:	addlt	r7, sp, r8, ror #11
    69f4:			; <UNDEFINED> instruction: 0x6678f8df
    69f8:	svccs	0x000058d3
    69fc:			; <UNDEFINED> instruction: 0xf8dd447e
    6a00:	ldmdavs	fp, {r3, r5, r6, sp, pc}
    6a04:			; <UNDEFINED> instruction: 0xf04f930b
    6a08:	mrrcle	3, 0, r0, fp, cr0
    6a0c:	ldrsbcc	pc, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    6a10:	strmi	r4, [sp], -r4, lsl #12
    6a14:			; <UNDEFINED> instruction: 0xf7ffb10b
    6a18:			; <UNDEFINED> instruction: 0xf1a5fba7
    6a1c:	blcs	ec7730 <_ZdlPv@@Base+0xeb72dc>
    6a20:	ldm	pc, {r0, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6a24:	subseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
    6a28:	biceq	r0, r1, ip, lsr r0
    6a2c:	eorseq	r0, ip, ip, lsr r0
    6a30:	eorseq	r0, ip, ip, lsr r0
    6a34:	eorseq	r0, ip, ip, lsr r0
    6a38:	eorseq	r0, ip, ip, lsr r0
    6a3c:	eorseq	r0, ip, ip, lsr r0
    6a40:	ldrhteq	r0, [ip], -pc
    6a44:	eorseq	r0, ip, ip, lsr r0
    6a48:	eorseq	r0, ip, ip, lsr r0
    6a4c:	eorseq	r0, ip, ip, lsr r0
    6a50:	eorseq	r0, ip, ip, lsr r0
    6a54:	eorseq	r0, ip, ip, lsr r0
    6a58:	eorseq	r0, ip, ip, lsr r0
    6a5c:	eorseq	r0, ip, ip, lsr r0
    6a60:	addeq	r0, r6, ip, lsr r0
    6a64:	addseq	r0, r5, ip, lsr r0
    6a68:			; <UNDEFINED> instruction: 0x01b2003c
    6a6c:	eorseq	r0, ip, ip, lsr r0
    6a70:	eorseq	r0, ip, ip, lsr r0
    6a74:	eorseq	r0, ip, ip, lsr r0
    6a78:	eorseq	r0, ip, r3, lsr #1
    6a7c:	eorseq	r0, ip, ip, lsr r0
    6a80:	eorseq	r0, ip, r1, lsr #3
    6a84:	eorseq	r0, ip, ip, lsr r0
    6a88:	ldrhteq	r0, [ip], -r1
    6a8c:	eorseq	r0, ip, ip, lsr r0
    6a90:	eorseq	r0, ip, ip, lsr r0
    6a94:	eorseq	r0, ip, ip, lsr r0
    6a98:	eorseq	r0, ip, ip, lsr r0
    6a9c:	rsclt	r0, r9, #190	; 0xbe
    6aa0:	strtmi	sl, [r8], -r2, lsl #26
    6aa4:	blx	ff3c2ac2 <_ZdlPv@@Base+0xff3b266e>
    6aa8:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    6aac:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    6ab0:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
    6ab4:			; <UNDEFINED> instruction: 0x461a4478
    6ab8:	stc2	0, cr15, [sl, #-20]!	; 0xffffffec
    6abc:	mvnscc	pc, #79	; 0x4f
    6ac0:	cmncc	pc, #196, 18	; 0x310000
    6ac4:	ldrcs	pc, [r4, #2271]!	; 0x8df
    6ac8:	strcc	pc, [r0, #2271]!	; 0x8df
    6acc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ad0:	blls	2e0b40 <_ZdlPv@@Base+0x2d06ec>
    6ad4:			; <UNDEFINED> instruction: 0xf040405a
    6ad8:			; <UNDEFINED> instruction: 0xb00d82b6
    6adc:	blhi	141dd8 <_ZdlPv@@Base+0x131984>
    6ae0:	svchi	0x00f0e8bd
    6ae4:	svceq	0x0001f1b8
    6ae8:			; <UNDEFINED> instruction: 0xf1b8d002
    6aec:	teqle	r2, r2, lsl #30
    6af0:	ldrdcc	pc, [r0], -r9
    6af4:	eoreq	pc, r8, r4, lsl #2
    6af8:	ldrdne	pc, [r8], -sl
    6afc:	bicsvc	lr, r3, #3072	; 0xc00
    6b00:	cmneq	r3, r1, lsl #22
    6b04:	ldc2	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    6b08:	ldrdne	pc, [ip], -sl
    6b0c:	stc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    6b10:	ldrdne	pc, [r0], -r9
    6b14:	bicsvc	lr, r1, r1, lsl #22
    6b18:			; <UNDEFINED> instruction: 0xf7fd1049
    6b1c:			; <UNDEFINED> instruction: 0xf8dffd25
    6b20:	ldrbtmi	r1, [r9], #-1376	; 0xfffffaa0
    6b24:	ldc2	7, cr15, [r8, #1012]!	; 0x3f4
    6b28:			; <UNDEFINED> instruction: 0x46204651
    6b2c:			; <UNDEFINED> instruction: 0xff3af7ff
    6b30:			; <UNDEFINED> instruction: 0xf1b8e7c4
    6b34:			; <UNDEFINED> instruction: 0xf0000f04
    6b38:			; <UNDEFINED> instruction: 0xf8df8096
    6b3c:			; <UNDEFINED> instruction: 0xf8df3538
    6b40:	ldmpl	r3!, {r2, r6, r8, sl}^
    6b44:			; <UNDEFINED> instruction: 0x461a4478
    6b48:			; <UNDEFINED> instruction: 0xf0054619
    6b4c:	ldr	pc, [r5, r1, ror #25]!
    6b50:	svceq	0x0001f1b8
    6b54:			; <UNDEFINED> instruction: 0xf8dfd03d
    6b58:			; <UNDEFINED> instruction: 0xf8df351c
    6b5c:	ldmpl	r3!, {r2, r3, r5, r8, sl}^
    6b60:			; <UNDEFINED> instruction: 0x461a4478
    6b64:			; <UNDEFINED> instruction: 0xf0054619
    6b68:	sbfx	pc, r3, #25, #8
    6b6c:	svceq	0x0002f1b8
    6b70:			; <UNDEFINED> instruction: 0xf8dfd057
    6b74:			; <UNDEFINED> instruction: 0xf8df3500
    6b78:	ldmpl	r3!, {r2, r4, r8, sl}^
    6b7c:			; <UNDEFINED> instruction: 0x461a4478
    6b80:			; <UNDEFINED> instruction: 0xf0054619
    6b84:	ldr	pc, [r9, r5, asr #25]
    6b88:	svceq	0x0000f1b8
    6b8c:			; <UNDEFINED> instruction: 0xf108d01c
    6b90:	blcs	53b94 <_ZdlPv@@Base+0x43740>
    6b94:	eorhi	pc, ip, #0, 4
    6b98:	ldrdcc	pc, [r0], -r9
    6b9c:	biccc	pc, r8, r4, asr #17
    6ba0:			; <UNDEFINED> instruction: 0xf018e78c
    6ba4:			; <UNDEFINED> instruction: 0xf0400f01
    6ba8:			; <UNDEFINED> instruction: 0xf1b880d6
    6bac:			; <UNDEFINED> instruction: 0xf0400f00
    6bb0:			; <UNDEFINED> instruction: 0xf8df816e
    6bb4:			; <UNDEFINED> instruction: 0xf8df34c0
    6bb8:	ldmpl	r3!, {r3, r4, r6, r7, sl}^
    6bbc:			; <UNDEFINED> instruction: 0x461a4478
    6bc0:			; <UNDEFINED> instruction: 0xf0054619
    6bc4:	ldrb	pc, [r9, -r5, lsr #25]!	; <UNPREDICTABLE>
    6bc8:	mvnscc	pc, #79	; 0x4f
    6bcc:	biccc	pc, r8, r4, asr #17
    6bd0:			; <UNDEFINED> instruction: 0xf8d9e774
    6bd4:			; <UNDEFINED> instruction: 0xf1043000
    6bd8:			; <UNDEFINED> instruction: 0xf8da0528
    6bdc:	strtmi	r1, [r8], -r8
    6be0:	bicsvc	lr, r3, #3072	; 0xc00
    6be4:	cmneq	r3, r1, lsl #22
    6be8:	ldc2	7, cr15, [lr], #1012	; 0x3f4
    6bec:	ldrdne	pc, [ip], -sl
    6bf0:	ldc2	7, cr15, [sl], #1012	; 0x3f4
    6bf4:	ldrdne	pc, [r0], -r9
    6bf8:	bicsvc	lr, r1, r1, lsl #22
    6bfc:			; <UNDEFINED> instruction: 0xf7fd1049
    6c00:			; <UNDEFINED> instruction: 0xf8dffcb3
    6c04:	ldrbtmi	r1, [r9], #-1168	; 0xfffffb70
    6c08:	stc2l	7, cr15, [r6, #-1012]	; 0xfffffc0c
    6c0c:			; <UNDEFINED> instruction: 0x46204651
    6c10:	mrc2	7, 2, pc, cr10, cr15, {7}
    6c14:	strne	pc, [r0], #2271	; 0x8df
    6c18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6c1c:	ldc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    6c20:	ldrbmi	lr, [r1], -ip, asr #14
    6c24:			; <UNDEFINED> instruction: 0xf7ff4620
    6c28:			; <UNDEFINED> instruction: 0xf8dafe4f
    6c2c:			; <UNDEFINED> instruction: 0xf8d93008
    6c30:			; <UNDEFINED> instruction: 0xf1041000
    6c34:	ldrmi	r0, [r9], #-40	; 0xffffffd8
    6c38:	ldc2	7, cr15, [r6], {253}	; 0xfd
    6c3c:	ldrdcc	pc, [ip], -sl
    6c40:	ldrdne	pc, [r4], -r9
    6c44:			; <UNDEFINED> instruction: 0xf7fd4419
    6c48:			; <UNDEFINED> instruction: 0xf8dafc8f
    6c4c:			; <UNDEFINED> instruction: 0xf7fd1008
    6c50:			; <UNDEFINED> instruction: 0xf8dafc8b
    6c54:			; <UNDEFINED> instruction: 0xf7fd100c
    6c58:			; <UNDEFINED> instruction: 0xf8dffc87
    6c5c:	ldrbtmi	r1, [r9], #-1088	; 0xfffffbc0
    6c60:	ldc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
    6c64:	ldrbmi	lr, [r1], -sl, lsr #14
    6c68:			; <UNDEFINED> instruction: 0xf7ff4620
    6c6c:	stmdbge	r6, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    6c70:			; <UNDEFINED> instruction: 0xf0074648
    6c74:			; <UNDEFINED> instruction: 0xf104ff81
    6c78:	stmdacs	r0, {r3, r5, r8, r9}
    6c7c:	bichi	pc, r1, r0
    6c80:	blvc	1c22fc <_ZdlPv@@Base+0x1b1ea8>
    6c84:			; <UNDEFINED> instruction: 0xf8da4618
    6c88:	cdp	0, 15, cr3, cr13, cr8, {0}
    6c8c:	vnmla.f64	d7, d23, d7
    6c90:	ldrmi	r1, [r9], #-2704	; 0xfffff570
    6c94:	stc2l	7, cr15, [r8], #-1012	; 0xfffffc0c
    6c98:	blvc	242314 <_ZdlPv@@Base+0x231ec0>
    6c9c:	ldrdne	pc, [ip], -sl
    6ca0:	blvc	ff20279c <_ZdlPv@@Base+0xff1f2348>
    6ca4:	bcc	442508 <_ZdlPv@@Base+0x4320b4>
    6ca8:	ldrmi	r4, [r9], -fp, lsl #8
    6cac:	mrrc2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    6cb0:	bleq	24232c <_ZdlPv@@Base+0x231ed8>
    6cb4:	blvc	1c2330 <_ZdlPv@@Base+0x1b1edc>
    6cb8:	bleq	42540 <_ZdlPv@@Base+0x320ec>
    6cbc:	bleq	2024e0 <_ZdlPv@@Base+0x1f208c>
    6cc0:	bleq	104279c <_ZdlPv@@Base+0x1032348>
    6cc4:	blhi	ff042790 <_ZdlPv@@Base+0xff03233c>
    6cc8:	blx	442894 <_ZdlPv@@Base+0x432440>
    6ccc:			; <UNDEFINED> instruction: 0x81bdf100
    6cd0:	blls	ff882354 <_ZdlPv@@Base+0xff871f00>
    6cd4:	blvc	ff2428d0 <_ZdlPv@@Base+0xff23247c>
    6cd8:	blhi	ff88235c <_ZdlPv@@Base+0xff871f08>
    6cdc:	bne	fe442540 <_ZdlPv@@Base+0xfe4320ec>
    6ce0:	mcrr2	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    6ce4:	blne	1c2360 <_ZdlPv@@Base+0x1b1f0c>
    6ce8:	bleq	242364 <_ZdlPv@@Base+0x231f10>
    6cec:	blne	10827b8 <_ZdlPv@@Base+0x1072364>
    6cf0:	bleq	10427bc <_ZdlPv@@Base+0x1032368>
    6cf4:			; <UNDEFINED> instruction: 0xf7fc9001
    6cf8:	stmdals	r1, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6cfc:	bleq	282584 <_ZdlPv@@Base+0x272130>
    6d00:	bleq	242708 <_ZdlPv@@Base+0x2322b4>
    6d04:	stc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
    6d08:	ldrdne	pc, [ip], -r9
    6d0c:	strcc	lr, [r1, #-2521]	; 0xfffff627
    6d10:	ldrdcs	pc, [r0], -r9
    6d14:	cfldrs	mvf4, [sp, #44]	; 0x2c
    6d18:	strtmi	r6, [sl], #-2822	; 0xfffff4fa
    6d1c:	bcc	fe442540 <_ZdlPv@@Base+0xfe4320ec>
    6d20:	bcs	44252c <_ZdlPv@@Base+0x4320d8>
    6d24:	bleq	2423a0 <_ZdlPv@@Base+0x231f4c>
    6d28:	blvc	ffa02810 <_ZdlPv@@Base+0xff9f23bc>
    6d2c:	blne	ff082814 <_ZdlPv@@Base+0xff0723c0>
    6d30:	bleq	1042614 <_ZdlPv@@Base+0x10321c0>
    6d34:	cdp	0, 3, cr9, cr1, cr1, {0}
    6d38:			; <UNDEFINED> instruction: 0xf7fc1b46
    6d3c:	stmdals	r1, {r1, r3, r6, r9, fp, sp, lr, pc}
    6d40:	bleq	2825c8 <_ZdlPv@@Base+0x272174>
    6d44:	bleq	24274c <_ZdlPv@@Base+0x2322f8>
    6d48:	mcrr2	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    6d4c:	ldrbtmi	r4, [r9], #-2516	; 0xfffff62c
    6d50:	stc2	7, cr15, [r2], #1012	; 0x3f4
    6d54:	blmi	ff200824 <_ZdlPv@@Base+0xff1f03d0>
    6d58:	ldmpl	r3!, {r1, r4, r6, r7, fp, lr}^
    6d5c:			; <UNDEFINED> instruction: 0x461a4478
    6d60:			; <UNDEFINED> instruction: 0xf0054619
    6d64:	ssat	pc, #10, r5, asr #23	; <UNPREDICTABLE>
    6d68:			; <UNDEFINED> instruction: 0xf0182700
    6d6c:			; <UNDEFINED> instruction: 0xf0400f01
    6d70:			; <UNDEFINED> instruction: 0xf1b88085
    6d74:	cmple	r3, r0, lsl #30
    6d78:	stmiami	fp, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    6d7c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6d80:			; <UNDEFINED> instruction: 0x4619461a
    6d84:	blx	ff142da2 <_ZdlPv@@Base+0xff13294e>
    6d88:	strcs	lr, [r0, #-1688]	; 0xfffff968
    6d8c:	svceq	0x0002f1b8
    6d90:	blmi	fee3adc8 <_ZdlPv@@Base+0xfee2a974>
    6d94:	ldmpl	r3!, {r0, r2, r6, r7, fp, lr}^
    6d98:			; <UNDEFINED> instruction: 0x461a4478
    6d9c:			; <UNDEFINED> instruction: 0xf0054619
    6da0:			; <UNDEFINED> instruction: 0xe68bfbb7
    6da4:	strb	r2, [r0, r1, lsl #14]!
    6da8:	strb	r2, [pc, r1, lsl #10]!
    6dac:	strteq	pc, [r8], -r4, lsl #2
    6db0:	ldrdne	pc, [r0], -r9
    6db4:			; <UNDEFINED> instruction: 0xf7fd4630
    6db8:			; <UNDEFINED> instruction: 0xf8d9fbd7
    6dbc:			; <UNDEFINED> instruction: 0xf7fd1004
    6dc0:			; <UNDEFINED> instruction: 0xf8d9fbd3
    6dc4:			; <UNDEFINED> instruction: 0xf8da3000
    6dc8:	bl	cadf0 <_ZdlPv@@Base+0xba99c>
    6dcc:	bl	63d20 <_ZdlPv@@Base+0x538cc>
    6dd0:			; <UNDEFINED> instruction: 0xf7fd0163
    6dd4:			; <UNDEFINED> instruction: 0xf8dafbc9
    6dd8:			; <UNDEFINED> instruction: 0xf7fd100c
    6ddc:	ldmibmi	r4!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6de0:			; <UNDEFINED> instruction: 0xf7fd4479
    6de4:	stccs	12, cr15, [r0, #-356]	; 0xfffffe9c
    6de8:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
    6dec:			; <UNDEFINED> instruction: 0x46204651
    6df0:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    6df4:	ldrtmi	r4, [r0], -pc, lsr #19
    6df8:			; <UNDEFINED> instruction: 0xf7fd4479
    6dfc:	ldrb	pc, [sp], -sp, asr #24	; <UNPREDICTABLE>
    6e00:	streq	pc, [r8, #-260]!	; 0xfffffefc
    6e04:	ldrdne	pc, [r8], -sl
    6e08:			; <UNDEFINED> instruction: 0xf7fd4628
    6e0c:			; <UNDEFINED> instruction: 0xf8dafbad
    6e10:			; <UNDEFINED> instruction: 0xf7fd100c
    6e14:	stmibmi	r8!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6e18:			; <UNDEFINED> instruction: 0xf7fd4479
    6e1c:			; <UNDEFINED> instruction: 0xf1b8fc3d
    6e20:	ldcle	15, cr0, [r9, #-0]
    6e24:	mvnscc	pc, #8, 2
    6e28:	addslt	pc, r0, #14614528	; 0xdf0000
    6e2c:	streq	pc, [r8], -r9, lsl #2
    6e30:	ldrbtmi	r0, [fp], #2139	; 0x85b
    6e34:	strbeq	lr, [r3], r6, lsl #22
    6e38:	ldrdne	pc, [r0], -r9
    6e3c:			; <UNDEFINED> instruction: 0xf7fd4628
    6e40:			; <UNDEFINED> instruction: 0xf8d9fb93
    6e44:			; <UNDEFINED> instruction: 0xf7fd1004
    6e48:			; <UNDEFINED> instruction: 0xf109fb8f
    6e4c:	ldrbmi	r0, [r9], -r8, lsl #18
    6e50:	stc2	7, cr15, [r2], #-1012	; 0xfffffc0c
    6e54:	strhle	r4, [pc, #81]	; 6ead <__printf_chk@plt+0x3ae5>
    6e58:			; <UNDEFINED> instruction: 0x46284999
    6e5c:			; <UNDEFINED> instruction: 0xf7fd4479
    6e60:	svccs	0x0000fc1b
    6e64:	mcrge	4, 3, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    6e68:			; <UNDEFINED> instruction: 0x46204651
    6e6c:	stc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    6e70:			; <UNDEFINED> instruction: 0x46284994
    6e74:			; <UNDEFINED> instruction: 0xf7fd4479
    6e78:	ldr	pc, [pc], -pc, lsl #24
    6e7c:	ldmmi	r2, {r0, r2, r3, r4, r5, r6, r8, r9, fp, lr}
    6e80:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6e84:			; <UNDEFINED> instruction: 0x4619461a
    6e88:	blx	10c2ea6 <_ZdlPv@@Base+0x10b2a52>
    6e8c:			; <UNDEFINED> instruction: 0xf104e616
    6e90:			; <UNDEFINED> instruction: 0xf8da0728
    6e94:	ldrtmi	r1, [r8], -r8
    6e98:	blx	19c4e96 <_ZdlPv@@Base+0x19b4a42>
    6e9c:	ldrdne	pc, [ip], -sl
    6ea0:	blx	18c4e9e <_ZdlPv@@Base+0x18b4a4a>
    6ea4:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
    6ea8:	blx	ffdc4ea6 <_ZdlPv@@Base+0xffdb4a52>
    6eac:	ldrdne	pc, [r0], -r9
    6eb0:	bl	58798 <_ZdlPv@@Base+0x48344>
    6eb4:	ldrdne	r7, [r9], #-17	; 0xffffffef
    6eb8:	blx	15c4eb6 <_ZdlPv@@Base+0x15b4a62>
    6ebc:	ldrdne	pc, [r4], -r9
    6ec0:	bicsvc	lr, r1, r1, lsl #22
    6ec4:			; <UNDEFINED> instruction: 0xf7fd1049
    6ec8:	stmibmi	r1, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    6ecc:			; <UNDEFINED> instruction: 0xf7fd4479
    6ed0:			; <UNDEFINED> instruction: 0xf1b8fbe3
    6ed4:	stclle	15, cr0, [r6, #-8]!
    6ed8:			; <UNDEFINED> instruction: 0xf1a8497e
    6edc:	vcgt.s8	d16, d5, d3
    6ee0:			; <UNDEFINED> instruction: 0xf64a5656
    6ee4:	ldrbtmi	r2, [r9], #-1451	; 0xfffffa55
    6ee8:	vmov.i16	q8, #91	; 0x005b
    6eec:			; <UNDEFINED> instruction: 0xf6c25655
    6ef0:	cfsh32	mvfx2, mvfx8, #-38
    6ef4:			; <UNDEFINED> instruction: 0xf1091a10
    6ef8:	strbmi	r0, [fp], r8, lsl #4
    6efc:	biceq	lr, r3, #2048	; 0x800
    6f00:			; <UNDEFINED> instruction: 0xf8db9301
    6f04:	ldrtmi	r1, [r8], -r0
    6f08:	bleq	24333c <_ZdlPv@@Base+0x232ee8>
    6f0c:			; <UNDEFINED> instruction: 0x3c01fb86
    6f10:	mvnvc	lr, ip, lsr #23
    6f14:	blx	a44f12 <_ZdlPv@@Base+0xa34abe>
    6f18:	stcne	8, cr15, [r4], {91}	; 0x5b
    6f1c:			; <UNDEFINED> instruction: 0x3c01fb86
    6f20:	mvnvc	lr, ip, lsr #23
    6f24:	blx	844f22 <_ZdlPv@@Base+0x834ace>
    6f28:	ldrdcc	pc, [r0], -fp
    6f2c:	stccs	8, cr15, [r8], {91}	; 0x5b
    6f30:	smlabbgt	r3, r5, fp, pc	; <UNPREDICTABLE>
    6f34:	vldmiavc	r2, {d30}
    6f38:	mvnvc	lr, r1, lsr #23
    6f3c:	cmneq	ip, r1, lsl #22
    6f40:	blx	4c4f3e <_ZdlPv@@Base+0x4b4aea>
    6f44:	ldrdcc	pc, [r4], -fp
    6f48:	stccs	8, cr15, [r4], {91}	; 0x5b
    6f4c:	smlabbgt	r3, r5, fp, pc	; <UNPREDICTABLE>
    6f50:	vldmiavc	r2, {d30}
    6f54:	mvnvc	lr, r1, lsr #23
    6f58:	cmneq	ip, r1, lsl #22
    6f5c:	blx	144f5a <_ZdlPv@@Base+0x134b06>
    6f60:	stcne	8, cr15, [r8], {91}	; 0x5b
    6f64:	ldrdcc	pc, [r0], -fp
    6f68:	vfnmsvc.f64	d30, d1, d1
    6f6c:	fldmiaxvc	r3, {d30}	;@ Deprecated
    6f70:	cmneq	lr, r1, lsr #23
    6f74:	cmneq	ip, r1, lsl #22
    6f78:	blx	ffdc4f74 <_ZdlPv@@Base+0xffdb4b20>
    6f7c:	stcne	8, cr15, [r4], {91}	; 0x5b
    6f80:	ldrdcc	pc, [r4], -fp
    6f84:	vfnmsvc.f64	d30, d1, d1
    6f88:	fldmiaxvc	r3, {d30}	;@ Deprecated
    6f8c:	cmneq	lr, r1, lsr #23
    6f90:	cmneq	ip, r1, lsl #22
    6f94:	blx	ffa44f90 <_ZdlPv@@Base+0xffa34b3c>
    6f98:	bne	442800 <_ZdlPv@@Base+0x4323ac>
    6f9c:	blx	1f44f9a <_ZdlPv@@Base+0x1f34b46>
    6fa0:	ldrmi	r9, [fp, #2817]	; 0xb01
    6fa4:			; <UNDEFINED> instruction: 0xf108d1ad
    6fa8:	ldrtmi	r4, [r8], -r0, lsl #7
    6fac:			; <UNDEFINED> instruction: 0xf8593b02
    6fb0:	b	13cb044 <_ZdlPv@@Base+0x13babf0>
    6fb4:	strbmi	r0, [r8], #2179	; 0x883
    6fb8:	bicsvc	lr, r1, #1024	; 0x400
    6fbc:	cmneq	r3, r1, lsr #23
    6fc0:	blx	ff4c4fbc <_ZdlPv@@Base+0xff4b4b68>
    6fc4:	ldrdcc	pc, [r4], -r8
    6fc8:	bicsvc	lr, r3, r3, lsl #22
    6fcc:	cmneq	r1, r3, lsr #23
    6fd0:	blx	ff2c4fcc <_ZdlPv@@Base+0xff2b4b78>
    6fd4:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
    6fd8:	blx	17c4fd6 <_ZdlPv@@Base+0x17b4b82>
    6fdc:			; <UNDEFINED> instruction: 0x46204651
    6fe0:	ldc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    6fe4:			; <UNDEFINED> instruction: 0x4638493d
    6fe8:			; <UNDEFINED> instruction: 0xf7fd4479
    6fec:	strb	pc, [r5, #-2901]!	; 0xfffff4ab	; <UNPREDICTABLE>
    6ff0:	ldmdami	fp!, {r5, r8, r9, fp, lr}
    6ff4:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    6ff8:			; <UNDEFINED> instruction: 0x4619461a
    6ffc:	blx	fe243018 <_ZdlPv@@Base+0xfe232bc4>
    7000:			; <UNDEFINED> instruction: 0xf8d9e55c
    7004:	ldrmi	r2, [r8], -r0
    7008:	ldrdcc	pc, [r8], -r9
    700c:	ldrdne	pc, [r8], -sl
    7010:	ldrmi	r4, [r1], #-1050	; 0xfffffbe6
    7014:	blx	fea45010 <_ZdlPv@@Base+0xfea34bbc>
    7018:	ldrdcs	pc, [ip], -r9
    701c:	ldrdcc	pc, [r4], -r9
    7020:	ldrdne	pc, [ip], -sl
    7024:	ldrmi	r4, [r9], #-1043	; 0xfffffbed
    7028:	blx	fe7c5024 <_ZdlPv@@Base+0xfe7b4bd0>
    702c:	ldrdne	pc, [r8], -sl
    7030:	blx	fe6c502c <_ZdlPv@@Base+0xfe6b4bd8>
    7034:	ldrdne	pc, [ip], -sl
    7038:	blx	fe5c5034 <_ZdlPv@@Base+0xfe5b4be0>
    703c:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
    7040:	blx	ac503e <_ZdlPv@@Base+0xab4bea>
    7044:			; <UNDEFINED> instruction: 0xf7fce53a
    7048:	andls	lr, r1, r4, lsr #17
    704c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7050:	ldrt	r9, [sp], -r1, lsl #16
    7054:	andhi	pc, r0, pc, lsr #7
    7058:	andeq	r0, r0, r0
    705c:	rsbmi	r8, r6, r0
    7060:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    7064:	strdmi	r2, [r9], -fp
    7068:	andeq	r1, r2, r0, lsl r4
    706c:	andeq	r0, r0, ip, lsr r1
    7070:	andeq	r1, r2, r0, lsl #8
    7074:	muleq	r0, r8, r1
    7078:	strdeq	ip, [r0], -r4
    707c:	andeq	r1, r2, r0, lsr r3
    7080:	andeq	ip, r0, sl, lsr #25
    7084:	andeq	ip, r0, r8, lsl ip
    7088:	andeq	ip, r0, r8, ror #21
    708c:	andeq	ip, r0, ip, ror #21
    7090:	andeq	ip, r0, r4, lsl #23
    7094:	andeq	ip, r0, r6, asr #23
    7098:	muleq	r0, sl, sl
    709c:	andeq	ip, r0, sl, lsr #20
    70a0:	andeq	ip, r0, lr, lsr #20
    70a4:			; <UNDEFINED> instruction: 0x0000c9b4
    70a8:	andeq	ip, r0, sl, ror #18
    70ac:	strdeq	ip, [r0], -r4
    70b0:	ldrdeq	ip, [r0], -r0
    70b4:			; <UNDEFINED> instruction: 0x0000c8bc
    70b8:	andeq	ip, r0, ip, ror #17
    70bc:	ldrdeq	ip, [r0], -sl
    70c0:	andeq	ip, r0, ip, lsr #17
    70c4:	andeq	ip, r0, r0, asr #16
    70c8:	andeq	ip, r0, r6, lsr r8
    70cc:	andeq	ip, r0, lr, asr r8
    70d0:	andeq	ip, r0, r0, asr #16
    70d4:	andeq	ip, r0, r2, ror r8
    70d8:	andeq	ip, r0, r6, lsr r7
    70dc:	andeq	ip, r0, ip, asr #13
    70e0:	andeq	ip, r0, sl, lsl #15
    70e4:	andeq	ip, r0, sl, asr #12
    70e8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    70ec:	svclt	0x00004770
    70f0:	strdeq	fp, [r0], -r6
    70f4:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    70f8:	blvs	c274c <_ZdlPv@@Base+0xb22f8>
    70fc:	blvs	1042bd8 <_ZdlPv@@Base+0x1032784>
    7100:	blx	442ccc <_ZdlPv@@Base+0x432878>
    7104:	cdp	0, 11, cr13, cr6, cr10, {0}
    7108:	vldr	d7, [pc]	; 7110 <__printf_chk@plt+0x3d48>
    710c:	vmla.f64	d5, d6, d5
    7110:	vmov.f64	d23, #213	; 0xbea80000 -0.3281250
    7114:	vnmla.f64	d7, d23, d7
    7118:			; <UNDEFINED> instruction: 0x47700a90
    711c:	mcrlt	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    7120:	andeq	r0, r0, r0
    7124:	subsmi	r0, r2, r0
    7128:	andeq	r1, r2, r6, lsl #30
    712c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    7130:	blvs	142784 <_ZdlPv@@Base+0x132330>
    7134:	blvs	1042c10 <_ZdlPv@@Base+0x10327bc>
    7138:	blx	442d04 <_ZdlPv@@Base+0x4328b0>
    713c:	cdp	0, 11, cr13, cr6, cr10, {0}
    7140:	vldr	d7, [pc]	; 7148 <__printf_chk@plt+0x3d80>
    7144:	vmla.f64	d5, d6, d5
    7148:	vmov.f64	d23, #213	; 0xbea80000 -0.3281250
    714c:	vnmla.f64	d7, d23, d7
    7150:			; <UNDEFINED> instruction: 0x47700a90
    7154:	mrclt	7, 7, APSR_nzcv, cr6, cr12, {7}
    7158:	andeq	r0, r0, r0
    715c:	subsmi	r0, r2, r0
    7160:	andeq	r1, r2, lr, asr #29
    7164:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    7168:			; <UNDEFINED> instruction: 0xf013685b
    716c:	andle	r0, r0, r8, lsl pc
    7170:			; <UNDEFINED> instruction: 0xf7fc4770
    7174:	svclt	0x0000bfe3
    7178:	muleq	r2, r6, lr
    717c:	vqrshl.s8	d27, d0, d0
    7180:			; <UNDEFINED> instruction: 0xf00950ec
    7184:	blmi	205698 <_ZdlPv@@Base+0x1f5244>
    7188:	cfldrs	mvf4, [r3, #492]	; 0x1ec
    718c:	strmi	r0, [r4], -r4, lsl #22
    7190:	mcr2	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    7194:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7198:			; <UNDEFINED> instruction: 0xf0094620
    719c:			; <UNDEFINED> instruction: 0xf7fbf95b
    71a0:	svclt	0x0000effe
    71a4:	andeq	r1, r2, r4, ror lr
    71a8:	svcmi	0x00f0e92d
    71ac:	ldmib	r0, {r0, r1, r3, r7, r9, sl, lr}^
    71b0:	addlt	r5, r3, r0, lsl #14
    71b4:	bcs	a25264 <_ZdlPv@@Base+0xa14e10>
    71b8:	addshi	pc, sp, r0
    71bc:	vpmax.f32	d18, d0, d0
    71c0:	ldmdbne	ip!, {r0, r1, r2, r5, r7, pc}^
    71c4:	stccc	6, cr4, [r1], {41}	; 0x29
    71c8:	adcmi	lr, r1, #4
    71cc:	adchi	pc, r0, r0
    71d0:	svccs	0x0001f811
    71d4:	bcs	1755a60 <_ZdlPv@@Base+0x174560c>
    71d8:			; <UNDEFINED> instruction: 0x1e6ed9f7
    71dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    71e0:	and	r4, r3, r1, lsr r6
    71e4:	blne	16d3df4 <_ZdlPv@@Base+0x16c39a0>
    71e8:	sfmle	f4, 4, [ip, #-636]	; 0xfffffd84
    71ec:			; <UNDEFINED> instruction: 0xf811460b
    71f0:	bcs	a12dfc <_ZdlPv@@Base+0xa029a8>
    71f4:			; <UNDEFINED> instruction: 0xf108bf08
    71f8:	rscsle	r0, r3, r1, lsl #16
    71fc:	mvnsle	r2, r9, lsr #20
    7200:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    7204:			; <UNDEFINED> instruction: 0xf8dfd2ee
    7208:			; <UNDEFINED> instruction: 0x4659a114
    720c:			; <UNDEFINED> instruction: 0x9110f8df
    7210:			; <UNDEFINED> instruction: 0xf7fb2028
    7214:	ldrbtmi	lr, [sl], #4044	; 0xfcc
    7218:	ldrbtmi	r4, [r9], #2882	; 0xb42
    721c:	movwls	r4, #5243	; 0x147b
    7220:			; <UNDEFINED> instruction: 0xf8164634
    7224:	bcs	a52e30 <_ZdlPv@@Base+0xa429dc>
    7228:	ldmdale	r9, {r4, r9, sl, lr}^
    722c:	stmdble	lr, {r0, r1, r2, r9, fp, sp}^
    7230:	movweq	pc, #33186	; 0x81a2	; <UNPREDICTABLE>
    7234:	stmdale	sl, {r0, r5, r8, r9, fp, sp}^
    7238:			; <UNDEFINED> instruction: 0xf003e8df
    723c:	ldmdbmi	r1!, {r0, r6, r8, fp, ip, sp}
    7240:	stmdbmi	r9, {r1, r3, r5, r9, sp}^
    7244:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    7248:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    724c:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    7250:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    7254:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    7258:	stmdbmi	r9, {r0, r3, r6, r8, fp, lr}^
    725c:			; <UNDEFINED> instruction: 0xf1b81111
    7260:	cmple	pc, r0, lsl #30
    7264:			; <UNDEFINED> instruction: 0xf7fb4659
    7268:	strcc	lr, [r2], #-4002	; 0xfffff05e
    726c:	adcmi	r1, r7, #100, 22	; 0x19000
    7270:			; <UNDEFINED> instruction: 0x4659dcd6
    7274:	andlt	r2, r3, r9, lsr #32
    7278:	svcmi	0x00f0e8bd
    727c:	svclt	0x0094f7fb
    7280:	ldrbmi	r4, [fp], -r9, lsr #16
    7284:	tstcs	r1, r2, lsl #4
    7288:			; <UNDEFINED> instruction: 0xf7fb4478
    728c:	strb	lr, [ip, ip, ror #31]!
    7290:	andcs	r4, r2, #95420416	; 0x5b00000
    7294:	strbmi	r2, [r8], -r1, lsl #2
    7298:	svc	0x00e4f7fb
    729c:	stmdami	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    72a0:	andcs	r4, r2, #95420416	; 0x5b00000
    72a4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    72a8:	svc	0x00dcf7fb
    72ac:	stmdami	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    72b0:	andcs	r4, r2, #95420416	; 0x5b00000
    72b4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    72b8:	svc	0x00d4f7fb
    72bc:	ldmdami	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    72c0:	andcs	r4, r2, #95420416	; 0x5b00000
    72c4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    72c8:	svc	0x00ccf7fb
    72cc:			; <UNDEFINED> instruction: 0xf1a2e7cd
    72d0:	blcs	1787f58 <_ZdlPv@@Base+0x1777b04>
    72d4:	stmdbls	r1, {r0, r2, r3, r8, fp, ip, lr, pc}
    72d8:			; <UNDEFINED> instruction: 0xf00a4658
    72dc:			; <UNDEFINED> instruction: 0xe7c4fb35
    72e0:	mvnsle	r2, ip, asr sl
    72e4:	andcs	r4, r2, #95420416	; 0x5b00000
    72e8:	ldrbmi	r2, [r0], -r1, lsl #2
    72ec:	svc	0x00baf7fb
    72f0:			; <UNDEFINED> instruction: 0x4610e7bb
    72f4:	svccs	0x0000e7b6
    72f8:	svcge	0x006ff73f
    72fc:			; <UNDEFINED> instruction: 0xf7fb4610
    7300:	sbfx	lr, r6, #30, #23
    7304:	subscs	r4, ip, r9, asr r6
    7308:	svc	0x0050f7fb
    730c:			; <UNDEFINED> instruction: 0xe7a97830
    7310:	andlt	r4, r3, r9, asr r6
    7314:	svcmi	0x00f0e8bd
    7318:	svclt	0x002cf009
    731c:	andeq	ip, r0, r6, lsl r7
    7320:	andeq	ip, r0, r6, lsr #14
    7324:	andeq	fp, r0, ip, lsr sp
    7328:	andeq	ip, r0, ip, lsr #13
    732c:	andeq	ip, r0, sl, lsl #13
    7330:	andeq	ip, r0, r2, lsl #13
    7334:	andeq	ip, r0, r6, ror r6
    7338:			; <UNDEFINED> instruction: 0x4604b570
    733c:	strmi	r4, [sp], -r8, lsl #12
    7340:	svc	0x00b0f7fb
    7344:	andcc	r6, r3, r6, ror #16
    7348:	tstle	sl, #1610612744	; 0x60000008
    734c:	ldcle	14, cr2, [sl, #-0]
    7350:	stmdavc	r3, {r5, fp, sp, lr}
    7354:	tstle	r4, r5, lsr #22
    7358:	blcs	614ec <_ZdlPv@@Base+0x51098>
    735c:	stmdavc	r3, {r0, r3, r4, r8, sl, fp, ip, lr, pc}^
    7360:	tstle	lr, r5, lsr #22
    7364:	andcc	r7, r2, fp, lsr #16
    7368:	stfnep	f3, [ip], #-940	; 0xfffffc54
    736c:	and	r4, r2, r2, lsl #12
    7370:	blcc	853c8 <_ZdlPv@@Base+0x74f74>
    7374:			; <UNDEFINED> instruction: 0xf812b1bb
    7378:	strtmi	r1, [r5], -r1, lsl #22
    737c:			; <UNDEFINED> instruction: 0x46104299
    7380:	strdcs	sp, [r0], -r6
    7384:	stmdbmi	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7388:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    738c:			; <UNDEFINED> instruction: 0xf990f004
    7390:	stmdbmi	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7394:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    7398:			; <UNDEFINED> instruction: 0xf98af004
    739c:	stmdavc	r3, {r5, fp, sp, lr}^
    73a0:	sbcsle	r2, pc, r5, lsr #22
    73a4:			; <UNDEFINED> instruction: 0xf815e7ed
    73a8:	blcs	e963b4 <_ZdlPv@@Base+0xe85f60>
    73ac:	stmdavc	r3, {r1, r3, r5, r6, r7, ip, lr, pc}
    73b0:	rscle	r2, r7, r0, lsl #22
    73b4:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    73b8:	blcs	1e70c <_ZdlPv@@Base+0xe2b8>
    73bc:	ldcllt	0, cr13, [r0, #-900]!	; 0xfffffc7c
    73c0:			; <UNDEFINED> instruction: 0x0000c5ba
    73c4:	andeq	ip, r0, lr, lsr #11
    73c8:	andeq	r3, r2, r2, lsr #25
    73cc:	svcmi	0x00f8e92d
    73d0:	strmi	r4, [r8], -r5, lsl #12
    73d4:			; <UNDEFINED> instruction: 0xf009460c
    73d8:	stmdavs	fp!, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    73dc:	svcmi	0x00944993
    73e0:	ldrbtmi	r7, [r9], #-2078	; 0xfffff7e2
    73e4:	cfstrspl	mvf4, [sl, #508]	; 0x1fc
    73e8:	movwcc	fp, #4394	; 0x112a
    73ec:	ldmdavc	lr, {r0, r1, r3, r5, sp, lr}
    73f0:	bcs	1ea20 <_ZdlPv@@Base+0xe5cc>
    73f4:	mcrcs	1, 0, sp, cr0, cr9, {7}
    73f8:	sbchi	pc, r4, r0
    73fc:	andsle	r2, ip, r8, lsr #28
    7400:	ldmdavc	lr, {r0, r1, r3, r5, fp, sp, lr}
    7404:	svcmi	0x008bb1b6
    7408:	and	r4, r8, pc, ror r4
    740c:	mrrcne	8, 2, r6, r9, cr2
    7410:	ldrbpl	r6, [r6], #97	; 0x61
    7414:	mrrcne	8, 2, r6, sl, cr11
    7418:	ldmdavc	lr, {r1, r3, r5, sp, lr}^
    741c:	ldfpld	f3, [fp, #344]!	; 0x158
    7420:	ldmib	r4, {r0, r1, r6, r8, fp, ip, sp, pc}^
    7424:	addsmi	r3, r3, #268435456	; 0x10000000
    7428:			; <UNDEFINED> instruction: 0x4620dbf0
    742c:	stc2l	0, cr15, [r2], #36	; 0x24
    7430:	strb	r6, [fp, r3, ror #16]!
    7434:	pop	{r0, sp}
    7438:	movwcc	r8, #8184	; 0x1ff8
    743c:	eorvs	r4, fp, r0, lsr #12
    7440:	cdp2	0, 1, cr15, cr12, cr9, {0}
    7444:	ldmdavc	r6, {r1, r3, r5, fp, sp, lr}
    7448:	vceq.f32	d18, d0, d13
    744c:			; <UNDEFINED> instruction: 0xf04f80d0
    7450:			; <UNDEFINED> instruction: 0xf04f0b00
    7454:			; <UNDEFINED> instruction: 0xf04f0a0c
    7458:			; <UNDEFINED> instruction: 0xf04f0908
    745c:	cdpcs	8, 2, cr0, cr9, cr9, {0}
    7460:	cdpcs	0, 2, cr13, cr8, cr2, {1}
    7464:	mrccs	0, 2, sp, cr12, cr1, {1}
    7468:	ldmib	r4, {r2, r3, r4, r5, ip, lr, pc}^
    746c:	addsmi	r2, sl, #67108864	; 0x4000000
    7470:	addhi	pc, r3, r0, lsl #5
    7474:	mrrcne	8, 2, r6, r1, cr3
    7478:	ldrpl	r6, [lr], #97	; 0x61
    747c:	mrrcne	8, 2, r6, sl, cr11
    7480:	ldmdavc	lr, {r1, r3, r5, sp, lr}^
    7484:	stmiale	sl!, {r0, r2, r3, r9, sl, fp, sp}^
    7488:	movwmi	pc, #4674	; 0x1242	; <UNPREDICTABLE>
    748c:			; <UNDEFINED> instruction: 0x07db40f3
    7490:	stmdami	r9!, {r0, r2, r5, r6, r7, r8, sl, ip, lr, pc}^
    7494:	ldrbtmi	r4, [r8], #-2921	; 0xfffff497
    7498:			; <UNDEFINED> instruction: 0x461a58fb
    749c:			; <UNDEFINED> instruction: 0xf0054619
    74a0:	andcs	pc, r0, r7, lsr r8	; <UNPREDICTABLE>
    74a4:	svchi	0x00f8e8bd
    74a8:	svceq	0x0000f1bb
    74ac:	adcshi	pc, sl, r0
    74b0:	movwcs	lr, #6612	; 0x19d4
    74b4:	ble	16d7f24 <_ZdlPv@@Base+0x16c7ad0>
    74b8:	mrrcne	8, 2, r6, r1, cr3
    74bc:	blcc	38f0 <__printf_chk@plt+0x528>
    74c0:			; <UNDEFINED> instruction: 0x21296061
    74c4:	stmdavs	fp!, {r0, r3, r4, r7, sl, ip, lr}
    74c8:	stmdavs	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    74cc:	bleq	83900 <_ZdlPv@@Base+0x734ac>
    74d0:	addsmi	r6, sl, #10682368	; 0xa30000
    74d4:	stmdavs	r3!, {r1, r3, r4, r6, r9, fp, ip, lr, pc}
    74d8:	rsbvs	r1, r1, r1, asr ip
    74dc:	ldrpl	r2, [r9], #296	; 0x128
    74e0:	strb	r6, [ip, fp, lsr #16]
    74e4:	eorvs	r1, fp, r3, asr ip
    74e8:	mrccs	8, 1, r7, cr7, cr6, {2}
    74ec:			; <UNDEFINED> instruction: 0xf1a6d932
    74f0:	sbcslt	r0, sl, #-2013265919	; 0x88000001
    74f4:	ldmle	r8!, {r1, r4, r9, fp, sp}
    74f8:	ldmle	r6!, {r1, r4, r8, r9, fp, sp}
    74fc:			; <UNDEFINED> instruction: 0xf852a202
    7500:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    7504:	svclt	0x00004710
    7508:	ldrdeq	r0, [r0], -r1
    750c:			; <UNDEFINED> instruction: 0xffffff63
    7510:			; <UNDEFINED> instruction: 0xffffff63
    7514:			; <UNDEFINED> instruction: 0xffffff63
    7518:	strheq	r0, [r0], -fp
    751c:			; <UNDEFINED> instruction: 0xffffff63
    7520:			; <UNDEFINED> instruction: 0xffffff63
    7524:			; <UNDEFINED> instruction: 0xffffff63
    7528:			; <UNDEFINED> instruction: 0xffffff63
    752c:			; <UNDEFINED> instruction: 0xffffff63
    7530:			; <UNDEFINED> instruction: 0xffffff63
    7534:			; <UNDEFINED> instruction: 0xffffff63
    7538:	andeq	r0, r0, pc, lsl #1
    753c:			; <UNDEFINED> instruction: 0xffffff63
    7540:			; <UNDEFINED> instruction: 0xffffff63
    7544:			; <UNDEFINED> instruction: 0xffffff63
    7548:	andeq	r0, r0, pc, lsl #1
    754c:			; <UNDEFINED> instruction: 0xffffff63
    7550:	andeq	r0, r0, r5, lsr #1
    7554:	stmible	r8, {r0, r1, r2, r3, r5, r9, sl, fp, sp}
    7558:	ldmdbcc	r0!, {r0, r4, r7, fp, ip, sp, lr}
    755c:	stmle	lr, {r0, r1, r2, r8, fp, sp}
    7560:	mlavs	fp, r3, ip, r1
    7564:	ldmdbcc	r0!, {r0, r4, r6, r7, fp, ip, sp, lr}
    7568:	svclt	0x00982907
    756c:			; <UNDEFINED> instruction: 0xe7861cd3
    7570:			; <UNDEFINED> instruction: 0xf0094620
    7574:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    7578:			; <UNDEFINED> instruction: 0x4620e79e
    757c:	ldc2	0, cr15, [sl], #-36	; 0xffffffdc
    7580:	ldrb	r6, [r7, -r2, ror #16]!
    7584:	blmi	b59644 <_ZdlPv@@Base+0xb491f0>
    7588:			; <UNDEFINED> instruction: 0xe7854478
    758c:			; <UNDEFINED> instruction: 0xf0094620
    7590:	stmdavs	r2!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}^
    7594:	ldmib	r4, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    7598:	addsmi	r2, sl, #67108864	; 0x4000000
    759c:	stmdavs	r3!, {r0, r2, r3, r4, r5, r9, fp, ip, lr, pc}
    75a0:	rsbvs	r1, r1, r1, asr ip
    75a4:	ldrpl	r2, [r9], #266	; 0x10a
    75a8:	strb	r6, [r8, -fp, lsr #16]!
    75ac:	movwcs	lr, #6612	; 0x19d4
    75b0:	ble	b58020 <_ZdlPv@@Base+0xb47bcc>
    75b4:	mrrcne	8, 2, r6, r1, cr3
    75b8:			; <UNDEFINED> instruction: 0xf8036061
    75bc:	stmdavs	fp!, {r1, pc}
    75c0:	ldmib	r4, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    75c4:	addsmi	r2, sl, #67108864	; 0x4000000
    75c8:	stmdavs	r3!, {r0, r2, r3, r4, r9, fp, ip, lr, pc}
    75cc:	rsbvs	r1, r1, r1, asr ip
    75d0:	andge	pc, r2, r3, lsl #16
    75d4:	ldrb	r6, [r2, -fp, lsr #16]
    75d8:	movwcs	lr, #6612	; 0x19d4
    75dc:	ble	35804c <_ZdlPv@@Base+0x347bf8>
    75e0:	mrrcne	8, 2, r6, r1, cr3
    75e4:			; <UNDEFINED> instruction: 0xf8036061
    75e8:	stmdavs	fp!, {r1, ip, pc}
    75ec:	vabd.s8	q15, q1, <illegal reg q3.5>
    75f0:	rscsmi	r4, r3, r1, lsl #6
    75f4:			; <UNDEFINED> instruction: 0xf57f07d9
    75f8:	strb	sl, [sl, -sl, lsr #30]
    75fc:			; <UNDEFINED> instruction: 0xf0094620
    7600:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7604:	strtmi	lr, [r0], -ip, ror #15
    7608:	blx	ffd43636 <_ZdlPv@@Base+0xffd331e2>
    760c:	ldrb	r6, [ip, r2, ror #16]
    7610:			; <UNDEFINED> instruction: 0xf0094620
    7614:	stmdavs	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    7618:	strtmi	lr, [r0], -ip, asr #15
    761c:	blx	ffac364a <_ZdlPv@@Base+0xffab31f6>
    7620:	ldr	r6, [ip, r2, ror #16]!
    7624:	andcs	r3, r1, r1, lsl #4
    7628:	str	r6, [r4, -sl, lsr #32]
    762c:	andeq	r3, r2, r6, ror ip
    7630:	andeq	r0, r2, r8, lsl sl
    7634:	andeq	r3, r2, r0, asr ip
    7638:	andeq	ip, r0, r2, ror #9
    763c:	muleq	r0, r8, r1
    7640:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    7644:	blmi	1259f6c <_ZdlPv@@Base+0x1249b18>
    7648:	push	{r1, r3, r4, r5, r6, sl, lr}
    764c:			; <UNDEFINED> instruction: 0x460e47f0
    7650:	ldrdlt	r5, [r6], r3
    7654:			; <UNDEFINED> instruction: 0xf8df4605
    7658:	ldmdavs	fp, {r3, r4, r8, ip, pc}
    765c:			; <UNDEFINED> instruction: 0xf04f9305
    7660:			; <UNDEFINED> instruction: 0xf0090300
    7664:	ldrtmi	pc, [r0], -fp, lsl #26	; <UNPREDICTABLE>
    7668:			; <UNDEFINED> instruction: 0xf7fb44f9
    766c:	mcrrne	13, 10, lr, r2, cr12
    7670:	andcs	fp, r0, r8, lsl #30
    7674:	blmi	ffb7d0 <_ZdlPv@@Base+0xfeb37c>
    7678:	svclt	0x0018280d
    767c:	strmi	r2, [r4], -sl, lsl #16
    7680:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7684:			; <UNDEFINED> instruction: 0xf1036813
    7688:	andsvs	r0, r3, r1, lsl #6
    768c:	svcmi	0x003ad032
    7690:			; <UNDEFINED> instruction: 0xf8df46e8
    7694:	ldrbtmi	sl, [pc], #-232	; 769c <__printf_chk@plt+0x42d4>
    7698:			; <UNDEFINED> instruction: 0xe01244fa
    769c:	rsclt	r6, r4, #7012352	; 0x6b0000
    76a0:	addsmi	r6, r3, #11141120	; 0xaa0000
    76a4:	stmdavs	sl!, {r0, r5, r9, fp, ip, lr, pc}
    76a8:			; <UNDEFINED> instruction: 0x46301c59
    76ac:	ldrbpl	r6, [r4], #105	; 0x69
    76b0:	stc	7, cr15, [r8, #1004]	; 0x3ec
    76b4:	svclt	0x0018280a
    76b8:	strmi	r2, [r4], -sp, lsl #16
    76bc:	stclne	0, cr13, [r3], #-104	; 0xffffff98
    76c0:	ldcpl	0, cr13, [fp, #-96]!	; 0xffffffa0
    76c4:	mvnle	r2, r0, lsl #22
    76c8:	strbmi	r4, [r0], -r1, lsr #12
    76cc:	ldc2	0, cr15, [r2, #16]!
    76d0:	strbmi	r4, [r1], -fp, lsr #22
    76d4:	rsclt	r4, r4, #80, 12	; 0x5000000
    76d8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    76dc:			; <UNDEFINED> instruction: 0xf004461a
    76e0:	stmdavs	fp!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    76e4:	addsmi	r6, r3, #11141120	; 0xaa0000
    76e8:			; <UNDEFINED> instruction: 0x4628dbdd
    76ec:	blx	fe0c371a <_ZdlPv@@Base+0xfe0b32c6>
    76f0:	ldrb	r6, [r8, fp, ror #16]
    76f4:	andcc	lr, r1, #3489792	; 0x354000
    76f8:	ble	75814c <_ZdlPv@@Base+0x747cf8>
    76fc:	mrrcne	8, 2, r6, r9, cr10
    7700:	tstcs	sl, r9, rrx
    7704:	ldmib	r5, {r0, r4, r6, r7, sl, ip, lr}^
    7708:	addsmi	r3, r3, #268435456	; 0x10000000
    770c:	stmdavs	sl!, {r0, r3, r4, r9, fp, ip, lr, pc}
    7710:			; <UNDEFINED> instruction: 0xf1032c0d
    7714:	rsbvs	r0, r9, r1, lsl #2
    7718:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    771c:			; <UNDEFINED> instruction: 0xd01554d1
    7720:	bmi	60f72c <_ZdlPv@@Base+0x5ff2d8>
    7724:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    7728:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    772c:	subsmi	r9, sl, r5, lsl #22
    7730:	andlt	sp, r6, r8, lsl r1
    7734:			; <UNDEFINED> instruction: 0x87f0e8bd
    7738:			; <UNDEFINED> instruction: 0xf0094628
    773c:	stmdavs	fp!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    7740:			; <UNDEFINED> instruction: 0x4628e7dc
    7744:	blx	15c3772 <_ZdlPv@@Base+0x15b331e>
    7748:	strb	r6, [r0, fp, ror #16]!
    774c:			; <UNDEFINED> instruction: 0xf7fb4630
    7750:			; <UNDEFINED> instruction: 0xf1b0ed3a
    7754:	svclt	0x00183fff
    7758:	rscle	r2, r1, sl, lsl #16
    775c:			; <UNDEFINED> instruction: 0xf7fb4631
    7760:	bfi	lr, r2, #26, #4
    7764:	ldc	7, cr15, [r4, #-1004]	; 0xfffffc14
    7768:			; <UNDEFINED> instruction: 0x000207b4
    776c:	andeq	r0, r0, ip, lsr r1
    7770:	muleq	r2, r4, r7
    7774:	andeq	r0, r0, ip, asr r1
    7778:	andeq	r0, r2, r6, ror r9
    777c:	andeq	ip, r0, ip, ror #5
    7780:	muleq	r0, r8, r1
    7784:	ldrdeq	r0, [r2], -r6
    7788:	ldrblt	r4, [r0, #2589]!	; 0xa1d
    778c:	blmi	759008 <_ZdlPv@@Base+0x748bb4>
    7790:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    7794:			; <UNDEFINED> instruction: 0x466c4e1c
    7798:	ldmpl	r3, {r2, r3, r4, r8, r9, sl, fp, lr}^
    779c:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
    77a0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    77a4:			; <UNDEFINED> instruction: 0xf04f9303
    77a8:			; <UNDEFINED> instruction: 0xf0090300
    77ac:	and	pc, r4, r3, asr sl	; <UNPREDICTABLE>
    77b0:			; <UNDEFINED> instruction: 0x46204631
    77b4:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    77b8:	strtmi	fp, [r9], -r8, ror #18
    77bc:			; <UNDEFINED> instruction: 0xf7ff4620
    77c0:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    77c4:	blmi	4bbf9c <_ZdlPv@@Base+0x4abb48>
    77c8:	ldmpl	fp!, {r1, r4, fp, lr}^
    77cc:			; <UNDEFINED> instruction: 0x461a4478
    77d0:			; <UNDEFINED> instruction: 0xf0044619
    77d4:			; <UNDEFINED> instruction: 0x4620fe9d
    77d8:	blx	fe9c3804 <_ZdlPv@@Base+0xfe9b33b0>
    77dc:	blmi	25a01c <_ZdlPv@@Base+0x249bc8>
    77e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    77e4:	blls	e1854 <_ZdlPv@@Base+0xd1400>
    77e8:	qaddle	r4, sl, r2
    77ec:	andlt	r2, r5, r0
    77f0:			; <UNDEFINED> instruction: 0xf7fbbdf0
    77f4:	strtmi	lr, [r0], -lr, asr #25
    77f8:	blx	fe5c3824 <_ZdlPv@@Base+0xfe5b33d0>
    77fc:	stcl	7, cr15, [lr], {251}	; 0xfb
    7800:	andeq	r0, r2, sl, ror #12
    7804:	andeq	r0, r0, ip, lsr r1
    7808:	andeq	ip, r0, r6, lsr #4
    780c:	andeq	r0, r2, ip, asr r6
    7810:	muleq	r0, r8, r1
    7814:	ldrdeq	ip, [r0], -r8
    7818:	andeq	r0, r2, ip, lsl r6
    781c:	blls	b4c44 <_ZdlPv@@Base+0xa47f0>
    7820:	stmdami	r4, {r0, r1, r3, r5, r8, ip, sp, pc}
    7824:	tstcs	r1, lr, lsl #4
    7828:			; <UNDEFINED> instruction: 0xf7fb4478
    782c:	andcs	lr, r0, ip, lsl sp
    7830:	svclt	0x0000bd08
    7834:	andeq	ip, r0, r8, lsr #3
    7838:	mvnsmi	lr, sp, lsr #18
    783c:	stmdavs	r4, {r0, r1, r2, r3, r9, sl, lr}
    7840:	bmi	819060 <_ZdlPv@@Base+0x808c0c>
    7844:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    7848:	ldrbtmi	r7, [sl], #-2085	; 0xfffff7db
    784c:	cfldrdpl	mvd4, [r1, #-992]	; 0xfffffc20
    7850:			; <UNDEFINED> instruction: 0x4610b131
    7854:	eorsvs	r3, r4, r1, lsl #8
    7858:	stclpl	8, cr7, [r2, #-148]	; 0xffffff6c
    785c:	mvnsle	r2, r0, lsl #20
    7860:	andcs	fp, sl, #1073741875	; 0x40000033
    7864:			; <UNDEFINED> instruction: 0x46204631
    7868:	ldc	7, cr15, [r4], {251}	; 0xfb
    786c:	andle	r1, r5, r5, lsl #28
    7870:	eorsvs	sp, sp, sp, lsl fp
    7874:	strtmi	r2, [r8], -r1, lsl #10
    7878:	ldrhhi	lr, [r0, #141]!	; 0x8d
    787c:	adcmi	r6, r3, #3342336	; 0x330000
    7880:	blmi	4bc064 <_ZdlPv@@Base+0x4abc10>
    7884:			; <UNDEFINED> instruction: 0xf8584812
    7888:	ldrbtmi	r3, [r8], #-3
    788c:			; <UNDEFINED> instruction: 0x4619461a
    7890:	cdp2	0, 3, cr15, cr14, cr4, {0}
    7894:	bmi	381858 <_ZdlPv@@Base+0x371404>
    7898:			; <UNDEFINED> instruction: 0xf858480e
    789c:	ldrbtmi	r3, [r8], #-2
    78a0:			; <UNDEFINED> instruction: 0x4619461a
    78a4:	cdp2	0, 3, cr15, cr4, cr4, {0}
    78a8:	pop	{r3, r5, r9, sl, lr}
    78ac:	blmi	1e8074 <_ZdlPv@@Base+0x1d7c20>
    78b0:	stmdami	r9, {r8, sl, sp}
    78b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    78b8:			; <UNDEFINED> instruction: 0x461a4478
    78bc:			; <UNDEFINED> instruction: 0xf0044619
    78c0:	ldrb	pc, [r8, r7, lsr #28]	; <UNPREDICTABLE>
    78c4:	andeq	r3, r2, lr, lsl #16
    78c8:			; <UNDEFINED> instruction: 0x000205b0
    78cc:	muleq	r0, r8, r1
    78d0:	andeq	ip, r0, r6, asr r1
    78d4:	andeq	ip, r0, r6, asr #1
    78d8:	andeq	ip, r0, r8, lsr r1
    78dc:	mvnsmi	lr, #737280	; 0xb4000
    78e0:	ldmdami	r3, {r0, r1, r2, r9, sl, lr}
    78e4:	strmi	r4, [lr], -fp, lsl #12
    78e8:	ldrbtmi	r2, [r8], #-525	; 0xfffffdf3
    78ec:			; <UNDEFINED> instruction: 0xf7fb2101
    78f0:			; <UNDEFINED> instruction: 0xf8dfecba
    78f4:	strcs	r9, [r0], #-64	; 0xffffffc0
    78f8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    78fc:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, sl, lr}
    7900:			; <UNDEFINED> instruction: 0xf504fa08
    7904:	tstle	r8, r5, lsl r2
    7908:	cfstrscs	mvf3, [r4], {1}
    790c:			; <UNDEFINED> instruction: 0x4631d1f7
    7910:	pop	{r1, r3, sp}
    7914:			; <UNDEFINED> instruction: 0xf7fb43f8
    7918:	ldrtmi	fp, [r1], -r7, asr #24
    791c:			; <UNDEFINED> instruction: 0xf7fb2020
    7920:			; <UNDEFINED> instruction: 0xf859ec46
    7924:	ldrtmi	r0, [r1], -r4, lsr #32
    7928:	stc	7, cr15, [sl, #-1004]!	; 0xfffffc14
    792c:	svclt	0x0000e7ec
    7930:	andeq	ip, r0, r6, lsr #2
    7934:	andeq	r0, r2, r0, lsl r8
    7938:	ldrbmi	lr, [r0, sp, lsr #18]!
    793c:	stmdaeq	r8, {r8, ip, sp, lr, pc}
    7940:			; <UNDEFINED> instruction: 0xf1004604
    7944:	subvs	r0, r1, r8, lsl r9
    7948:	strbmi	r2, [r0], -r0, lsl #14
    794c:			; <UNDEFINED> instruction: 0xf8df6027
    7950:			; <UNDEFINED> instruction: 0x4616a07c
    7954:			; <UNDEFINED> instruction: 0xf009461d
    7958:			; <UNDEFINED> instruction: 0x4648f97d
    795c:	ldrbtmi	r6, [sl], #359	; 0x167
    7960:			; <UNDEFINED> instruction: 0xf978f009
    7964:	ldrtmi	r9, [r1], -r8, lsl #22
    7968:	adcvs	r4, r7, #64, 12	; 0x4000000
    796c:			; <UNDEFINED> instruction: 0xf04f6263
    7970:	rscvs	r3, r3, #-67108861	; 0xfc000003
    7974:	blx	b439a0 <_ZdlPv@@Base+0xb3354c>
    7978:	strbmi	r4, [r8], -r9, lsr #12
    797c:	blx	a439a8 <_ZdlPv@@Base+0xa33554>
    7980:	blcs	e1b14 <_ZdlPv@@Base+0xd16c0>
    7984:	strtmi	sp, [r0], -r2
    7988:			; <UNDEFINED> instruction: 0x87f0e8bd
    798c:			; <UNDEFINED> instruction: 0x46404639
    7990:	blx	1e439be <_ZdlPv@@Base+0x1e3356a>
    7994:	blle	21847c <_ZdlPv@@Base+0x208028>
    7998:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
    799c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    79a0:			; <UNDEFINED> instruction: 0x461a4478
    79a4:			; <UNDEFINED> instruction: 0xf0044619
    79a8:			; <UNDEFINED> instruction: 0x4640fdb3
    79ac:	blx	1e439da <_ZdlPv@@Base+0x1e33586>
    79b0:	strtmi	r6, [r0], -r0, lsr #5
    79b4:			; <UNDEFINED> instruction: 0x87f0e8bd
    79b8:	strbmi	lr, [r8], -r2
    79bc:			; <UNDEFINED> instruction: 0xf9b4f009
    79c0:			; <UNDEFINED> instruction: 0xf0094640
    79c4:			; <UNDEFINED> instruction: 0xf7fbf9b1
    79c8:	svclt	0x0000ebea
    79cc:	muleq	r2, lr, r4
    79d0:	muleq	r0, r8, r1
    79d4:	andeq	ip, r0, r0, lsl #1
    79d8:			; <UNDEFINED> instruction: 0x4604b510
    79dc:			; <UNDEFINED> instruction: 0xf7fb6a80
    79e0:			; <UNDEFINED> instruction: 0xf104eb62
    79e4:			; <UNDEFINED> instruction: 0xf0090018
    79e8:			; <UNDEFINED> instruction: 0xf104f99f
    79ec:			; <UNDEFINED> instruction: 0xf0090008
    79f0:			; <UNDEFINED> instruction: 0x4620f99b
    79f4:			; <UNDEFINED> instruction: 0xf104bd10
    79f8:			; <UNDEFINED> instruction: 0xf0090008
    79fc:			; <UNDEFINED> instruction: 0xf7fbf995
    7a00:	svclt	0x0000ebce
    7a04:			; <UNDEFINED> instruction: 0x4604b538
    7a08:	strmi	r6, [sp], -r2, asr #16
    7a0c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    7a10:	orreq	lr, r2, #3072	; 0xc00
    7a14:			; <UNDEFINED> instruction: 0xf7fb6918
    7a18:			; <UNDEFINED> instruction: 0x4629ecb4
    7a1c:			; <UNDEFINED> instruction: 0xf7fb2020
    7a20:			; <UNDEFINED> instruction: 0xf104ebc6
    7a24:	strtmi	r0, [r9], -r8
    7a28:	blx	fefc5a2e <_ZdlPv@@Base+0xfefb55da>
    7a2c:	blcs	a1bc0 <_ZdlPv@@Base+0x9176c>
    7a30:	ldclt	0, cr13, [r8, #-0]
    7a34:	eorcs	r4, r0, r9, lsr #12
    7a38:	bl	fee45a2c <_ZdlPv@@Base+0xfee355d8>
    7a3c:	andseq	pc, r8, r4, lsl #2
    7a40:			; <UNDEFINED> instruction: 0xf7ff4629
    7a44:	stmdbmi	r5, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    7a48:	strtmi	r6, [r8], -r2, ror #20
    7a4c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    7a50:			; <UNDEFINED> instruction: 0xf0094038
    7a54:	svclt	0x0000bf79
    7a58:	strdeq	r0, [r2], -lr
    7a5c:	andeq	ip, r0, r0
    7a60:			; <UNDEFINED> instruction: 0x4605b538
    7a64:	cmplt	r4, r4, asr #17
    7a68:	strtmi	r6, [r0], -r3, lsr #16
    7a6c:			; <UNDEFINED> instruction: 0xf7ff60eb
    7a70:			; <UNDEFINED> instruction: 0x4620ffb3
    7a74:	stc2l	0, cr15, [lr], #32
    7a78:	stccs	8, cr6, [r0], {236}	; 0xec
    7a7c:			; <UNDEFINED> instruction: 0x4628d1f4
    7a80:			; <UNDEFINED> instruction: 0x4620bd38
    7a84:	stc2l	0, cr15, [r6], #32
    7a88:	bl	fe245a7c <_ZdlPv@@Base+0xfe235628>
    7a8c:	ldrbmi	lr, [r0, sp, lsr #18]!
    7a90:	stmiavs	r4, {r1, r7, ip, sp, pc}^
    7a94:	svcls	0x000a4681
    7a98:	ldrmi	r4, [r0], lr, lsl #12
    7a9c:	ldmdblt	r4, {r1, r3, r4, r7, r9, sl, lr}
    7aa0:	stmdavs	r4!, {r2, r5, sp, lr, pc}
    7aa4:	stmdavs	r5!, {r2, r4, r8, r9, ip, sp, pc}^
    7aa8:	ldrhle	r4, [sl, #37]!	; 0x25
    7aac:			; <UNDEFINED> instruction: 0xf8d868e2
    7ab0:	addmi	r1, sl, #4
    7ab4:	teqlt	r2, r5	; <illegal shifter operand>
    7ab8:	ldrdne	pc, [r0], -r8
    7abc:			; <UNDEFINED> instruction: 0xf7fb68a0
    7ac0:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
    7ac4:	stmibvs	r2!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    7ac8:	ldrdcc	pc, [r4], -sl
    7acc:			; <UNDEFINED> instruction: 0xd1e8429a
    7ad0:			; <UNDEFINED> instruction: 0xf8dab132
    7ad4:	stmibvs	r0!, {ip}
    7ad8:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    7adc:	mvnle	r2, r0, lsl #16
    7ae0:	adcsmi	r6, fp, #405504	; 0x63000
    7ae4:	stmdavs	r4!, {r0, r4, ip, lr, pc}
    7ae8:	bicsle	r2, ip, r0, lsl #24
    7aec:			; <UNDEFINED> instruction: 0xf0082030
    7af0:	ldrbmi	pc, [r3], -sp, lsl #25	; <UNPREDICTABLE>
    7af4:	ldrtmi	r4, [r1], -r2, asr #12
    7af8:	strmi	r9, [r4], -r0, lsl #14
    7afc:			; <UNDEFINED> instruction: 0xff1cf7ff
    7b00:	ldrdcc	pc, [ip], -r9
    7b04:	andmi	pc, ip, r9, asr #17
    7b08:	strtmi	r6, [r0], -r3, lsr #32
    7b0c:	pop	{r1, ip, sp, pc}
    7b10:			; <UNDEFINED> instruction: 0x462087f0
    7b14:	ldc2	0, cr15, [lr], {8}
    7b18:	bl	1045b0c <_ZdlPv@@Base+0x10356b8>
    7b1c:	blmi	a1a3c0 <_ZdlPv@@Base+0xa09f6c>
    7b20:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7b24:	stmiavs	r4, {r0, r1, r2, r7, ip, sp, pc}^
    7b28:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    7b2c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    7b30:			; <UNDEFINED> instruction: 0xf04f9305
    7b34:	ldmdblt	r4, {r8, r9}
    7b38:	stmdavs	r4!, {r2, r3, r4, sp, lr, pc}
    7b3c:	stmdavs	r3!, {r2, r4, r6, r7, r8, ip, sp, pc}^
    7b40:	mvnsle	r2, r0, lsl #22
    7b44:			; <UNDEFINED> instruction: 0xf7fb4628
    7b48:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    7b4c:			; <UNDEFINED> instruction: 0xd1f44298
    7b50:	stmiavs	r1!, {r1, r9, sl, lr}
    7b54:			; <UNDEFINED> instruction: 0xf7fb4628
    7b58:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    7b5c:	bmi	67c318 <_ZdlPv@@Base+0x66bec4>
    7b60:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    7b64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b68:	subsmi	r9, sl, r5, lsl #22
    7b6c:			; <UNDEFINED> instruction: 0x4620d11b
    7b70:	ldcllt	0, cr11, [r0, #28]!
    7b74:	strtmi	sl, [r9], -r2, lsl #30
    7b78:			; <UNDEFINED> instruction: 0xf0094638
    7b7c:	eorscs	pc, r0, pc, lsl #17
    7b80:	mcrr2	0, 0, pc, r4, cr8	; <UNPREDICTABLE>
    7b84:	tstcs	r0, r0, lsl fp
    7b88:	tstls	r0, sl, lsr r6
    7b8c:			; <UNDEFINED> instruction: 0x4604447b
    7b90:	orrvc	pc, r0, #12582912	; 0xc00000
    7b94:	mrc2	7, 6, pc, cr0, cr15, {7}
    7b98:			; <UNDEFINED> instruction: 0x463868f3
    7b9c:	strdvs	r6, [r3], -r4	; <UNPREDICTABLE>
    7ba0:			; <UNDEFINED> instruction: 0xf8c2f009
    7ba4:			; <UNDEFINED> instruction: 0xf7fbe7db
    7ba8:			; <UNDEFINED> instruction: 0x4620eaf4
    7bac:	mrrc2	0, 0, pc, r2, cr8	; <UNPREDICTABLE>
    7bb0:			; <UNDEFINED> instruction: 0xf0094638
    7bb4:			; <UNDEFINED> instruction: 0xf7fbf8b9
    7bb8:	udf	#40610	; 0x9ea2
    7bbc:	ldrdeq	r0, [r2], -ip
    7bc0:	andeq	r0, r0, ip, lsr r1
    7bc4:	muleq	r2, sl, r2
    7bc8:	andeq	r3, r2, ip, asr #9
    7bcc:			; <UNDEFINED> instruction: 0xf7ffb508
    7bd0:	stmdbvs	r3, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    7bd4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    7bd8:	stflts	f6, [r8, #-268]	; 0xfffffef4
    7bdc:	mvnsmi	lr, sp, lsr #18
    7be0:	movtlt	r6, #18628	; 0x48c4
    7be4:			; <UNDEFINED> instruction: 0x46154b15
    7be8:			; <UNDEFINED> instruction: 0x460e4f15
    7bec:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7bf0:	ldrbtmi	r4, [pc], #-1147	; 7bf8 <__printf_chk@plt+0x4830>
    7bf4:	ldrbtmi	r2, [r8], #512	; 0x200
    7bf8:	svclt	0x00082901
    7bfc:	and	r4, ip, pc, lsl r6
    7c00:	bl	fefc5bf4 <_ZdlPv@@Base+0xfefb57a0>
    7c04:	strtmi	r4, [r0], -r9, lsr #12
    7c08:	mrc2	7, 7, pc, cr12, cr15, {7}
    7c0c:	andcs	r4, sl, r9, lsr #12
    7c10:	b	ff345c04 <_ZdlPv@@Base+0xff3357b0>
    7c14:	stmdavs	r4!, {r0, r9, sp}
    7c18:	stmdbvs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}^
    7c1c:	rscsle	r4, sl, lr, lsl r2
    7c20:	ldrtmi	r4, [r8], -r9, lsr #12
    7c24:	rscle	r2, fp, r0, lsl #20
    7c28:	andcs	r4, r4, #45088768	; 0x2b00000
    7c2c:	strbmi	r2, [r0], -r1, lsl #2
    7c30:	bl	645c24 <_ZdlPv@@Base+0x6357d0>
    7c34:	pop	{r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7c38:	svclt	0x000081f0
    7c3c:	andeq	fp, r0, r0, ror #28
    7c40:	andeq	fp, r0, sl, ror lr
    7c44:	muleq	r0, r6, lr
    7c48:	blmi	6da4b8 <_ZdlPv@@Base+0x6ca064>
    7c4c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    7c50:	strmi	fp, [ip], -r6, lsl #1
    7c54:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    7c58:	strtmi	r4, [r8], -r6, lsl #12
    7c5c:	movwls	r6, #22555	; 0x581b
    7c60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c64:			; <UNDEFINED> instruction: 0xfff6f008
    7c68:	strtmi	r4, [r0], -r9, lsr #12
    7c6c:	blx	febc5c72 <_ZdlPv@@Base+0xfebb581e>
    7c70:	blmi	4b41b8 <_ZdlPv@@Base+0x4a3d64>
    7c74:	ldrtmi	r2, [r0], -r0, lsl #2
    7c78:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    7c7c:			; <UNDEFINED> instruction: 0xf503462a
    7c80:	smlabbcs	r3, r0, r3, r7
    7c84:			; <UNDEFINED> instruction: 0xff02f7ff
    7c88:	strtmi	r4, [r8], -r4, lsl #12
    7c8c:			; <UNDEFINED> instruction: 0xf84cf009
    7c90:	blmi	25a4c4 <_ZdlPv@@Base+0x24a070>
    7c94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c98:	blls	161d08 <_ZdlPv@@Base+0x1518b4>
    7c9c:	qaddle	r4, sl, r2
    7ca0:	andlt	r4, r6, r0, lsr #12
    7ca4:			; <UNDEFINED> instruction: 0xf7fbbd70
    7ca8:			; <UNDEFINED> instruction: 0x4628ea74
    7cac:			; <UNDEFINED> instruction: 0xf83cf009
    7cb0:	b	1d45ca4 <_ZdlPv@@Base+0x1d35850>
    7cb4:	andeq	r0, r2, lr, lsr #3
    7cb8:	andeq	r0, r0, ip, lsr r1
    7cbc:	ldrdeq	r3, [r2], -lr
    7cc0:	andeq	r0, r2, r8, ror #2
    7cc4:	addlt	fp, r3, r0, lsl #10
    7cc8:	stmdbge	r1, {r0, r8, ip, pc}
    7ccc:			; <UNDEFINED> instruction: 0xffbcf7ff
    7cd0:	stmdbvs	r3, {r3, r4, r8, ip, sp, pc}^
    7cd4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7cd8:	andcs	r6, r1, r3, asr #2
    7cdc:			; <UNDEFINED> instruction: 0xf85db003
    7ce0:	svclt	0x0000fb04
    7ce4:	addlt	fp, r3, r0, lsr r5
    7ce8:	stmdbge	r1, {r0, r8, ip, pc}
    7cec:			; <UNDEFINED> instruction: 0xf7ff9d06
    7cf0:	lsrlt	pc, fp, #31	; <UNPREDICTABLE>
    7cf4:	strmi	r6, [r4], -r3, asr #18
    7cf8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7cfc:	cmnlt	r5, r3, asr #2
    7d00:	strtmi	r4, [fp], -r8, lsl #16
    7d04:	tstcs	r1, r1, lsl r2
    7d08:			; <UNDEFINED> instruction: 0xf7fb4478
    7d0c:	strtmi	lr, [r9], -ip, lsr #21
    7d10:			; <UNDEFINED> instruction: 0xf7ff4620
    7d14:			; <UNDEFINED> instruction: 0x4629fe77
    7d18:			; <UNDEFINED> instruction: 0xf7fb200a
    7d1c:	andcs	lr, r0, r8, asr #20
    7d20:	ldclt	0, cr11, [r0, #-12]!
    7d24:	andeq	fp, r0, ip, lsl #27
    7d28:	blmi	6da598 <_ZdlPv@@Base+0x6ca144>
    7d2c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    7d30:	strmi	fp, [ip], -r6, lsl #1
    7d34:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    7d38:	strtmi	r4, [r8], -r6, lsl #12
    7d3c:	movwls	r6, #22555	; 0x581b
    7d40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7d44:			; <UNDEFINED> instruction: 0xff86f008
    7d48:	strtmi	r4, [r0], -r9, lsr #12
    7d4c:	blx	fc5d52 <_ZdlPv@@Base+0xfb58fe>
    7d50:	blmi	4b4278 <_ZdlPv@@Base+0x4a3e24>
    7d54:	ldrtmi	r2, [r0], -r0, lsl #2
    7d58:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    7d5c:			; <UNDEFINED> instruction: 0xf5039100
    7d60:			; <UNDEFINED> instruction: 0xf7ff7380
    7d64:			; <UNDEFINED> instruction: 0x4604fe93
    7d68:			; <UNDEFINED> instruction: 0xf0084628
    7d6c:	bmi	347ce8 <_ZdlPv@@Base+0x337894>
    7d70:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7d74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7d78:	subsmi	r9, sl, r5, lsl #22
    7d7c:	strtmi	sp, [r0], -r2, lsl #2
    7d80:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    7d84:	b	145d78 <_ZdlPv@@Base+0x135924>
    7d88:			; <UNDEFINED> instruction: 0xf0084628
    7d8c:			; <UNDEFINED> instruction: 0xf7fbffcd
    7d90:	svclt	0x0000ea06
    7d94:	andeq	r0, r2, lr, asr #1
    7d98:	andeq	r0, r0, ip, lsr r1
    7d9c:	strdeq	r3, [r2], -lr
    7da0:	andeq	r0, r2, sl, lsl #1
    7da4:	addlt	fp, r3, r0, lsr r5
    7da8:	stmdbge	r1, {r0, r8, ip, pc}
    7dac:			; <UNDEFINED> instruction: 0xf7ff9d06
    7db0:	lsrlt	pc, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    7db4:	strmi	r6, [r4], -r3, asr #18
    7db8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7dbc:	cmnlt	r5, r3, asr #2
    7dc0:	strtmi	r4, [fp], -r8, lsl #16
    7dc4:	tstcs	r1, r1, lsl r2
    7dc8:			; <UNDEFINED> instruction: 0xf7fb4478
    7dcc:	strtmi	lr, [r9], -ip, asr #20
    7dd0:			; <UNDEFINED> instruction: 0xf7ff4620
    7dd4:			; <UNDEFINED> instruction: 0x4629fe17
    7dd8:			; <UNDEFINED> instruction: 0xf7fb200a
    7ddc:	andcs	lr, r0, r8, ror #19
    7de0:	ldclt	0, cr11, [r0, #-12]!
    7de4:	andeq	fp, r0, ip, asr #25
    7de8:	blmi	9da688 <_ZdlPv@@Base+0x9ca234>
    7dec:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    7df0:	strmi	fp, [ip], -fp, lsl #1
    7df4:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    7df8:	strtmi	r4, [r8], -r7, lsl #12
    7dfc:	movwls	r6, #38939	; 0x981b
    7e00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7e04:			; <UNDEFINED> instruction: 0xff26f008
    7e08:	strtmi	r4, [r0], -r9, lsr #12
    7e0c:	blx	ff7c5e10 <_ZdlPv@@Base+0xff7b59bc>
    7e10:	mcrge	3, 0, fp, cr6, cr0, {2}
    7e14:			; <UNDEFINED> instruction: 0xf0084630
    7e18:	shadd16mi	pc, r1, sp	; <UNPREDICTABLE>
    7e1c:			; <UNDEFINED> instruction: 0xf7ff4620
    7e20:	stmiblt	r8, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    7e24:	ldrtmi	r2, [r0], -r0, lsl #8
    7e28:			; <UNDEFINED> instruction: 0xff7ef008
    7e2c:			; <UNDEFINED> instruction: 0xf0084628
    7e30:	bmi	5c7c24 <_ZdlPv@@Base+0x5b77d0>
    7e34:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7e38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7e3c:	subsmi	r9, sl, r9, lsl #22
    7e40:			; <UNDEFINED> instruction: 0x4620d114
    7e44:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    7e48:	strtmi	sl, [r0], -r2, lsl #18
    7e4c:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
    7e50:	rscle	r2, r7, r0, lsl #16
    7e54:	ldrtmi	r9, [r8], -r2, lsl #24
    7e58:			; <UNDEFINED> instruction: 0x462a4633
    7e5c:	strls	r2, [r0], #-258	; 0xfffffefe
    7e60:	mrc2	7, 0, pc, cr4, cr15, {7}
    7e64:	ldrb	r4, [lr, r4, lsl #12]
    7e68:	ldrb	r4, [pc, r4, lsl #12]
    7e6c:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e70:			; <UNDEFINED> instruction: 0xf0084630
    7e74:	qsaxmi	pc, r8, r9	; <UNPREDICTABLE>
    7e78:			; <UNDEFINED> instruction: 0xff56f008
    7e7c:	stmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e80:	svclt	0x0000e7f9
    7e84:	andeq	r0, r2, lr
    7e88:	andeq	r0, r0, ip, lsr r1
    7e8c:	andeq	pc, r1, r6, asr #31
    7e90:	addlt	fp, r3, r0, lsr r5
    7e94:	stmdbge	r1, {r0, r8, ip, pc}
    7e98:			; <UNDEFINED> instruction: 0xf7ff9d06
    7e9c:	lsrlt	pc, r5, #31	; <UNPREDICTABLE>
    7ea0:	strmi	r6, [r4], -r3, asr #18
    7ea4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    7ea8:	cmnlt	r5, r3, asr #2
    7eac:	strtmi	r4, [fp], -r8, lsl #16
    7eb0:	tstcs	r1, r1, lsl r2
    7eb4:			; <UNDEFINED> instruction: 0xf7fb4478
    7eb8:			; <UNDEFINED> instruction: 0x4629e9d6
    7ebc:			; <UNDEFINED> instruction: 0xf7ff4620
    7ec0:	strtmi	pc, [r9], -r1, lsr #27
    7ec4:			; <UNDEFINED> instruction: 0xf7fb200a
    7ec8:	andcs	lr, r0, r2, ror r9
    7ecc:	ldclt	0, cr11, [r0, #-12]!
    7ed0:	andeq	fp, r0, r0, ror #23
    7ed4:	svcmi	0x00f0e92d
    7ed8:	stmdavs	sp, {r1, r2, r3, r9, sl, lr}
    7edc:	stmdbmi	r6, {r0, r1, r2, r7, ip, sp, pc}^
    7ee0:	bmi	11998e8 <_ZdlPv@@Base+0x1189494>
    7ee4:	blmi	11990d0 <_ZdlPv@@Base+0x1188c7c>
    7ee8:			; <UNDEFINED> instruction: 0x9118f8df
    7eec:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    7ef0:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    7ef4:			; <UNDEFINED> instruction: 0xf04f9205
    7ef8:	stmdavc	sl!, {r9}
    7efc:	stmdbcs	r0, {r0, r3, r4, r7, sl, fp, ip, lr}
    7f00:			; <UNDEFINED> instruction: 0x4619d05a
    7f04:	eorsvs	r3, r5, r1, lsl #10
    7f08:	stclpl	8, cr7, [sl], {43}	; 0x2b
    7f0c:	mvnsle	r2, r0, lsl #20
    7f10:	subsle	r2, r3, r0, lsl #22
    7f14:			; <UNDEFINED> instruction: 0x462c493c
    7f18:	strcc	r4, [r1], #-1145	; 0xfffffb87
    7f1c:	stmdavc	r3!, {r2, r4, r5, sp, lr}
    7f20:	stfplp	f3, [fp], {19}
    7f24:	rscsle	r2, r8, r0, lsl #22
    7f28:	suble	r4, r7, ip, lsr #5
    7f2c:	ldrsbge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    7f30:	strcs	r1, [r0, -r4, ror #22]
    7f34:			; <UNDEFINED> instruction: 0xf10a44fa
    7f38:	and	r0, r2, r0, lsl sl
    7f3c:	svccs	0x00073701
    7f40:			; <UNDEFINED> instruction: 0xf85ad047
    7f44:	ldrbmi	fp, [r8], -r4, lsl #22
    7f48:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f4c:	mvnsle	r4, r4, lsl #5
    7f50:			; <UNDEFINED> instruction: 0x46224658
    7f54:			; <UNDEFINED> instruction: 0xf7fb4629
    7f58:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    7f5c:	svccs	0x0002d1ee
    7f60:	stcge	0, cr13, [r2, #-144]	; 0xffffff70
    7f64:			; <UNDEFINED> instruction: 0xf0084628
    7f68:			; <UNDEFINED> instruction: 0x4629fe75
    7f6c:			; <UNDEFINED> instruction: 0xf7ff4630
    7f70:	ldmdblt	r8!, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}^
    7f74:	strtmi	r4, [r8], -r4, lsl #12
    7f78:	cdp2	0, 13, cr15, cr6, cr8, {0}
    7f7c:	blmi	7da814 <_ZdlPv@@Base+0x7ca3c0>
    7f80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7f84:	blls	161ff4 <_ZdlPv@@Base+0x151ba0>
    7f88:	qsuble	r4, sl, sp
    7f8c:	andlt	r4, r7, r0, lsr #12
    7f90:	svchi	0x00f0e8bd
    7f94:	andcs	r4, r0, #31744	; 0x7c00
    7f98:	andls	r4, r0, #59768832	; 0x3900000
    7f9c:			; <UNDEFINED> instruction: 0x4640447b
    7fa0:	orrvc	pc, r0, #12582912	; 0xc00000
    7fa4:			; <UNDEFINED> instruction: 0xf7ff462a
    7fa8:			; <UNDEFINED> instruction: 0xe7e3fd71
    7fac:			; <UNDEFINED> instruction: 0x46404631
    7fb0:			; <UNDEFINED> instruction: 0xff1af7ff
    7fb4:	strb	r4, [r1, r4, lsl #12]!
    7fb8:			; <UNDEFINED> instruction: 0xd1ab2a00
    7fbc:	strcs	r4, [r0], #-2838	; 0xfffff4ea
    7fc0:			; <UNDEFINED> instruction: 0xf8594816
    7fc4:	ldrbtmi	r3, [r8], #-3
    7fc8:			; <UNDEFINED> instruction: 0x4619461a
    7fcc:	blx	fe843fe4 <_ZdlPv@@Base+0xfe833b90>
    7fd0:	blmi	481f28 <_ZdlPv@@Base+0x471ad4>
    7fd4:	ldmdami	r2, {sl, sp}
    7fd8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    7fdc:			; <UNDEFINED> instruction: 0x461a4478
    7fe0:			; <UNDEFINED> instruction: 0xf0044619
    7fe4:	bfi	pc, r5, (invalid: 21:9)	; <UNPREDICTABLE>
    7fe8:	ldm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fec:			; <UNDEFINED> instruction: 0xf0084628
    7ff0:			; <UNDEFINED> instruction: 0xf7fbfe9b
    7ff4:	svclt	0x0000e8d4
    7ff8:	andeq	pc, r1, r8, lsl pc	; <UNPREDICTABLE>
    7ffc:	andeq	r0, r0, ip, lsr r1
    8000:	andeq	r3, r2, sl, ror #2
    8004:	andeq	pc, r1, ip, lsl #30
    8008:	andeq	r3, r2, r0, asr #2
    800c:	ldrdeq	r0, [r2], -r8
    8010:	andeq	pc, r1, ip, ror lr	; <UNPREDICTABLE>
    8014:	strheq	r3, [r2], -ip
    8018:	muleq	r0, r8, r1
    801c:	andeq	fp, r0, r2, ror #21
    8020:	andeq	fp, r0, r4, ror #21
    8024:	addlt	fp, r3, r0, lsl #10
    8028:	stmdbge	r1, {r0, r8, ip, pc}
    802c:			; <UNDEFINED> instruction: 0xff52f7ff
    8030:	stmdbvs	r3, {r3, r4, r8, ip, sp, pc}^
    8034:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8038:	andcs	r6, r1, r3, asr #2
    803c:			; <UNDEFINED> instruction: 0xf85db003
    8040:	svclt	0x0000fb04
    8044:	mvnsmi	lr, #737280	; 0xb4000
    8048:	stmdavs	r6, {r0, r4, r7, r9, sl, lr}
    804c:	ldmdavc	r3!, {r0, r1, r3, r4, sl, fp, lr}
    8050:	cfstrdpl	mvd4, [r2], #496	; 0x1f0
    8054:	strcc	fp, [r1], -sl, lsr #2
    8058:	ldmdavc	r3!, {r1, r2, sp, lr}
    805c:	bcs	1f3ec <_ZdlPv@@Base+0xef98>
    8060:	teqlt	r3, #1073741886	; 0x4000003e
    8064:	stmdavs	r5, {r1, r2, r4, sl, fp, lr}
    8068:	and	r4, r1, ip, ror r4
    806c:	stmdblt	r2!, {r1, r5, r7, sl, fp, ip, lr}
    8070:	andvs	r3, r5, r1, lsl #10
    8074:	bcs	26124 <_ZdlPv@@Base+0x15cd0>
    8078:			; <UNDEFINED> instruction: 0xf1b9d1f8
    807c:	ldcle	15, cr0, [r8, #-0]
    8080:			; <UNDEFINED> instruction: 0xf1a11bad
    8084:	strcs	r0, [r0], #-2052	; 0xfffff7fc
    8088:	strcc	lr, [r1], #-2
    808c:	andsle	r4, r0, r1, lsr #11
    8090:	svcvc	0x0004f858
    8094:			; <UNDEFINED> instruction: 0xf7fb4638
    8098:	adcmi	lr, r8, #98304	; 0x18000
    809c:			; <UNDEFINED> instruction: 0x4638d1f5
    80a0:	ldrtmi	r4, [r1], -sl, lsr #12
    80a4:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80a8:	mvnle	r2, r0, lsl #16
    80ac:	pop	{r5, r9, sl, lr}
    80b0:			; <UNDEFINED> instruction: 0xf04f83f8
    80b4:			; <UNDEFINED> instruction: 0x462034ff
    80b8:	mvnshi	lr, #12386304	; 0xbd0000
    80bc:	andeq	r3, r2, r8
    80c0:	strdeq	r2, [r2], -r0
    80c4:			; <UNDEFINED> instruction: 0x460db538
    80c8:			; <UNDEFINED> instruction: 0xf7fb4604
    80cc:	bmi	6422c4 <_ZdlPv@@Base+0x631e70>
    80d0:	stmdacs	sp, {r1, r3, r4, r5, r6, sl, lr}
    80d4:	stmdacs	sl, {r0, r2, r4, ip, lr, pc}
    80d8:	andle	r4, r6, r3, lsl #12
    80dc:	eorle	r3, r0, r1, lsl #6
    80e0:	pop	{r0, r5, r9, sl, lr}
    80e4:			; <UNDEFINED> instruction: 0xf7fb4038
    80e8:	blmi	4b621c <_ZdlPv@@Base+0x4a5dc8>
    80ec:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    80f0:	andsvs	r3, r3, r1, lsl #6
    80f4:	strtmi	fp, [r9], -sp, lsr #3
    80f8:	pop	{r1, r3, sp}
    80fc:			; <UNDEFINED> instruction: 0xf7fb4038
    8100:	blmi	336254 <_ZdlPv@@Base+0x325e00>
    8104:	ldmdavs	r3, {r1, r4, r6, r7, fp, ip, lr}
    8108:	andsvs	r3, r3, r1, lsl #6
    810c:			; <UNDEFINED> instruction: 0x4629b155
    8110:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8114:			; <UNDEFINED> instruction: 0xf7fb4620
    8118:	stmdacs	sl, {r1, r2, r4, r6, fp, sp, lr, pc}
    811c:	mcrrne	0, 14, sp, r3, cr11
    8120:	ldfltd	f5, [r8, #-888]!	; 0xfffffc88
    8124:			; <UNDEFINED> instruction: 0xf7fb4620
    8128:	stmdacs	sl, {r1, r2, r3, r6, fp, sp, lr, pc}
    812c:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    8130:	andeq	pc, r1, ip, lsr #26
    8134:	andeq	r0, r0, ip, asr r1
    8138:	ldrbmi	lr, [r0, sp, lsr #18]!
    813c:	ldmdami	r9!, {r3, r7, ip, sp, pc}^
    8140:	blmi	1e599bc <_ZdlPv@@Base+0x1e49568>
    8144:	tstls	r1, ip, lsl #12
    8148:	ldmdbmi	r8!, {r3, r4, r5, r6, sl, lr}^
    814c:	stmiapl	r3, {r1, r5, fp, ip, sp, lr}^
    8150:	svcmi	0x00774479
    8154:	movwls	r6, #30747	; 0x781b
    8158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    815c:	ldrbtmi	r5, [pc], #-3211	; 8164 <__printf_chk@plt+0x4d9c>
    8160:			; <UNDEFINED> instruction: 0xb12b9e10
    8164:	strls	r3, [r1], #-1025	; 0xfffffbff
    8168:	stclpl	8, cr7, [sl], {35}	; 0x23
    816c:	mvnsle	r2, r0, lsl #20
    8170:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    8174:	strbmi	sl, [r8], -r3, lsl #18
    8178:	blx	17c617e <_ZdlPv@@Base+0x17b5d2a>
    817c:	subsle	r2, fp, r0, lsl #16
    8180:	stmdami	ip!, {r0, r9, fp, ip, pc}^
    8184:	ldrbtmi	r7, [r8], #-2067	; 0xfffff7ed
    8188:	smlawtlt	r9, r1, ip, r5
    818c:	andls	r3, r1, #268435456	; 0x10000000
    8190:	stclpl	8, cr7, [r1], {19}
    8194:	mvnsle	r2, r0, lsl #18
    8198:	blcs	19c00 <_ZdlPv@@Base+0x97ac>
    819c:	cmplt	r6, r7, asr r1
    81a0:	tstcs	r1, r5, ror #16
    81a4:	andcs	r4, sp, #53477376	; 0x3300000
    81a8:			; <UNDEFINED> instruction: 0xf7fb4478
    81ac:			; <UNDEFINED> instruction: 0x4631e85c
    81b0:			; <UNDEFINED> instruction: 0xf7fb4620
    81b4:	blls	102554 <_ZdlPv@@Base+0xf2100>
    81b8:	rsble	r2, r5, r0, lsl #22
    81bc:	beq	44300 <_ZdlPv@@Base+0x33eac>
    81c0:			; <UNDEFINED> instruction: 0xe01046d1
    81c4:	tstle	r6, sl, lsl #24
    81c8:			; <UNDEFINED> instruction: 0xf10a4b5c
    81cc:	ldmpl	sl!, {r0, r9, fp}^
    81d0:	movwcc	r6, #6163	; 0x1813
    81d4:	bls	e0228 <_ZdlPv@@Base+0xcfdd4>
    81d8:	svceq	0x0000f1b8
    81dc:	strbmi	fp, [fp], -ip, lsl #30
    81e0:	addsmi	r4, sl, #87031808	; 0x5300000
    81e4:			; <UNDEFINED> instruction: 0x4628d950
    81e8:	svc	0x00ecf7fa
    81ec:	strmi	r1, [r4], -r2, asr #24
    81f0:	tstlt	r6, r9, lsl r0
    81f4:			; <UNDEFINED> instruction: 0xf7fa4631
    81f8:	stccs	15, cr14, [sp], {218}	; 0xda
    81fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    8200:	strtmi	sp, [r8], -r0, ror #3
    8204:	svc	0x00def7fa
    8208:	andle	r2, r8, sl, lsl #16
    820c:			; <UNDEFINED> instruction: 0xf10a4b4b
    8210:	ldmpl	sl!, {r0, r9, fp}^
    8214:	movwcc	r6, #6163	; 0x1813
    8218:	mcrrne	0, 1, r6, r3, cr3
    821c:			; <UNDEFINED> instruction: 0x4629d0db
    8220:	svc	0x00b0f7fa
    8224:	stmdami	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8228:	ldrbtmi	r4, [r8], #-2886	; 0xfffff4ba
    822c:			; <UNDEFINED> instruction: 0x461a58fb
    8230:			; <UNDEFINED> instruction: 0xf0044619
    8234:	andcs	pc, r0, sp, ror #18
    8238:	blmi	edab4c <_ZdlPv@@Base+0xeca6f8>
    823c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8240:	blls	1e22b0 <_ZdlPv@@Base+0x1d1e5c>
    8244:	qdsuble	r4, sl, r6
    8248:	pop	{r3, ip, sp, pc}
    824c:	ldmdbmi	pc!, {r4, r5, r6, r7, r8, r9, sl, pc}	; <UNPREDICTABLE>
    8250:	strbmi	r2, [r8], -r3, lsl #4
    8254:			; <UNDEFINED> instruction: 0x312c4479
    8258:	mrc2	7, 7, pc, cr4, cr15, {7}
    825c:	beq	44924 <_ZdlPv@@Base+0x344d0>
    8260:	bls	7efbc <_ZdlPv@@Base+0x6eb68>
    8264:	ldmdavc	r3, {r1, r3, r4, r5, fp, lr}
    8268:	cfstrdpl	mvd4, [r1], {120}	; 0x78
    826c:	andcc	fp, r1, #1073741834	; 0x4000000a
    8270:	ldmdavc	r3, {r0, r9, ip, pc}
    8274:	stmdbcs	r0, {r0, r6, r7, sl, fp, ip, lr}
    8278:			; <UNDEFINED> instruction: 0x4698d1f9
    827c:			; <UNDEFINED> instruction: 0xf1babb0b
    8280:	addle	r0, ip, r0, lsl #30
    8284:	ldrb	r2, [r7, r1]
    8288:	ldrtmi	sl, [r1], -r4, lsl #24
    828c:			; <UNDEFINED> instruction: 0xf7ff4628
    8290:	qadd16mi	pc, r0, r9	; <UNPREDICTABLE>
    8294:	ldc2l	0, cr15, [lr], {8}
    8298:	strtmi	r4, [r0], -r9, lsr #12
    829c:			; <UNDEFINED> instruction: 0xf9d2f7ff
    82a0:	stmdbmi	ip!, {r3, r5, r6, r7, r8, ip, sp, pc}
    82a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    82a8:			; <UNDEFINED> instruction: 0xf846f7ff
    82ac:	tstlt	lr, r0, lsr #6
    82b0:	ldrtmi	r9, [r1], -r4, lsl #16
    82b4:	stmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    82b8:			; <UNDEFINED> instruction: 0xf0084620
    82bc:	andcs	pc, r0, r5, lsr sp	; <UNPREDICTABLE>
    82c0:	stmdbmi	r5!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    82c4:	andcs	r4, r2, #72, 12	; 0x4800000
    82c8:	teqcc	r8, r9, ror r4
    82cc:	mrc2	7, 5, pc, cr10, cr15, {7}
    82d0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    82d4:	stmdami	r1!, {r0, r1, r4, r6, r7, r9, fp, ip, lr, pc}
    82d8:	ldrbtmi	r4, [r8], #-2842	; 0xfffff4e6
    82dc:	blmi	68217c <_ZdlPv@@Base+0x671d28>
    82e0:	ldmpl	fp!, {r0, r1, r2, r3, r4, fp, lr}^
    82e4:			; <UNDEFINED> instruction: 0x461a4478
    82e8:			; <UNDEFINED> instruction: 0xf0044619
    82ec:			; <UNDEFINED> instruction: 0x4620f911
    82f0:	ldc2	0, cr15, [sl, #-32]	; 0xffffffe0
    82f4:	ldr	r2, [pc, r0]
    82f8:	ldmdami	sl, {r1, r4, r8, r9, fp, lr}
    82fc:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    8300:			; <UNDEFINED> instruction: 0x4619461a
    8304:			; <UNDEFINED> instruction: 0xf904f004
    8308:	bicsle	r2, r1, r0, lsl #28
    830c:	ldmdami	r6, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8310:	ldrbtmi	r4, [r8], #-2828	; 0xfffff4f4
    8314:			; <UNDEFINED> instruction: 0xf7fae78a
    8318:	qasxmi	lr, r0, ip
    831c:	stc2	0, cr15, [r4, #-32]	; 0xffffffe0
    8320:	svc	0x003cf7fa
    8324:			; <UNDEFINED> instruction: 0x0001fcb4
    8328:	andeq	r0, r0, ip, lsr r1
    832c:	andeq	r2, r2, r8, lsl #30
    8330:	muleq	r1, lr, ip
    8334:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    8338:	andeq	fp, r0, ip, asr r9
    833c:	andeq	r0, r0, ip, asr r1
    8340:	andeq	fp, r0, sl, ror #17
    8344:	muleq	r0, r8, r1
    8348:	andeq	pc, r1, r0, asr #23
    834c:			; <UNDEFINED> instruction: 0x0001feb8
    8350:	strdeq	r2, [r2], -r0
    8354:	andeq	fp, r0, sl, lsr #17
    8358:	andeq	pc, r1, r4, asr #28
    835c:	andeq	fp, r0, lr, lsl #16
    8360:	andeq	fp, r0, r0, asr r8
    8364:	andeq	fp, r0, sl, asr r8
    8368:	andeq	fp, r0, r6, asr #15
    836c:	ldrblt	r4, [r0, #2638]!	; 0xa4e
    8370:	addlt	r4, r9, sp, lsl r6
    8374:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    8378:	cdpls	15, 0, cr4, cr14, cr13, {2}
    837c:	ldrbtmi	r9, [pc], #-257	; 8384 <__printf_chk@plt+0x4fbc>
    8380:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8384:			; <UNDEFINED> instruction: 0xf04f9307
    8388:			; <UNDEFINED> instruction: 0xb1260300
    838c:	stmdage	r1, {r0, r1, r8, fp, sp, pc}
    8390:	blx	14c6394 <_ZdlPv@@Base+0x14b5f40>
    8394:	bmi	11f68dc <_ZdlPv@@Base+0x11e6488>
    8398:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    839c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    83a0:	subsmi	r9, sl, r7, lsl #22
    83a4:	andcs	sp, r0, r9, ror r1
    83a8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    83ac:	ldrtmi	r4, [r0], -r2, asr #18
    83b0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    83b4:	blx	ff2443e0 <_ZdlPv@@Base+0xff233f8c>
    83b8:	orrslt	r9, r3, r3, lsl #22
    83bc:			; <UNDEFINED> instruction: 0xf7fa4628
    83c0:	mcrrne	15, 0, lr, r2, cr2
    83c4:	suble	r4, r9, r4, lsl #12
    83c8:			; <UNDEFINED> instruction: 0xf7fa4631
    83cc:	bls	103f94 <_ZdlPv@@Base+0xf3b40>
    83d0:			; <UNDEFINED> instruction: 0xf1022c0d
    83d4:	andls	r3, r3, #-268435441	; 0xf000000f
    83d8:	stccs	0, cr13, [sl], {43}	; 0x2b
    83dc:	bcs	3c468 <_ZdlPv@@Base+0x2c014>
    83e0:	stfged	f5, [r4], {236}	; 0xec
    83e4:			; <UNDEFINED> instruction: 0x46284631
    83e8:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    83ec:			; <UNDEFINED> instruction: 0xf0084620
    83f0:			; <UNDEFINED> instruction: 0x4629fc31
    83f4:			; <UNDEFINED> instruction: 0xf7ff4620
    83f8:	stmdacs	r0, {r0, r2, r5, r8, fp, ip, sp, lr, pc}
    83fc:	stmdbmi	pc!, {r0, r1, r2, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    8400:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8404:			; <UNDEFINED> instruction: 0xff98f7fe
    8408:	eorsle	r2, r9, r0, lsl #16
    840c:	ldrtmi	r4, [r3], -ip, lsr #16
    8410:	tstcs	r1, sl, lsl #4
    8414:			; <UNDEFINED> instruction: 0xf7fa4478
    8418:	strtmi	lr, [r0], -r6, lsr #30
    841c:	stc2	0, cr15, [r4], {8}
    8420:	blmi	a4230c <_ZdlPv@@Base+0xa31eb8>
    8424:	stmdavs	fp, {r0, r3, r4, r5, r6, r7, fp, ip, lr}
    8428:	andvs	r3, fp, r1, lsl #6
    842c:	bicle	r2, r5, r0, lsl #20
    8430:			; <UNDEFINED> instruction: 0x4628e7d7
    8434:	mcr	7, 6, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    8438:	andle	r2, r8, sl, lsl #16
    843c:	ldmpl	sl!, {r0, r5, r8, r9, fp, lr}^
    8440:	movwcc	r6, #6163	; 0x1813
    8444:	mcrrne	0, 1, r6, r3, cr3
    8448:	bls	f8070 <_ZdlPv@@Base+0xe7c1c>
    844c:	strtmi	sp, [r9], -r7, asr #1
    8450:	mrc	7, 4, APSR_nzcv, cr8, cr10, {7}
    8454:	bcs	2ec68 <_ZdlPv@@Base+0x1e814>
    8458:			; <UNDEFINED> instruction: 0xe7c2d1b0
    845c:	ldmdami	fp, {r1, r3, r4, r8, r9, fp, lr}
    8460:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    8464:			; <UNDEFINED> instruction: 0x4619461a
    8468:			; <UNDEFINED> instruction: 0xf852f004
    846c:	blmi	5c22c0 <_ZdlPv@@Base+0x5b1e6c>
    8470:	ldmpl	fp!, {r0, r1, r2, r4, fp, lr}^
    8474:			; <UNDEFINED> instruction: 0x461a4478
    8478:			; <UNDEFINED> instruction: 0xf0044619
    847c:	strb	pc, [ip, r9, asr #16]	; <UNPREDICTABLE>
    8480:	ldmdami	r4, {r0, r4, r8, r9, fp, lr}
    8484:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    8488:			; <UNDEFINED> instruction: 0x4619461a
    848c:			; <UNDEFINED> instruction: 0xf840f004
    8490:	ldrtmi	r9, [r1], -r4, lsl #16
    8494:	svc	0x0074f7fa
    8498:			; <UNDEFINED> instruction: 0xf7fae7bf
    849c:			; <UNDEFINED> instruction: 0x4620ee7a
    84a0:	mcrr2	0, 0, pc, r2, cr8	; <UNPREDICTABLE>
    84a4:	mrc	7, 3, APSR_nzcv, cr10, cr10, {7}
    84a8:	andeq	pc, r1, r6, lsl #21
    84ac:	andeq	r0, r0, ip, lsr r1
    84b0:	andeq	pc, r1, lr, ror sl	; <UNPREDICTABLE>
    84b4:	andeq	pc, r1, r2, ror #20
    84b8:			; <UNDEFINED> instruction: 0x0000b7be
    84bc:	andeq	fp, r0, lr, asr #15
    84c0:	andeq	fp, r0, r0, ror #15
    84c4:	andeq	r0, r0, ip, asr r1
    84c8:	muleq	r0, r8, r1
    84cc:	andeq	fp, r0, lr, lsr #14
    84d0:	andeq	fp, r0, r0, asr #14
    84d4:	andeq	fp, r0, r6, asr r7
    84d8:	svcmi	0x00f0e92d
    84dc:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    84e0:	ldrmi	r8, [r9], r2, lsl #22
    84e4:	ldrcc	pc, [r0], #2271	; 0x8df
    84e8:	ldrhi	pc, [r0], #2271	; 0x8df
    84ec:	ldrbtmi	fp, [r8], #165	; 0xa5
    84f0:	stmib	sp, {r3, r4, sl, fp, sp, pc}^
    84f4:	ldrmi	r5, [r5], -r9, lsl #2
    84f8:	strcs	pc, [r4], #2271	; 0x8df
    84fc:	cfmsuba32ls	mvax1, mvax4, mvfx0, mvfx0
    8500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8504:			; <UNDEFINED> instruction: 0x9323681b
    8508:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    850c:	blx	fe8c4536 <_ZdlPv@@Base+0xfe8b40e2>
    8510:	ldrbtgt	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8514:			; <UNDEFINED> instruction: 0xf8df4629
    8518:			; <UNDEFINED> instruction: 0x46203470
    851c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    8520:	andcs	pc, ip, r8, asr r8	; <UNPREDICTABLE>
    8524:	andls	r4, r6, #24117248	; 0x1700000
    8528:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    852c:	ldmdavs	pc!, {r0, r1, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    8530:	and	pc, r0, r3, asr #17
    8534:	bls	ecd48 <_ZdlPv@@Base+0xdc8f4>
    8538:	ldmdavs	r7, {r2, r8, r9, sl, ip, pc}
    853c:	andls	pc, r0, r2, asr #17
    8540:			; <UNDEFINED> instruction: 0xf7ff9705
    8544:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    8548:	blls	67c6bc <_ZdlPv@@Base+0x66c268>
    854c:	ldmdale	r1!, {r0, r1, r3, r8, r9, fp, sp}^
    8550:	subsle	r2, r6, r0, lsl #28
    8554:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8558:	ldrtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    855c:	ldrtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8560:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8564:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    8568:	ldrtmi	lr, [r1], -r8
    856c:	svc	0x0008f7fa
    8570:	strtmi	r4, [r0], -r9, lsr #12
    8574:			; <UNDEFINED> instruction: 0xf866f7ff
    8578:	suble	r2, r2, r0, lsl #16
    857c:			; <UNDEFINED> instruction: 0x079a683b
    8580:	ldmdals	r8, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    8584:	blls	67dd50 <_ZdlPv@@Base+0x66d8fc>
    8588:			; <UNDEFINED> instruction: 0xdc032b00
    858c:	rsbcs	r4, r2, r9, asr #12
    8590:			; <UNDEFINED> instruction: 0xf88ef003
    8594:	stmdavc	r3, {r3, r4, fp, ip, pc}
    8598:	mvnle	r2, r5, lsr #22
    859c:	blcs	6f208 <_ZdlPv@@Base+0x5edb4>
    85a0:	ldrbmi	sp, [r1], -r4, lsl #24
    85a4:			; <UNDEFINED> instruction: 0xf0032062
    85a8:	ldmdals	r8, {r0, r1, r7, fp, ip, sp, lr, pc}
    85ac:	blcs	8666c0 <_ZdlPv@@Base+0x85626c>
    85b0:			; <UNDEFINED> instruction: 0xe7ddd1db
    85b4:	bcs	6ee20 <_ZdlPv@@Base+0x5e9cc>
    85b8:	addhi	pc, lr, r0, lsl #6
    85bc:	strdcs	r4, [r2], #-150	; 0xffffff6a	; <UNPREDICTABLE>
    85c0:			; <UNDEFINED> instruction: 0xf0034479
    85c4:	blls	6467a0 <_ZdlPv@@Base+0x63634c>
    85c8:	bcs	966738 <_ZdlPv@@Base+0x9562e4>
    85cc:	addhi	pc, r7, r0
    85d0:	blcs	6f23c <_ZdlPv@@Base+0x5ede8>
    85d4:	ldmibmi	r1!, {r1, r2, sl, fp, ip, lr, pc}^
    85d8:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    85dc:			; <UNDEFINED> instruction: 0xf868f003
    85e0:	ldmdavc	sl, {r3, r4, r8, r9, fp, ip, pc}^
    85e4:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    85e8:	svclt	0x00182e00
    85ec:	bcs	8511f4 <_ZdlPv@@Base+0x840da0>
    85f0:	sbchi	pc, r4, r0
    85f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    85f8:	rsble	r2, r1, r0, lsl #22
    85fc:	blcs	2f220 <_ZdlPv@@Base+0x1edcc>
    8600:	blls	fcb14 <_ZdlPv@@Base+0xec6c0>
    8604:	ldrmi	r4, [sl], -r0, lsr #12
    8608:	andsvs	r9, r3, r5, lsl #22
    860c:	ldrmi	r9, [sl], -r6, lsl #22
    8610:	andsvs	r9, r3, r4, lsl #22
    8614:	blx	fe24463e <_ZdlPv@@Base+0xfe2341ea>
    8618:	blmi	ff5db1a4 <_ZdlPv@@Base+0xff5cad50>
    861c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8620:	blls	8e2690 <_ZdlPv@@Base+0x8d223c>
    8624:			; <UNDEFINED> instruction: 0xf040405a
    8628:	mlalt	r5, ip, r1, r8
    862c:	blhi	c3928 <_ZdlPv@@Base+0xb34d4>
    8630:	svchi	0x00f0e8bd
    8634:	ldrdls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    8638:	ldmibmi	sl, {r0, r1, r3, r9, sp}^
    863c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    8640:	mrc	7, 4, APSR_nzcv, cr0, cr10, {7}
    8644:	orrle	r2, r3, r0, lsl #16
    8648:			; <UNDEFINED> instruction: 0x1e324bd0
    864c:	andcs	fp, r1, #24, 30	; 0x60
    8650:			; <UNDEFINED> instruction: 0xf8589208
    8654:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    8658:	movweq	pc, #8323	; 0x2083	; <UNPREDICTABLE>
    865c:	cmpeq	r3, #73728	; 0x12000
    8660:	adchi	pc, pc, r0, asr #32
    8664:	movwcs	r4, #2768	; 0xad0
    8668:			; <UNDEFINED> instruction: 0xf04f930e
    866c:	ldrbtmi	r0, [sl], #-2817	; 0xfffff4ff
    8670:	movwls	r9, #29452	; 0x730c
    8674:	bicseq	pc, ip, #-2147483648	; 0x80000000
    8678:	blmi	ff32d2ac <_ZdlPv@@Base+0xff31ce58>
    867c:	ldrbtmi	r9, [fp], #-527	; 0xfffffdf1
    8680:	bcc	443ea8 <_ZdlPv@@Base+0x433a54>
    8684:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    8688:	strtmi	r9, [r9], -sp, lsl #6
    868c:			; <UNDEFINED> instruction: 0xf7fe4620
    8690:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8694:	blls	67c970 <_ZdlPv@@Base+0x66c51c>
    8698:			; <UNDEFINED> instruction: 0xdc042b00
    869c:	bne	443f04 <_ZdlPv@@Base+0x433ab0>
    86a0:			; <UNDEFINED> instruction: 0xf0032062
    86a4:	blls	6466c0 <_ZdlPv@@Base+0x63626c>
    86a8:	bcs	966718 <_ZdlPv@@Base+0x9562c4>
    86ac:	blx	fedbc8bc <_ZdlPv@@Base+0xfedac468>
    86b0:			; <UNDEFINED> instruction: 0xf04ff386
    86b4:			; <UNDEFINED> instruction: 0xf04f0b00
    86b8:	ldmdbeq	fp, {r0, r8, fp}^
    86bc:	orrsle	r2, sp, r0, lsl #22
    86c0:			; <UNDEFINED> instruction: 0xf1b99b08
    86c4:	svclt	0x00080f00
    86c8:	blcs	112d0 <_ZdlPv@@Base+0xe7c>
    86cc:	ldmdals	r8, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    86d0:			; <UNDEFINED> instruction: 0xf7fa4631
    86d4:			; <UNDEFINED> instruction: 0xe7d8ee56
    86d8:	bcs	966848 <_ZdlPv@@Base+0x9563f4>
    86dc:			; <UNDEFINED> instruction: 0xf8dfd182
    86e0:			; <UNDEFINED> instruction: 0xf04f92d4
    86e4:	ldmibmi	r4!, {r9, fp}
    86e8:	ldrbtmi	r4, [r9], #-1273	; 0xfffffb07
    86ec:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
    86f0:			; <UNDEFINED> instruction: 0xf859e001
    86f4:	strtmi	r1, [r0], -ip, lsl #24
    86f8:	mrc2	7, 0, pc, cr14, cr14, {7}
    86fc:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
    8700:			; <UNDEFINED> instruction: 0xf10ad144
    8704:			; <UNDEFINED> instruction: 0xf1090a01
    8708:			; <UNDEFINED> instruction: 0xf1ba090c
    870c:	mvnsle	r0, r0, lsl pc
    8710:	svceq	0x0000f1bb
    8714:	stmibmi	r9!, {r0, r1, r2, r5, ip, lr, pc}
    8718:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    871c:	mcr2	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    8720:	bleq	44864 <_ZdlPv@@Base+0x34410>
    8724:	ldmiblt	r0!, {r0, r1, r2, r4, ip, pc}^
    8728:	blcs	2f360 <_ZdlPv@@Base+0x1ef0c>
    872c:	blls	3bc920 <_ZdlPv@@Base+0x3ac4cc>
    8730:	cmnle	r3, r0, lsl #22
    8734:	strtmi	r4, [r0], -r2, lsr #19
    8738:			; <UNDEFINED> instruction: 0xf7fe4479
    873c:			; <UNDEFINED> instruction: 0x9017fdfd
    8740:	subsle	r2, fp, r0, lsl #16
    8744:	ldmdage	r7, {r1, r2, r3, r4, r8, fp, sp, pc}
    8748:			; <UNDEFINED> instruction: 0xf876f7ff
    874c:	stmdbls	r9, {r3, r5, r8, ip, sp, pc}
    8750:	stmdavs	sl, {r1, r2, r3, r4, r8, r9, fp, ip, pc}^
    8754:	svclt	0x0038429a
    8758:			; <UNDEFINED> instruction: 0xf04f604b
    875c:			; <UNDEFINED> instruction: 0xf8cd0901
    8760:			; <UNDEFINED> instruction: 0x46cb9038
    8764:			; <UNDEFINED> instruction: 0xf04fe001
    8768:	ldmdavs	fp!, {r0, r8, fp}
    876c:	strtle	r0, [sp], #-1881	; 0xfffff8a7
    8770:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    8774:	svclt	0x00182e00
    8778:	ldr	r2, [sp, -r0, lsl #6]!
    877c:			; <UNDEFINED> instruction: 0x0792683a
    8780:	svcge	0x0038f57f
    8784:			; <UNDEFINED> instruction: 0xf47f2b00
    8788:			; <UNDEFINED> instruction: 0xe77eaf39
    878c:	movwcs	r4, #51853	; 0xca8d
    8790:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
    8794:	bcs	2c73a8 <_ZdlPv@@Base+0x2b6f54>
    8798:	ldmib	sl, {r1, r3, r9, fp, ip, pc}^
    879c:	b	13ed3a8 <_ZdlPv@@Base+0x13dcf54>
    87a0:	ldrbeq	r0, [fp, r3, ror #28]
    87a4:			; <UNDEFINED> instruction: 0x0c0eeb01
    87a8:			; <UNDEFINED> instruction: 0xf851bf48
    87ac:	strmi	r3, [r1], -lr
    87b0:	svclt	0x00484660
    87b4:	andls	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    87b8:	strls	r4, [r0], -fp, lsr #12
    87bc:	strmi	r4, [r1], r8, asr #15
    87c0:			; <UNDEFINED> instruction: 0x4648e7d3
    87c4:			; <UNDEFINED> instruction: 0xf7fa4631
    87c8:			; <UNDEFINED> instruction: 0xe74beddc
    87cc:			; <UNDEFINED> instruction: 0x4620497e
    87d0:			; <UNDEFINED> instruction: 0xf7fe4479
    87d4:			; <UNDEFINED> instruction: 0xb110fdb1
    87d8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    87dc:	ldmdbmi	fp!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    87e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    87e4:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
    87e8:	mvnsle	r2, r0, lsl #16
    87ec:			; <UNDEFINED> instruction: 0x46204978
    87f0:			; <UNDEFINED> instruction: 0xf7fe4479
    87f4:	stmdacs	r0, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    87f8:	ldr	sp, [r9, lr, ror #3]!
    87fc:	blls	3dadd8 <_ZdlPv@@Base+0x3ca984>
    8800:			; <UNDEFINED> instruction: 0xf1034479
    8804:	and	r0, r1, r0, asr #19
    8808:	svcne	0x0004f859
    880c:			; <UNDEFINED> instruction: 0xf7fe4620
    8810:	stmdacs	r0, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    8814:	addshi	pc, fp, r0, asr #32
    8818:	strbmi	r9, [fp, #-2827]	; 0xfffff4f5
    881c:			; <UNDEFINED> instruction: 0xf04fd1f4
    8820:	strbmi	r0, [fp], r1, lsl #18
    8824:	stmdbmi	ip!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}^
    8828:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    882c:	stc2	7, cr15, [r4, #1016]	; 0x3f8
    8830:	andsls	r9, r7, r0, lsl r0
    8834:			; <UNDEFINED> instruction: 0xf43f2800
    8838:			; <UNDEFINED> instruction: 0xf890af7a
    883c:	movwcs	r9, #0
    8840:	blmi	19ad49c <_ZdlPv@@Base+0x199d048>
    8844:	movwls	r4, #50299	; 0xc47b
    8848:			; <UNDEFINED> instruction: 0xf8139b0c
    884c:	cmplt	fp, r9
    8850:	movwcc	r9, #6928	; 0x1b10
    8854:	mulls	r0, r3, r8
    8858:	blls	32d4a0 <_ZdlPv@@Base+0x31d04c>
    885c:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
    8860:	mvnsle	r2, r0, lsl #22
    8864:	svceq	0x0000f1b9
    8868:			; <UNDEFINED> instruction: 0xf8ddd067
    886c:	stmdals	sp, {r6, ip, sp, pc}
    8870:	stclpl	0, cr14, [r2], {1}
    8874:	ldrbmi	fp, [r9], -r2, lsr #18
    8878:	svccc	0x0001f81b
    887c:	mvnsle	r2, r0, lsl #22
    8880:	bmi	15da2ec <_ZdlPv@@Base+0x15c9e98>
    8884:	vmov.32	d8[0], r9
    8888:	ldrbtmi	r4, [sl], #-2704	; 0xfffff570
    888c:	subsls	pc, r0, sp, asr #17
    8890:	movweq	lr, #15275	; 0x3bab
    8894:			; <UNDEFINED> instruction: 0xf04f9711
    8898:	ldrmi	r0, [r1], r0, lsl #20
    889c:	tstls	r3, pc, lsl r6
    88a0:			; <UNDEFINED> instruction: 0xf8599312
    88a4:	strtmi	r4, [r0], -r4, lsl #22
    88a8:	ldcl	7, cr15, [ip], #1000	; 0x3e8
    88ac:	strhtle	r4, [pc], -r8
    88b0:	beq	84ce0 <_ZdlPv@@Base+0x7488c>
    88b4:	svceq	0x0004f1ba
    88b8:			; <UNDEFINED> instruction: 0xf10dd1f3
    88bc:	bls	48b274 <_ZdlPv@@Base+0x47ae20>
    88c0:			; <UNDEFINED> instruction: 0x46509910
    88c4:	bmi	fe44412c <_ZdlPv@@Base+0xfe433cd8>
    88c8:			; <UNDEFINED> instruction: 0xf0089f11
    88cc:	ldmib	sp, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    88d0:	addsmi	r3, r3, #28, 4	; 0xc0000001
    88d4:	bls	6ff1dc <_ZdlPv@@Base+0x6eed88>
    88d8:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    88dc:	tstls	ip, r9, asr ip
    88e0:	strbmi	r2, [r8], -r0, lsl #2
    88e4:	ldmdbls	fp, {r0, r4, r6, r7, sl, ip, lr}
    88e8:	ldc2	0, cr15, [r4], {3}
    88ec:			; <UNDEFINED> instruction: 0x46494b3d
    88f0:			; <UNDEFINED> instruction: 0xf858483d
    88f4:	ldrbtmi	r3, [r8], #-3
    88f8:			; <UNDEFINED> instruction: 0xf003461a
    88fc:	ldrbmi	pc, [r0], -r9, lsl #28	; <UNPREDICTABLE>
    8900:	blx	4c4928 <_ZdlPv@@Base+0x4b44d4>
    8904:			; <UNDEFINED> instruction: 0xf8cd9b13
    8908:			; <UNDEFINED> instruction: 0xf893b040
    890c:	ldr	r9, [fp, r1]
    8910:			; <UNDEFINED> instruction: 0x46209910
    8914:			; <UNDEFINED> instruction: 0xf7fa463a
    8918:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    891c:	andcs	sp, r1, #200, 2	; 0x32
    8920:	bmi	fe444188 <_ZdlPv@@Base+0xfe433d34>
    8924:	vpmax.u8	d15, d10, d2
    8928:			; <UNDEFINED> instruction: 0xf8dd9a15
    892c:	tstmi	sl, #80	; 0x50
    8930:			; <UNDEFINED> instruction: 0xf8cd9f11
    8934:	andsls	fp, r5, #64	; 0x40
    8938:	bls	282758 <_ZdlPv@@Base+0x272304>
    893c:	strmi	r2, [fp], r1, lsl #2
    8940:	smlabbls	ip, r9, r6, r4
    8944:	ldmdbls	r5, {r0, r1, r4, fp, sp, lr}
    8948:	andsvs	r4, r3, fp, lsl #6
    894c:	movwcs	lr, #5901	; 0x170d
    8950:	ldrmi	r9, [r9], r7, lsl #6
    8954:			; <UNDEFINED> instruction: 0xe708469b
    8958:			; <UNDEFINED> instruction: 0xf0084650
    895c:	blls	747290 <_ZdlPv@@Base+0x736e3c>
    8960:			; <UNDEFINED> instruction: 0xf7fae7b9
    8964:			; <UNDEFINED> instruction: 0x4650ec16
    8968:			; <UNDEFINED> instruction: 0xf9def008
    896c:			; <UNDEFINED> instruction: 0xf0084620
    8970:			; <UNDEFINED> instruction: 0xf7faf9db
    8974:			; <UNDEFINED> instruction: 0xe7f9ec14
    8978:	andeq	r0, r0, ip, lsr r1
    897c:	andeq	pc, r1, lr, lsl #18
    8980:	strdeq	pc, [r1], -ip
    8984:	andeq	r0, r0, ip, asr r1
    8988:			; <UNDEFINED> instruction: 0x000001b4
    898c:	andeq	r0, r0, r4, asr #2
    8990:	andeq	fp, r0, r0, ror #7
    8994:	ldrdeq	fp, [r0], -lr
    8998:	andeq	fp, r0, r4, lsl #7
    899c:	andeq	fp, r0, sl, ror #6
    89a0:	andeq	pc, r1, r0, ror #15
    89a4:	andeq	sl, r0, r2, lsr #26
    89a8:	muleq	r1, r2, r4
    89ac:	andeq	fp, r0, r6, asr #5
    89b0:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    89b4:	andeq	pc, r1, r8, lsl r4	; <UNPREDICTABLE>
    89b8:	andeq	fp, r0, r6, lsl r5
    89bc:	andeq	sl, r0, r6, asr #26
    89c0:	andeq	fp, r0, ip, lsl #10
    89c4:	andeq	pc, r1, lr, ror #6
    89c8:	andeq	sl, r0, ip, asr #22
    89cc:	andeq	sl, r0, r2, ror sp
    89d0:	andeq	sl, r0, r4, asr #22
    89d4:	andeq	fp, r0, r0, lsl r4
    89d8:	andeq	sl, r0, r2, asr #22
    89dc:	andeq	r2, r2, r4, lsl r8
    89e0:	andeq	pc, r1, r2, lsl #17
    89e4:	muleq	r0, r8, r1
    89e8:	andeq	fp, r0, r6, lsr r3
    89ec:	blmi	149b338 <_ZdlPv@@Base+0x148aee4>
    89f0:	mvnsmi	lr, sp, lsr #18
    89f4:	cfldrdmi	mvd4, [r1, #-488]	; 0xfffffe18
    89f8:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    89fc:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
    8a00:	stmdavs	ip, {r3, r9, sl, lr}
    8a04:	movwls	r6, #38939	; 0x981b
    8a08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a0c:	blx	c6a02 <_ZdlPv@@Base+0xb65ae>
    8a10:			; <UNDEFINED> instruction: 0xf7fa4628
    8a14:			; <UNDEFINED> instruction: 0xf8dfecbc
    8a18:	ldrbtmi	r8, [r8], #296	; 0x128
    8a1c:	eorsle	r2, r9, r0, lsl #16
    8a20:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    8a24:	ldc	7, cr15, [r2], #1000	; 0x3e8
    8a28:	strmi	sl, [r6], -r3, lsl #18
    8a2c:			; <UNDEFINED> instruction: 0xf870f006
    8a30:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8a34:	stmdami	r4, {r0, r2, r3, r4, r6, ip, lr, pc}^
    8a38:	andscs	r4, r1, #36700160	; 0x2300000
    8a3c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8a40:	ldc	7, cr15, [r0], {250}	; 0xfa
    8a44:			; <UNDEFINED> instruction: 0x462168b8
    8a48:			; <UNDEFINED> instruction: 0xffdcf7fe
    8a4c:	andcs	r4, sl, r1, lsr #12
    8a50:	bl	feb46a40 <_ZdlPv@@Base+0xfeb365ec>
    8a54:	strtmi	r9, [sl], -r3, lsl #22
    8a58:	mvnscc	pc, pc, asr #32
    8a5c:	strls	r4, [r0], #-1592	; 0xfffff9c8
    8a60:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    8a64:			; <UNDEFINED> instruction: 0xf7fa4628
    8a68:	stmdals	r3, {r1, r3, r5, sl, fp, sp, lr, pc}
    8a6c:	bl	6c6a5c <_ZdlPv@@Base+0x6b6608>
    8a70:			; <UNDEFINED> instruction: 0x46234836
    8a74:	ldrbtmi	r2, [r8], #-526	; 0xfffffdf2
    8a78:			; <UNDEFINED> instruction: 0xf7fa2101
    8a7c:	bmi	d43a54 <_ZdlPv@@Base+0xd33600>
    8a80:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    8a84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a88:	subsmi	r9, sl, r9, lsl #22
    8a8c:	andlt	sp, sl, sl, asr #2
    8a90:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8a94:	strtmi	sl, [r9], -r4, lsl #28
    8a98:			; <UNDEFINED> instruction: 0xf0084630
    8a9c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    8aa0:	addsmi	r3, r3, #1342177280	; 0x50000000
    8aa4:	bls	13f390 <_ZdlPv@@Base+0x12ef3c>
    8aa8:	tstls	r5, r9, asr ip
    8aac:	stmdbmi	r9!, {r0, r2, r3, r4, r5, sp}
    8ab0:			; <UNDEFINED> instruction: 0x463054d0
    8ab4:			; <UNDEFINED> instruction: 0xf0084479
    8ab8:	ldmib	sp, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    8abc:	addsmi	r3, r3, #1342177280	; 0x50000000
    8ac0:	bls	13f360 <_ZdlPv@@Base+0x12ef0c>
    8ac4:	tstls	r5, r9, asr ip
    8ac8:	ldrbpl	r2, [r1], #256	; 0x100
    8acc:			; <UNDEFINED> instruction: 0xf0089804
    8ad0:			; <UNDEFINED> instruction: 0xf7fafb7b
    8ad4:	cmplt	r0, r0, lsr #24
    8ad8:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    8adc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8ae0:			; <UNDEFINED> instruction: 0x461a4478
    8ae4:			; <UNDEFINED> instruction: 0xf0034619
    8ae8:	ldrtmi	pc, [r0], -r3, ror #26	; <UNPREDICTABLE>
    8aec:			; <UNDEFINED> instruction: 0xf91cf008
    8af0:			; <UNDEFINED> instruction: 0x4631e796
    8af4:	ldrtmi	sl, [r0], -r4, lsl #28
    8af8:	blx	fe344b0e <_ZdlPv@@Base+0xfe3346ba>
    8afc:	ldmdami	r8, {r1, r2, r4, r8, r9, fp, lr}
    8b00:			; <UNDEFINED> instruction: 0xf8584631
    8b04:	ldrbtmi	r3, [r8], #-3
    8b08:			; <UNDEFINED> instruction: 0xf003461a
    8b0c:			; <UNDEFINED> instruction: 0xe792fd51
    8b10:			; <UNDEFINED> instruction: 0xf0084630
    8b14:	blls	1870d8 <_ZdlPv@@Base+0x176c84>
    8b18:			; <UNDEFINED> instruction: 0x4630e7d3
    8b1c:			; <UNDEFINED> instruction: 0xf96af008
    8b20:	strb	r9, [r0, r5, lsl #22]
    8b24:	bl	d46b14 <_ZdlPv@@Base+0xd366c0>
    8b28:			; <UNDEFINED> instruction: 0xf0084630
    8b2c:			; <UNDEFINED> instruction: 0xf7faf8fd
    8b30:	svclt	0x0000eb36
    8b34:	andeq	pc, r1, r8, lsl #8
    8b38:	andeq	r0, r0, ip, lsr r1
    8b3c:	andeq	sl, r0, sl, lsr #28
    8b40:	andeq	pc, r1, r2, ror #7
    8b44:	andeq	sl, r0, r6, lsl #28
    8b48:	andeq	fp, r0, r6, asr r0
    8b4c:	andeq	sl, r0, sl, asr pc
    8b50:	andeq	pc, r1, sl, ror r3	; <UNPREDICTABLE>
    8b54:	andeq	fp, r0, r0, lsr #3
    8b58:	muleq	r0, r8, r1
    8b5c:	andeq	sl, r0, r8, asr sp
    8b60:	andeq	fp, r0, sl, asr r1
    8b64:	svcmi	0x00f0e92d
    8b68:	bmi	fe95a3cc <_ZdlPv@@Base+0xfe949f78>
    8b6c:	blmi	fe95a3e8 <_ZdlPv@@Base+0xfe949f94>
    8b70:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    8b74:			; <UNDEFINED> instruction: 0xf8df694e
    8b78:			; <UNDEFINED> instruction: 0x460c9290
    8b7c:	pkhtbmi	r5, r0, r3, asr #17
    8b80:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    8b84:			; <UNDEFINED> instruction: 0xf04f930f
    8b88:	ldreq	r0, [r3, -r0, lsl #6]!
    8b8c:	ldmib	r1, {r0, r1, r5, r8, sl, ip, lr, pc}^
    8b90:	addsmi	r2, sl, #201326592	; 0xc000000
    8b94:	sbchi	pc, pc, r0, lsl #5
    8b98:	mrrcne	8, 10, r6, r3, cr1
    8b9c:	rscvs	r2, r3, r0
    8ba0:	vmovge.32	d22[0], r4
    8ba4:	stmdavs	r2!, {r3, r7, sl, ip, lr}^
    8ba8:			; <UNDEFINED> instruction: 0x4630447b
    8bac:	orreq	lr, r2, #3072	; 0xc00
    8bb0:			; <UNDEFINED> instruction: 0xf0036919
    8bb4:	bge	2c7878 <_ZdlPv@@Base+0x2b7424>
    8bb8:	ldrmi	r6, [r0], -r1, lsr #17
    8bbc:			; <UNDEFINED> instruction: 0xf0039203
    8bc0:	blmi	fe50786c <_ZdlPv@@Base+0xfe4f7418>
    8bc4:			; <UNDEFINED> instruction: 0x46314893
    8bc8:			; <UNDEFINED> instruction: 0xf8599a03
    8bcc:	ldrbtmi	r3, [r8], #-3
    8bd0:	stc2l	0, cr15, [lr], #12
    8bd4:	bvs	ff8e3174 <_ZdlPv@@Base+0xff8d2d20>
    8bd8:	streq	pc, [r8], -r6, asr #32
    8bdc:	ldrdlt	pc, [r8], -r4	; <UNPREDICTABLE>
    8be0:	strhvs	r4, [r6, #-43]!	; 0xffffffd5
    8be4:	rscvs	fp, r7, #184, 30	; 0x2e0
    8be8:	strls	r2, [r5], -r0, lsl #12
    8bec:	svceq	0x0000f1bb
    8bf0:	stmdavs	r3!, {r0, r1, r4, r5, r6, ip, lr, pc}^
    8bf4:	subsle	r2, r3, r0, lsl #22
    8bf8:	bl	fe1c6be8 <_ZdlPv@@Base+0xfe1b6794>
    8bfc:	andsgt	pc, r8, #14614528	; 0xdf0000
    8c00:			; <UNDEFINED> instruction: 0x46324633
    8c04:	andvs	r4, r6, r9, asr r6
    8c08:			; <UNDEFINED> instruction: 0xf8594682
    8c0c:			; <UNDEFINED> instruction: 0xf007000c
    8c10:			; <UNDEFINED> instruction: 0x4606feff
    8c14:			; <UNDEFINED> instruction: 0xf0002800
    8c18:	bvs	fe8e8ec8 <_ZdlPv@@Base+0xfe8d8a74>
    8c1c:	stccs	3, cr9, [r0, #-20]	; 0xffffffec
    8c20:	addhi	pc, pc, r0
    8c24:	stmdavs	r3!, {r1, r3, r4, r9, fp, ip, pc}^
    8c28:	stmdbeq	r0, {r1, r4, r5, r7, r8, ip, sp, lr, pc}
    8c2c:			; <UNDEFINED> instruction: 0xf04fbf18
    8c30:	blcs	cb03c <_ZdlPv@@Base+0xbabe8>
    8c34:	movwcs	fp, #3860	; 0xf14
    8c38:	movweq	pc, #4105	; 0x1009	; <UNPREDICTABLE>
    8c3c:			; <UNDEFINED> instruction: 0xf0402b00
    8c40:	ldmdami	r6!, {r0, r1, r3, r6, r7, pc}^
    8c44:	andscs	r4, r1, #45088768	; 0x2b00000
    8c48:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8c4c:	bl	2c6c3c <_ZdlPv@@Base+0x2b67e8>
    8c50:	strtmi	r4, [r0], -r9, lsr #12
    8c54:	mrc2	7, 6, pc, cr6, cr14, {7}
    8c58:	andcs	r4, sl, r9, lsr #12
    8c5c:	b	fe9c6c4c <_ZdlPv@@Base+0xfe9b67f8>
    8c60:	ldrtmi	r9, [r9], -r5, lsl #22
    8c64:	ldrtmi	r4, [r2], -r0, asr #12
    8c68:			; <UNDEFINED> instruction: 0xf7ff9500
    8c6c:			; <UNDEFINED> instruction: 0x4630fc35
    8c70:	bl	946c60 <_ZdlPv@@Base+0x93680c>
    8c74:	blcs	22e08 <_ZdlPv@@Base+0x129b4>
    8c78:	blcs	fce50 <_ZdlPv@@Base+0xec9fc>
    8c7c:	movwcs	fp, #3860	; 0xf14
    8c80:	movweq	pc, #4105	; 0x1009	; <UNPREDICTABLE>
    8c84:			; <UNDEFINED> instruction: 0xf0402b00
    8c88:	stmdami	r5!, {r0, r1, r2, r3, r4, r7, pc}^
    8c8c:	andcs	r4, lr, #45088768	; 0x2b00000
    8c90:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8c94:	b	ff9c6c84 <_ZdlPv@@Base+0xff9b6830>
    8c98:			; <UNDEFINED> instruction: 0xf0436963
    8c9c:	eors	r0, ip, r2, lsl #6
    8ca0:	ldrbmi	sl, [r8], -r5, lsl #18
    8ca4:			; <UNDEFINED> instruction: 0xff34f005
    8ca8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    8cac:	blge	2bd390 <_ZdlPv@@Base+0x2acf3c>
    8cb0:	movwls	r6, #15009	; 0x3aa1
    8cb4:			; <UNDEFINED> instruction: 0xf0034618
    8cb8:	blmi	1587774 <_ZdlPv@@Base+0x1577320>
    8cbc:	stmdbls	r3, {r0, r3, r4, r6, fp, lr}
    8cc0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8cc4:			; <UNDEFINED> instruction: 0x461a4478
    8cc8:			; <UNDEFINED> instruction: 0xf0039303
    8ccc:	bvs	fe847d58 <_ZdlPv@@Base+0xfe837904>
    8cd0:			; <UNDEFINED> instruction: 0xf7fab108
    8cd4:	movwcs	lr, #2700	; 0xa8c
    8cd8:	bicslt	r6, sp, r3, lsr #5
    8cdc:	bls	6a2e70 <_ZdlPv@@Base+0x692a1c>
    8ce0:	movweq	pc, #12707	; 0x31a3	; <UNPREDICTABLE>
    8ce4:			; <UNDEFINED> instruction: 0xf383fab3
    8ce8:	b	13d34f0 <_ZdlPv@@Base+0x13c309c>
    8cec:	svclt	0x00081353
    8cf0:	blcs	118f8 <_ZdlPv@@Base+0x14a4>
    8cf4:	stmdami	ip, {r0, r1, r2, r4, r6, r8, ip, lr, pc}^
    8cf8:	andscs	r4, r3, #45088768	; 0x2b00000
    8cfc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8d00:	b	fec46cf0 <_ZdlPv@@Base+0xfec3689c>
    8d04:	strtmi	r4, [r0], -r9, lsr #12
    8d08:	mrc2	7, 3, pc, cr12, cr14, {7}
    8d0c:	andcs	r4, sl, r9, lsr #12
    8d10:	b	1346d00 <_ZdlPv@@Base+0x13368ac>
    8d14:			; <UNDEFINED> instruction: 0xf0436963
    8d18:	bmi	1109924 <_ZdlPv@@Base+0x10f94d0>
    8d1c:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    8d20:	blmi	e212b4 <_ZdlPv@@Base+0xe10e60>
    8d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8d28:	blls	3e2d98 <_ZdlPv@@Base+0x3d2944>
    8d2c:	qdsuble	r4, sl, r4
    8d30:	pop	{r0, r4, ip, sp, pc}
    8d34:			; <UNDEFINED> instruction: 0xf1018ff0
    8d38:			; <UNDEFINED> instruction: 0xf0080008
    8d3c:	stmiavs	r2!, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
    8d40:	blls	1829f0 <_ZdlPv@@Base+0x17259c>
    8d44:			; <UNDEFINED> instruction: 0x46404639
    8d48:	strls	r4, [r0, #-1586]	; 0xfffff9ce
    8d4c:	blx	ff146d52 <_ZdlPv@@Base+0xff1368fe>
    8d50:			; <UNDEFINED> instruction: 0xf7fa4630
    8d54:	stmdavs	r3!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    8d58:	orrsle	r2, sp, r0, lsl #22
    8d5c:			; <UNDEFINED> instruction: 0xf7fa9805
    8d60:	ldr	lr, [r9, r2, lsr #19]
    8d64:			; <UNDEFINED> instruction: 0xf7fa9805
    8d68:	stmdavs	r3!, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}^
    8d6c:	cdpge	7, 0, cr14, cr6, cr5, {4}
    8d70:	ldrtmi	r6, [r0], -r1, lsr #21
    8d74:	blx	13c4d88 <_ZdlPv@@Base+0x13b4934>
    8d78:	ldrdeq	pc, [r0], -sl
    8d7c:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d80:	andls	sl, r3, #40960	; 0xa000
    8d84:	ldrmi	r4, [r0], -r1, lsl #12
    8d88:	blx	1144d9c <_ZdlPv@@Base+0x1134948>
    8d8c:	stmdami	r8!, {r5, r8, r9, fp, lr}
    8d90:	bls	da65c <_ZdlPv@@Base+0xca208>
    8d94:			; <UNDEFINED> instruction: 0xf8594478
    8d98:			; <UNDEFINED> instruction: 0xf0033003
    8d9c:	bvs	fe847c88 <_ZdlPv@@Base+0xfe837834>
    8da0:	orrsle	r2, r6, r0, lsl #16
    8da4:	stmdami	r3!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    8da8:	andscs	r4, r3, #45088768	; 0x2b00000
    8dac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8db0:	b	1646da0 <_ZdlPv@@Base+0x163694c>
    8db4:	andeq	pc, r8, r4, lsl #2
    8db8:			; <UNDEFINED> instruction: 0xf7fe4629
    8dbc:			; <UNDEFINED> instruction: 0x4629f9f5
    8dc0:			; <UNDEFINED> instruction: 0xf7fa200a
    8dc4:			; <UNDEFINED> instruction: 0xe7a5e9f4
    8dc8:			; <UNDEFINED> instruction: 0x462b481b
    8dcc:	tstcs	r1, lr, lsl #4
    8dd0:			; <UNDEFINED> instruction: 0xf7fa4478
    8dd4:	ldrb	lr, [pc, -r8, asr #20]
    8dd8:			; <UNDEFINED> instruction: 0x462b4818
    8ddc:	tstcs	r1, r1, lsl r2
    8de0:			; <UNDEFINED> instruction: 0xf7fa4478
    8de4:			; <UNDEFINED> instruction: 0xf104ea40
    8de8:	strtmi	r0, [r9], -r8
    8dec:			; <UNDEFINED> instruction: 0xf9dcf7fe
    8df0:	andcs	r4, sl, r9, lsr #12
    8df4:	ldmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8df8:			; <UNDEFINED> instruction: 0xf7fae732
    8dfc:	svclt	0x0000e9ca
    8e00:	andeq	pc, r1, sl, lsl #5
    8e04:	andeq	r0, r0, ip, lsr r1
    8e08:	andeq	pc, r1, ip, ror r2	; <UNPREDICTABLE>
    8e0c:	andeq	pc, r1, r4, ror #10
    8e10:	muleq	r0, r8, r1
    8e14:	andeq	fp, r0, r2, lsr #1
    8e18:	ldrdeq	r0, [r0], -r8
    8e1c:	andeq	sl, r0, sl, asr #28
    8e20:	andeq	sl, r0, lr, lsr sp
    8e24:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    8e28:	andeq	sl, r0, lr, ror #31
    8e2c:	ldrdeq	pc, [r1], -r8
    8e30:	andeq	sl, r0, ip, lsl #30
    8e34:	andeq	sl, r0, sl, lsr #30
    8e38:	strdeq	sl, [r0], -r8
    8e3c:	ldrdeq	sl, [r0], -r4
    8e40:	blcs	23154 <_ZdlPv@@Base+0x12d00>
    8e44:	addhi	pc, r2, r0
    8e48:	mvnsmi	lr, sp, lsr #18
    8e4c:	strmi	fp, [r5], -r2, lsl #1
    8e50:	strcs	r4, [r0], #-1550	; 0xfffff9f2
    8e54:	ldmdavs	fp, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
    8e58:	svclt	0x00a842a2
    8e5c:	blcs	ffb4 <__printf_chk@plt+0xcbec>
    8e60:	stfcsd	f5, [r0], {248}	; 0xf8
    8e64:			; <UNDEFINED> instruction: 0xf104dd65
    8e68:			; <UNDEFINED> instruction: 0xf06f0801
    8e6c:	ldrmi	r4, [r8, #864]	; 0x360
    8e70:	streq	lr, [r4], #2639	; 0xa4f
    8e74:	b	13f8d4c <_ZdlPv@@Base+0x13e88f8>
    8e78:			; <UNDEFINED> instruction: 0xf04f0888
    8e7c:			; <UNDEFINED> instruction: 0x464038ff
    8e80:	stmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e84:	strbmi	r4, [r0], -r7, lsl #12
    8e88:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e8c:			; <UNDEFINED> instruction: 0xf04f463b
    8e90:	svcne	0x00020c00
    8e94:	vmlaeq.f64	d14, d0, d4
    8e98:	strmi	r4, [r1], -r0, lsl #13
    8e9c:			; <UNDEFINED> instruction: 0xf8424618
    8ea0:	ldrbmi	r0, [r2, #-3844]!	; 0xfffff0fc
    8ea4:	blgt	146fb8 <_ZdlPv@@Base+0x136b64>
    8ea8:	stmiavs	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8eac:	bvs	ff4f541c <_ZdlPv@@Base+0xff4e4fc8>
    8eb0:	mvnvc	lr, #274432	; 0x43000
    8eb4:			; <UNDEFINED> instruction: 0xf8583301
    8eb8:	andvs	r0, r2, r3, lsr #32
    8ebc:	eorcs	pc, r3, r8, asr #16
    8ec0:	bcs	22f10 <_ZdlPv@@Base+0x12abc>
    8ec4:	movwcs	sp, #499	; 0x1f3
    8ec8:	rscvs	r4, fp, ip, lsr r4
    8ecc:			; <UNDEFINED> instruction: 0xf8531f3b
    8ed0:			; <UNDEFINED> instruction: 0xb1222f04
    8ed4:	stmdavs	sl, {r3, r5, r6, r7, fp, sp, lr}
    8ed8:	ldmdavs	sl, {r4, sp, lr}
    8edc:	addsmi	r6, ip, #234	; 0xea
    8ee0:	tsteq	r4, r1, lsl #2	; <UNPREDICTABLE>
    8ee4:			; <UNDEFINED> instruction: 0x4638d1f3
    8ee8:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8eec:			; <UNDEFINED> instruction: 0xf7fa4640
    8ef0:	stmiavs	ip!, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
    8ef4:	stmdavs	r3!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
    8ef8:	ldrbtmi	r4, [pc], #-3861	; 8f00 <__printf_chk@plt+0x5b38>
    8efc:	bvs	ff8353f0 <_ZdlPv@@Base+0xff824f9c>
    8f00:	addsmi	r6, r0, #892928	; 0xda000
    8f04:			; <UNDEFINED> instruction: 0x461cdb18
    8f08:	blcs	22f9c <_ZdlPv@@Base+0x12b48>
    8f0c:	stmiavs	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    8f10:	stmdavs	r3!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    8f14:	bvs	ff9f7468 <_ZdlPv@@Base+0xff9e7014>
    8f18:			; <UNDEFINED> instruction: 0xf04f4621
    8f1c:			; <UNDEFINED> instruction: 0x462832ff
    8f20:	blle	d4b28 <_ZdlPv@@Base+0xc46d4>
    8f24:	ldmdavs	r3!, {r8, r9, ip, pc}
    8f28:	mrc2	7, 0, pc, cr12, cr15, {7}
    8f2c:	stccs	8, cr6, [r0], {36}	; 0x24
    8f30:	andlt	sp, r2, pc, ror #3
    8f34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8f38:	vmin.s8	d20, d0, d25
    8f3c:			; <UNDEFINED> instruction: 0xf002100b
    8f40:	stmdavs	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    8f44:	rscle	r2, r2, r0, lsl #22
    8f48:	bfi	r4, ip, #12, #18
    8f4c:	svclt	0x00004770
    8f50:	andeq	sl, r0, r6, lsl #28
    8f54:			; <UNDEFINED> instruction: 0x4604b570
    8f58:			; <UNDEFINED> instruction: 0x46104615
    8f5c:	addlt	r4, r8, ip, lsl sl
    8f60:	vmovge.32	d4[0], r4
    8f64:	tstls	r3, sl, ror r4
    8f68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8f6c:			; <UNDEFINED> instruction: 0xf04f9307
    8f70:			; <UNDEFINED> instruction: 0xf7fb0300
    8f74:	stmdbls	r3, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
    8f78:			; <UNDEFINED> instruction: 0xf0074630
    8f7c:	blmi	5c89c0 <_ZdlPv@@Base+0x5b856c>
    8f80:	strtmi	r2, [r0], -r0, lsl #2
    8f84:	tstls	r0, fp, ror r4
    8f88:	orrvc	pc, r0, #12582912	; 0xc00000
    8f8c:	tstcs	r3, r2, lsr r6
    8f90:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    8f94:	stmdavs	fp!, {r0, r9, sp}
    8f98:	andls	r4, r0, #1048576	; 0x100000
    8f9c:			; <UNDEFINED> instruction: 0xf04f4620
    8fa0:			; <UNDEFINED> instruction: 0xf7ff32ff
    8fa4:			; <UNDEFINED> instruction: 0x4630fddf
    8fa8:	cdp2	0, 11, cr15, cr14, cr7, {0}
    8fac:	blmi	25b7e0 <_ZdlPv@@Base+0x24b38c>
    8fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8fb4:	blls	1e3024 <_ZdlPv@@Base+0x1d2bd0>
    8fb8:	qaddle	r4, sl, r1
    8fbc:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    8fc0:	stmia	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fc4:			; <UNDEFINED> instruction: 0xf0074630
    8fc8:			; <UNDEFINED> instruction: 0xf7fafeaf
    8fcc:	svclt	0x0000e8e8
    8fd0:	muleq	r1, r8, lr
    8fd4:	andeq	r0, r0, ip, lsr r1
    8fd8:	ldrdeq	r2, [r2], -r4
    8fdc:	andeq	lr, r1, ip, asr #28
    8fe0:	addlt	fp, r5, r0, lsr r5
    8fe4:			; <UNDEFINED> instruction: 0x46054614
    8fe8:	stmdbge	r3, {r0, r1, r8, ip, pc}
    8fec:			; <UNDEFINED> instruction: 0xff72f7fe
    8ff0:	cmplt	r0, r2
    8ff4:	strmi	r6, [r1], -r3, asr #16
    8ff8:			; <UNDEFINED> instruction: 0x2c00b943
    8ffc:	stmdbvs	r3, {r4, r9, fp, ip, lr, pc}^
    9000:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    9004:	andcs	r6, r0, r3, asr #2
    9008:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    900c:	strtmi	r4, [r8], -r2, lsr #12
    9010:	strcs	r9, [r0], #-2824	; 0xfffff4f8
    9014:			; <UNDEFINED> instruction: 0xf7ff9400
    9018:	andcs	pc, r0, r5, lsr #27
    901c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9020:	movwls	r4, #1576	; 0x628
    9024:	blls	2101b4 <_ZdlPv@@Base+0x1ffd60>
    9028:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
    902c:	andlt	r2, r5, r0
    9030:	svclt	0x0000bd30
    9034:	addlt	fp, r5, r0, lsr r5
    9038:			; <UNDEFINED> instruction: 0x46044615
    903c:	stmdbge	r3, {r0, r1, r8, ip, pc}
    9040:	mcr2	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    9044:			; <UNDEFINED> instruction: 0x4601b138
    9048:	strtmi	r9, [r0], -r8, lsl #22
    904c:	strcs	r4, [r1], #-1578	; 0xfffff9d6
    9050:			; <UNDEFINED> instruction: 0xf7ff9400
    9054:	andcs	pc, r0, r7, lsl #27
    9058:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    905c:	addlt	fp, r5, r0, lsr r5
    9060:			; <UNDEFINED> instruction: 0x46044615
    9064:	stmdbge	r3, {r0, r1, r8, ip, pc}
    9068:	mrc2	7, 5, pc, cr14, cr14, {7}
    906c:			; <UNDEFINED> instruction: 0x4601b138
    9070:	strtmi	r9, [r0], -r8, lsl #22
    9074:	strcs	r4, [r0], #-1578	; 0xfffff9d6
    9078:			; <UNDEFINED> instruction: 0xf7ff9400
    907c:	andcs	pc, r0, r3, ror sp	; <UNPREDICTABLE>
    9080:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    9084:	addlt	fp, r5, r0, lsr r5
    9088:			; <UNDEFINED> instruction: 0x46044615
    908c:	stmdbge	r3, {r0, r1, r8, ip, pc}
    9090:	ldc2l	7, cr15, [sl, #1016]	; 0x3f8
    9094:			; <UNDEFINED> instruction: 0x4601b138
    9098:	strtmi	r9, [r0], -r8, lsl #22
    909c:	strcs	r4, [r0], #-1578	; 0xfffff9d6
    90a0:			; <UNDEFINED> instruction: 0xf7ff9400
    90a4:	andcs	pc, r0, pc, asr sp	; <UNPREDICTABLE>
    90a8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    90ac:	addlt	fp, r5, r0, lsr r5
    90b0:			; <UNDEFINED> instruction: 0x46054614
    90b4:	stmdbge	r3, {r0, r1, r8, ip, pc}
    90b8:	mrc2	7, 1, pc, cr6, cr14, {7}
    90bc:	stfcsd	f3, [r0], {40}	; 0x28
    90c0:	stmdbvs	r3, {r1, r2, r9, fp, ip, lr, pc}^
    90c4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    90c8:	andcs	r6, r0, r3, asr #2
    90cc:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    90d0:	strmi	r1, [r1], -r2, ror #24
    90d4:	strtmi	r9, [r8], -r8, lsl #22
    90d8:	strls	r2, [r0], #-1024	; 0xfffffc00
    90dc:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    90e0:	andlt	r2, r5, r0
    90e4:	svclt	0x0000bd30
    90e8:			; <UNDEFINED> instruction: 0x4605b570
    90ec:	addlt	r6, r2, r4, asr #17
    90f0:	ldmdblt	r4, {r1, r2, r3, r9, sl, lr}
    90f4:	stmdavs	r4!, {r4, sp, lr, pc}
    90f8:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}^
    90fc:	mvnsle	r2, r0, lsl #22
    9100:	ldrbeq	r6, [r2, -r2, ror #18]
    9104:			; <UNDEFINED> instruction: 0x4621d5f7
    9108:			; <UNDEFINED> instruction: 0x4628461a
    910c:			; <UNDEFINED> instruction: 0xf7ff9300
    9110:	stmdavs	r4!, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    9114:	mvnsle	r2, r0, lsl #24
    9118:	tstcs	r1, r2, lsr r8
    911c:			; <UNDEFINED> instruction: 0xf7fe4628
    9120:	ldmdavs	r2!, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    9124:	strtmi	r2, [r8], -r2, lsl #2
    9128:	ldc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
    912c:	ldmdavs	r1!, {r1, r3, r5, r6, fp, sp, lr}
    9130:	stmdavs	fp!, {r1, r3, r4, r8, fp, ip, sp, pc}
    9134:	andlt	fp, r2, r3, asr r9
    9138:			; <UNDEFINED> instruction: 0x4608bd70
    913c:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    9140:	stc2	0, cr15, [r2], {8}
    9144:	ldmdavs	r1!, {r0, r1, r3, r5, fp, sp, lr}
    9148:	rscsle	r2, r4, r0, lsl #22
    914c:	andlt	r4, r2, r8, lsr #12
    9150:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9154:	bllt	ff0c7154 <_ZdlPv@@Base+0xff0b6d00>
    9158:	andeq	sl, r0, r6, ror #23
    915c:	blmi	f9ba58 <_ZdlPv@@Base+0xf8b604>
    9160:	svcmi	0x00f0e92d
    9164:			; <UNDEFINED> instruction: 0xf5ad447a
    9168:	strmi	r7, [r2], r7, lsl #26
    916c:	bleq	4455a8 <_ZdlPv@@Base+0x435154>
    9170:	ldmpl	r3, {r1, r3, r4, r5, fp, lr}^
    9174:			; <UNDEFINED> instruction: 0x46594478
    9178:	orrls	r6, r5, #1769472	; 0x1b0000
    917c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9180:			; <UNDEFINED> instruction: 0xf8cb2300
    9184:			; <UNDEFINED> instruction: 0xf0053000
    9188:	blmi	d8849c <_ZdlPv@@Base+0xd78048>
    918c:	movwls	r4, #9339	; 0x247b
    9190:	stmdacs	r0, {r7, r9, sl, lr}
    9194:			; <UNDEFINED> instruction: 0xf8dfd051
    9198:	cdpge	0, 0, cr9, cr5, cr12, {6}
    919c:	smladxcs	r0, r2, fp, r4
    91a0:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    91a4:	strbmi	r9, [r2], -r3, lsl #6
    91a8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    91ac:			; <UNDEFINED> instruction: 0xf7fa4630
    91b0:	movwlt	lr, #34882	; 0x8842
    91b4:	ldrtmi	r4, [r0], -r9, asr #12
    91b8:	svc	0x00a4f7f9
    91bc:	strmi	r3, [r4], -r1, lsl #14
    91c0:	rscsle	r2, r0, r0, lsl #16
    91c4:	blcs	8e71d8 <_ZdlPv@@Base+0x8d6d84>
    91c8:	strbmi	sp, [r9], -sp, ror #1
    91cc:			; <UNDEFINED> instruction: 0xf7f92000
    91d0:			; <UNDEFINED> instruction: 0x4605ef9a
    91d4:			; <UNDEFINED> instruction: 0x4621b318
    91d8:			; <UNDEFINED> instruction: 0xf7fe4650
    91dc:			; <UNDEFINED> instruction: 0x4604fc9f
    91e0:			; <UNDEFINED> instruction: 0xf0074628
    91e4:			; <UNDEFINED> instruction: 0x4642fff1
    91e8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    91ec:	ldrtmi	r6, [r0], -r0, lsr #5
    91f0:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91f4:	bicsle	r2, sp, r0, lsl #16
    91f8:	ldrdeq	pc, [r0], -fp
    91fc:	svc	0x0052f7f9
    9200:			; <UNDEFINED> instruction: 0xf7fa4640
    9204:	bmi	68337c <_ZdlPv@@Base+0x672f28>
    9208:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    920c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9210:	subsmi	r9, sl, r5, lsl #23
    9214:			; <UNDEFINED> instruction: 0xf50dd11b
    9218:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
    921c:	blmi	52d1e4 <_ZdlPv@@Base+0x51cd90>
    9220:			; <UNDEFINED> instruction: 0xf8db4639
    9224:	bls	c922c <_ZdlPv@@Base+0xb8dd8>
    9228:	blls	9aca0 <_ZdlPv@@Base+0x8a84c>
    922c:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    9230:	movwcc	lr, #2509	; 0x9cd
    9234:	blx	145248 <_ZdlPv@@Base+0x134df4>
    9238:	bls	c3174 <_ZdlPv@@Base+0xb2d20>
    923c:	stmdami	sp, {r2, r3, r8, r9, fp, lr}
    9240:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    9244:			; <UNDEFINED> instruction: 0x4619461a
    9248:			; <UNDEFINED> instruction: 0xf9b2f003
    924c:			; <UNDEFINED> instruction: 0xf7f9e7a3
    9250:	svclt	0x0000efa0
    9254:	muleq	r1, r8, ip
    9258:	andeq	r0, r0, ip, lsr r1
    925c:	andeq	sl, r0, r8, asr #23
    9260:	andeq	lr, r1, r0, ror ip
    9264:	andeq	sl, r0, r0, asr #23
    9268:	andeq	sl, r0, r6, asr #23
    926c:	strdeq	lr, [r1], -r2
    9270:	muleq	r0, r8, r1
    9274:	andeq	sl, r0, r6, lsl #22
    9278:	movwcs	r4, #2344	; 0x928
    927c:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    9280:	strdlt	fp, [fp], r0
    9284:	strmi	r6, [r4], -r3
    9288:	stcge	8, cr5, [r3, #-552]	; 0xfffffdd8
    928c:	ldmdavs	r2, {r0, r2, r5, r8, r9, sl, fp, lr}
    9290:			; <UNDEFINED> instruction: 0xf04f9209
    9294:	subvs	r0, r3, r0, lsl #4
    9298:	ldrbtmi	r6, [pc], #-195	; 92a0 <__printf_chk@plt+0x5ed8>
    929c:			; <UNDEFINED> instruction: 0xff5ef7ff
    92a0:	strtmi	r4, [r8], -r1, lsr #18
    92a4:			; <UNDEFINED> instruction: 0xf0074479
    92a8:	blmi	848694 <_ZdlPv@@Base+0x838240>
    92ac:	ldmpl	r8!, {r1, r8, fp, sp, pc}^
    92b0:	blx	ff0c72b0 <_ZdlPv@@Base+0xff0b6e5c>
    92b4:	andls	fp, r2, r0, lsl #18
    92b8:	vmovge.32	d6[0], r4
    92bc:	ldmpl	fp!, {r4, r5, r9, sl, lr}^
    92c0:			; <UNDEFINED> instruction: 0xf0076819
    92c4:	svcls	0x0002fceb
    92c8:			; <UNDEFINED> instruction: 0x462a4633
    92cc:	strtmi	r2, [r0], -r2, lsl #2
    92d0:			; <UNDEFINED> instruction: 0xf7fe9700
    92d4:			; <UNDEFINED> instruction: 0x4603fbdb
    92d8:	ldmdbvs	sl, {r4, r5, r9, sl, lr}^
    92dc:			; <UNDEFINED> instruction: 0xf04260a3
    92e0:	cmpvs	sl, r2, lsl #4
    92e4:	stc2	0, cr15, [r0, #-28]!	; 0xffffffe4
    92e8:			; <UNDEFINED> instruction: 0xf0074628
    92ec:	bmi	488768 <_ZdlPv@@Base+0x478314>
    92f0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    92f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92f8:	subsmi	r9, sl, r9, lsl #22
    92fc:	strtmi	sp, [r0], -r2, lsl #2
    9300:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    9304:	svc	0x0044f7f9
    9308:			; <UNDEFINED> instruction: 0xf0074630
    930c:	strtmi	pc, [r8], -sp, lsl #26
    9310:	stc2	0, cr15, [sl, #-28]	; 0xffffffe4
    9314:	svc	0x0042f7f9
    9318:	svclt	0x0000e7f9
    931c:	andeq	lr, r1, lr, ror fp
    9320:	andeq	r0, r0, ip, lsr r1
    9324:	andeq	lr, r1, r2, ror #22
    9328:	andeq	sl, r0, r0, lsl r2
    932c:	andeq	r0, r0, r8, lsr #3
    9330:	andeq	r0, r0, r4, ror #2
    9334:	andeq	lr, r1, sl, lsl #22
    9338:	stmdblt	r3, {r0, r1, fp, sp, lr}
    933c:			; <UNDEFINED> instruction: 0xf7fe4770
    9340:	svclt	0x0000bacd
    9344:	stmdblt	r2, {r1, r6, fp, sp, lr}
    9348:			; <UNDEFINED> instruction: 0x46084770
    934c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    9350:	blt	ffec5378 <_ZdlPv@@Base+0xffeb4f24>
    9354:	ldrdeq	sl, [r0], -r6
    9358:	cfstr32mi	mvfx11, [r9], {16}
    935c:	ldrbtmi	r4, [ip], #-2313	; 0xfffff6f7
    9360:	ldrbtmi	r4, [r9], #-2825	; 0xfffff4f7
    9364:	stmdavs	r2!, {r0, r3, fp, lr}
    9368:	bcc	5a550 <_ZdlPv@@Base+0x4a0fc>
    936c:	stmiapl	fp, {r1, r5, sp, lr}^
    9370:			; <UNDEFINED> instruction: 0x4619461a
    9374:			; <UNDEFINED> instruction: 0xf8f4f003
    9378:	movwcc	r6, #6179	; 0x1823
    937c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    9380:	andeq	r1, r2, sl, lsl #28
    9384:	muleq	r1, sl, sl
    9388:	muleq	r0, r8, r1
    938c:	andeq	sl, r0, ip, lsl #24
    9390:			; <UNDEFINED> instruction: 0x4604b510
    9394:	andscs	r2, r0, r4, lsl #6
    9398:			; <UNDEFINED> instruction: 0xf7f96023
    939c:	movwcs	lr, #3778	; 0xec2
    93a0:	andcc	lr, r1, r4, asr #19
    93a4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    93a8:			; <UNDEFINED> instruction: 0x4605b538
    93ac:			; <UNDEFINED> instruction: 0x460c4b11
    93b0:	cmnlt	r1, fp, ror r4
    93b4:	msrmi	SPSR_, #111	; 0x6f
    93b8:	mlavs	r9, r9, r2, r4
    93bc:			; <UNDEFINED> instruction: 0xf04fbf28
    93c0:	movwle	r3, #61695	; 0xf0ff
    93c4:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    93c8:	stmib	r5, {r8, r9, sp}^
    93cc:	strtmi	r3, [r8], -r1
    93d0:	bmi	2788b8 <_ZdlPv@@Base+0x268464>
    93d4:	ldmpl	fp, {r0, r3, fp, lr}
    93d8:			; <UNDEFINED> instruction: 0x461a4478
    93dc:			; <UNDEFINED> instruction: 0xf0034619
    93e0:	eorvs	pc, ip, r7, ror #17
    93e4:			; <UNDEFINED> instruction: 0xf7f900a0
    93e8:	movwcs	lr, #3740	; 0xe9c
    93ec:	andcc	lr, r1, r5, asr #19
    93f0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    93f4:	andeq	lr, r1, ip, asr #20
    93f8:	muleq	r0, r8, r1
    93fc:	andeq	sl, r0, r0, asr #23
    9400:			; <UNDEFINED> instruction: 0x4604b510
    9404:	smlabblt	r8, r0, r8, r6
    9408:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    940c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    9410:	mvnsmi	lr, #737280	; 0xb4000
    9414:	ldmib	r0, {r2, r9, sl, lr}^
    9418:	strmi	r0, [r9], r0, lsl #12
    941c:	ldrdhi	pc, [r8], -r4
    9420:	tstle	pc, #1610612744	; 0x60000008
    9424:			; <UNDEFINED> instruction: 0xf06f0043
    9428:	addsmi	r4, r3, #96, 4
    942c:	svclt	0x00346023
    9430:			; <UNDEFINED> instruction: 0xf04f00c0
    9434:			; <UNDEFINED> instruction: 0xf7f930ff
    9438:	stmdavs	r6!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    943c:	bl	21ad50 <_ZdlPv@@Base+0x20a8fc>
    9440:	svcne	0x00020786
    9444:			; <UNDEFINED> instruction: 0xb12e60a0
    9448:	blpl	14759c <_ZdlPv@@Base+0x137148>
    944c:			; <UNDEFINED> instruction: 0xf84242bb
    9450:	mvnsle	r5, r4, lsl #30
    9454:	svceq	0x0000f1b8
    9458:	strbmi	sp, [r0], -fp
    945c:	mcr	7, 6, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    9460:	stmdavs	r1, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9464:	eorls	pc, r6, r8, asr #16
    9468:	movwcc	r6, #6243	; 0x1863
    946c:	pop	{r0, r1, r5, r6, sp, lr}
    9470:			; <UNDEFINED> instruction: 0x468083f8
    9474:	svclt	0x0000e7f6
    9478:			; <UNDEFINED> instruction: 0x4605b538
    947c:	strcs	r2, [r0], #-896	; 0xfffffc80
    9480:	vst4.8	{d22-d25}, [pc], r3
    9484:	rsbvs	r7, ip, r0
    9488:	mcr	7, 2, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    948c:	tstvc	r0, r0, lsl #10	; <UNPREDICTABLE>
    9490:			; <UNDEFINED> instruction: 0xf8434603
    9494:	addsmi	r4, r9, #4, 22	; 0x1000
    9498:	strdvs	sp, [r8], fp	; <UNPREDICTABLE>
    949c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    94a0:			; <UNDEFINED> instruction: 0x4604b510
    94a4:	smlabblt	r8, r0, r8, r6
    94a8:	mcr	7, 5, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    94ac:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    94b0:	mvnsmi	lr, #737280	; 0xb4000
    94b4:	ldmib	r0, {r0, r2, r9, sl, lr}^
    94b8:	strmi	r0, [r9], r0, lsl #12
    94bc:	ldrdhi	pc, [r8], -r5
    94c0:			; <UNDEFINED> instruction: 0xd3294286
    94c4:			; <UNDEFINED> instruction: 0xf06f0044
    94c8:	addsmi	r4, ip, #96, 6	; 0x80000001
    94cc:	svclt	0x0034602c
    94d0:			; <UNDEFINED> instruction: 0xf04f00c0
    94d4:			; <UNDEFINED> instruction: 0xf7f930ff
    94d8:	cdpne	14, 6, cr14, cr3, cr4, {1}
    94dc:	tstcs	r0, ip, asr pc
    94e0:	strle	r4, [r4], #-1538	; 0xfffff9fe
    94e4:			; <UNDEFINED> instruction: 0xf8423b01
    94e8:	mrrcne	11, 0, r1, ip, cr4
    94ec:	stmdavs	lr!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    94f0:	strbmi	r1, [r3], -r2, lsl #30
    94f4:	bl	22179c <_ZdlPv@@Base+0x211348>
    94f8:	smlawblt	lr, r6, r7, r0
    94fc:	blmi	147650 <_ZdlPv@@Base+0x1371fc>
    9500:			; <UNDEFINED> instruction: 0xf84242bb
    9504:	mvnsle	r4, r4, lsl #30
    9508:	svceq	0x0000f1b8
    950c:	strbmi	sp, [r0], -sl
    9510:	mcr	7, 3, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    9514:	stmdavs	r1, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9518:	eorls	pc, r6, r8, asr #16
    951c:	rsbvs	r3, lr, r1, lsl #12
    9520:	mvnshi	lr, #12386304	; 0xbd0000
    9524:			; <UNDEFINED> instruction: 0xf8484680
    9528:	strcc	r9, [r1], -r6, lsr #32
    952c:	pop	{r1, r2, r3, r5, r6, sp, lr}
    9530:	svclt	0x000083f8
    9534:			; <UNDEFINED> instruction: 0x4604b538
    9538:	andcc	r6, r1, r0, asr #16
    953c:	ldcl	7, cr15, [r0, #996]!	; 0x3e4
    9540:	cmnlt	r5, r5, ror #16
    9544:	cdpne	8, 6, cr6, cr12, cr2, {5}
    9548:	cdpne	4, 4, cr4, cr3, cr4, {0}
    954c:			; <UNDEFINED> instruction: 0xf8523a04
    9550:			; <UNDEFINED> instruction: 0xf8031f04
    9554:	adcmi	r1, r3, #1, 30
    9558:	strmi	sp, [r5], #-505	; 0xfffffe07
    955c:	eorvc	r2, fp, r0, lsl #6
    9560:			; <UNDEFINED> instruction: 0x4605bd38
    9564:	eorvc	r2, fp, r0, lsl #6
    9568:	svclt	0x0000bd38
    956c:	subvs	r2, r3, r0, lsl #6
    9570:	svclt	0x00004770
    9574:	rsbsvc	pc, sl, r0, asr #11
    9578:	bicspl	pc, r3, #68, 12	; 0x4400000
    957c:	msreq	SPSR_x, #268435468	; 0x1000000c
    9580:	blx	fe8ca58a <_ZdlPv@@Base+0xfe8ba136>
    9584:	stmibeq	r0, {ip, sp}
    9588:	svclt	0x00004770
    958c:	ldrlt	r4, [r0, #-2836]	; 0xfffff4ec
    9590:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9594:	smlalbblt	r6, r4, r4, r9
    9598:			; <UNDEFINED> instruction: 0xf0024620
    959c:			; <UNDEFINED> instruction: 0x4620f8b5
    95a0:			; <UNDEFINED> instruction: 0xff58f006
    95a4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    95a8:	stmibvs	r4, {r3, r4, r6, fp, sp, lr}^
    95ac:			; <UNDEFINED> instruction: 0x4620b174
    95b0:			; <UNDEFINED> instruction: 0xf8aaf002
    95b4:			; <UNDEFINED> instruction: 0xf0064620
    95b8:	blmi	3092f4 <_ZdlPv@@Base+0x2f8ea0>
    95bc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    95c0:	blmi	2b7a48 <_ZdlPv@@Base+0x2a75f4>
    95c4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    95c8:	ldclt	0, cr6, [r0, #-360]	; 0xfffffe98
    95cc:			; <UNDEFINED> instruction: 0xff42f006
    95d0:			; <UNDEFINED> instruction: 0x4620e7f7
    95d4:			; <UNDEFINED> instruction: 0xff3ef006
    95d8:	stcl	7, cr15, [r0, #996]!	; 0x3e4
    95dc:	svclt	0x0000e7f9
    95e0:	ldrdeq	r1, [r2], -r8
    95e4:	andeq	r1, r2, r2, asr #23
    95e8:	andeq	r1, r2, ip, lsr #23
    95ec:	andeq	r1, r2, r2, lsr #23
    95f0:			; <UNDEFINED> instruction: 0x46014a12
    95f4:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    95f8:	addlt	r4, r7, sl, ror r4
    95fc:	ldmpl	r3, {r0, r4, sl, fp, lr}^
    9600:	ldrbtmi	r4, [ip], #-1645	; 0xfffff993
    9604:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    9608:			; <UNDEFINED> instruction: 0xf04f9305
    960c:			; <UNDEFINED> instruction: 0xf0020300
    9610:	bmi	388e7c <_ZdlPv@@Base+0x378a28>
    9614:	stmdami	sp, {r0, r1, r5, r9, sl, lr}
    9618:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}
    961c:			; <UNDEFINED> instruction: 0x461a4478
    9620:			; <UNDEFINED> instruction: 0xffc6f002
    9624:	blmi	19be54 <_ZdlPv@@Base+0x18ba00>
    9628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    962c:	blls	16369c <_ZdlPv@@Base+0x153248>
    9630:	qaddle	r4, sl, r1
    9634:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    9638:	stc	7, cr15, [sl, #996]!	; 0x3e4
    963c:	andeq	lr, r1, r4, lsl #16
    9640:	andeq	r0, r0, ip, lsr r1
    9644:	strdeq	lr, [r1], -sl
    9648:	muleq	r0, r8, r1
    964c:	andeq	sl, r0, ip, lsr #19
    9650:	ldrdeq	lr, [r1], -r4
    9654:	cfstr32mi	mvfx11, [pc, #-448]	; 949c <__printf_chk@plt+0x60d4>
    9658:	ldrbtmi	r4, [sp], #-3599	; 0xfffff1f1
    965c:	and	r4, r3, lr, ror r4
    9660:	andle	r1, ip, r3, asr #24
    9664:	tstle	r8, r9, lsl #16
    9668:			; <UNDEFINED> instruction: 0xf7f968a8
    966c:	stmdacs	sl, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    9670:	andle	r4, r4, r4, lsl #12
    9674:	stmdacs	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    9678:			; <UNDEFINED> instruction: 0x4620d0f6
    967c:	blmi	1f8c44 <_ZdlPv@@Base+0x1e87f0>
    9680:	ldmpl	r3!, {r0, r1, r2, fp, lr}^
    9684:			; <UNDEFINED> instruction: 0x461a4478
    9688:			; <UNDEFINED> instruction: 0xf0024619
    968c:	strtmi	pc, [r0], -r1, asr #30
    9690:	svclt	0x0000bd70
    9694:	andeq	r1, r2, lr, lsl #22
    9698:	andeq	lr, r1, r0, lsr #15
    969c:	muleq	r0, r8, r1
    96a0:	andeq	sl, r0, r0, ror #5
    96a4:	blmi	bdbf64 <_ZdlPv@@Base+0xbcbb10>
    96a8:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    96ac:	svcmi	0x002eb085
    96b0:			; <UNDEFINED> instruction: 0x466c58d3
    96b4:			; <UNDEFINED> instruction: 0x4620447f
    96b8:	movwls	r6, #14363	; 0x381b
    96bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    96c0:	mrc2	7, 6, pc, cr10, cr15, {7}
    96c4:			; <UNDEFINED> instruction: 0xffc6f7ff
    96c8:	cdpmi	13, 2, cr4, cr9, cr8, {1}
    96cc:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    96d0:	strtmi	lr, [r0], -r5
    96d4:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    96d8:			; <UNDEFINED> instruction: 0xf7f968b0
    96dc:	mcrrne	13, 7, lr, r3, cr4
    96e0:	eorle	r4, r0, r1, lsl #12
    96e4:	mvnsle	r2, sl, lsl #16
    96e8:	stmiavs	r8!, {r0, r1, r3, r5, fp, sp, lr}
    96ec:	eorvs	r3, fp, r1, lsl #6
    96f0:	stcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    96f4:	strmi	r2, [r3], -fp, lsr #16
    96f8:	tstcs	sl, r4, lsl #2
    96fc:			; <UNDEFINED> instruction: 0xf7ff4620
    9700:	ubfx	pc, r7, #29, #10
    9704:	andle	r3, lr, r1, lsl #6
    9708:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    970c:			; <UNDEFINED> instruction: 0xf7f96899
    9710:	andcc	lr, r1, sl, lsr sp
    9714:	blmi	63db38 <_ZdlPv@@Base+0x62d6e4>
    9718:	ldmpl	fp!, {r3, r4, fp, lr}^
    971c:			; <UNDEFINED> instruction: 0x461a4478
    9720:			; <UNDEFINED> instruction: 0xf0024619
    9724:	strtmi	pc, [r0], -r5, asr #30
    9728:			; <UNDEFINED> instruction: 0xff04f7ff
    972c:	strmi	r9, [r4], -r2, lsl #22
    9730:			; <UNDEFINED> instruction: 0x4618b113
    9734:	ldcl	7, cr15, [sl, #-996]	; 0xfffffc1c
    9738:	blmi	29bf84 <_ZdlPv@@Base+0x28bb30>
    973c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9740:	blls	e37b0 <_ZdlPv@@Base+0xd335c>
    9744:	qaddle	r4, sl, r2
    9748:	andlt	r4, r5, r0, lsr #12
    974c:			; <UNDEFINED> instruction: 0xf7f9bdf0
    9750:	stmdals	r2, {r5, r8, sl, fp, sp, lr, pc}
    9754:			; <UNDEFINED> instruction: 0xf7f9b108
    9758:			; <UNDEFINED> instruction: 0xf7f9ed4a
    975c:	svclt	0x0000ed20
    9760:	andeq	lr, r1, r2, asr r7
    9764:	andeq	r0, r0, ip, lsr r1
    9768:	andeq	lr, r1, r8, asr #14
    976c:	muleq	r2, ip, sl
    9770:	muleq	r2, sl, sl
    9774:	andeq	r1, r2, lr, asr sl
    9778:	muleq	r0, r8, r1
    977c:	ldrdeq	sl, [r0], -ip
    9780:	andeq	lr, r1, r0, asr #13
    9784:	blmi	119c0a0 <_ZdlPv@@Base+0x118bc4c>
    9788:	mvnsmi	lr, sp, lsr #18
    978c:	addlt	r4, r4, sl, ror r4
    9790:	ldmpl	r3, {r2, r6, r8, r9, sl, fp, lr}^
    9794:	ldrbtmi	r4, [pc], #-1768	; 979c <__printf_chk@plt+0x63d4>
    9798:	ldmdavs	fp, {r6, r9, sl, lr}
    979c:			; <UNDEFINED> instruction: 0xf04f9303
    97a0:			; <UNDEFINED> instruction: 0xf7ff0300
    97a4:			; <UNDEFINED> instruction: 0xf7fffe69
    97a8:	stmdacs	sp!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    97ac:	rsble	r4, r2, r4, lsl #12
    97b0:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    97b4:	ldmdale	r5, {r0, r3, r8, sl, fp, sp}^
    97b8:	ldrbtmi	r4, [lr], #-3643	; 0xfffff1c5
    97bc:	strtmi	lr, [r1], -r9
    97c0:			; <UNDEFINED> instruction: 0xf7ff4640
    97c4:	ldmvs	r0!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    97c8:	ldcl	7, cr15, [ip], #996	; 0x3e4
    97cc:	ldreq	pc, [r0, #-416]!	; 0xfffffe60
    97d0:	stccs	6, cr4, [r9, #-16]
    97d4:			; <UNDEFINED> instruction: 0x1c63d9f3
    97d8:			; <UNDEFINED> instruction: 0x4640d133
    97dc:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    97e0:			; <UNDEFINED> instruction: 0xf7f94605
    97e4:			; <UNDEFINED> instruction: 0x2100ed92
    97e8:	strmi	r2, [r4], -sl, lsl #4
    97ec:	strtmi	r6, [r8], -r1
    97f0:	mrrc	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    97f4:			; <UNDEFINED> instruction: 0xf1a06822
    97f8:	strmi	r4, [r4], -r0, lsl #6
    97fc:			; <UNDEFINED> instruction: 0xf383fab3
    9800:	bcs	bd74 <__printf_chk@plt+0x89ac>
    9804:	movwcs	fp, #7960	; 0x1f18
    9808:	blmi	a35d1c <_ZdlPv@@Base+0xa258c8>
    980c:	ldmpl	fp!, {r3, r5, fp, lr}^
    9810:			; <UNDEFINED> instruction: 0x461a4478
    9814:			; <UNDEFINED> instruction: 0xf0024619
    9818:	strcs	pc, [r0], #-3707	; 0xfffff185
    981c:			; <UNDEFINED> instruction: 0xf7f94628
    9820:	stmdals	r2, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    9824:			; <UNDEFINED> instruction: 0xf7f9b108
    9828:	bmi	8c4bb8 <_ZdlPv@@Base+0x8b4764>
    982c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    9830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9834:	subsmi	r9, sl, r3, lsl #22
    9838:	strtmi	sp, [r0], -r8, lsr #2
    983c:	pop	{r2, ip, sp, pc}
    9840:	blmi	76a008 <_ZdlPv@@Base+0x759bb4>
    9844:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    9848:			; <UNDEFINED> instruction: 0xf7f96899
    984c:	mulcc	r1, ip, ip
    9850:	blmi	5bdf64 <_ZdlPv@@Base+0x5adb10>
    9854:	ldmpl	fp!, {r0, r3, r4, fp, lr}^
    9858:			; <UNDEFINED> instruction: 0x461a4478
    985c:			; <UNDEFINED> instruction: 0xf0024619
    9860:	ldr	pc, [sl, r7, lsr #29]!
    9864:	ldmdami	r6, {r0, r4, r8, r9, fp, lr}
    9868:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    986c:			; <UNDEFINED> instruction: 0x4619461a
    9870:	cdp2	0, 9, cr15, cr14, cr2, {0}
    9874:	strmi	lr, [r1], -r0, lsr #15
    9878:			; <UNDEFINED> instruction: 0xf7ff4640
    987c:	blmi	4890e8 <_ZdlPv@@Base+0x478c94>
    9880:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9884:	ldc	7, cr15, [lr], {249}	; 0xf9
    9888:	ldr	r4, [r1, r4, lsl #12]
    988c:	stc	7, cr15, [r0], {249}	; 0xf9
    9890:	tstlt	r8, r2, lsl #16
    9894:	stc	7, cr15, [sl], #996	; 0x3e4
    9898:	stc	7, cr15, [r0], {249}	; 0xf9
    989c:	andeq	lr, r1, r0, ror r6
    98a0:	andeq	r0, r0, ip, lsr r1
    98a4:	andeq	lr, r1, r6, ror #12
    98a8:	andeq	r1, r2, lr, lsr #19
    98ac:	muleq	r0, r8, r1
    98b0:	andeq	sl, r0, r0, lsr #16
    98b4:	andeq	lr, r1, lr, asr #11
    98b8:	andeq	r1, r2, r2, lsr #18
    98bc:	andeq	sl, r0, r0, lsr #15
    98c0:	andeq	sl, r0, sl, lsr #15
    98c4:	andeq	r1, r2, r8, ror #17
    98c8:			; <UNDEFINED> instruction: 0xf7ffb508
    98cc:	blmi	249640 <_ZdlPv@@Base+0x2391ec>
    98d0:			; <UNDEFINED> instruction: 0xf5b0447b
    98d4:	stmdale	r0, {r7, r8, r9, sl, fp, ip, sp}
    98d8:	bmi	1b8d00 <_ZdlPv@@Base+0x1a88ac>
    98dc:	ldmpl	fp, {r1, r2, fp, lr}
    98e0:			; <UNDEFINED> instruction: 0x461a4478
    98e4:			; <UNDEFINED> instruction: 0xf0024619
    98e8:	andcs	pc, r0, r3, lsl lr	; <UNPREDICTABLE>
    98ec:	svclt	0x0000bd08
    98f0:	andeq	lr, r1, ip, lsr #10
    98f4:	muleq	r0, r8, r1
    98f8:	andeq	sl, r0, ip, ror #14
    98fc:	blmi	a5c1a4 <_ZdlPv@@Base+0xa4bd50>
    9900:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    9904:	stcmi	0, cr11, [r8, #-528]!	; 0xfffffdf0
    9908:			; <UNDEFINED> instruction: 0x466c58d3
    990c:			; <UNDEFINED> instruction: 0x4620447d
    9910:	movwls	r6, #14363	; 0x381b
    9914:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9918:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    991c:	mrc2	7, 4, pc, cr10, cr15, {7}
    9920:	stmdacs	r0!, {r1, r5, r9, sl, fp, lr}
    9924:	andle	r4, lr, lr, ror r4
    9928:	andle	r2, ip, r9, lsl #16
    992c:	andle	r2, sl, sl, lsl #16
    9930:	andle	r1, pc, r3, asr #24
    9934:	strtmi	r4, [r0], -r1, lsl #12
    9938:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    993c:			; <UNDEFINED> instruction: 0xf7f968b0
    9940:	stmdacs	r0!, {r1, r6, sl, fp, sp, lr, pc}
    9944:	blmi	6be10c <_ZdlPv@@Base+0x6adcb8>
    9948:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    994c:	ldc	7, cr15, [sl], {249}	; 0xf9
    9950:	andsle	r3, r3, r1
    9954:			; <UNDEFINED> instruction: 0xf7ff4620
    9958:	blls	c9114 <_ZdlPv@@Base+0xb8cc0>
    995c:	tstlt	r3, r4, lsl #12
    9960:			; <UNDEFINED> instruction: 0xf7f94618
    9964:	bmi	504a7c <_ZdlPv@@Base+0x4f4628>
    9968:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    996c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9970:	subsmi	r9, sl, r3, lsl #22
    9974:	strtmi	sp, [r0], -fp, lsl #2
    9978:	ldcllt	0, cr11, [r0, #-16]!
    997c:	stmdami	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    9980:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    9984:			; <UNDEFINED> instruction: 0x4619461a
    9988:	cdp2	0, 1, cr15, cr2, cr2, {0}
    998c:			; <UNDEFINED> instruction: 0xf7f9e7e2
    9990:	stmdals	r2, {sl, fp, sp, lr, pc}
    9994:			; <UNDEFINED> instruction: 0xf7f9b108
    9998:			; <UNDEFINED> instruction: 0xf7f9ec2a
    999c:	svclt	0x0000ec00
    99a0:	strdeq	lr, [r1], -sl
    99a4:	andeq	r0, r0, ip, lsr r1
    99a8:	strdeq	lr, [r1], -r0
    99ac:	andeq	r1, r2, r4, asr #16
    99b0:	andeq	r1, r2, r0, lsr #16
    99b4:	muleq	r1, r2, r4
    99b8:	muleq	r0, r8, r1
    99bc:	andeq	sl, r0, r6, ror r6
    99c0:	mvnsmi	lr, #737280	; 0xb4000
    99c4:	svcmi	0x00226846
    99c8:	mvnslt	r4, pc, ror r4
    99cc:	ldrdls	pc, [r4], pc	; <UNPREDICTABLE>
    99d0:			; <UNDEFINED> instruction: 0xf8df4605
    99d4:	ldrtmi	r8, [r3], -r4, lsl #1
    99d8:	strcs	r4, [r0], #-1273	; 0xfffffb07
    99dc:	strd	r4, [fp], -r8
    99e0:			; <UNDEFINED> instruction: 0xf8d868aa
    99e4:			; <UNDEFINED> instruction: 0xf8521004
    99e8:	strcc	r0, [r2], #-36	; 0xffffffdc
    99ec:	adcsmi	r6, r4, #9109504	; 0x8b0000
    99f0:	addvs	r4, fp, r3, lsl #8
    99f4:	stmdavs	fp!, {r2, r3, r9, ip, lr, pc}^
    99f8:	mvnsle	r4, #156, 4	; 0xc0000009
    99fc:			; <UNDEFINED> instruction: 0x46484b17
    9a00:			; <UNDEFINED> instruction: 0x461a58fb
    9a04:			; <UNDEFINED> instruction: 0xf0024619
    9a08:	ubfx	pc, r3, #27, #10
    9a0c:	mvnshi	lr, #12386304	; 0xbd0000
    9a10:	rscsle	r2, fp, r1, lsl #28
    9a14:	ldrdls	pc, [r8], #-143	; 0xffffff71
    9a18:			; <UNDEFINED> instruction: 0xf8df2401
    9a1c:	ldrbtmi	r8, [r9], #72	; 0x48
    9a20:	strd	r4, [r9], -r8
    9a24:	ldrdne	pc, [r4], -r8
    9a28:	eoreq	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    9a2c:	adcsmi	r3, r4, #33554432	; 0x2000000
    9a30:	strmi	r6, [r3], #-2251	; 0xfffff735
    9a34:	rscle	r6, r9, #203	; 0xcb
    9a38:	adcmi	r6, r3, #7012352	; 0x6b0000
    9a3c:	blmi	1ffe0c <_ZdlPv@@Base+0x1ef9b8>
    9a40:	ldmpl	fp!, {r3, r6, r9, sl, lr}^
    9a44:			; <UNDEFINED> instruction: 0x4619461a
    9a48:	ldc2	0, cr15, [r2, #8]!
    9a4c:	strb	r6, [r9, sl, lsr #17]!
    9a50:	andeq	lr, r1, r4, lsr r4
    9a54:	muleq	r0, ip, r6
    9a58:	andeq	r1, r2, ip, lsl #15
    9a5c:	muleq	r0, r8, r1
    9a60:	andeq	sl, r0, r6, asr r6
    9a64:	andeq	r1, r2, r8, asr #14
    9a68:			; <UNDEFINED> instruction: 0x4604b5f8
    9a6c:	svcmi	0x00157803
    9a70:	ldrbtmi	r2, [pc], #-2861	; 9a78 <__printf_chk@plt+0x66b0>
    9a74:	stmdavc	r3, {r0, r1, r2, r4, r8, ip, lr, pc}^
    9a78:			; <UNDEFINED> instruction: 0x4c13b9ab
    9a7c:	ldrbtmi	r2, [ip], #-1297	; 0xfffffaef
    9a80:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    9a84:	ldrdlt	r6, [r8, -r8]
    9a88:	bl	347a74 <_ZdlPv@@Base+0x337620>
    9a8c:	cfmsub32mi	mvax1, mvfx4, mvfx0, mvfx8
    9a90:	stc	7, cr15, [r2], {249}	; 0xf9
    9a94:	rscsvs	r4, r0, lr, ror r4
    9a98:			; <UNDEFINED> instruction: 0x462ab150
    9a9c:	pop	{r0, r5, r9, sl, lr}
    9aa0:			; <UNDEFINED> instruction: 0xf7f940f8
    9aa4:	strtmi	fp, [r0], -r9, asr #24
    9aa8:	bl	fff47a94 <_ZdlPv@@Base+0xfff37640>
    9aac:	strb	r1, [r7, r5, asr #24]!
    9ab0:	stmdami	r9, {r3, r8, r9, fp, lr}
    9ab4:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    9ab8:			; <UNDEFINED> instruction: 0x4619461a
    9abc:	ldc2l	0, cr15, [r8, #-8]!
    9ac0:			; <UNDEFINED> instruction: 0xe7ea68f0
    9ac4:	andeq	lr, r1, sl, lsl #7
    9ac8:	andeq	sl, r0, sl, lsl #12
    9acc:	andeq	r1, r2, r6, ror #13
    9ad0:	ldrdeq	r1, [r2], -r4
    9ad4:	muleq	r0, r8, r1
    9ad8:	andeq	sl, r0, r6, ror #11
    9adc:			; <UNDEFINED> instruction: 0x4604b5f8
    9ae0:	svcmi	0x00157803
    9ae4:	ldrbtmi	r2, [pc], #-2861	; 9aec <__printf_chk@plt+0x6724>
    9ae8:	stmdavc	r3, {r0, r1, r2, r4, r8, ip, lr, pc}^
    9aec:			; <UNDEFINED> instruction: 0x4c13b9ab
    9af0:	ldrbtmi	r2, [ip], #-1297	; 0xfffffaef
    9af4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    9af8:	tstlt	r8, r8, lsl r9
    9afc:	b	ff4c7ae8 <_ZdlPv@@Base+0xff4b7694>
    9b00:	cfmsub32mi	mvax1, mvfx4, mvfx0, mvfx8
    9b04:	bl	ff247af0 <_ZdlPv@@Base+0xff23769c>
    9b08:	teqvs	r0, lr, ror r4
    9b0c:			; <UNDEFINED> instruction: 0x462ab150
    9b10:	pop	{r0, r5, r9, sl, lr}
    9b14:			; <UNDEFINED> instruction: 0xf7f940f8
    9b18:	strtmi	fp, [r0], -pc, lsl #24
    9b1c:	bl	ff0c7b08 <_ZdlPv@@Base+0xff0b76b4>
    9b20:	strb	r1, [r7, r5, asr #24]!
    9b24:	stmdami	r9, {r3, r8, r9, fp, lr}
    9b28:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    9b2c:			; <UNDEFINED> instruction: 0x4619461a
    9b30:	ldc2	0, cr15, [lr, #-8]!
    9b34:			; <UNDEFINED> instruction: 0xe7ea6930
    9b38:	andeq	lr, r1, r6, lsl r3
    9b3c:	muleq	r0, r6, r5
    9b40:	andeq	r1, r2, r2, ror r6
    9b44:	andeq	r1, r2, r0, ror #12
    9b48:	muleq	r0, r8, r1
    9b4c:	andeq	sl, r0, r2, ror r5
    9b50:			; <UNDEFINED> instruction: 0x460ab530
    9b54:	strmi	r4, [r1], -r6, lsl #24
    9b58:	ldmdavs	r3, {r0, r1, r7, ip, sp, pc}^
    9b5c:	ldmvs	r2, {r2, r3, r4, r5, r6, sl, lr}
    9b60:	stmdavs	r5!, {r5, r6, r8, fp, sp, lr}^
    9b64:	strls	r6, [r0, #-2052]	; 0xfffff7fc
    9b68:	strmi	r6, [r0, r4, ror #17]!
    9b6c:	ldclt	0, cr11, [r0, #-12]!
    9b70:	andeq	r1, r2, ip, lsl #12
    9b74:	cfstr32mi	mvfx11, [fp], {16}
    9b78:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9b7c:	bl	8c7b68 <_ZdlPv@@Base+0x8b7714>
    9b80:	tstle	r5, sl, lsl #16
    9b84:	stmiavs	r0!, {r0, r1, r2, sp, lr, pc}
    9b88:	bl	747b74 <_ZdlPv@@Base+0x737720>
    9b8c:	andle	r2, r2, sl, lsl #16
    9b90:	mvnsle	r3, r1
    9b94:	bmi	138fdc <_ZdlPv@@Base+0x128b88>
    9b98:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    9b9c:	andsvs	r3, r3, r1, lsl #6
    9ba0:	svclt	0x0000bd10
    9ba4:	strdeq	r1, [r2], -r0
    9ba8:	ldrdeq	r1, [r2], -r0
    9bac:	cfstr32mi	mvfx11, [r7], #-224	; 0xffffff20
    9bb0:	ldrbtmi	r4, [ip], #-3367	; 0xfffff2d9
    9bb4:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    9bb8:	bl	147ba4 <_ZdlPv@@Base+0x137750>
    9bbc:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    9bc0:	ldmdale	fp!, {r1, r3, r4, r8, r9, fp, sp}
    9bc4:			; <UNDEFINED> instruction: 0xf852a202
    9bc8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    9bcc:	svclt	0x00004710
    9bd0:			; <UNDEFINED> instruction: 0xffffffe7
    9bd4:	andeq	r0, r0, r5, ror r0
    9bd8:	andeq	r0, r0, sp, rrx
    9bdc:	andeq	r0, r0, sp, rrx
    9be0:	andeq	r0, r0, sp, rrx
    9be4:	andeq	r0, r0, sp, rrx
    9be8:	andeq	r0, r0, sp, rrx
    9bec:	andeq	r0, r0, sp, rrx
    9bf0:	andeq	r0, r0, sp, rrx
    9bf4:	andeq	r0, r0, sp, rrx
    9bf8:	andeq	r0, r0, sp, rrx
    9bfc:	andeq	r0, r0, sp, rrx
    9c00:	andeq	r0, r0, sp, rrx
    9c04:	andeq	r0, r0, sp, rrx
    9c08:	andeq	r0, r0, sp, rrx
    9c0c:	andeq	r0, r0, sp, rrx
    9c10:	andeq	r0, r0, sp, rrx
    9c14:	andeq	r0, r0, sp, rrx
    9c18:	andeq	r0, r0, sp, rrx
    9c1c:	andeq	r0, r0, sp, rrx
    9c20:	andeq	r0, r0, sp, rrx
    9c24:	andeq	r0, r0, sp, rrx
    9c28:	andeq	r0, r0, sp, rrx
    9c2c:			; <UNDEFINED> instruction: 0xffffffe7
    9c30:	andeq	r0, r0, sp, rrx
    9c34:	andeq	r0, r0, sp, rrx
    9c38:	andeq	r0, r0, pc, rrx
    9c3c:			; <UNDEFINED> instruction: 0xf7ffbd38
    9c40:			; <UNDEFINED> instruction: 0xe7b8ff99
    9c44:	movwcc	r6, #6187	; 0x182b
    9c48:	ldr	r6, [r4, fp, lsr #32]!
    9c4c:			; <UNDEFINED> instruction: 0x000215b6
    9c50:			; <UNDEFINED> instruction: 0x000215b4
    9c54:	cfldr32mi	mvfx11, [r0], {16}
    9c58:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    9c5c:	b	fecc7c48 <_ZdlPv@@Base+0xfecb77f4>
    9c60:	svclt	0x00182820
    9c64:	rscsle	r2, r8, r9, lsl #16
    9c68:	andle	r2, sp, sl, lsl #16
    9c6c:	andle	r2, r7, r3, lsr #16
    9c70:	andle	r3, r3, r1
    9c74:			; <UNDEFINED> instruction: 0xff7ef7ff
    9c78:	ldclt	0, cr2, [r0, #-0]
    9c7c:	ldclt	0, cr2, [r0, #-4]
    9c80:			; <UNDEFINED> instruction: 0xff78f7ff
    9c84:	ldclt	0, cr2, [r0, #-4]
    9c88:	andcs	r4, r1, r4, lsl #20
    9c8c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    9c90:	andsvs	r4, r3, r3, lsl #8
    9c94:	svclt	0x0000bd10
    9c98:	andeq	r1, r2, r0, lsl r5
    9c9c:	ldrdeq	r1, [r2], -ip
    9ca0:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    9ca4:			; <UNDEFINED> instruction: 0x4605447b
    9ca8:			; <UNDEFINED> instruction: 0x200cb1b0
    9cac:	blx	febc5cce <_ZdlPv@@Base+0xfebb587a>
    9cb0:	strmi	r4, [r6], -r9, lsr #12
    9cb4:	blx	1e47cba <_ZdlPv@@Base+0x1e37866>
    9cb8:	strcs	fp, [r0], #-333	; 0xfffffeb3
    9cbc:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    9cc0:	strmi	r3, [r1], -r1, lsl #8
    9cc4:			; <UNDEFINED> instruction: 0xf7ff4630
    9cc8:	adcmi	pc, r5, #166912	; 0x28c00
    9ccc:			; <UNDEFINED> instruction: 0xf7ffd1f6
    9cd0:	cmplt	r0, r1, asr #31	; <UNPREDICTABLE>
    9cd4:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    9cd8:	stmdami	sl, {r0, r3, r9, fp, lr}
    9cdc:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
    9ce0:			; <UNDEFINED> instruction: 0x4619461a
    9ce4:	stc2l	0, cr15, [r4], #-8
    9ce8:			; <UNDEFINED> instruction: 0xf7ffe7df
    9cec:			; <UNDEFINED> instruction: 0x4630fb35
    9cf0:			; <UNDEFINED> instruction: 0x4630bd70
    9cf4:	blx	febc5d16 <_ZdlPv@@Base+0xfebb58c2>
    9cf8:	b	1447ce4 <_ZdlPv@@Base+0x1437890>
    9cfc:	andeq	lr, r1, r8, asr r1
    9d00:	muleq	r0, r8, r1
    9d04:	ldrdeq	sl, [r0], -lr
    9d08:			; <UNDEFINED> instruction: 0xf7ffb510
    9d0c:	blmi	2c9ba0 <_ZdlPv@@Base+0x2b974c>
    9d10:	tstlt	r0, fp, ror r4
    9d14:	stcmi	13, cr11, [r9], {16}
    9d18:	ldrbtmi	r4, [ip], #-2569	; 0xfffff5f7
    9d1c:	stmdavs	r1!, {r0, r3, fp, lr}
    9d20:	stmdbcc	r1, {r3, r4, r5, r6, sl, lr}
    9d24:	ldmpl	fp, {r0, r5, sp, lr}
    9d28:			; <UNDEFINED> instruction: 0x4619461a
    9d2c:	blx	ffc45d3e <_ZdlPv@@Base+0xffc358ea>
    9d30:	movwcc	r6, #6179	; 0x1823
    9d34:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    9d38:	andeq	lr, r1, ip, ror #1
    9d3c:	andeq	r1, r2, lr, asr #8
    9d40:	muleq	r0, r8, r1
    9d44:	andeq	sl, r0, r8, asr #7
    9d48:			; <UNDEFINED> instruction: 0xf7ffb508
    9d4c:	smlabblt	r0, r3, pc, pc	; <UNPREDICTABLE>
    9d50:	pop	{r3, r8, sl, fp, ip, sp, pc}
    9d54:			; <UNDEFINED> instruction: 0xf7ff4008
    9d58:	svclt	0x0000baff
    9d5c:			; <UNDEFINED> instruction: 0xf7ffb508
    9d60:	tstlt	r0, r9, ror pc	; <UNPREDICTABLE>
    9d64:	pop	{r3, r8, sl, fp, ip, sp, pc}
    9d68:			; <UNDEFINED> instruction: 0xf7ff4008
    9d6c:	svclt	0x0000baf5
    9d70:	svclt	0x00f4f7ff
    9d74:	cfldr32mi	mvfx11, [r2], {112}	; 0x70
    9d78:	ldrbtmi	r4, [ip], #-3346	; 0xfffff2ee
    9d7c:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    9d80:	b	847d6c <_ZdlPv@@Base+0x837918>
    9d84:	tstle	r5, sl, lsl #16
    9d88:	stmiavs	r0!, {r0, r1, r2, sp, lr, pc}
    9d8c:	b	6c7d78 <_ZdlPv@@Base+0x6b7924>
    9d90:	andle	r2, r2, sl, lsl #16
    9d94:	mvnsle	r3, r1
    9d98:	blmi	2f9360 <_ZdlPv@@Base+0x2e8f0c>
    9d9c:	ldrbtmi	r2, [fp], #-10
    9da0:			; <UNDEFINED> instruction: 0xf7f96899
    9da4:	strdcc	lr, [r1], -r0
    9da8:	blmi	23e588 <_ZdlPv@@Base+0x22e134>
    9dac:	stmiapl	fp!, {r3, fp, lr}^
    9db0:	pop	{r3, r4, r5, r6, sl, lr}
    9db4:			; <UNDEFINED> instruction: 0x461a4070
    9db8:			; <UNDEFINED> instruction: 0xf0024619
    9dbc:	svclt	0x0000bbf9
    9dc0:	andeq	r1, r2, lr, ror #7
    9dc4:	andeq	lr, r1, r0, lsl #1
    9dc8:	andeq	r1, r2, sl, asr #7
    9dcc:	muleq	r0, r8, r1
    9dd0:	andeq	sl, r0, r8, asr #4
    9dd4:	blmi	fe59c830 <_ZdlPv@@Base+0xfe58c3dc>
    9dd8:	svcmi	0x00f0e92d
    9ddc:	addlt	r4, r7, sl, ror r4
    9de0:	subsls	pc, r0, #14614528	; 0xdf0000
    9de4:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
    9de8:			; <UNDEFINED> instruction: 0x462844f9
    9dec:	movwls	r6, #22555	; 0x581b
    9df0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9df4:	blx	1047dfa <_ZdlPv@@Base+0x10379a6>
    9df8:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    9dfc:			; <UNDEFINED> instruction: 0xf7f96898
    9e00:	strmi	lr, [r4], -r2, ror #19
    9e04:			; <UNDEFINED> instruction: 0xf006200c
    9e08:	strmi	pc, [r7], -r1, lsl #22
    9e0c:	andscs	r2, r0, r4, lsl #6
    9e10:			; <UNDEFINED> instruction: 0xf7f9603b
    9e14:			; <UNDEFINED> instruction: 0xf8dfe986
    9e18:	movwcs	r8, #548	; 0x224
    9e1c:	eorlt	pc, r0, #14614528	; 0xdf0000
    9e20:	ldrbtmi	r4, [r8], #3720	; 0xe88
    9e24:	ldrbtmi	r4, [fp], #2696	; 0xa88
    9e28:	stmib	r7, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9e2c:	ldrbtmi	r3, [sl], #-1
    9e30:	sfmcs	f1, 1, [r0], #-0
    9e34:	stccs	15, cr11, [r9], {24}
    9e38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9e3c:	tstle	r8, r3, lsl #6
    9e40:	ldrdeq	pc, [r8], -r8
    9e44:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e48:	stccs	6, cr4, [r0], #-16
    9e4c:	stccs	15, cr11, [r9], {24}
    9e50:	stccs	0, cr13, [sp], #-984	; 0xfffffc28
    9e54:	rsb	sp, r1, r8, lsl #2
    9e58:	strtmi	r4, [r8], -r1, lsr #12
    9e5c:	blx	a47e62 <_ZdlPv@@Base+0xa37a0e>
    9e60:			; <UNDEFINED> instruction: 0xf7f968b0
    9e64:			; <UNDEFINED> instruction: 0x4604e9b0
    9e68:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    9e6c:	ldmible	r3!, {r0, r3, r8, r9, fp, sp}^
    9e70:	blcs	30a84 <_ZdlPv@@Base+0x20630>
    9e74:	addshi	pc, lr, r0, asr #32
    9e78:	blcs	91100c <_ZdlPv@@Base+0x900bb8>
    9e7c:	andge	sp, r2, #108, 16	; 0x6c0000
    9e80:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9e84:			; <UNDEFINED> instruction: 0x4710441a
    9e88:	andeq	r0, r0, r3, ror #1
    9e8c:	ldrdeq	r0, [r0], -r1
    9e90:	ldrdeq	r0, [r0], -r1
    9e94:	ldrdeq	r0, [r0], -r1
    9e98:	ldrdeq	r0, [r0], -r1
    9e9c:	ldrdeq	r0, [r0], -r1
    9ea0:	ldrdeq	r0, [r0], -r1
    9ea4:	ldrdeq	r0, [r0], -r1
    9ea8:	ldrdeq	r0, [r0], -r1
    9eac:	ldrdeq	r0, [r0], -r1
    9eb0:			; <UNDEFINED> instruction: 0xffffffab
    9eb4:	andeq	r0, r0, r9, lsl #2
    9eb8:	ldrdeq	r0, [r0], -r1
    9ebc:	ldrdeq	r0, [r0], -r1
    9ec0:	ldrdeq	r0, [r0], -r1
    9ec4:	ldrdeq	r0, [r0], -r1
    9ec8:	ldrdeq	r0, [r0], -r1
    9ecc:	ldrdeq	r0, [r0], -r1
    9ed0:	ldrdeq	r0, [r0], -r1
    9ed4:	ldrdeq	r0, [r0], -r1
    9ed8:	ldrdeq	r0, [r0], -r1
    9edc:	ldrdeq	r0, [r0], -r1
    9ee0:	ldrdeq	r0, [r0], -r1
    9ee4:	ldrdeq	r0, [r0], -r1
    9ee8:	ldrdeq	r0, [r0], -r1
    9eec:	ldrdeq	r0, [r0], -r1
    9ef0:	ldrdeq	r0, [r0], -r1
    9ef4:	ldrdeq	r0, [r0], -r1
    9ef8:	ldrdeq	r0, [r0], -r1
    9efc:	ldrdeq	r0, [r0], -r1
    9f00:	ldrdeq	r0, [r0], -r1
    9f04:	ldrdeq	r0, [r0], -r1
    9f08:	ldrdeq	r0, [r0], -r1
    9f0c:			; <UNDEFINED> instruction: 0xffffffab
    9f10:	ldrdeq	r0, [r0], -r1
    9f14:	ldrdeq	r0, [r0], -r1
    9f18:	andeq	r0, r0, r3, lsl #2
    9f1c:	ldmvs	r8, {r8, r9, fp, ip, pc}
    9f20:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f24:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    9f28:	blcs	25b938 <_ZdlPv@@Base+0x24b4e4>
    9f2c:			; <UNDEFINED> instruction: 0xf1b0d96b
    9f30:	strdle	r3, [pc], -pc	; <UNPREDICTABLE>
    9f34:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    9f38:			; <UNDEFINED> instruction: 0xf7f96899
    9f3c:	andcc	lr, r1, r4, lsr #18
    9f40:	blmi	10fe368 <_ZdlPv@@Base+0x10edf14>
    9f44:			; <UNDEFINED> instruction: 0xf8594843
    9f48:	ldrbtmi	r3, [r8], #-3
    9f4c:			; <UNDEFINED> instruction: 0x4619461a
    9f50:	blx	bc5f62 <_ZdlPv@@Base+0xbb5b0e>
    9f54:	bllt	1af0b68 <_ZdlPv@@Base+0x1ae0714>
    9f58:	ldmdami	pc!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    9f5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9f60:			; <UNDEFINED> instruction: 0x461a4478
    9f64:			; <UNDEFINED> instruction: 0xf0024619
    9f68:	stmdals	r4, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    9f6c:			; <UNDEFINED> instruction: 0xf7f9b108
    9f70:	bmi	ec4470 <_ZdlPv@@Base+0xeb401c>
    9f74:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    9f78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9f7c:	subsmi	r9, sl, r5, lsl #22
    9f80:	ldrtmi	sp, [r8], -r7, asr #2
    9f84:	pop	{r0, r1, r2, ip, sp, pc}
    9f88:			; <UNDEFINED> instruction: 0xf7ff8ff0
    9f8c:			; <UNDEFINED> instruction: 0xe7ecfef3
    9f90:	andcs	r4, sl, r3, lsr fp
    9f94:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    9f98:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f9c:	mvnle	r3, r1
    9fa0:	ldmdami	r0!, {r0, r1, r3, r5, r8, r9, fp, lr}
    9fa4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    9fa8:			; <UNDEFINED> instruction: 0x461a4478
    9fac:			; <UNDEFINED> instruction: 0xf0024619
    9fb0:			; <UNDEFINED> instruction: 0xe7dafaff
    9fb4:			; <UNDEFINED> instruction: 0xf7ff4628
    9fb8:			; <UNDEFINED> instruction: 0x4682fabd
    9fbc:	stmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fc0:	andcs	r2, sl, #0, 2
    9fc4:	andls	r6, r1, r1
    9fc8:			; <UNDEFINED> instruction: 0xf7f94650
    9fcc:	blls	84164 <_ZdlPv@@Base+0x73d10>
    9fd0:			; <UNDEFINED> instruction: 0xf1a0681a
    9fd4:	strmi	r4, [r1], -r0, lsl #6
    9fd8:			; <UNDEFINED> instruction: 0xf383fab3
    9fdc:	bcs	c550 <__printf_chk@plt+0x9188>
    9fe0:	movwcs	fp, #7960	; 0x1f18
    9fe4:	blmi	6b64f8 <_ZdlPv@@Base+0x6a60a4>
    9fe8:			; <UNDEFINED> instruction: 0xf8594658
    9fec:	ldrmi	r3, [sl], -r3
    9ff0:			; <UNDEFINED> instruction: 0xf0024619
    9ff4:	smlabbcs	r0, sp, sl, pc	; <UNPREDICTABLE>
    9ff8:			; <UNDEFINED> instruction: 0xf7ff4638
    9ffc:	ldrbmi	pc, [r0], -r9, lsl #20	; <UNPREDICTABLE>
    a000:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a004:			; <UNDEFINED> instruction: 0x212de738
    a008:			; <UNDEFINED> instruction: 0xf7ff4628
    a00c:			; <UNDEFINED> instruction: 0x4654fa51
    a010:			; <UNDEFINED> instruction: 0xf7f9e72a
    a014:			; <UNDEFINED> instruction: 0x4638e8be
    a018:	blx	746038 <_ZdlPv@@Base+0x735be4>
    a01c:	tstlt	r8, r4, lsl #16
    a020:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a024:	ldm	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a028:	svclt	0x0000e7f8
    a02c:	andeq	lr, r1, r0, lsr #32
    a030:	andeq	r0, r0, ip, lsr r1
    a034:	andeq	lr, r1, r4, lsl r0
    a038:	andeq	r1, r2, lr, ror #6
    a03c:	andeq	r1, r2, r6, asr #6
    a040:	ldrdeq	sl, [r0], -r6
    a044:	andeq	r1, r2, r0, asr #6
    a048:	andeq	r1, r2, sl, lsr r3
    a04c:	andeq	r1, r2, r2, lsr r2
    a050:	muleq	r0, r8, r1
    a054:	andeq	sl, r0, lr, lsr #1
    a058:	strheq	sl, [r0], -r4
    a05c:	andeq	sp, r1, r6, lsl #29
    a060:	ldrdeq	r1, [r2], -r4
    a064:	andeq	sl, r0, r0, asr r0
    a068:			; <UNDEFINED> instruction: 0x4605b5f8
    a06c:	ldrbtmi	r4, [pc], #-3875	; a074 <__printf_chk@plt+0x6cac>
    a070:	andcs	fp, ip, r0, asr #3
    a074:			; <UNDEFINED> instruction: 0xf9caf006
    a078:	strmi	r4, [r6], -r9, lsr #12
    a07c:			; <UNDEFINED> instruction: 0xf994f7ff
    a080:	strcs	fp, [r0], #-349	; 0xfffffea3
    a084:	blx	1fc808a <_ZdlPv@@Base+0x1fb7c36>
    a088:	strmi	r3, [r1], -r1, lsl #8
    a08c:			; <UNDEFINED> instruction: 0xf7ff4630
    a090:	adcmi	pc, r5, #3129344	; 0x2fc000
    a094:			; <UNDEFINED> instruction: 0x07ebd1f6
    a098:			; <UNDEFINED> instruction: 0xf7ffd411
    a09c:	ldrsblt	pc, [r0, #-219]	; 0xffffff25	; <UNPREDICTABLE>
    a0a0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    a0a4:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
    a0a8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    a0ac:			; <UNDEFINED> instruction: 0x4619461a
    a0b0:	blx	1fc60c0 <_ZdlPv@@Base+0x1fb5c6c>
    a0b4:			; <UNDEFINED> instruction: 0xf7ffe7dd
    a0b8:	ldrtmi	pc, [r0], -pc, asr #18	; <UNPREDICTABLE>
    a0bc:			; <UNDEFINED> instruction: 0xf7ffbdf8
    a0c0:	stmdavs	r3, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    a0c4:	blcs	5b8dc <_ZdlPv@@Base+0x4b488>
    a0c8:	stmiavs	r0!, {r0, r1, r2, fp, ip, lr, pc}
    a0cc:			; <UNDEFINED> instruction: 0xf7f9b108
    a0d0:	strtmi	lr, [r0], -lr, lsl #17
    a0d4:			; <UNDEFINED> instruction: 0xf9bef006
    a0d8:	blmi	28405c <_ZdlPv@@Base+0x273c08>
    a0dc:	ldmpl	fp!, {r1, r3, fp, lr}^
    a0e0:			; <UNDEFINED> instruction: 0x461a4478
    a0e4:			; <UNDEFINED> instruction: 0xf0024619
    a0e8:	stmiavs	r0!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
    a0ec:	mvnle	r2, r0, lsl #16
    a0f0:	ldrtmi	lr, [r0], -pc, ror #15
    a0f4:			; <UNDEFINED> instruction: 0xf9aef006
    a0f8:	ldmda	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0fc:	andeq	sp, r1, lr, lsl #27
    a100:	muleq	r0, r8, r1
    a104:	andeq	sl, r0, r2, lsl r0
    a108:	andeq	sl, r0, r8
    a10c:			; <UNDEFINED> instruction: 0xf7ffb510
    a110:	bmi	4c9a9c <_ZdlPv@@Base+0x4b9648>
    a114:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a118:			; <UNDEFINED> instruction: 0xb1b34604
    a11c:	strle	r0, [r4], #-2011	; 0xfffff825
    a120:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    a124:	strtmi	fp, [r0], -r8, ror #2
    a128:	blmi	379570 <_ZdlPv@@Base+0x36911c>
    a12c:	ldmpl	r3, {r0, r2, r3, fp, lr}^
    a130:			; <UNDEFINED> instruction: 0x461a4478
    a134:			; <UNDEFINED> instruction: 0xf0024619
    a138:			; <UNDEFINED> instruction: 0xf7fff9eb
    a13c:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    a140:			; <UNDEFINED> instruction: 0xf7ffd1f1
    a144:	strtmi	pc, [r0], -r9, lsl #18
    a148:	blmi	179590 <_ZdlPv@@Base+0x16913c>
    a14c:	ldmpl	r3, {r1, r2, fp, lr}^
    a150:			; <UNDEFINED> instruction: 0x461a4478
    a154:			; <UNDEFINED> instruction: 0xf0024619
    a158:	ubfx	pc, fp, #19, #2
    a15c:	andeq	sp, r1, r8, ror #25
    a160:	muleq	r0, r8, r1
    a164:	andeq	sl, r0, r4
    a168:	ldrdeq	r9, [r0], -r0
    a16c:	blmi	e9ca58 <_ZdlPv@@Base+0xe8c604>
    a170:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    a174:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    a178:	ldcmi	6, cr4, [r8], #-20	; 0xffffffec
    a17c:	movwls	r6, #47131	; 0xb81b
    a180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a184:	blx	19c8188 <_ZdlPv@@Base+0x19b7d34>
    a188:			; <UNDEFINED> instruction: 0xf1a0447c
    a18c:	blcs	3caf20 <_ZdlPv@@Base+0x3baacc>
    a190:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a194:	cdpcs	0, 1, cr15, cr15, cr3, {0}
    a198:	ldmdaeq	r2!, {r3, fp}
    a19c:	ldmdaeq	r9!, {r3, fp}
    a1a0:	stmdaeq	r8, {r3, fp}
    a1a4:	stcge	13, cr4, [r6, #-32]	; 0xffffffe0
    a1a8:	strtmi	r4, [r8], -r1, lsl #12
    a1ac:			; <UNDEFINED> instruction: 0xf842f002
    a1b0:	stmdami	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
    a1b4:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
    a1b8:			; <UNDEFINED> instruction: 0x461a4478
    a1bc:			; <UNDEFINED> instruction: 0xf9a8f002
    a1c0:	blmi	95ca6c <_ZdlPv@@Base+0x94c618>
    a1c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1c8:	blls	2e4238 <_ZdlPv@@Base+0x2d3de4>
    a1cc:	teqle	lr, sl, asr r0
    a1d0:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    a1d4:	blx	1e481da <_ZdlPv@@Base+0x1e37d86>
    a1d8:			; <UNDEFINED> instruction: 0xf7ff9004
    a1dc:	andls	pc, r3, r5, ror fp	; <UNPREDICTABLE>
    a1e0:	blx	1cc81e6 <_ZdlPv@@Base+0x1cb7d92>
    a1e4:	ldrdcs	lr, [r3, -sp]
    a1e8:	strtmi	r4, [r8], -r3, lsl #12
    a1ec:	blx	1461fa <_ZdlPv@@Base+0x135da6>
    a1f0:	strtmi	lr, [r8], -r6, ror #15
    a1f4:	blx	ffa46200 <_ZdlPv@@Base+0xffa35dac>
    a1f8:			; <UNDEFINED> instruction: 0xf7ffe7e2
    a1fc:	strmi	pc, [r1], -r5, ror #22
    a200:			; <UNDEFINED> instruction: 0xf0014628
    a204:	ldrb	pc, [fp, r5, lsr #22]	; <UNPREDICTABLE>
    a208:	blx	17c820e <_ZdlPv@@Base+0x17b7dba>
    a20c:			; <UNDEFINED> instruction: 0xf7ff9005
    a210:	andls	pc, r3, fp, asr fp	; <UNPREDICTABLE>
    a214:			; <UNDEFINED> instruction: 0xf7ff9004
    a218:	andls	pc, r3, r7, asr fp	; <UNPREDICTABLE>
    a21c:	blx	1548222 <_ZdlPv@@Base+0x1537dce>
    a220:	andcc	lr, r3, #3620864	; 0x374000
    a224:	andls	r9, r0, r5, lsl #18
    a228:			; <UNDEFINED> instruction: 0xf0014628
    a22c:			; <UNDEFINED> instruction: 0xe7c7faf9
    a230:	blx	12c8236 <_ZdlPv@@Base+0x12b7de2>
    a234:			; <UNDEFINED> instruction: 0xf7ff9004
    a238:	andls	pc, r3, r7, asr #22
    a23c:	blx	1148242 <_ZdlPv@@Base+0x1137dee>
    a240:	ldrdcs	lr, [r3, -sp]
    a244:	strtmi	r4, [r8], -r3, lsl #12
    a248:	blx	ff0c6254 <_ZdlPv@@Base+0xff0b5e00>
    a24c:			; <UNDEFINED> instruction: 0xf7f8e7b8
    a250:	svclt	0x0000efa0
    a254:	andeq	sp, r1, ip, lsl #25
    a258:	andeq	r0, r0, ip, lsr r1
    a25c:	andeq	sp, r1, r4, ror ip
    a260:	muleq	r0, r8, r1
    a264:	andeq	r9, r0, r0, lsr #31
    a268:	andeq	sp, r1, r8, lsr ip
    a26c:	strdlt	fp, [r3], r0
    a270:			; <UNDEFINED> instruction: 0xf9f0f7ff
    a274:	ldrbtmi	r4, [sp], #-3497	; 0xfffff257
    a278:	movteq	pc, #12704	; 0x31a0	; <UNPREDICTABLE>
    a27c:	blcs	c5ba94 <_ZdlPv@@Base+0xc4b640>
    a280:	ldm	pc, {r0, r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a284:	addseq	pc, sl, r3, lsl r0	; <UNPREDICTABLE>
    a288:	subeq	r0, sp, r2, lsr r0
    a28c:	eorseq	r0, r2, r7, lsl #2
    a290:	eorseq	r0, r2, r2, lsr r0
    a294:	eorseq	r0, r2, r2, lsr r0
    a298:	eorseq	r0, r2, r2, lsr r0
    a29c:	eorseq	r0, r2, r2, lsr r0
    a2a0:	eorseq	r0, r2, r0, ror r0
    a2a4:	eorseq	r0, r2, r2, lsr r0
    a2a8:	eorseq	r0, r2, r2, lsr r0
    a2ac:	eorseq	r0, r2, r2, lsr r0
    a2b0:	eorseq	r0, r2, r2, lsr r0
    a2b4:	eorseq	r0, r2, r2, lsr r0
    a2b8:	eorseq	r0, r2, r2, lsr r0
    a2bc:	eorseq	r0, r2, r2, lsr r0
    a2c0:	rsbseq	r0, r5, r2, lsr r0
    a2c4:	adcseq	r0, r6, r2, lsr r0
    a2c8:	subeq	r0, sp, r2, lsr r0
    a2cc:	eorseq	r0, r2, fp, asr #1
    a2d0:	eorseq	r0, r2, r2, lsr r0
    a2d4:	eorseq	r0, r2, r2, lsr r0
    a2d8:	ldrshteq	r0, [r2], -lr
    a2dc:	eorseq	r0, r2, r2, lsr r0
    a2e0:	eorseq	r0, r2, r0, ror r0
    a2e4:	eorseq	r0, r2, r2, lsr r0
    a2e8:			; <UNDEFINED> instruction: 0xf7ff0091
    a2ec:	cdpmi	15, 8, cr15, cr12, cr15, {0}
    a2f0:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    a2f4:	stmvs	r2, {r0, r2, r9, sl, lr}
    a2f8:	ldmdbvs	r0!, {r0, r5, r9, sl, lr}^
    a2fc:	stmdavs	r4, {r1, r2, r4, r5, r6, fp, sp, lr}
    a300:	stmiavs	r4!, {r9, sl, ip, pc}^
    a304:	strtmi	r4, [r8], -r0, lsr #15
    a308:	blx	16c830e <_ZdlPv@@Base+0x16b7eba>
    a30c:	smlatblt	r8, r8, r8, r6
    a310:	svc	0x006cf7f8
    a314:	andlt	r4, r3, r8, lsr #12
    a318:	ldrhtmi	lr, [r0], #141	; 0x8d
    a31c:	ldmlt	sl, {r1, r2, ip, sp, lr, pc}
    a320:	svcmi	0x00802002
    a324:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    a328:	ldrbtmi	r4, [pc], #-1569	; a330 <__printf_chk@plt+0x6f68>
    a32c:	strmi	r6, [r6], -r3, asr #16
    a330:	ldmdbvs	r8!, {r1, r7, fp, sp, lr}^
    a334:	stmdavs	r4, {r0, r1, r2, r3, r4, r5, r6, fp, sp, lr}
    a338:	stmiavs	r4!, {r8, r9, sl, ip, pc}^
    a33c:	ldmdavs	r3!, {r5, r7, r8, r9, sl, lr}^
    a340:			; <UNDEFINED> instruction: 0xf0002b00
    a344:	blmi	1e2a6bc <_ZdlPv@@Base+0x1e1a268>
    a348:	ldrbtmi	r6, [fp], #-2224	; 0xfffff750
    a34c:	stmdavs	r1, {r1, r3, r4, r6, fp, sp, lr}
    a350:	strmi	r6, [fp], #-2195	; 0xfffff76d
    a354:			; <UNDEFINED> instruction: 0xf7f86093
    a358:	ldrtmi	lr, [r0], -sl, asr #30
    a35c:	pop	{r0, r1, ip, sp, pc}
    a360:			; <UNDEFINED> instruction: 0xf00640f0
    a364:	mrcmi	8, 3, fp, cr1, cr7, {3}
    a368:	mrc2	7, 6, pc, cr0, cr15, {7}
    a36c:			; <UNDEFINED> instruction: 0xe7c0447e
    a370:	stclmi	0, cr2, [pc, #-16]!	; a368 <__printf_chk@plt+0x6fa0>
    a374:	ldc2	7, cr15, [r4], {255}	; 0xff
    a378:	ldrbtmi	r2, [sp], #-353	; 0xfffffe9f
    a37c:	strmi	r6, [r4], -r3, asr #16
    a380:	stmdavs	lr!, {r3, r5, r6, r8, fp, sp, lr}^
    a384:	stmdavs	r5, {r1, r5, r7, fp, sp, lr}
    a388:	stmiavs	sp!, {r9, sl, ip, pc}^
    a38c:	strtmi	r4, [r0], -r8, lsr #15
    a390:	blx	5c8396 <_ZdlPv@@Base+0x5b7f42>
    a394:	smlatblt	r8, r0, r8, r6
    a398:	svc	0x0028f7f8
    a39c:	andlt	r4, r3, r0, lsr #12
    a3a0:	ldrhtmi	lr, [r0], #141	; 0x8d
    a3a4:	ldmdalt	r6, {r1, r2, ip, sp, lr, pc}^
    a3a8:	stclmi	0, cr2, [r2, #-4]!
    a3ac:	mrc2	7, 2, pc, cr12, cr15, {7}
    a3b0:	ldrbtmi	r2, [sp], #-372	; 0xfffffe8c
    a3b4:	strmi	r6, [r4], -r3, asr #16
    a3b8:	andcs	lr, r1, r2, ror #15
    a3bc:			; <UNDEFINED> instruction: 0xf7ff4e5e
    a3c0:	cmpcs	r3, r3, asr lr	; <UNPREDICTABLE>
    a3c4:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    a3c8:	strmi	r6, [r4], -r3, asr #16
    a3cc:	ldmdbvs	r0!, {r1, r7, fp, sp, lr}^
    a3d0:	strls	r6, [r0, -r6, lsl #16]
    a3d4:			; <UNDEFINED> instruction: 0x47b068f6
    a3d8:	blcs	2456c <_ZdlPv@@Base+0x14118>
    a3dc:	addhi	pc, r6, r0
    a3e0:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    a3e4:	ldmdavs	sl, {r5, r7, fp, sp, lr}^
    a3e8:	ldmvs	r3, {r0, fp, sp, lr}
    a3ec:	addsvs	r4, r3, fp, lsl #8
    a3f0:	ldrdcs	lr, [r1], -r2
    a3f4:			; <UNDEFINED> instruction: 0xf7ff4e52
    a3f8:	msrcs	SPSR_xc, r3, asr ip
    a3fc:	ldmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    a400:	strmi	r6, [r4], -r3, asr #16
    a404:	ldmdbvs	r0!, {r1, r7, fp, sp, lr}^
    a408:	strls	r6, [r0, -r6, lsl #16]
    a40c:			; <UNDEFINED> instruction: 0x47b068f6
    a410:	blcs	245a4 <_ZdlPv@@Base+0x14150>
    a414:	blmi	12fe5a0 <_ZdlPv@@Base+0x12ee14c>
    a418:			; <UNDEFINED> instruction: 0xe7e3447b
    a41c:			; <UNDEFINED> instruction: 0xf9b2f7ff
    a420:	svcvc	0x007af5b0
    a424:	stmdble	r6, {r2, r9, sl, lr}^
    a428:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    a42c:	ldmibvs	sp, {r0, r1, r3, r4, r6, fp, sp, lr}^
    a430:	strtmi	fp, [r8], -sp, lsr #2
    a434:			; <UNDEFINED> instruction: 0xf968f001
    a438:			; <UNDEFINED> instruction: 0xf0064628
    a43c:	andscs	pc, ip, fp, lsl #16
    a440:			; <UNDEFINED> instruction: 0xffe4f005
    a444:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    a448:	ldmibvs	r9, {r0, r1, r3, r4, r6, fp, sp, lr}
    a44c:			; <UNDEFINED> instruction: 0xf0014605
    a450:	blmi	10089cc <_ZdlPv@@Base+0xff8578>
    a454:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a458:	ldfmis	f6, [lr, #-820]!	; 0xfffffccc
    a45c:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a460:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    a464:			; <UNDEFINED> instruction: 0xf7ff4798
    a468:	stmdavs	fp!, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}^
    a46c:	strtmi	r6, [r0], #-2200	; 0xfffff768
    a470:			; <UNDEFINED> instruction: 0xf7ff6098
    a474:	stmiblt	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    a478:	pop	{r0, r1, ip, sp, pc}
    a47c:			; <UNDEFINED> instruction: 0xf7fe40f0
    a480:	andcs	fp, r2, fp, ror #30
    a484:			; <UNDEFINED> instruction: 0xf7ff4d34
    a488:	msrcs	SPSR_fs, fp, lsl #24
    a48c:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a490:	ldrb	r4, [r5, -r4, lsl #12]!
    a494:	ldrbtmi	r4, [ip], #-3121	; 0xfffff3cf
    a498:	ldmibvs	r8, {r0, r1, r5, r6, fp, sp, lr}^
    a49c:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    a4a0:	stmdavs	r1!, {r5, r6, r8, fp, sp, lr}^
    a4a4:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    a4a8:			; <UNDEFINED> instruction: 0xf7ff4798
    a4ac:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    a4b0:	andlt	sp, r3, r2, ror #1
    a4b4:			; <UNDEFINED> instruction: 0xf5c0bdf0
    a4b8:			; <UNDEFINED> instruction: 0xf644717a
    a4bc:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    a4c0:	stcmi	3, cr0, [r7, #-392]!	; 0xfffffe78
    a4c4:	ldrbtmi	r0, [sp], #-1033	; 0xfffffbf7
    a4c8:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    a4cc:	ldmibvs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}^
    a4d0:			; <UNDEFINED> instruction: 0xf0010989
    a4d4:	stmdavs	r9!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    a4d8:	blmi	8c43dc <_ZdlPv@@Base+0x8b3f88>
    a4dc:	stmiapl	fp!, {r1, r5, fp, lr}^
    a4e0:			; <UNDEFINED> instruction: 0x461a4478
    a4e4:			; <UNDEFINED> instruction: 0xf0024619
    a4e8:	ldr	pc, [r4, r3, ror #16]
    a4ec:	ldmdami	pc, {r0, r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    a4f0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    a4f4:			; <UNDEFINED> instruction: 0x4619461a
    a4f8:			; <UNDEFINED> instruction: 0xf85af002
    a4fc:	blmi	6842c4 <_ZdlPv@@Base+0x673e70>
    a500:	stmiapl	fp!, {r0, r1, r3, r4, fp, lr}^
    a504:			; <UNDEFINED> instruction: 0x461a4478
    a508:			; <UNDEFINED> instruction: 0xf0024619
    a50c:			; <UNDEFINED> instruction: 0xe71af851
    a510:			; <UNDEFINED> instruction: 0xf0054628
    a514:			; <UNDEFINED> instruction: 0xf7f8ff9f
    a518:	ldrb	lr, [r9, r2, asr #28]!
    a51c:	andeq	sp, r1, r6, lsl #23
    a520:	andeq	r0, r2, r8, ror lr
    a524:	andeq	r0, r2, lr, lsr lr
    a528:	andeq	r0, r2, lr, lsl lr
    a52c:	strdeq	r0, [r2], -ip
    a530:	andeq	r0, r2, lr, ror #27
    a534:			; <UNDEFINED> instruction: 0x00020db6
    a538:	andeq	r0, r2, r4, lsr #27
    a53c:	andeq	r0, r2, r6, lsl #27
    a540:	andeq	r0, r2, ip, ror #26
    a544:	andeq	r0, r2, r0, asr sp
    a548:	andeq	r0, r2, lr, lsr sp
    a54c:	andeq	r0, r2, r2, lsr #26
    a550:	andeq	r0, r2, r4, lsl sp
    a554:	andeq	r0, r2, ip, lsl #26
    a558:	ldrdeq	r0, [r2], -ip
    a55c:	ldrdeq	r0, [r2], -r2
    a560:	andeq	r0, r2, r2, lsr #25
    a564:	muleq	r0, r8, r1
    a568:	muleq	r0, r4, fp
    a56c:	andeq	r9, r0, r2, lsl #23
    a570:	andeq	r9, r0, r0, ror fp
    a574:	blmi	fe01cf78 <_ZdlPv@@Base+0xfe00cb24>
    a578:	push	{r1, r3, r4, r5, r6, sl, lr}
    a57c:	strdlt	r4, [r8], r0
    a580:	svcmi	0x007e58d3
    a584:	movwls	r6, #30747	; 0x781b
    a588:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a58c:			; <UNDEFINED> instruction: 0xf9b6f7ff
    a590:	stmdavc	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    a594:			; <UNDEFINED> instruction: 0xf1a14604
    a598:	blcs	bcb2b8 <_ZdlPv@@Base+0xbbae64>
    a59c:	ldm	pc, {r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    a5a0:	strbcc	pc, [r7, -r3]	; <UNPREDICTABLE>
    a5a4:			; <UNDEFINED> instruction: 0x37373754
    a5a8:			; <UNDEFINED> instruction: 0x37373737
    a5ac:	eorsvs	r3, r7, #14417920	; 0xdc0000
    a5b0:	ldrcc	r3, [r7, -r9, ror #14]!
    a5b4:			; <UNDEFINED> instruction: 0x37373775
    a5b8:			; <UNDEFINED> instruction: 0x37373737
    a5bc:			; <UNDEFINED> instruction: 0x37373737
    a5c0:			; <UNDEFINED> instruction: 0x37963737
    a5c4:			; <UNDEFINED> instruction: 0x37371837
    a5c8:			; <UNDEFINED> instruction: 0x37373737
    a5cc:	cdpge	7, 10, cr3, cr10, cr0, {1}
    a5d0:	stmdami	fp!, {r5, fp, ip, sp, pc}^
    a5d4:	ldrbtmi	r4, [r8], #-2923	; 0xfffff495
    a5d8:			; <UNDEFINED> instruction: 0x461a58fb
    a5dc:			; <UNDEFINED> instruction: 0xf0014619
    a5e0:			; <UNDEFINED> instruction: 0xf7ffff97
    a5e4:	orrlt	pc, r0, r7, lsr fp	; <UNPREDICTABLE>
    a5e8:	strtmi	r2, [r0], -r0, lsl #10
    a5ec:	ldcl	7, cr15, [lr, #992]!	; 0x3e0
    a5f0:	blmi	185cf8c <_ZdlPv@@Base+0x184cb38>
    a5f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a5f8:	blls	1e4668 <_ZdlPv@@Base+0x1d4214>
    a5fc:			; <UNDEFINED> instruction: 0xf040405a
    a600:			; <UNDEFINED> instruction: 0x462880b7
    a604:	pop	{r3, ip, sp, pc}
    a608:			; <UNDEFINED> instruction: 0xf7fe81f0
    a60c:	strb	pc, [fp, r5, lsr #29]!	; <UNPREDICTABLE>
    a610:	strcs	sl, [r0, #-3586]	; 0xfffff1fe
    a614:			; <UNDEFINED> instruction: 0xf0014630
    a618:	blmi	16c9e74 <_ZdlPv@@Base+0x16b9a20>
    a61c:			; <UNDEFINED> instruction: 0x4631485b
    a620:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    a624:			; <UNDEFINED> instruction: 0xf001461a
    a628:			; <UNDEFINED> instruction: 0xf7ffff9b
    a62c:	ldrb	pc, [ip, r3, lsr #21]	; <UNPREDICTABLE>
    a630:			; <UNDEFINED> instruction: 0xf838f7ff
    a634:	stmdacs	r0, {r0, r2, r9, sl, lr}
    a638:	addhi	pc, r5, r0
    a63c:	blx	13c8640 <_ZdlPv@@Base+0x13b81ec>
    a640:			; <UNDEFINED> instruction: 0xf7f84628
    a644:	strcs	lr, [r0, #-3540]	; 0xfffff22c
    a648:	ldclmi	7, cr14, [r1, #-828]	; 0xfffffcc4
    a64c:	stmdavs	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a650:			; <UNDEFINED> instruction: 0xf898f7ff
    a654:	ldmdavs	sl, {r0, r1, r3, r5, r6, fp, sp, lr}^
    a658:	ldmdbvs	r9, {r4, r5, r8, sp, lr}
    a65c:	svclt	0x00044291
    a660:	tstvs	sl, r0, lsl #4
    a664:	blmi	1304560 <_ZdlPv@@Base+0x12f410c>
    a668:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a66c:			; <UNDEFINED> instruction: 0xf88af7ff
    a670:	ldr	r6, [r6, r8, ror #2]!
    a674:	strcs	r4, [r0, #-2883]	; 0xfffff4bd
    a678:	ldmpl	fp!, {r0, r1, r2, r6, fp, lr}^
    a67c:			; <UNDEFINED> instruction: 0x461a4478
    a680:			; <UNDEFINED> instruction: 0xf0014619
    a684:			; <UNDEFINED> instruction: 0xf7ffff45
    a688:			; <UNDEFINED> instruction: 0xe7aefa75
    a68c:			; <UNDEFINED> instruction: 0xf80af7ff
    a690:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    a694:	bcs	24d04 <_ZdlPv@@Base+0x148b0>
    a698:	ldclle	6, cr4, [sp, #-20]	; 0xffffffec
    a69c:	ldmdavs	pc, {r1, r2, r3, r4, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    a6a0:	ldrdhi	pc, [r0], -r6
    a6a4:	suble	r2, r3, r0, lsl #16
    a6a8:	andcs	r4, r7, #999424	; 0xf4000
    a6ac:			; <UNDEFINED> instruction: 0xf7f84479
    a6b0:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
    a6b4:			; <UNDEFINED> instruction: 0xf8d8d13c
    a6b8:	ldrtmi	r8, [sl], -ip, lsr #32
    a6bc:	cmncs	r0, #48, 12	; 0x3000000
    a6c0:	strbmi	r4, [r0, r9, lsr #12]
    a6c4:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    a6c8:	ldc	7, cr15, [r0, #992]	; 0x3e0
    a6cc:			; <UNDEFINED> instruction: 0xf7ffe78d
    a6d0:	andls	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    a6d4:			; <UNDEFINED> instruction: 0xf912f7ff
    a6d8:	stmdbls	r1, {r1, r4, r5, r8, r9, fp, lr}
    a6dc:			; <UNDEFINED> instruction: 0x4605447b
    a6e0:	ldmdbvs	r8, {r1, r9, sl, lr}^
    a6e4:	cdp2	0, 5, cr15, cr0, cr0, {0}
    a6e8:			; <UNDEFINED> instruction: 0xf43f2d00
    a6ec:	qsub16mi	sl, r8, sl
    a6f0:	ldcl	7, cr15, [ip, #-992]!	; 0xfffffc20
    a6f4:	stmdami	ip!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    a6f8:	ldrbtmi	r4, [r8], #-2850	; 0xfffff4de
    a6fc:			; <UNDEFINED> instruction: 0xf7ffe76c
    a700:	strmi	pc, [r5], -r9, lsr #21
    a704:			; <UNDEFINED> instruction: 0xf47f2800
    a708:			; <UNDEFINED> instruction: 0xf7feaf70
    a70c:	strcs	pc, [r1, #-3621]	; 0xfffff1db
    a710:			; <UNDEFINED> instruction: 0xf7ffe76b
    a714:	bmi	988ae8 <_ZdlPv@@Base+0x978694>
    a718:	ldrbtmi	r2, [sl], #-885	; 0xfffffc8b
    a71c:	strmi	r4, [r1], -r5, lsl #12
    a720:	ldmdavs	r2, {r4, r6, r8, fp, sp, lr}^
    a724:	bvs	feda4744 <_ZdlPv@@Base+0xfed942f0>
    a728:	stccs	7, cr4, [r0, #-704]	; 0xfffffd40
    a72c:	smmls	r8, pc, r1, sp	; <UNPREDICTABLE>
    a730:	ldrdhi	pc, [r8], -r8	; <UNPREDICTABLE>
    a734:			; <UNDEFINED> instruction: 0x4630463a
    a738:			; <UNDEFINED> instruction: 0x46292370
    a73c:	stccs	7, cr4, [r0, #-768]	; 0xfffffd00
    a740:	svcge	0x0052f43f
    a744:	blmi	404644 <_ZdlPv@@Base+0x3f41f0>
    a748:	ldmpl	fp!, {r0, r3, r4, fp, lr}^
    a74c:			; <UNDEFINED> instruction: 0x461a4478
    a750:			; <UNDEFINED> instruction: 0xf0014619
    a754:	strb	pc, [r8, -r5, lsl #30]	; <UNPREDICTABLE>
    a758:	ldmdami	r6, {r1, r3, r8, r9, fp, lr}
    a75c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    a760:			; <UNDEFINED> instruction: 0x4619461a
    a764:	cdp2	0, 13, cr15, cr4, cr1, {0}
    a768:			; <UNDEFINED> instruction: 0xf43f2d00
    a76c:			; <UNDEFINED> instruction: 0xe7a9af3d
    a770:	stc	7, cr15, [lr, #-992]	; 0xfffffc20
    a774:	andeq	sp, r1, r4, lsl #17
    a778:	andeq	r0, r0, ip, lsr r1
    a77c:	andeq	sp, r1, ip, ror #16
    a780:	andeq	r9, r0, r2, asr #23
    a784:	muleq	r0, r8, r1
    a788:	andeq	sp, r1, r8, lsl #16
    a78c:	strdeq	r9, [r0], -lr
    a790:	andeq	r0, r2, ip, lsl fp
    a794:	andeq	r0, r2, r0, lsl #22
    a798:	andeq	r9, r0, r4, asr fp
    a79c:	ldrdeq	r0, [r2], -r6
    a7a0:	andeq	r9, r0, ip, ror #22
    a7a4:	andeq	r0, r2, ip, lsl #21
    a7a8:			; <UNDEFINED> instruction: 0x00009aba
    a7ac:	andeq	r0, r2, lr, asr #20
    a7b0:	andeq	r9, r0, r8, lsr #20
    a7b4:	andeq	r9, r0, sl, lsl #21
    a7b8:	svcmi	0x00f0e92d
    a7bc:			; <UNDEFINED> instruction: 0xf8df4604
    a7c0:	addlt	r5, r9, r0, ror r8
    a7c4:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7c8:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    a7cc:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7d0:			; <UNDEFINED> instruction: 0xf8df2100
    a7d4:	stmdapl	r8!, {r3, r5, r6, fp, sp, lr}
    a7d8:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    a7dc:	andls	r6, r7, r0, lsl #16
    a7e0:	andeq	pc, r0, pc, asr #32
    a7e4:	mulsvs	sl, r9, r1
    a7e8:	bcs	b68878 <_ZdlPv@@Base+0xb58424>
    a7ec:	bichi	pc, r4, r0, asr #32
    a7f0:	bcs	28980 <_ZdlPv@@Base+0x1852c>
    a7f4:	bichi	pc, r0, r0, asr #32
    a7f8:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    a7fc:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    a800:			; <UNDEFINED> instruction: 0x4620609a
    a804:			; <UNDEFINED> instruction: 0xf930f7ff
    a808:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a80c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a810:			; <UNDEFINED> instruction: 0xf7feb10b
    a814:	strhtcs	pc, [r0], -fp	; <UNPREDICTABLE>
    a818:	stmdapl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a81c:	ldc2l	0, cr15, [r6, #20]!
    a820:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    a824:	strcs	r4, [r0], #-1149	; 0xfffffb83
    a828:	rsbvs	r4, sl, r2, lsl #12
    a82c:			; <UNDEFINED> instruction: 0x201c58f7
    a830:	ldrdhi	pc, [r0], -r7
    a834:	stc2l	0, cr15, [sl, #20]!
    a838:	ldmdavs	pc!, {r1, r3, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    a83c:			; <UNDEFINED> instruction: 0xf8c04603
    a840:	andsvs	r8, ip, r8, lsl r0
    a844:	orrsvs	r2, r3, ip, lsl r0
    a848:	stc2l	0, cr15, [r0, #20]!
    a84c:			; <UNDEFINED> instruction: 0xf04f686b
    a850:	strdvs	r3, [r7, pc]
    a854:	stmib	r3, {r2, sp, lr}^
    a858:	stmib	r3, {sl, sp}^
    a85c:	bicsvs	r2, r8, r2, lsl #4
    a860:	strmi	lr, [r4], #-2499	; 0xfffff63d
    a864:			; <UNDEFINED> instruction: 0xf9a2f7ff
    a868:			; <UNDEFINED> instruction: 0xf0001c42
    a86c:	ldmdacs	r8!, {r0, r2, r3, r5, r7, r8, pc}^
    a870:	bichi	pc, r3, r0, asr #32
    a874:			; <UNDEFINED> instruction: 0xf842f7ff
    a878:	strmi	r7, [r4], -r3, lsl #16
    a87c:			; <UNDEFINED> instruction: 0xf0402b54
    a880:			; <UNDEFINED> instruction: 0x462081b1
    a884:	ldc	7, cr15, [r2], #992	; 0x3e0
    a888:			; <UNDEFINED> instruction: 0xf838f7ff
    a88c:			; <UNDEFINED> instruction: 0x37c0f8df
    a890:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a894:	bcs	1c0ac <_ZdlPv@@Base+0xbc58>
    a898:	orrhi	pc, r5, #0
    a89c:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    a8a0:	cmphi	r2, #0	; <UNPREDICTABLE>
    a8a4:			; <UNDEFINED> instruction: 0xf7f84621
    a8a8:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    a8ac:	cmnhi	r2, #64	; 0x40	; <UNPREDICTABLE>
    a8b0:			; <UNDEFINED> instruction: 0xf7f84620
    a8b4:			; <UNDEFINED> instruction: 0xf7ffec9c
    a8b8:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    a8bc:	cmphi	r4, #0	; <UNPREDICTABLE>
    a8c0:			; <UNDEFINED> instruction: 0x1790f8df
    a8c4:			; <UNDEFINED> instruction: 0xf8df230a
    a8c8:	ldmdapl	r1!, {r4, r7, r8, r9, sl, sp}^
    a8cc:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    a8d0:	blx	e48fe <_ZdlPv@@Base+0xd44aa>
    a8d4:	subsvs	pc, r3, r1, lsl #6
    a8d8:			; <UNDEFINED> instruction: 0xf968f7ff
    a8dc:	andle	r2, r9, r8, ror r8
    a8e0:			; <UNDEFINED> instruction: 0x3778f8df
    a8e4:			; <UNDEFINED> instruction: 0x0778f8df
    a8e8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    a8ec:			; <UNDEFINED> instruction: 0x4619461a
    a8f0:	cdp2	0, 5, cr15, cr14, cr1, {0}
    a8f4:			; <UNDEFINED> instruction: 0xf802f7ff
    a8f8:	strmi	r7, [r4], -r3, lsl #16
    a8fc:	andle	r2, r9, r2, ror fp
    a900:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
    a904:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    a908:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    a90c:			; <UNDEFINED> instruction: 0x4619461a
    a910:	cdp2	0, 4, cr15, cr14, cr1, {0}
    a914:			; <UNDEFINED> instruction: 0xf7f84620
    a918:			; <UNDEFINED> instruction: 0xf7feec6a
    a91c:			; <UNDEFINED> instruction: 0xf8dfff33
    a920:	ldmpl	r3!, {r3, r6, r8, r9, sl, ip, sp}^
    a924:	addsmi	r6, r8, #1769472	; 0x1b0000
    a928:			; <UNDEFINED> instruction: 0xf8dfd009
    a92c:			; <UNDEFINED> instruction: 0xf8df3730
    a930:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, sl}^
    a934:			; <UNDEFINED> instruction: 0x461a4478
    a938:			; <UNDEFINED> instruction: 0xf0014619
    a93c:			; <UNDEFINED> instruction: 0xf7fefe39
    a940:			; <UNDEFINED> instruction: 0xf8dfff21
    a944:	ldmpl	r3!, {r2, r3, r5, r8, r9, sl, ip, sp}^
    a948:	addmi	r6, r3, #1769472	; 0x1b0000
    a94c:			; <UNDEFINED> instruction: 0xf8dfd009
    a950:			; <UNDEFINED> instruction: 0xf8df370c
    a954:	ldmpl	r3!, {r5, r8, r9, sl}^
    a958:			; <UNDEFINED> instruction: 0x461a4478
    a95c:			; <UNDEFINED> instruction: 0xf0014619
    a960:			; <UNDEFINED> instruction: 0xf7fefe27
    a964:			; <UNDEFINED> instruction: 0xf8dfff0f
    a968:	ldmpl	r3!, {r4, r8, r9, sl, ip, sp}^
    a96c:	addmi	r6, r3, #1769472	; 0x1b0000
    a970:			; <UNDEFINED> instruction: 0xf8dfd009
    a974:			; <UNDEFINED> instruction: 0xf8df36e8
    a978:	ldmpl	r3!, {r2, r8, r9, sl}^
    a97c:			; <UNDEFINED> instruction: 0x461a4478
    a980:			; <UNDEFINED> instruction: 0xf0014619
    a984:			; <UNDEFINED> instruction: 0xf7fffe15
    a988:	stmdacs	r0, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    a98c:	tsthi	sp, #0	; <UNPREDICTABLE>
    a990:			; <UNDEFINED> instruction: 0xf90cf7ff
    a994:	andle	r2, r9, r8, ror r8
    a998:			; <UNDEFINED> instruction: 0x36c0f8df
    a99c:	usateq	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    a9a0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    a9a4:			; <UNDEFINED> instruction: 0x4619461a
    a9a8:	cdp2	0, 0, cr15, cr2, cr1, {0}
    a9ac:			; <UNDEFINED> instruction: 0xffa6f7fe
    a9b0:	strmi	r7, [r4], -r3, lsl #16
    a9b4:	andle	r2, r9, r9, ror #22
    a9b8:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    a9bc:			; <UNDEFINED> instruction: 0x06c4f8df
    a9c0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    a9c4:			; <UNDEFINED> instruction: 0x4619461a
    a9c8:	ldc2l	0, cr15, [r2, #4]!
    a9cc:			; <UNDEFINED> instruction: 0xf7f84620
    a9d0:			; <UNDEFINED> instruction: 0xf7ffec0e
    a9d4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    a9d8:	rscshi	pc, r4, #0
    a9dc:	ssatmi	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    a9e0:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    a9e4:			; <UNDEFINED> instruction: 0xf0002b00
    a9e8:			; <UNDEFINED> instruction: 0xf8df831c
    a9ec:			; <UNDEFINED> instruction: 0xf8dfb6a0
    a9f0:			; <UNDEFINED> instruction: 0xf8df96a0
    a9f4:	ldrbtmi	r3, [fp], #1696	; 0x6a0
    a9f8:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    a9fc:			; <UNDEFINED> instruction: 0xf7ff9301
    aa00:	mcrrne	8, 13, pc, r3, cr5	; <UNPREDICTABLE>
    aa04:			; <UNDEFINED> instruction: 0xf0004604
    aa08:			; <UNDEFINED> instruction: 0xf1a0811f
    aa0c:	blcs	154b6a0 <_ZdlPv@@Base+0x153b24c>
    aa10:	mrshi	pc, SP_usr	; <UNPREDICTABLE>
    aa14:			; <UNDEFINED> instruction: 0xf852a202
    aa18:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    aa1c:	svclt	0x00004710
    aa20:	andeq	r0, r0, r9, lsl r2
    aa24:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa28:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa2c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa30:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa34:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa38:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa3c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa44:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa48:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa4c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa50:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa54:			; <UNDEFINED> instruction: 0x000003bf
    aa58:			; <UNDEFINED> instruction: 0x000003bf
    aa5c:			; <UNDEFINED> instruction: 0x000003bf
    aa60:			; <UNDEFINED> instruction: 0x000003bf
    aa64:			; <UNDEFINED> instruction: 0x000003bf
    aa68:			; <UNDEFINED> instruction: 0x000003bf
    aa6c:			; <UNDEFINED> instruction: 0x000003bf
    aa70:			; <UNDEFINED> instruction: 0x000003bf
    aa74:			; <UNDEFINED> instruction: 0x000003bf
    aa78:			; <UNDEFINED> instruction: 0x000003bf
    aa7c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa80:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa84:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa88:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa8c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa90:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa94:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa98:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aa9c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaa0:	muleq	r0, r5, r3
    aaa4:	andeq	r0, r0, r3, lsl #7
    aaa8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaac:	andeq	r0, r0, fp, ror #6
    aab0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aab4:	strdeq	r0, [r0], -sp
    aab8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aabc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aac0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aac4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aac8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aacc:	andeq	r0, r0, sp, lsr r4
    aad0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aad4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aad8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aadc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aae0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aae4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aae8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaec:	andeq	r0, r0, r3, ror #8
    aaf0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaf4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaf8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    aafc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab00:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab04:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab08:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab0c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab10:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab14:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab18:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab1c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab20:	andeq	r0, r0, r5, lsl r3
    ab24:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab28:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab2c:	ldrdeq	r0, [r0], -r7
    ab30:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab34:	andeq	r0, r0, r5, asr #9
    ab38:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab3c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab44:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab48:	andeq	r0, r0, r5, ror #9
    ab4c:	andeq	r0, r0, r9, asr #6
    ab50:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab54:	andeq	r0, r0, fp, lsl #9
    ab58:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab5c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    ab60:	andeq	r0, r0, pc, ror #8
    ab64:	ldrdeq	r0, [r0], -r3
    ab68:	andeq	r0, r0, r7, lsl #5
    ab6c:	andeq	r0, r0, r7, ror r2
    ab70:			; <UNDEFINED> instruction: 0xffffffdf
    ab74:	andeq	r0, r0, sp, lsr #4
    ab78:	bl	ff1c8b60 <_ZdlPv@@Base+0xff1b870c>
    ab7c:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    ab80:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    ab84:	strtmi	r4, [r0], -r5, lsl #12
    ab88:			; <UNDEFINED> instruction: 0xf7f8602b
    ab8c:	stmdavs	r9!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    ab90:	strcs	pc, [r8, #-2271]	; 0xfffff721
    ab94:	blx	fec1bd84 <_ZdlPv@@Base+0xfec0b930>
    ab98:	addsvs	pc, r0, r0, lsl #7
    ab9c:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    aba0:	movwcs	fp, #7960	; 0x1f18
    aba4:			; <UNDEFINED> instruction: 0xf43f2b00
    aba8:	strtmi	sl, [r1], -ip, lsr #28
    abac:	strtmi	sl, [r0], -r2, lsl #24
    abb0:	blx	c46bbe <_ZdlPv@@Base+0xc3676a>
    abb4:	strtcc	pc, [r4], #2271	; 0x8df
    abb8:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    abbc:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    abc0:			; <UNDEFINED> instruction: 0x461a4478
    abc4:	stc2	0, cr15, [r4], #4
    abc8:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    abcc:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    abd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abd4:	blls	1e4c44 <_ZdlPv@@Base+0x1d47f0>
    abd8:			; <UNDEFINED> instruction: 0xf040405a
    abdc:	andlt	r8, r9, r6, lsr #4
    abe0:	svchi	0x00f0e8bd
    abe4:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    abe8:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    abec:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    abf0:			; <UNDEFINED> instruction: 0x4619461a
    abf4:	ldc2l	0, cr15, [ip], {1}
    abf8:			; <UNDEFINED> instruction: 0xf8dfe643
    abfc:			; <UNDEFINED> instruction: 0xf8df3460
    ac00:	ldmpl	r3!, {r2, r3, r5, r7, sl}^
    ac04:			; <UNDEFINED> instruction: 0x461a4478
    ac08:			; <UNDEFINED> instruction: 0xf0014619
    ac0c:			; <UNDEFINED> instruction: 0xf7fefcd1
    ac10:	stmdavc	r3, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ac14:	blcs	151c42c <_ZdlPv@@Base+0x150bfd8>
    ac18:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {1}
    ac1c:	stcge	7, cr14, [r2, #-904]	; 0xfffffc78
    ac20:	strtmi	fp, [r8], -r1, asr #5
    ac24:	blx	3c6c32 <_ZdlPv@@Base+0x3b67de>
    ac28:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac2c:	ldrbmi	r4, [r8], -r9, lsr #12
    ac30:			; <UNDEFINED> instruction: 0x461a58f3
    ac34:	ldc2	0, cr15, [r4], {1}
    ac38:			; <UNDEFINED> instruction: 0xff9cf7fe
    ac3c:			; <UNDEFINED> instruction: 0xffb6f7fe
    ac40:	strmi	r1, [r4], -r3, asr #24
    ac44:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    ac48:	and	r2, r5, r0, lsl #8
    ac4c:	ldc2	7, cr15, [r2], {255}	; 0xff
    ac50:			; <UNDEFINED> instruction: 0xf43f2800
    ac54:			; <UNDEFINED> instruction: 0x4604aed4
    ac58:	ldrbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ac5c:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ac60:	blcs	b87c <__printf_chk@plt+0x84b4>
    ac64:	stmdavs	r3, {r0, r2, r8, sl, fp, ip, lr, pc}
    ac68:	ldmibvs	fp, {r1, r3, r5, r6, fp, sp, lr}^
    ac6c:			; <UNDEFINED> instruction: 0x479868d1
    ac70:	tstlt	r0, r8, ror #18
    ac74:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    ac78:			; <UNDEFINED> instruction: 0xf8df4798
    ac7c:	andcs	r3, r0, #56, 8	; 0x38000000
    ac80:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ac84:			; <UNDEFINED> instruction: 0xf7f8615a
    ac88:			; <UNDEFINED> instruction: 0x2c00eb1a
    ac8c:	movhi	pc, r0
    ac90:	ldc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    ac94:			; <UNDEFINED> instruction: 0xf7fee798
    ac98:			; <UNDEFINED> instruction: 0xf8d9fd75
    ac9c:	ldmvs	r3, {r2, sp}^
    aca0:	sbcsvs	r4, r0, r8, lsl r4
    aca4:			; <UNDEFINED> instruction: 0xf8dfe6ab
    aca8:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    acac:	blcs	25320 <_ZdlPv@@Base+0x14ecc>
    acb0:			; <UNDEFINED> instruction: 0x81b3f340
    acb4:	stc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
    acb8:			; <UNDEFINED> instruction: 0xf7fe4680
    acbc:	stmdavc	r1, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    acc0:	orrslt	r4, r1, r2, lsl #13
    acc4:	stcge	12, cr4, [r2, #-1012]	; 0xfffffc0c
    acc8:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    accc:	strtmi	r6, [fp], -r2, ror #16
    acd0:			; <UNDEFINED> instruction: 0xf0006960
    acd4:	stmdavs	r2!, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
    acd8:	ldmvs	r1, {r1, r8, r9, fp, ip, pc}
    acdc:	ldrmi	r4, [r9], #-1091	; 0xfffffbbd
    ace0:			; <UNDEFINED> instruction: 0xf8176091
    ace4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    ace8:			; <UNDEFINED> instruction: 0x4650d1f1
    acec:	b	1fc8cd4 <_ZdlPv@@Base+0x1fb8880>
    acf0:	blmi	ffd0470c <_ZdlPv@@Base+0xffcf42b8>
    acf4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    acf8:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    acfc:			; <UNDEFINED> instruction: 0xf7fe818a
    ad00:	stmdavc	r1, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    ad04:	orrlt	r4, r9, r0, lsl #13
    ad08:	stcge	12, cr4, [r2, #-952]	; 0xfffffc48
    ad0c:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    ad10:	strtmi	r6, [fp], -r2, ror #16
    ad14:			; <UNDEFINED> instruction: 0xf0006960
    ad18:	stmdavs	r2!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}^
    ad1c:	ldmvs	r1, {r1, r8, r9, fp, ip, pc}
    ad20:	addsvs	r4, r1, r9, lsl r4
    ad24:	svcne	0x0001f817
    ad28:	mvnsle	r2, r0, lsl #18
    ad2c:			; <UNDEFINED> instruction: 0xf7f84640
    ad30:			; <UNDEFINED> instruction: 0xe664ea5e
    ad34:	ldrbtmi	r4, [fp], #-3044	; 0xfffff41c
    ad38:	blcs	253ac <_ZdlPv@@Base+0x14f58>
    ad3c:	msrhi	(UNDEF: 117), r0
    ad40:	stc2	7, cr15, [r8], {254}	; 0xfe
    ad44:	svccc	0x00fff1b0
    ad48:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ad4c:	movwcs	fp, #7948	; 0x1f0c
    ad50:			; <UNDEFINED> instruction: 0xf0402300
    ad54:	blmi	ff06b11c <_ZdlPv@@Base+0xff05acc8>
    ad58:	ldmpl	r3!, {r2, r3, r4, r6, r7, fp, lr}^
    ad5c:			; <UNDEFINED> instruction: 0x461a4478
    ad60:			; <UNDEFINED> instruction: 0xf0014619
    ad64:			; <UNDEFINED> instruction: 0xe64afbd5
    ad68:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
    ad6c:	blcs	253e0 <_ZdlPv@@Base+0x14f8c>
    ad70:	cmphi	r7, r0, asr #6	; <UNPREDICTABLE>
    ad74:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    ad78:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr}
    ad7c:			; <UNDEFINED> instruction: 0x47986a5b
    ad80:	stc2	7, cr15, [r0, #-1016]	; 0xfffffc08
    ad84:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
    ad88:			; <UNDEFINED> instruction: 0xf7fee639
    ad8c:	strmi	pc, [r4], -fp, lsl #25
    ad90:	mcr2	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    ad94:			; <UNDEFINED> instruction: 0xf43f2c00
    ad98:			; <UNDEFINED> instruction: 0x4620ae32
    ad9c:	b	9c8d84 <_ZdlPv@@Base+0x9b8930>
    ada0:	blmi	ff38465c <_ZdlPv@@Base+0xff374208>
    ada4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ada8:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    adac:			; <UNDEFINED> instruction: 0xf7ff8126
    adb0:			; <UNDEFINED> instruction: 0xe624fa5d
    adb4:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    adb8:	blcs	2542c <_ZdlPv@@Base+0x14fd8>
    adbc:	tsthi	r9, r0, asr #6	; <UNPREDICTABLE>
    adc0:	ldc2	7, cr15, [ip, #1016]	; 0x3f8
    adc4:	movwcs	r4, #2758	; 0xac6
    adc8:			; <UNDEFINED> instruction: 0x4604447a
    adcc:	ldrmi	r4, [r0], -r1, lsl #12
    add0:	stmdbvs	r0, {r1, r4, r6, fp, sp, lr}^
    add4:	stc2	0, cr15, [ip], #-0
    add8:	bicsle	r2, lr, r0, lsl #24
    addc:			; <UNDEFINED> instruction: 0xf7fee60f
    ade0:	blmi	ff049ecc <_ZdlPv@@Base+0xff039a78>
    ade4:	ldrbtmi	fp, [fp], #-740	; 0xfffffd1c
    ade8:	blcs	2545c <_ZdlPv@@Base+0x15008>
    adec:	vmax.u8	d20, d0, d5
    adf0:			; <UNDEFINED> instruction: 0xf1a580fc
    adf4:	blcs	24babc <_ZdlPv@@Base+0x23b668>
    adf8:	rsclt	fp, sp, #152, 30	; 0x260
    adfc:	sbchi	pc, r0, r0, lsl #4
    ae00:			; <UNDEFINED> instruction: 0xf88d2700
    ae04:			; <UNDEFINED> instruction: 0xf88d4018
    ae08:			; <UNDEFINED> instruction: 0xf88d5019
    ae0c:			; <UNDEFINED> instruction: 0xf7f8701a
    ae10:	andcs	lr, sl, #124, 20	; 0x7c000
    ae14:			; <UNDEFINED> instruction: 0x46044639
    ae18:	stmdage	r6, {r0, r1, r2, sp, lr}
    ae1c:	ldmdb	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae20:	strmi	r6, [r4], -r2, lsr #16
    ae24:			; <UNDEFINED> instruction: 0xf0402a00
    ae28:	stcmi	0, cr8, [pc, #648]!	; b0b8 <__printf_chk@plt+0x7cf0>
    ae2c:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    ae30:	strtmi	r6, [r3], #-2195	; 0xfffff76d
    ae34:			; <UNDEFINED> instruction: 0xf7fe6093
    ae38:			; <UNDEFINED> instruction: 0xf1b0fc0d
    ae3c:	svclt	0x00183fff
    ae40:	svclt	0x000c280a
    ae44:	movwcs	r2, #769	; 0x301
    ae48:	blmi	fe13f40c <_ZdlPv@@Base+0xfe12efb8>
    ae4c:	ldmpl	r3!, {r0, r1, r2, r5, r7, fp, lr}^
    ae50:			; <UNDEFINED> instruction: 0x461a4478
    ae54:			; <UNDEFINED> instruction: 0xf0014619
    ae58:	ldrb	pc, [r0, #2907]	; 0xb5b	; <UNPREDICTABLE>
    ae5c:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    ae60:	blcs	254d4 <_ZdlPv@@Base+0x15080>
    ae64:	adcshi	pc, sp, r0, asr #6
    ae68:	ldrbtmi	r4, [sp], #-3490	; 0xfffff25e
    ae6c:	stmdavs	r3!, {r2, r3, r5, r6, r8, fp, sp, lr}
    ae70:			; <UNDEFINED> instruction: 0xf7fe689f
    ae74:	stmdavs	sl!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}^
    ae78:	strmi	r2, [r1], -r0, lsl #6
    ae7c:	ldrmi	r4, [r8, r0, lsr #12]!
    ae80:	blls	8457c <_ZdlPv@@Base+0x74128>
    ae84:			; <UNDEFINED> instruction: 0xf7fe685c
    ae88:	rscvs	pc, r0, sp, ror ip	; <UNPREDICTABLE>
    ae8c:	cfldr32mi	mvfx14, [sl], {183}	; 0xb7
    ae90:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    ae94:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
    ae98:	ldmdbvs	r9, {r0, r1, r5, r6, fp, sp, lr}
    ae9c:	ldmdavs	sl, {r3, r5, r6, sp, lr}^
    aea0:	svclt	0x00044291
    aea4:	tstvs	sl, r0, lsl #4
    aea8:	cfldr32mi	mvfx14, [r4], {169}	; 0xa9
    aeac:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    aeb0:	blcs	1facc <_ZdlPv@@Base+0xf678>
    aeb4:	stcle	8, cr6, [r7, #-168]	; 0xffffff58
    aeb8:	strtmi	r6, [r8], -r1, ror #16
    aebc:	stmiavs	r9, {r0, r1, r4, r6, r7, r8, fp, sp, lr}^
    aec0:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    aec4:	stmdavs	sl!, {r0, r2, r8, r9, ip, lr}
    aec8:	movwcc	r4, #7309	; 0x1c8d
    aecc:	ldrbtmi	r6, [ip], #-2455	; 0xfffff669
    aed0:			; <UNDEFINED> instruction: 0xf7fe61a3
    aed4:			; <UNDEFINED> instruction: 0x4601fc57
    aed8:	ldrmi	r4, [r8, r8, lsr #12]!
    aedc:	andcs	r6, r0, #6488064	; 0x630000
    aee0:	str	r6, [ip, #218]	; 0xda
    aee4:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    aee8:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    aeec:	ldmvs	r3, {r1, r3, r4, r6, fp, sp, lr}
    aef0:	addsvs	r4, r0, r8, lsl r4
    aef4:	blmi	fe144508 <_ZdlPv@@Base+0xfe1340b4>
    aef8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aefc:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    af00:	ldrb	r6, [ip, #-32]!	; 0xffffffe0
    af04:	ldrbtmi	r4, [ip], #-3201	; 0xfffff37f
    af08:	ldmibvs	r8, {r0, r1, r5, r6, fp, sp, lr}
    af0c:			; <UNDEFINED> instruction: 0xf92ef7ff
    af10:	stmdavs	r1!, {r5, r6, r8, fp, sp, lr}^
    af14:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    af18:	ldrb	r4, [r0, #-1944]!	; 0xfffff868
    af1c:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    af20:			; <UNDEFINED> instruction: 0xf7fe685c
    af24:	adcvs	pc, r0, pc, lsr #24
    af28:	sbclt	lr, r1, #440401920	; 0x1a400000
    af2c:	stmdbvs	r8!, {r1, r3, r5, r6, fp, sp, lr}^
    af30:	blx	10c6f3a <_ZdlPv@@Base+0x10b6ae6>
    af34:	bmi	1e044c8 <_ZdlPv@@Base+0x1df4074>
    af38:	ldrbtmi	fp, [sl], #-705	; 0xfffffd3f
    af3c:	ldmdavs	r2, {r4, r9, sl, lr}^
    af40:			; <UNDEFINED> instruction: 0xf0006940
    af44:	ldrb	pc, [sl, #-2873]	; 0xfffff4c7	; <UNPREDICTABLE>
    af48:	ldmdami	r3!, {r2, r6, r8, r9, fp, lr}^
    af4c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    af50:			; <UNDEFINED> instruction: 0x4619461a
    af54:	blx	b46f62 <_ZdlPv@@Base+0xb36b0e>
    af58:			; <UNDEFINED> instruction: 0xf47f2c00
    af5c:			; <UNDEFINED> instruction: 0xf7feaca9
    af60:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    af64:	cfstrsge	mvf15, [ip], #508	; 0x1fc
    af68:			; <UNDEFINED> instruction: 0xf9f6f7fe
    af6c:	blmi	f04214 <_ZdlPv@@Base+0xef3dc0>
    af70:	ldmpl	r3!, {r1, r3, r5, r6, fp, lr}^
    af74:			; <UNDEFINED> instruction: 0x461a4478
    af78:			; <UNDEFINED> instruction: 0xf0014619
    af7c:	ldrb	pc, [r4, -r9, asr #21]	; <UNPREDICTABLE>
    af80:	strcs	r4, [r0, #-2870]	; 0xfffff4ca
    af84:	ldmpl	r3!, {r1, r2, r5, r6, fp, lr}^
    af88:			; <UNDEFINED> instruction: 0x461a4478
    af8c:			; <UNDEFINED> instruction: 0xf0014619
    af90:			; <UNDEFINED> instruction: 0xe735fabf
    af94:	stmdami	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    af98:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    af9c:			; <UNDEFINED> instruction: 0x4619461a
    afa0:	blx	1c6fae <_ZdlPv@@Base+0x1b6b5a>
    afa4:	bicsvs	lr, r8, r4, lsl #9
    afa8:			; <UNDEFINED> instruction: 0xf8aef003
    afac:			; <UNDEFINED> instruction: 0xf47f2800
    afb0:	blmi	ab61c0 <_ZdlPv@@Base+0xaa5d6c>
    afb4:	ldmpl	r3!, {r2, r3, r4, r6, fp, lr}^
    afb8:			; <UNDEFINED> instruction: 0x461a4478
    afbc:			; <UNDEFINED> instruction: 0xf0014619
    afc0:	ldrbt	pc, [r8], #-2807	; 0xfffff509	; <UNPREDICTABLE>
    afc4:			; <UNDEFINED> instruction: 0xf9c8f7fe
    afc8:			; <UNDEFINED> instruction: 0xf7fee508
    afcc:	ldrb	pc, [pc], #2501	; afd4 <__printf_chk@plt+0x7c0c>	; <UNPREDICTABLE>
    afd0:	ldmdami	r6, {r1, r5, r8, r9, fp, lr}^
    afd4:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    afd8:			; <UNDEFINED> instruction: 0x4619461a
    afdc:	blx	ff046fe8 <_ZdlPv@@Base+0xff036b94>
    afe0:	subcs	lr, lr, r6, asr r6
    afe4:	blx	148fe6 <_ZdlPv@@Base+0x138b92>
    afe8:			; <UNDEFINED> instruction: 0x4620e73e
    afec:	blx	48fee <_ZdlPv@@Base+0x38b9a>
    aff0:	strdcs	lr, [r3], #-111	; 0xffffff91
    aff4:	blx	fff48ff4 <_ZdlPv@@Base+0xfff38ba0>
    aff8:	subcs	lr, r4, r2, ror #13
    affc:	blx	ffe48ffc <_ZdlPv@@Base+0xffe38ba8>
    b000:	ldrdcs	lr, [lr], #-101	; 0xffffff9b	; <UNPREDICTABLE>
    b004:	blx	ffd49004 <_ZdlPv@@Base+0xffd38bb0>
    b008:	strhtcs	lr, [r3], #-100	; 0xffffff9c
    b00c:	blx	ffc4900c <_ZdlPv@@Base+0xffc38bb8>
    b010:			; <UNDEFINED> instruction: 0x2074e696
    b014:	blx	ffb49014 <_ZdlPv@@Base+0xffb38bc0>
    b018:	rsbscs	lr, r5, r1, ror r6
    b01c:	blx	ffa4901c <_ZdlPv@@Base+0xffa38bc8>
    b020:			; <UNDEFINED> instruction: 0xf7fce648
    b024:	msrvs	SPSR_, fp, lsr #17
    b028:			; <UNDEFINED> instruction: 0xf7f8e4df
    b02c:	svclt	0x0000e8b2
    b030:	andeq	sp, r1, r2, lsr r6
    b034:	andeq	r0, r0, ip, lsr r1
    b038:	muleq	r2, r0, r9
    b03c:	andeq	sp, r1, r2, lsr #12
    b040:	andeq	r0, r0, r4, lsr #2
    b044:	andeq	r0, r2, ip, asr r9
    b048:	andeq	r0, r2, r4, asr #18
    b04c:	andeq	r0, r0, r4, ror r1
    b050:	ldrdeq	r0, [r2], -r8
    b054:	andeq	r0, r0, ip, ror #3
    b058:	muleq	r2, ip, r8
    b05c:	muleq	r0, r8, r1
    b060:	ldrdeq	r9, [r0], -r2
    b064:			; <UNDEFINED> instruction: 0x000099b2
    b068:	andeq	r0, r0, r8, lsr #2
    b06c:	andeq	r9, r0, ip, lsr #19
    b070:			; <UNDEFINED> instruction: 0x000001b8
    b074:	andeq	r9, r0, r4, lsr #19
    b078:	andeq	r0, r0, r8, asr #2
    b07c:	andeq	r9, r0, ip, lsr #19
    b080:	andeq	r9, r0, lr, lsr #19
    b084:	andeq	r9, r0, lr, lsl #19
    b088:	andeq	r0, r2, r8, lsl #15
    b08c:	andeq	r9, r0, r6, ror #19
    b090:	andeq	r0, r2, r0, ror r7
    b094:	andeq	r0, r2, lr, ror #14
    b098:	andeq	r9, r0, lr, lsl #9
    b09c:	ldrdeq	r0, [r2], -r4
    b0a0:	andeq	r9, r0, r8, ror r6
    b0a4:	andeq	sp, r1, ip, lsr #4
    b0a8:	andeq	r9, r0, r2, ror #12
    b0ac:	andeq	r9, r0, ip, asr #12
    b0b0:	andeq	r0, r2, ip, lsl #10
    b0b4:	andeq	r0, r2, r8, ror #9
    b0b8:			; <UNDEFINED> instruction: 0x000204be
    b0bc:	muleq	r2, lr, r4
    b0c0:	andeq	r0, r2, r4, ror r4
    b0c4:	andeq	r0, r2, sl, asr r4
    b0c8:	andeq	r0, r2, r2, lsr r4
    b0cc:	andeq	r9, r0, r0, ror #12
    b0d0:	strdeq	r0, [r2], -lr
    b0d4:	strdeq	r0, [r2], -r2
    b0d8:	andeq	r0, r2, r4, asr #7
    b0dc:			; <UNDEFINED> instruction: 0x000203b2
    b0e0:	andeq	r0, r2, r0, lsr #7
    b0e4:	andeq	r0, r2, r2, lsl #7
    b0e8:	andeq	r0, r2, ip, lsr r3
    b0ec:	andeq	r9, r0, r0, asr r5
    b0f0:	andeq	r0, r2, sl, lsl #6
    b0f4:	strdeq	r0, [r2], -lr
    b0f8:	ldrdeq	r0, [r2], -r8
    b0fc:			; <UNDEFINED> instruction: 0x000202bc
    b100:	muleq	r2, sl, r2
    b104:	andeq	r0, r2, lr, ror r2
    b108:	andeq	r0, r2, r0, ror r2
    b10c:	andeq	r0, r2, r2, ror #4
    b110:	andeq	r0, r2, sl, asr #4
    b114:	andeq	r0, r2, lr, lsr #4
    b118:	andeq	r9, r0, sl, asr #6
    b11c:	andeq	r9, r0, r0, lsl r4
    b120:	andeq	r9, r0, ip, ror #7
    b124:	strdeq	r9, [r0], -lr
    b128:			; <UNDEFINED> instruction: 0x000092b8
    b12c:	andeq	r9, r0, r2, lsr #8
    b130:	svclt	0x00004770
    b134:	svclt	0x00004770
    b138:	svclt	0x00004770
    b13c:	svclt	0x00004770
    b140:	strmi	r2, [r8], -r0, lsl #4
    b144:			; <UNDEFINED> instruction: 0xf0024611
    b148:	svclt	0x0000bfbb
    b14c:	mvnsmi	lr, #737280	; 0xb4000
    b150:	bmi	f9c9ac <_ZdlPv@@Base+0xf8c558>
    b154:	blmi	f9cbbc <_ZdlPv@@Base+0xf8c768>
    b158:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    b15c:	strmi	r4, [r8], -r4, lsl #12
    b160:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    b164:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    b168:	movwls	r6, #55323	; 0xd81b
    b16c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b170:			; <UNDEFINED> instruction: 0xf88af005
    b174:	ldrbtmi	r6, [r9], #2090	; 0x82a
    b178:	blle	b95980 <_ZdlPv@@Base+0xb8552c>
    b17c:	addsmi	r6, r3, #14876672	; 0xe30000
    b180:	stmiavs	r3!, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}
    b184:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    b188:	eorsle	r2, r5, r0, lsl #30
    b18c:	andls	r4, r3, r1, lsl #12
    b190:			; <UNDEFINED> instruction: 0xf0014638
    b194:	stmdbls	r3, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    b198:	eorsle	r2, ip, r0, lsl #16
    b19c:	ldrtmi	r6, [r8], -sl, ror #16
    b1a0:			; <UNDEFINED> instruction: 0xf0029103
    b1a4:	stmdbls	r3, {r0, r2, r4, fp, ip, sp, lr, pc}
    b1a8:	svceq	0x0000f1b8
    b1ac:			; <UNDEFINED> instruction: 0xf8c8d001
    b1b0:	stmdavs	r6!, {}	; <UNPREDICTABLE>
    b1b4:	andls	r4, r0, fp, lsr #12
    b1b8:	strtmi	r2, [r0], -r0, lsl #10
    b1bc:	ldrtmi	r9, [sl], -r1, lsl #10
    b1c0:			; <UNDEFINED> instruction: 0x47a06b34
    b1c4:	blmi	89da5c <_ZdlPv@@Base+0x88d608>
    b1c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b1cc:	blls	36523c <_ZdlPv@@Base+0x354de8>
    b1d0:	teqle	r8, sl, asr r0
    b1d4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b1d8:	stcge	3, cr8, [r8], {240}	; 0xf0
    b1dc:			; <UNDEFINED> instruction: 0x46204611
    b1e0:			; <UNDEFINED> instruction: 0xf828f001
    b1e4:	ldmdami	lr, {r0, r2, r3, r4, r8, r9, fp, lr}
    b1e8:			; <UNDEFINED> instruction: 0xf8594621
    b1ec:	ldrbtmi	r3, [r8], #-3
    b1f0:			; <UNDEFINED> instruction: 0xf001461a
    b1f4:	strb	pc, [r5, sp, lsl #19]!	; <UNPREDICTABLE>
    b1f8:	ldrmi	sl, [r1], -r8, lsl #24
    b1fc:			; <UNDEFINED> instruction: 0xf0014620
    b200:	blmi	5c926c <_ZdlPv@@Base+0x5b8e18>
    b204:			; <UNDEFINED> instruction: 0x46214817
    b208:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b20c:			; <UNDEFINED> instruction: 0x461a4478
    b210:			; <UNDEFINED> instruction: 0xf97ef001
    b214:			; <UNDEFINED> instruction: 0x4638e7d6
    b218:			; <UNDEFINED> instruction: 0xf002ac04
    b21c:	strmi	pc, [r1], -fp, asr #17
    b220:			; <UNDEFINED> instruction: 0xf0004620
    b224:	bge	24b208 <_ZdlPv@@Base+0x23adb4>
    b228:	andls	r4, r3, #51380224	; 0x3100000
    b22c:			; <UNDEFINED> instruction: 0xf0014610
    b230:	blmi	2c923c <_ZdlPv@@Base+0x2b8de8>
    b234:	strtmi	r4, [r1], -ip, lsl #16
    b238:			; <UNDEFINED> instruction: 0xf8599a03
    b23c:	ldrbtmi	r3, [r8], #-3
    b240:			; <UNDEFINED> instruction: 0xf966f001
    b244:			; <UNDEFINED> instruction: 0xf7f7e7be
    b248:	svclt	0x0000efa4
    b24c:	andeq	ip, r1, r2, lsr #25
    b250:	andeq	r0, r0, ip, lsr r1
    b254:	andeq	ip, r1, r6, lsl #25
    b258:	andeq	ip, r1, r4, lsr ip
    b25c:	muleq	r0, r8, r1
    b260:	andeq	r9, r0, r6, lsr #4
    b264:	andeq	r9, r0, r0, lsr #4
    b268:	andeq	r9, r0, r6, lsl #4
    b26c:	andne	lr, r0, #192, 18	; 0x300000
    b270:	svclt	0x00004770
    b274:	tstcs	r0, r4, lsl #20
    b278:	smlabtne	r2, r0, r9, lr
    b27c:	andcc	r4, r8, #2046820352	; 0x7a000000
    b280:	smlabtcs	r0, r0, r9, lr
    b284:	svclt	0x00004770
    b288:	andeq	ip, r1, ip, asr #19
    b28c:			; <UNDEFINED> instruction: 0x4605b570
    b290:	stmvs	r0, {r0, r1, r2, r4, r8, r9, fp, lr}
    b294:	ldrbtmi	r4, [fp], #-3607	; 0xfffff1e9
    b298:	eorvs	r3, fp, r8, lsl #6
    b29c:	smclt	33870	; 0x844e
    b2a0:	svc	0x00a4f7f7
    b2a4:	ldmib	r4, {r1, r3, sp, lr, pc}^
    b2a8:	ldrmi	r3, [r8], -r0, lsl #4
    b2ac:	tstlt	r3, sl, rrx
    b2b0:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
    b2b4:			; <UNDEFINED> instruction: 0x46204798
    b2b8:			; <UNDEFINED> instruction: 0xf8ccf005
    b2bc:	stccs	8, cr6, [r0], {108}	; 0x6c
    b2c0:	blmi	37fa8c <_ZdlPv@@Base+0x36f638>
    b2c4:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    b2c8:	svc	0x00a8f7f7
    b2cc:	stmdavs	r0!, {r4, r5, r8, fp, ip, sp, pc}
    b2d0:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b2d4:	blle	552dc <_ZdlPv@@Base+0x44e88>
    b2d8:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    b2dc:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    b2e0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    b2e4:			; <UNDEFINED> instruction: 0x4619461a
    b2e8:			; <UNDEFINED> instruction: 0xf962f001
    b2ec:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    b2f0:			; <UNDEFINED> instruction: 0x0001c9b2
    b2f4:	andeq	ip, r1, r0, ror #22
    b2f8:	andeq	r0, r0, r8, asr #3
    b2fc:	muleq	r0, r8, r1
    b300:	muleq	r0, r6, r1
    b304:			; <UNDEFINED> instruction: 0x4604b510
    b308:			; <UNDEFINED> instruction: 0xffc0f7ff
    b30c:			; <UNDEFINED> instruction: 0xf0054620
    b310:	strtmi	pc, [r0], -r1, lsr #17
    b314:			; <UNDEFINED> instruction: 0x4620bd10
    b318:			; <UNDEFINED> instruction: 0xf89cf005
    b31c:	svc	0x003ef7f7
    b320:			; <UNDEFINED> instruction: 0x4606b5f8
    b324:	strmi	r6, [sp], -r4, asr #16
    b328:	ldrbtmi	r4, [pc], #-3860	; b330 <__printf_chk@plt+0x7f68>
    b32c:	and	fp, ip, r4, lsl r9
    b330:	cmplt	r4, r4, ror #16
    b334:			; <UNDEFINED> instruction: 0xf0026820
    b338:			; <UNDEFINED> instruction: 0x4629f83d
    b33c:	svc	0x00d8f7f7
    b340:	mvnsle	r2, r0, lsl #16
    b344:	strtmi	r6, [r0], -r4, lsr #16
    b348:	ldmdavs	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    b34c:	ldrtmi	r4, [r0], -r9, lsr #12
    b350:			; <UNDEFINED> instruction: 0x47986a1b
    b354:	cmplt	r0, r4, lsl #12
    b358:			; <UNDEFINED> instruction: 0xf0052008
    b35c:	ldmdavs	r3!, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}^
    b360:	rsbsvs	r6, r0, r4
    b364:	strtmi	r6, [r0], -r3, asr #32
    b368:	blmi	17ab50 <_ZdlPv@@Base+0x16a6fc>
    b36c:	ldmpl	fp!, {r0, r2, fp, lr}^
    b370:			; <UNDEFINED> instruction: 0x461a4478
    b374:			; <UNDEFINED> instruction: 0xf0014619
    b378:			; <UNDEFINED> instruction: 0xe7edf91b
    b37c:	ldrdeq	ip, [r1], -r2
    b380:	muleq	r0, r8, r1
    b384:	andeq	r9, r0, r8, lsl r1
    b388:	mvnsmi	lr, sp, lsr #18
    b38c:	strmi	r1, [r5], -lr, lsl #28
    b390:	blle	171cbf4 <_ZdlPv@@Base+0x170c7a0>
    b394:	adcsmi	r6, r4, #236, 16	; 0xec0000
    b398:	stccs	12, cr13, [r0], {52}	; 0x34
    b39c:	bl	fedbf490 <_ZdlPv@@Base+0xfedaf03c>
    b3a0:	b	13cf0b8 <_ZdlPv@@Base+0x13bec64>
    b3a4:	svclt	0x00a80044
    b3a8:			; <UNDEFINED> instruction: 0xf06f1c70
    b3ac:	addsmi	r4, r8, #96, 6	; 0x80000001
    b3b0:	svclt	0x003860e8
    b3b4:			; <UNDEFINED> instruction: 0xf8d50080
    b3b8:	svclt	0x00288008
    b3bc:	rscscc	pc, pc, pc, asr #32
    b3c0:	mcr	7, 5, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    b3c4:	svclt	0x00c22c00
    b3c8:	vstmiaeq	r4, {d14-d17}
    b3cc:	svcne	0x00014643
    b3d0:	stcle	0, cr6, [r5, #-672]	; 0xfffffd60
    b3d4:	blcs	149528 <_ZdlPv@@Base+0x1390d4>
    b3d8:			; <UNDEFINED> instruction: 0xf8414563
    b3dc:	mvnsle	r2, r4, lsl #30
    b3e0:	addsmi	r6, r4, #15335424	; 0xea0000
    b3e4:	bl	41c0c <_ZdlPv@@Base+0x317b8>
    b3e8:	bl	c200 <__printf_chk@plt+0x8e38>
    b3ec:	andcs	r0, r0, #130	; 0x82
    b3f0:	blcs	149504 <_ZdlPv@@Base+0x1390b0>
    b3f4:	mvnsle	r4, r3, lsl #5
    b3f8:	svceq	0x0000f1b8
    b3fc:	strbmi	sp, [r0], -r2
    b400:	mrc	7, 7, APSR_nzcv, cr4, cr7, {7}
    b404:			; <UNDEFINED> instruction: 0x46284639
    b408:			; <UNDEFINED> instruction: 0xff8af7ff
    b40c:			; <UNDEFINED> instruction: 0xf84368ab
    b410:	pop	{r1, r2, r5}
    b414:	fltcs<illegal precision>z	f1, r8
    b418:	ldrdcs	fp, [sl], -ip
    b41c:	ldcle	0, cr6, [ip, #-928]	; 0xfffffc60
    b420:			; <UNDEFINED> instruction: 0xf06f1c70
    b424:	addsmi	r4, r8, #96, 6	; 0x80000001
    b428:	svclt	0x00a860e8
    b42c:	rscscc	pc, pc, pc, asr #32
    b430:			; <UNDEFINED> instruction: 0xf7f7db13
    b434:	stmiavs	fp!, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    b438:	adcvs	r2, r8, r0, lsl #22
    b43c:	bl	42bcc <_ZdlPv@@Base+0x32778>
    b440:	andcs	r0, r0, #201326594	; 0xc000002
    b444:	blcs	14954c <_ZdlPv@@Base+0x1390f8>
    b448:	mvnsle	r4, r3, lsl #5
    b44c:	stmdbmi	r4, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b450:	ldrbtmi	r2, [r9], #-100	; 0xffffff9c
    b454:			; <UNDEFINED> instruction: 0xf92cf000
    b458:	umulleq	lr, r0, ip, r7
    b45c:	svclt	0x0000e7e9
    b460:	andeq	r9, r0, lr, asr #32
    b464:	ldrbmi	lr, [r0, sp, lsr #18]!
    b468:	bmi	129cccc <_ZdlPv@@Base+0x128c878>
    b46c:	blmi	129ced4 <_ZdlPv@@Base+0x128ca80>
    b470:	ldrbtmi	fp, [sl], #-140	; 0xffffff74
    b474:	tstls	r1, r5, lsl #12
    b478:	ldmpl	r3, {r3, r9, sl, lr}^
    b47c:			; <UNDEFINED> instruction: 0xf8dd460e
    b480:	ldmdavs	fp, {r4, r6, sp, pc}
    b484:			; <UNDEFINED> instruction: 0xf04f930b
    b488:			; <UNDEFINED> instruction: 0xf0040300
    b48c:	ldmdavs	r9!, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b490:	ldrdls	pc, [r8, -pc]
    b494:	ldrbtmi	r2, [r9], #2304	; 0x900
    b498:	stmiavs	fp!, {r2, r6, r8, r9, fp, ip, lr, pc}^
    b49c:	sfmle	f4, 2, [r1, #-556]	; 0xfffffdd4
    b4a0:	strmi	r6, [r4], -fp, lsr #17
    b4a4:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    b4a8:	andeq	pc, r0, sl, asr #17
    b4ac:	suble	r2, r8, r0, lsl #16
    b4b0:			; <UNDEFINED> instruction: 0xf0014621
    b4b4:	lsrslt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    b4b8:			; <UNDEFINED> instruction: 0x4621687a
    b4bc:	ldrdeq	pc, [r0], -sl
    b4c0:	cdp2	0, 8, cr15, cr6, cr1, {0}
    b4c4:	svceq	0x0000f1b8
    b4c8:			; <UNDEFINED> instruction: 0xf8c8d001
    b4cc:	bmi	d0b4d4 <_ZdlPv@@Base+0xcfb080>
    b4d0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    b4d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b4d8:	subsmi	r9, sl, fp, lsl #22
    b4dc:			; <UNDEFINED> instruction: 0x4620d157
    b4e0:	pop	{r2, r3, ip, sp, pc}
    b4e4:	ldmdavc	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b4e8:	ldrdeq	pc, [r0], -sl
    b4ec:	ldmdavc	r4!, {r0, r1, r4, r8, ip, sp, pc}^
    b4f0:	eorsle	r2, r5, r0, lsl #24
    b4f4:			; <UNDEFINED> instruction: 0xff5ef001
    b4f8:	strcs	sl, [r0], #-3330	; 0xfffff2fe
    b4fc:	strtmi	r4, [r8], -r1, lsl #12
    b500:	cdp2	0, 8, cr15, cr8, cr0, {0}
    b504:	ldrtmi	sl, [r1], -r6, lsl #20
    b508:	ldrmi	r9, [r0], -r1, lsl #4
    b50c:	cdp2	0, 8, cr15, cr2, cr0, {0}
    b510:	stmdami	r5!, {r2, r5, r8, r9, fp, lr}
    b514:	bls	5cdc0 <_ZdlPv@@Base+0x4c96c>
    b518:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b51c:			; <UNDEFINED> instruction: 0xf0004478
    b520:			; <UNDEFINED> instruction: 0xe7d4fff7
    b524:	strcs	sl, [r0], #-3334	; 0xfffff2fa
    b528:			; <UNDEFINED> instruction: 0xf0004628
    b52c:	blmi	78af40 <_ZdlPv@@Base+0x77aaec>
    b530:			; <UNDEFINED> instruction: 0x4629481e
    b534:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b538:			; <UNDEFINED> instruction: 0x461a4478
    b53c:			; <UNDEFINED> instruction: 0xffe8f000
    b540:	stcge	7, cr14, [r6, #-788]	; 0xfffffcec
    b544:	strtmi	r4, [r8], -r4, lsl #12
    b548:	cdp2	0, 7, cr15, cr4, cr0, {0}
    b54c:	ldmdami	r8, {r0, r2, r4, r8, r9, fp, lr}
    b550:			; <UNDEFINED> instruction: 0xf8594629
    b554:	ldrbtmi	r3, [r8], #-3
    b558:			; <UNDEFINED> instruction: 0xf000461a
    b55c:	sbfx	pc, r9, #31, #23
    b560:			; <UNDEFINED> instruction: 0xff28f001
    b564:	strmi	sl, [r1], -r2, lsl #26
    b568:			; <UNDEFINED> instruction: 0xf0004628
    b56c:	bge	1caec0 <_ZdlPv@@Base+0x1baa6c>
    b570:			; <UNDEFINED> instruction: 0x46107831
    b574:			; <UNDEFINED> instruction: 0xf0009201
    b578:	blmi	2caf14 <_ZdlPv@@Base+0x2baac0>
    b57c:	strtmi	r4, [r9], -sp, lsl #16
    b580:			; <UNDEFINED> instruction: 0xf8599a01
    b584:	ldrbtmi	r3, [r8], #-3
    b588:			; <UNDEFINED> instruction: 0xffc2f000
    b58c:			; <UNDEFINED> instruction: 0xf7f7e79f
    b590:	svclt	0x0000ee00
    b594:	andeq	ip, r1, sl, lsl #19
    b598:	andeq	r0, r0, ip, lsr r1
    b59c:	andeq	ip, r1, r6, ror #18
    b5a0:	andeq	ip, r1, sl, lsr #18
    b5a4:	muleq	r0, r8, r1
    b5a8:	ldrdeq	r8, [r0], -ip
    b5ac:	ldrdeq	r8, [r0], -ip
    b5b0:	ldrdeq	r8, [r0], -r6
    b5b4:	andeq	r8, r0, r2, asr #30
    b5b8:	mvnsmi	lr, sp, lsr #18
    b5bc:	svcmi	0x0019b086
    b5c0:			; <UNDEFINED> instruction: 0xf88d460e
    b5c4:	stmdbge	r3, {r4, sp, lr}
    b5c8:	ldrbtmi	r4, [pc], #-3607	; b5d0 <__printf_chk@plt+0x8208>
    b5cc:	ldrmi	r9, [sp], -r0, lsl #2
    b5d0:	blge	b59e8 <_ZdlPv@@Base+0xa5594>
    b5d4:			; <UNDEFINED> instruction: 0x460459be
    b5d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b5dc:			; <UNDEFINED> instruction: 0x96056836
    b5e0:	streq	pc, [r0], -pc, asr #32
    b5e4:			; <UNDEFINED> instruction: 0xf88d4616
    b5e8:			; <UNDEFINED> instruction: 0xf7ff8011
    b5ec:	stmdavs	r7!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b5f0:			; <UNDEFINED> instruction: 0xf8cd4633
    b5f4:	strmi	r8, [r1], -r4
    b5f8:	ldmib	sp, {r5, r9, sl, lr}^
    b5fc:	strls	r4, [r0], #-514	; 0xfffffdfe
    b600:			; <UNDEFINED> instruction: 0x47a06b3c
    b604:	blls	b7a40 <_ZdlPv@@Base+0xa75ec>
    b608:	bmi	2236bc <_ZdlPv@@Base+0x213268>
    b60c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b610:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b614:	subsmi	r9, sl, r5, lsl #22
    b618:	andlt	sp, r6, r2, lsl #2
    b61c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b620:	ldc	7, cr15, [r6, #988]!	; 0x3dc
    b624:	andeq	ip, r1, r2, lsr r8
    b628:	andeq	r0, r0, ip, lsr r1
    b62c:	andeq	ip, r1, lr, ror #15
    b630:	strdlt	fp, [r7], r0
    b634:			; <UNDEFINED> instruction: 0x461d4e15
    b638:	blge	de694 <_ZdlPv@@Base+0xce240>
    b63c:	movwls	r4, #1150	; 0x47e
    b640:	strmi	sl, [pc], -r4, lsl #22
    b644:			; <UNDEFINED> instruction: 0x46165934
    b648:	strls	r6, [r5], #-2084	; 0xfffff7dc
    b64c:	streq	pc, [r0], #-79	; 0xffffffb1
    b650:			; <UNDEFINED> instruction: 0xf7ff4604
    b654:	msrlt	SPSR_irq, r7
    b658:	ldrtmi	r9, [r3], -r4, lsl #20
    b65c:	strmi	r6, [r1], -r6, lsr #16
    b660:	strtmi	r9, [r0], -r1, lsl #14
    b664:	bls	efe6c <_ZdlPv@@Base+0xdfa18>
    b668:			; <UNDEFINED> instruction: 0x47a06b34
    b66c:	blls	137aa8 <_ZdlPv@@Base+0x127654>
    b670:	bmi	223724 <_ZdlPv@@Base+0x2132d0>
    b674:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b67c:	subsmi	r9, sl, r5, lsl #22
    b680:	andlt	sp, r7, r1, lsl #2
    b684:			; <UNDEFINED> instruction: 0xf7f7bdf0
    b688:	svclt	0x0000ed84
    b68c:	andeq	ip, r1, r0, asr #15
    b690:	andeq	r0, r0, ip, lsr r1
    b694:	andeq	ip, r1, r6, lsl #15
    b698:	blle	195aa0 <_ZdlPv@@Base+0x18564c>
    b69c:	addmi	r6, fp, #12779520	; 0xc30000
    b6a0:	stmvs	r3, {r0, r1, r8, sl, fp, ip, lr, pc}
    b6a4:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    b6a8:	andcs	r4, r0, r0, ror r7
    b6ac:	svclt	0x00004770
    b6b0:			; <UNDEFINED> instruction: 0x460bb530
    b6b4:	addlt	r4, r3, pc, lsl #26
    b6b8:	strmi	r4, [r4], -pc, lsl #20
    b6bc:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    b6c0:	orrslt	r6, sl, r2, lsl r8
    b6c4:	tstls	r1, sp, lsl #16
    b6c8:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    b6cc:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    b6d0:			; <UNDEFINED> instruction: 0xf93af006
    b6d4:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    b6d8:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    b6dc:			; <UNDEFINED> instruction: 0xf0064479
    b6e0:	stmdavs	r8!, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    b6e4:	mrc	7, 1, APSR_nzcv, cr2, cr7, {7}
    b6e8:	stc	7, cr15, [r0, #-988]!	; 0xfffffc24
    b6ec:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    b6f0:	svclt	0x0000e7f1
    b6f4:	andeq	ip, r1, r0, asr #14
    b6f8:	andeq	r0, r0, ip, ror #2
    b6fc:	andeq	r0, r0, ip, lsl #3
    b700:	andeq	r8, r0, ip, ror #28
    b704:	andeq	r8, r0, r4, ror #28
    b708:	svclt	0x00004770
    b70c:	andcs	fp, r0, #240, 8	; 0xf0000000
    b710:	orrvs	r6, r2, pc, lsl #16
    b714:	ldmib	r1, {r1, r3, r7, r8, fp, sp, lr}^
    b718:	orrvs	r6, r2, r1, lsl #10
    b71c:	andmi	lr, r3, #3424256	; 0x344000
    b720:	strvc	lr, [r0], -r0, asr #19
    b724:	strpl	lr, [r2], #-2496	; 0xfffff640
    b728:	ldflte	f6, [r0], #8
    b72c:	svclt	0x00004770
    b730:	stmdavs	sl, {r0, r1, fp, sp, lr}
    b734:			; <UNDEFINED> instruction: 0xd10e4293
    b738:	blcs	da344 <_ZdlPv@@Base+0xc9ef0>
    b73c:	ldm	pc, {r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b740:	andeq	pc, ip, #3
    b744:	stmdavs	r2, {r2, r3, r8, r9, fp, ip}^
    b748:	addsmi	r6, sl, #4915200	; 0x4b0000
    b74c:	stmvs	r2, {r0, r1, r8, ip, lr, pc}
    b750:	addsmi	r6, sl, #9109504	; 0x8b0000
    b754:	andcs	sp, r0, r7, lsl r0
    b758:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    b75c:	addsmi	r6, sl, #4915200	; 0x4b0000
    b760:	stmvs	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b764:	addsmi	r6, sl, #9109504	; 0x8b0000
    b768:	stmiavs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    b76c:	bne	ff025aa0 <_ZdlPv@@Base+0xff01564c>
    b770:			; <UNDEFINED> instruction: 0xf080fab0
    b774:	ldrbmi	r0, [r0, -r0, asr #18]!
    b778:	stmdavs	fp, {r6, fp, sp, lr}^
    b77c:	blx	fec12284 <_ZdlPv@@Base+0xfec01e30>
    b780:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b784:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    b788:	addsmi	r6, sl, #13303808	; 0xcb0000
    b78c:	stmdbvs	r0, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    b790:	bne	ff025bc4 <_ZdlPv@@Base+0xff015770>
    b794:			; <UNDEFINED> instruction: 0xf080fab0
    b798:	ldrbmi	r0, [r0, -r0, asr #18]!
    b79c:	ldrbmi	r2, [r0, -r1]!
    b7a0:			; <UNDEFINED> instruction: 0xf7ffb508
    b7a4:	blx	fec4b6c0 <_ZdlPv@@Base+0xfec3b26c>
    b7a8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b7ac:	svclt	0x0000bd08
    b7b0:	ldmib	r0, {r0, r1, r9, sl, lr}^
    b7b4:	andvs	r0, sl, r0, lsl #4
    b7b8:	umaalvs	r6, sl, sl, r8
    b7bc:	ldrdvs	r6, [sl], sl
    b7c0:	sbcvs	r6, fp, fp, lsl r9
    b7c4:	svclt	0x00004770
    b7c8:	andvs	r2, r3, r0, lsl #6
    b7cc:	svclt	0x00004770
    b7d0:	strcs	fp, [r3], #-1040	; 0xfffffbf0
    b7d4:			; <UNDEFINED> instruction: 0xf64f6004
    b7d8:	adcmi	r7, r1, #-16777216	; 0xff000000
    b7dc:	strtmi	fp, [r1], -r8, lsr #30
    b7e0:	subvs	r4, r1, r2, lsr #5
    b7e4:	strtmi	fp, [r2], -r8, lsr #30
    b7e8:	svclt	0x002842a3
    b7ec:			; <UNDEFINED> instruction: 0xf85d4623
    b7f0:	stmib	r0, {r2, r8, r9, fp, lr}^
    b7f4:	ldrbmi	r2, [r0, -r2, lsl #6]!
    b7f8:	strcs	fp, [r1], #-1040	; 0xfffffbf0
    b7fc:			; <UNDEFINED> instruction: 0xf64f6004
    b800:	adcmi	r7, r1, #-16777216	; 0xff000000
    b804:	strtmi	fp, [r1], -r8, lsr #30
    b808:	subvs	r4, r1, r2, lsr #5
    b80c:	strtmi	fp, [r2], -r8, lsr #30
    b810:	svclt	0x002842a3
    b814:			; <UNDEFINED> instruction: 0xf85d4623
    b818:	stmib	r0, {r2, r8, r9, fp, lr}^
    b81c:	ldrbmi	r2, [r0, -r2, lsl #6]!
    b820:	strcs	fp, [r2], #-1072	; 0xfffffbd0
    b824:			; <UNDEFINED> instruction: 0xf64f6004
    b828:	adcmi	r7, r1, #-16777216	; 0xff000000
    b82c:	svclt	0x00289d02
    b830:	adcmi	r4, r2, #34603008	; 0x2100000
    b834:	strtmi	fp, [r2], -r8, lsr #30
    b838:	stmib	r0, {r0, r1, r5, r7, r9, lr}^
    b83c:	svclt	0x00281201
    b840:	adcmi	r4, ip, #36700160	; 0x2300000
    b844:	strtmi	fp, [ip], -r8, lsr #30
    b848:	strcc	lr, [r3], #-2496	; 0xfffff640
    b84c:			; <UNDEFINED> instruction: 0x4770bc30
    b850:	mvnsvc	pc, #82837504	; 0x4f00000
    b854:			; <UNDEFINED> instruction: 0xf04f4299
    b858:	andvs	r0, r2, r4, lsl #4
    b85c:	ldrmi	fp, [r9], -r8, lsr #30
    b860:	ldrbmi	r6, [r0, -r1, asr #32]!
    b864:	svcmi	0x00f0e92d
    b868:	andvs	fp, r1, r3, lsl #1
    b86c:			; <UNDEFINED> instruction: 0xf8df7851
    b870:	stmdbcs	r3!, {r5, r7, lr, pc}
    b874:	ldrbtmi	r9, [ip], #1
    b878:	mrrcne	15, 1, fp, r7, cr5
    b87c:			; <UNDEFINED> instruction: 0xf04f1c97
    b880:			; <UNDEFINED> instruction: 0xf04f0e02
    b884:	blcs	f09c <__printf_chk@plt+0xbcd4>
    b888:	bmi	8bf97c <_ZdlPv@@Base+0x8af528>
    b88c:			; <UNDEFINED> instruction: 0xf85c2601
    b890:	andcs	r8, r0, #2
    b894:	ldmibcc	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    b898:			; <UNDEFINED> instruction: 0xf8194615
    b89c:	tsteq	r4, r1, lsl #30
    b8a0:	eorseq	pc, r0, #164, 2	; 0x29
    b8a4:	ldrsbtlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b8a8:			; <UNDEFINED> instruction: 0xf818440a
    b8ac:			; <UNDEFINED> instruction: 0xf1baa001
    b8b0:	eorle	r0, r8, r0, lsl #30
    b8b4:	andeq	pc, fp, ip, asr r8	; <UNPREDICTABLE>
    b8b8:	andge	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
    b8bc:	svceq	0x0000f1ba
    b8c0:			; <UNDEFINED> instruction: 0xf8dfd10d
    b8c4:			; <UNDEFINED> instruction: 0xf1a4a058
    b8c8:	strmi	r0, [sl], #-599	; 0xfffffda9
    b8cc:			; <UNDEFINED> instruction: 0xf85c3c37
    b8d0:			; <UNDEFINED> instruction: 0xf810000a
    b8d4:			; <UNDEFINED> instruction: 0xf1baa001
    b8d8:	andle	r0, r0, r0, lsl #30
    b8dc:	strcc	r1, [r1, #-2146]	; 0xfffff79e
    b8e0:	bicsle	r4, sl, lr, lsr #11
    b8e4:	svceq	0x0002f1be
    b8e8:	bl	bfcf4 <_ZdlPv@@Base+0xaf8a0>
    b8ec:	stmdbls	r1, {r1, r9, sp}
    b8f0:	strtmi	r4, [pc], #-670	; b8f8 <__printf_chk@plt+0x8530>
    b8f4:	eorcs	pc, r6, r1, asr #16
    b8f8:	andeq	pc, r1, #-2147483647	; 0x80000001
    b8fc:	ldrmi	sp, [r6], -r1
    b900:			; <UNDEFINED> instruction: 0xf04fe7c7
    b904:	ldrbmi	r0, [r0], -r1, lsl #20
    b908:	pop	{r0, r1, ip, sp, pc}
    b90c:	svclt	0x00008ff0
    b910:	andeq	ip, r1, r6, lsl #11
    b914:	andeq	r0, r0, ip, asr #3
    b918:	andeq	r0, r0, r0, lsr #3
    b91c:	muleq	r0, r4, r1
    b920:	strmi	r2, [sl], -r3, lsl #6
    b924:			; <UNDEFINED> instruction: 0xf7ff4619
    b928:	svclt	0x0000bf9d
    b92c:	movwcs	r4, #13834	; 0x360a
    b930:			; <UNDEFINED> instruction: 0xf7ff2101
    b934:	svclt	0x0000bf97
    b938:	movwcs	r4, #17930	; 0x460a
    b93c:			; <UNDEFINED> instruction: 0xf7ff2102
    b940:	svclt	0x0000bf91
    b944:	movwcs	r4, #5642	; 0x160a
    b948:			; <UNDEFINED> instruction: 0xf7ff2104
    b94c:	svclt	0x0000bf8b
    b950:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
    b954:	stccs	12, cr3, [r3], {1}
    b958:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    b95c:	strne	pc, [r8, #-4]
    b960:	stmdavs	r0, {r3, r6, r9}^
    b964:			; <UNDEFINED> instruction: 0x6018bcf0
    b968:	andvs	r6, r8, r0, lsl r0
    b96c:	stmdavs	r5, {r4, r5, r6, r8, r9, sl, lr}^
    b970:	ldrbtvc	pc, [pc], #1615	; b978 <__printf_chk@plt+0x85b0>	; <UNPREDICTABLE>
    b974:	andvs	r1, sp, r5, ror #22
    b978:	bne	1865b84 <_ZdlPv@@Base+0x1855730>
    b97c:	stmiavs	r2, {r0, r4, sp, lr}^
    b980:	andsvs	r1, ip, r4, lsr #21
    b984:			; <UNDEFINED> instruction: 0x4770bcf0
    b988:			; <UNDEFINED> instruction: 0xf64f6905
    b98c:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
    b990:	streq	pc, [r1], -r8, asr #4
    b994:			; <UNDEFINED> instruction: 0x0c05eba4
    b998:	streq	pc, [r0], -r8, asr #5
    b99c:			; <UNDEFINED> instruction: 0xf70cfb07
    b9a0:	strgt	pc, [r7, -r6, lsr #23]
    b9a4:	ldrbcc	lr, [r7, #2821]	; 0xb05
    b9a8:	svclt	0x009442a5
    b9ac:	blne	952748 <_ZdlPv@@Base+0x9422f4>
    b9b0:	stmdbvs	r1, {r0, r2, r3, sp, lr}
    b9b4:	bne	19e5bd0 <_ZdlPv@@Base+0x19d577c>
    b9b8:			; <UNDEFINED> instruction: 0xf507fb05
    b9bc:	strvc	pc, [r5, #-2982]	; 0xfffff45a
    b9c0:	bicscc	lr, r5, r1, lsl #22
    b9c4:	svclt	0x009442a1
    b9c8:	blne	852354 <_ZdlPv@@Base+0x841f00>
    b9cc:	ldmib	r0, {r0, r4, sp, lr}^
    b9d0:	bne	1813de4 <_ZdlPv@@Base+0x1803990>
    b9d4:	vqdmulh.s<illegal width 8>	d15, d0, d2
    b9d8:	andeq	pc, r2, #169984	; 0x29800
    b9dc:	sbcscc	lr, r2, #1024	; 0x400
    b9e0:	svclt	0x009442a2
    b9e4:	blne	91247c <_ZdlPv@@Base+0x902028>
    b9e8:	ldcllt	0, cr6, [r0], #112	; 0x70
    b9ec:	stmdavs	r4, {r4, r5, r6, r8, r9, sl, lr}^
    b9f0:	stmvs	r1, {r2, r3, sp, lr}
    b9f4:			; <UNDEFINED> instruction: 0x6011bcf0
    b9f8:	andsvs	r6, sl, r2, asr #17
    b9fc:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    ba00:	addvc	pc, r0, pc, asr #8
    ba04:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
    ba08:	mrclt	7, 2, APSR_nzcv, cr2, cr15, {7}
    ba0c:	andeq	r8, r0, r6, ror #22
    ba10:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
    ba14:	stccs	12, cr3, [r3], {1}
    ba18:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    ba1c:	movwne	pc, #45060	; 0xb004	; <UNPREDICTABLE>
    ba20:	stmdavs	r0, {r0, r1, r6, r9}^
    ba24:			; <UNDEFINED> instruction: 0xf5c0bcf0
    ba28:	rscscc	r4, pc, pc, ror r0	; <UNPREDICTABLE>
    ba2c:	andsvs	r6, r0, r8, lsl r0
    ba30:	ldrbmi	r6, [r0, -r8]!
    ba34:	andvs	r6, ip, r4, asr #16
    ba38:	ldcllt	8, cr6, [r0], #516	; 0x204
    ba3c:	stmiavs	r2, {r0, r4, sp, lr}^
    ba40:			; <UNDEFINED> instruction: 0x4770601a
    ba44:			; <UNDEFINED> instruction: 0xf64f6905
    ba48:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
    ba4c:	streq	pc, [r1], -r8, asr #4
    ba50:			; <UNDEFINED> instruction: 0x0c05eba4
    ba54:	streq	pc, [r0], -r8, asr #5
    ba58:			; <UNDEFINED> instruction: 0xf70cfb07
    ba5c:	strgt	pc, [r7, -r6, lsr #23]
    ba60:	ldrbcc	lr, [r7, #2821]	; 0xb05
    ba64:	svclt	0x002842a5
    ba68:	andvs	r4, sp, r5, lsr #12
    ba6c:	stmvs	r5, {r0, r8, fp, sp, lr}
    ba70:	blx	152416 <_ZdlPv@@Base+0x141fc2>
    ba74:	blx	fe9c8e9a <_ZdlPv@@Base+0xfe9b8a46>
    ba78:	bl	68e94 <_ZdlPv@@Base+0x58a40>
    ba7c:	adcmi	r3, r1, #1073741877	; 0x40000035
    ba80:	strtmi	fp, [r1], -r8, lsr #30
    ba84:	ldmib	r0, {r0, r4, sp, lr}^
    ba88:	bne	fe81029c <_ZdlPv@@Base+0xfe7ffe48>
    ba8c:			; <UNDEFINED> instruction: 0xf100fb01
    ba90:	smlatbeq	r1, r6, fp, pc	; <UNPREDICTABLE>
    ba94:	sbcscc	lr, r1, #2048	; 0x800
    ba98:	svclt	0x002842a2
    ba9c:	andsvs	r4, sl, r2, lsr #12
    baa0:			; <UNDEFINED> instruction: 0x4770bcf0
    baa4:			; <UNDEFINED> instruction: 0xf64f6845
    baa8:	blne	1968eac <_ZdlPv@@Base+0x1958a58>
    baac:	stmvs	r1, {r0, r2, r3, sp, lr}
    bab0:	andsvs	r1, r1, r1, ror #20
    bab4:	bne	fe925dc4 <_ZdlPv@@Base+0xfe915970>
    bab8:	ldcllt	0, cr6, [r0], #112	; 0x70
    babc:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    bac0:	andsne	pc, pc, r0, asr #4
    bac4:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
    bac8:	ldcllt	7, cr15, [r2, #1020]!	; 0x3fc
    bacc:	andeq	r8, r0, r6, lsr #21
    bad0:	mvnsmi	lr, #737280	; 0xb4000
    bad4:	stmdavs	r0, {r2, r9, sl, lr}
    bad8:			; <UNDEFINED> instruction: 0xf8dd460d
    badc:	ldrmi	r8, [r6], -r0, lsr #32
    bae0:	ldrmi	r3, [pc], -r1, lsl #16
    bae4:	vadd.i8	d2, d0, d3
    bae8:	ldm	pc, {r0, r1, r2, r4, r7, pc}^	; <UNPREDICTABLE>
    baec:	cdpcc	0, 0, cr15, cr14, cr0, {0}
    baf0:	movwcs	r0, #585	; 0x249
    baf4:	eorsvs	r6, r3, fp, lsr r0
    baf8:	stmdavs	r3!, {r0, r1, r3, sp, lr}^
    bafc:	cmnmi	pc, #817889280	; 0x30c00000	; <UNPREDICTABLE>
    bb00:			; <UNDEFINED> instruction: 0xf8c833ff
    bb04:	pop	{ip, sp}
    bb08:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, pc}^
    bb0c:			; <UNDEFINED> instruction: 0xf64f2002
    bb10:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
    bb14:	svclt	0x00284293
    bb18:	addsmi	r4, r8, #19922944	; 0x1300000
    bb1c:	ldrmi	fp, [r8], -r8, lsr #30
    bb20:			; <UNDEFINED> instruction: 0xf8c84548
    bb24:	rsbsle	r0, r0, r0
    bb28:	bl	fea65cbc <_ZdlPv@@Base+0xfea55868>
    bb2c:	bne	60bf34 <_ZdlPv@@Base+0x5fbae0>
    bb30:	andmi	lr, r0, r0, asr #23
    bb34:	bl	1e49b18 <_ZdlPv@@Base+0x1e396c4>
    bb38:			; <UNDEFINED> instruction: 0xf8d86028
    bb3c:	stmiavs	r0!, {ip, sp}
    bb40:	smlatbeq	r3, r9, fp, lr
    bb44:	bl	ff01264c <_ZdlPv@@Base+0xff0021f8>
    bb48:			; <UNDEFINED> instruction: 0xf7f74000
    bb4c:	eorsvs	lr, r0, lr, ror #22
    bb50:	ldrdcc	pc, [r0], -r8
    bb54:	bl	fea65edc <_ZdlPv@@Base+0xfea55a88>
    bb58:	bne	ff00bf6c <_ZdlPv@@Base+0xfeffbb18>
    bb5c:	andmi	lr, r0, r0, asr #23
    bb60:	bl	18c9b44 <_ZdlPv@@Base+0x18b96f0>
    bb64:	pop	{r3, r4, r5, sp, lr}
    bb68:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, r9, pc}^
    bb6c:	stmiavs	r3!, {r0, r1, r3, sp, lr}
    bb70:	stmiavs	r3!, {r0, r1, r4, r5, sp, lr}^
    bb74:	stmdbvs	r3!, {r0, r1, r3, r4, r5, sp, lr}
    bb78:	andcc	pc, r0, r8, asr #17
    bb7c:	mvnshi	lr, #12386304	; 0xbd0000
    bb80:	andne	lr, r2, #212, 18	; 0x350000
    bb84:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    bb88:	bl	fea65d1c <_ZdlPv@@Base+0xfea558c8>
    bb8c:	bl	fea4bf98 <_ZdlPv@@Base+0xfea3bb44>
    bb90:	bl	fea4c3a0 <_ZdlPv@@Base+0xfea3bf4c>
    bb94:	addsmi	r0, r9, #201326592	; 0xc000000
    bb98:	ldrmi	fp, [r9], -r8, lsr #30
    bb9c:	svclt	0x0028428a
    bba0:	strbmi	r4, [sl, #-1546]	; 0xfffff9f6
    bba4:	andcs	pc, r0, r8, asr #17
    bba8:	stmdavs	r0!, {r0, r1, r2, r3, r5, ip, lr, pc}^
    bbac:	smlatbeq	r2, r9, fp, lr
    bbb0:	mvnsvc	pc, #1862270976	; 0x6f000000
    bbb4:	bl	fe81cbfc <_ZdlPv@@Base+0xfe80c7a8>
    bbb8:			; <UNDEFINED> instruction: 0xf5a04000
    bbbc:	ldrmi	r3, [r8], #-255	; 0xffffff01
    bbc0:	bl	cc9ba4 <_ZdlPv@@Base+0xcb9750>
    bbc4:	rscsvc	pc, pc, #1862270976	; 0x6f000000
    bbc8:	stmiavs	r3!, {r3, r5, sp, lr}
    bbcc:	ldrdeq	pc, [r0], -r8
    bbd0:	smlatbeq	r0, r9, fp, lr
    bbd4:	bl	fe81cc3c <_ZdlPv@@Base+0xfe80c7e8>
    bbd8:			; <UNDEFINED> instruction: 0xf5a04000
    bbdc:	ldrmi	r3, [r0], #-255	; 0xffffff01
    bbe0:	bl	8c9bc4 <_ZdlPv@@Base+0x8b9770>
    bbe4:	stmiavs	r3!, {r4, r5, sp, lr}^
    bbe8:	ldrbtvc	pc, [pc], #1135	; bbf0 <__printf_chk@plt+0x8828>	; <UNPREDICTABLE>
    bbec:	ldrdeq	pc, [r0], -r8
    bbf0:	smlatbeq	r0, r9, fp, lr
    bbf4:	bl	fe81cc5c <_ZdlPv@@Base+0xfe80c808>
    bbf8:			; <UNDEFINED> instruction: 0xf5a04000
    bbfc:	strtmi	r3, [r0], #-255	; 0xffffff01
    bc00:	bl	4c9be4 <_ZdlPv@@Base+0x4b9790>
    bc04:	pop	{r3, r4, r5, sp, lr}
    bc08:			; <UNDEFINED> instruction: 0xf64f83f8
    bc0c:	strdvs	r7, [fp], -pc	; <UNPREDICTABLE>
    bc10:	eorsvs	r6, fp, r3, lsr r0
    bc14:	mvnshi	lr, #12386304	; 0xbd0000
    bc18:	vmla.i8	d20, d0, d3
    bc1c:	pop	{r0, r4, r6, ip}
    bc20:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
    bc24:	stcllt	7, cr15, [r4, #-1020]	; 0xfffffc04
    bc28:	andeq	r8, r0, sl, asr #18
    bc2c:	ldrbtlt	r6, [r0], #-2051	; 0xfffff7fd
    bc30:	blcs	da83c <_ZdlPv@@Base+0xca3e8>
    bc34:	ldm	pc, {r1, r2, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bc38:	andcs	pc, r6, r3
    bc3c:	stmdavs	r3, {r1, r2, r3, r4, r5, r9}^
    bc40:	andvs	fp, fp, r0, ror ip
    bc44:	stmvs	r5, {r4, r5, r6, r8, r9, sl, lr}
    bc48:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
    bc4c:	ldrbcs	r6, [lr], r3, asr #16
    bc50:	blx	125f62 <_ZdlPv@@Base+0x115b0e>
    bc54:	strbcs	pc, [r7, #-5]	; <UNPREDICTABLE>
    bc58:	movweq	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
    bc5c:	ldrbpl	pc, [r3], #1604	; 0x644	; <UNPREDICTABLE>
    bc60:	strbteq	pc, [r2], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
    bc64:	rscsvc	pc, pc, pc, asr #12
    bc68:	movwcc	pc, #11013	; 0x2b05	; <UNPREDICTABLE>
    bc6c:	movwcs	pc, #15268	; 0x3ba4	; <UNPREDICTABLE>
    bc70:	bl	fe83ae38 <_ZdlPv@@Base+0xfe82a9e4>
    bc74:	mulvs	fp, r3, r3
    bc78:	stmvs	r4, {r4, r5, r6, r8, r9, sl, lr}
    bc7c:	biccs	pc, r3, #64, 4
    bc80:	ldrbcs	r6, [lr, #2114]	; 0x842
    bc84:	blx	d55aa <_ZdlPv@@Base+0xc5156>
    bc88:	stmiavs	r4, {r2, r8, r9, ip, sp, lr, pc}^
    bc8c:	andcc	pc, r2, #5120	; 0x1400
    bc90:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    bc94:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    bc98:			; <UNDEFINED> instruction: 0xf64f6903
    bc9c:	bne	ff0e80a0 <_ZdlPv@@Base+0xff0d7c4c>
    bca0:	andcs	pc, r4, #6144	; 0x1800
    bca4:	andmi	pc, r2, #168960	; 0x29400
    bca8:	bl	fe83ae70 <_ZdlPv@@Base+0xfe82aa1c>
    bcac:	blx	d06fe <_ZdlPv@@Base+0xc02aa>
    bcb0:	andvs	pc, fp, r2, lsl #6
    bcb4:	stmvs	r6, {r4, r5, r6, r8, r9, sl, lr}
    bcb8:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
    bcbc:	ldrbcs	r6, [lr, #2115]	; 0x843
    bcc0:	blx	125fd2 <_ZdlPv@@Base+0x115b7e>
    bcc4:	strbcs	pc, [r7], #-6	; <UNPREDICTABLE>
    bcc8:	movweq	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
    bccc:	sbcspl	pc, r3, r4, asr #12
    bcd0:	rsbeq	pc, r2, r1, asr #5
    bcd4:	movwcc	pc, #11012	; 0x2b04	; <UNPREDICTABLE>
    bcd8:	blx	fe83aea2 <_ZdlPv@@Base+0xfe82aa4e>
    bcdc:	ldmibeq	fp, {r0, r1, r8, r9, sp}
    bce0:	ldrbmi	r6, [r0, -fp]!
    bce4:	vst2.8	{d20,d22}, [pc], r3
    bce8:	ldcllt	0, cr7, [r0], #-724	; 0xfffffd2c
    bcec:			; <UNDEFINED> instruction: 0xf7ff4479
    bcf0:	svclt	0x0000bcdf
    bcf4:	andeq	r8, r0, r0, lsl #17
    bcf8:			; <UNDEFINED> instruction: 0x4604b530
    bcfc:	andscs	fp, lr, r9, lsl #1
    bd00:	b	3c9ce4 <_ZdlPv@@Base+0x3b9890>
    bd04:	strmi	r6, [r5], -r3, lsr #16
    bd08:	stmdale	r5!, {r2, r8, r9, fp, sp}
    bd0c:			; <UNDEFINED> instruction: 0xf003e8df
    bd10:	stclvs	3, cr0, [r2, #-232]	; 0xffffff18
    bd14:	ldc	0, cr0, [r4, #156]	; 0x9c
    bd18:	andscs	r4, lr, #12288	; 0x3000
    bd1c:	tstcs	r1, ip, lsr fp
    bd20:	bpl	c7378 <_ZdlPv@@Base+0xb6f24>
    bd24:	mrc	4, 5, r4, cr8, cr11, {3}
    bd28:	vldr	d4, [r4, #272]	; 0x110
    bd2c:	strtmi	r6, [r8], -r1, lsl #20
    bd30:	blvc	d873b4 <_ZdlPv@@Base+0xd76f60>
    bd34:	blpl	118781c <_ZdlPv@@Base+0x11773c8>
    bd38:	blvs	11c7820 <_ZdlPv@@Base+0x11b73cc>
    bd3c:	blcc	207754 <_ZdlPv@@Base+0x1f7300>
    bd40:	blmi	20775c <_ZdlPv@@Base+0x1f7308>
    bd44:	blpl	207764 <_ZdlPv@@Base+0x1f7310>
    bd48:	blcc	147384 <_ZdlPv@@Base+0x136f30>
    bd4c:	blmi	c7388 <_ZdlPv@@Base+0xb6f34>
    bd50:	blpl	4738c <_ZdlPv@@Base+0x36f38>
    bd54:	bl	349d38 <_ZdlPv@@Base+0x3398e4>
    bd58:	andlt	r4, r9, r8, lsr #12
    bd5c:	ldc	13, cr11, [r4, #192]	; 0xc0
    bd60:	andscs	r7, lr, #4096	; 0x1000
    bd64:	tstcs	r1, fp, lsr #22
    bd68:	blpl	a073ec <_ZdlPv@@Base+0x9f6f98>
    bd6c:	mrc	4, 5, r4, cr8, cr11, {3}
    bd70:			; <UNDEFINED> instruction: 0xee877b47
    bd74:	vstr	d6, [sp, #20]
    bd78:			; <UNDEFINED> instruction: 0xf7f76b00
    bd7c:			; <UNDEFINED> instruction: 0x4628eafa
    bd80:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    bd84:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    bd88:	eorvs	ip, r8, r3, lsl #22
    bd8c:	rsbvs	r4, r9, r8, lsr #12
    bd90:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    bd94:	bcc	1473ec <_ZdlPv@@Base+0x136f98>
    bd98:	blmi	814618 <_ZdlPv@@Base+0x8041c4>
    bd9c:	ldfs	f2, [r4, #4]
    bda0:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    bda4:	bpl	c73fc <_ZdlPv@@Base+0xb6fa8>
    bda8:	bvs	87400 <_ZdlPv@@Base+0x76fac>
    bdac:	blcc	1107894 <_ZdlPv@@Base+0x10f7440>
    bdb0:	blvc	587434 <_ZdlPv@@Base+0x576fe0>
    bdb4:	blvs	11c789c <_ZdlPv@@Base+0x11b7448>
    bdb8:	blmi	11478a0 <_ZdlPv@@Base+0x113744c>
    bdbc:	blpl	11878a4 <_ZdlPv@@Base+0x1177450>
    bdc0:	blcs	2077d4 <_ZdlPv@@Base+0x1f7380>
    bdc4:	blcc	2077dc <_ZdlPv@@Base+0x1f7388>
    bdc8:	blmi	2077e4 <_ZdlPv@@Base+0x1f7390>
    bdcc:	blpl	2077ec <_ZdlPv@@Base+0x1f7398>
    bdd0:	blcs	1c740c <_ZdlPv@@Base+0x1b6fb8>
    bdd4:	blcc	147410 <_ZdlPv@@Base+0x136fbc>
    bdd8:	blmi	c7414 <_ZdlPv@@Base+0xb6fc0>
    bddc:	blpl	47418 <_ZdlPv@@Base+0x36fc4>
    bde0:	b	ff1c9dc4 <_ZdlPv@@Base+0xff1b9970>
    bde4:	andlt	r4, r9, r8, lsr #12
    bde8:	ldc	13, cr11, [r4, #192]	; 0xc0
    bdec:	andscs	r4, lr, #12288	; 0x3000
    bdf0:	tstcs	r1, fp, lsl #22
    bdf4:	bpl	c744c <_ZdlPv@@Base+0xb6ff8>
    bdf8:	mrc	4, 5, r4, cr8, cr11, {3}
    bdfc:	vldr	d4, [r4, #272]	; 0x110
    be00:	ldr	r6, [r4, r1, lsl #20]
    be04:	andhi	pc, r0, pc, lsr #7
    be08:	andeq	r0, r0, r0
    be0c:	rscmi	pc, pc, r0, ror #31
    be10:	andeq	r8, r0, ip, lsl #17
    be14:	andeq	r8, r0, ip, ror r8
    be18:	andeq	r8, r0, sl, lsl #16
    be1c:	andeq	r8, r0, r6, lsr #16
    be20:	andeq	r8, r0, r0, lsr #15
    be24:	svcmi	0x00f0e92d
    be28:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    be2c:	stmmi	r3, {sl, sp}
    be30:	stceq	0, cr15, [r1], {79}	; 0x4f
    be34:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    be38:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    be3c:	andlt	pc, r8, #14614528	; 0xdf0000
    be40:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    be44:	ldrbtmi	r9, [fp], #1287	; 0x507
    be48:	andvc	pc, r4, #268435456	; 0x10000000
    be4c:			; <UNDEFINED> instruction: 0xf50b4f7f
    be50:	andls	r7, r2, #532480	; 0x82000
    be54:	andvc	pc, r4, #0, 4
    be58:			; <UNDEFINED> instruction: 0xf6039203
    be5c:	blls	1cc674 <_ZdlPv@@Base+0x1bc220>
    be60:			; <UNDEFINED> instruction: 0xf50b447f
    be64:			; <UNDEFINED> instruction: 0xf50b7601
    be68:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    be6c:	vrshl.s8	d4, d4, d11
    be70:			; <UNDEFINED> instruction: 0xf6035804
    be74:	strls	r1, [r6, -r4, lsl #6]
    be78:	vhsub.s8	d9, d11, d4
    be7c:	movwls	r6, #22276	; 0x5704
    be80:	blgt	109fb4 <_ZdlPv@@Base+0xf9b60>
    be84:			; <UNDEFINED> instruction: 0xf0349700
    be88:	cmnle	ip, pc, ror r3
    be8c:			; <UNDEFINED> instruction: 0xf7f79101
    be90:	stmdbls	r1, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    be94:	stmdavs	r2, {r0, r1, r5, r6}
    be98:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    be9c:	addvs	pc, r0, #301989888	; 0x12000000
    bea0:	andcs	fp, r1, #28, 30	; 0x70
    bea4:	andcs	pc, r0, sl, lsl #17
    bea8:			; <UNDEFINED> instruction: 0xf88ad101
    beac:	stmdavs	r2, {sp}
    beb0:			; <UNDEFINED> instruction: 0xf4125ad2
    beb4:	svclt	0x000e7280
    beb8:	andcs	r7, r1, #50	; 0x32
    bebc:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    bec0:			; <UNDEFINED> instruction: 0xf4125ad2
    bec4:	svclt	0x000e7200
    bec8:	andcs	pc, r0, r9, lsl #17
    becc:			; <UNDEFINED> instruction: 0xf8892201
    bed0:			; <UNDEFINED> instruction: 0xf1a42000
    bed4:	bcs	24c79c <_ZdlPv@@Base+0x23c348>
    bed8:	adchi	pc, sl, r0, asr #4
    bedc:	eorvc	r2, sl, r0, lsl #4
    bee0:	bpl	ff4a5ef0 <_ZdlPv@@Base+0xff495a9c>
    bee4:	addpl	pc, r0, #301989888	; 0x12000000
    bee8:	addhi	pc, sp, r0, asr #32
    beec:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    bef0:	vqshl.s8	q2, q14, q14
    bef4:			; <UNDEFINED> instruction: 0xf80c7c04
    bef8:	stmdavs	r2, {r2, sp}
    befc:			; <UNDEFINED> instruction: 0xf4125ad2
    bf00:			; <UNDEFINED> instruction: 0xf0405200
    bf04:			; <UNDEFINED> instruction: 0xf8888089
    bf08:	stmdavs	r2, {sp}
    bf0c:			; <UNDEFINED> instruction: 0xf0125ad2
    bf10:	cmnle	ip, r4, lsl #4
    bf14:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    bf18:			; <UNDEFINED> instruction: 0xf60c44fc
    bf1c:			; <UNDEFINED> instruction: 0xf80c0c04
    bf20:	stmdavs	r2, {r2, sp}
    bf24:			; <UNDEFINED> instruction: 0xf0125ad2
    bf28:	cmnle	r8, r8, lsl #4
    bf2c:	eorsvc	r9, sl, r0, lsl #30
    bf30:	bpl	ff4a5f40 <_ZdlPv@@Base+0xff495aec>
    bf34:	cfstrsmi	mvf15, [r0], {18}
    bf38:			; <UNDEFINED> instruction: 0xf8dfd14a
    bf3c:	ldrbtmi	lr, [lr], #284	; 0x11c
    bf40:	andne	pc, r4, #14680064	; 0xe00000
    bf44:	andgt	pc, r4, r2, lsl #16
    bf48:	cdppl	8, 13, cr6, cr2, cr2, {0}
    bf4c:	svclt	0x00a42a00
    bf50:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    bf54:	andgt	pc, r4, lr, lsl #16
    bf58:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    bf5c:			; <UNDEFINED> instruction: 0xf10a3401
    bf60:	strcc	r0, [r1], -r1, lsl #20
    bf64:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    bf68:	bpl	ff4d9374 <_ZdlPv@@Base+0xff4c8f20>
    bf6c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    bf70:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    bf74:			; <UNDEFINED> instruction: 0xf80b0340
    bf78:			; <UNDEFINED> instruction: 0xf0343f01
    bf7c:			; <UNDEFINED> instruction: 0xf102037f
    bf80:	andls	r0, r0, #268435456	; 0x10000000
    bf84:	svcls	0x0002d082
    bf88:	andcs	pc, r4, #1048576	; 0x100000
    bf8c:	stceq	6, cr15, [r4], {1}
    bf90:	andne	pc, r4, r1, lsl #12
    bf94:	strtpl	r2, [r3], #768	; 0x300
    bf98:	andcc	pc, ip, r4, lsl #16
    bf9c:	strbpl	r9, [r3, #2560]!	; 0xa00
    bfa0:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    bfa4:	svcvc	0x0080f5b4
    bfa8:	blcc	89fb8 <_ZdlPv@@Base+0x79b64>
    bfac:	blcc	89fdc <_ZdlPv@@Base+0x79b88>
    bfb0:	blcc	89fd0 <_ZdlPv@@Base+0x79b7c>
    bfb4:	blcc	89fe0 <_ZdlPv@@Base+0x79b8c>
    bfb8:	blcc	89fd4 <_ZdlPv@@Base+0x79b80>
    bfbc:	blcc	89fe4 <_ZdlPv@@Base+0x79b90>
    bfc0:			; <UNDEFINED> instruction: 0xf80b9200
    bfc4:			; <UNDEFINED> instruction: 0xf47f3f01
    bfc8:	andlt	sl, r9, lr, asr pc
    bfcc:	svchi	0x00f0e8bd
    bfd0:	andcs	r9, r1, #5, 30
    bfd4:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    bfd8:	bcs	23b28 <_ZdlPv@@Base+0x136d4>
    bfdc:	bls	202c64 <_ZdlPv@@Base+0x1f2810>
    bfe0:	stceq	0, cr15, [r0], {79}	; 0x4f
    bfe4:	andcs	pc, r4, #2097152	; 0x200000
    bfe8:	andgt	pc, r4, r2, lsl #16
    bfec:	svcls	0x0004e7b5
    bff0:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    bff4:	bpl	ff4a6004 <_ZdlPv@@Base+0xff495bb0>
    bff8:	andeq	pc, r8, #18
    bffc:	svcls	0x0000d096
    c000:	eorsvc	r2, sl, r1, lsl #4
    c004:	svcls	0x0003e794
    c008:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    c00c:	bpl	ff4a601c <_ZdlPv@@Base+0xff495bc8>
    c010:	andpl	pc, r0, #301989888	; 0x12000000
    c014:	svcge	0x0077f43f
    c018:			; <UNDEFINED> instruction: 0xf8882201
    c01c:	ldrb	r2, [r4, -r0]!
    c020:			; <UNDEFINED> instruction: 0xf04f9a06
    c024:			; <UNDEFINED> instruction: 0xf6020c01
    c028:			; <UNDEFINED> instruction: 0xf8022204
    c02c:	ldr	ip, [r4, r4]
    c030:	eorvc	r2, sl, r1, lsl #4
    c034:	svclt	0x0000e754
    c038:	andeq	pc, r1, r2, ror r3	; <UNPREDICTABLE>
    c03c:	andeq	pc, r1, lr, ror #6
    c040:	andeq	pc, r1, r8, ror #6
    c044:	andeq	pc, r1, r6, ror #6
    c048:	andeq	pc, r1, r2, ror #6
    c04c:	andeq	pc, r1, r8, asr #6
    c050:			; <UNDEFINED> instruction: 0x0001f2b8
    c054:	muleq	r1, r0, r2
    c058:	andeq	pc, r1, sl, ror #4
    c05c:			; <UNDEFINED> instruction: 0xf1001e43
    c060:	strdcs	r0, [r0, -pc]
    c064:	svcne	0x0001f803
    c068:			; <UNDEFINED> instruction: 0xd1fb4293
    c06c:	svclt	0x00004770
    c070:			; <UNDEFINED> instruction: 0xf1001e43
    c074:	strdcs	r0, [r0, -pc]
    c078:	svcne	0x0001f803
    c07c:			; <UNDEFINED> instruction: 0xd1fb4293
    c080:	svclt	0x00004770
    c084:	mcrne	4, 2, fp, cr3, cr0, {0}
    c088:	ldrbteq	pc, [pc], #256	; c090 <__printf_chk@plt+0x8cc8>	; <UNPREDICTABLE>
    c08c:			; <UNDEFINED> instruction: 0xf8032200
    c090:	adcmi	r2, r3, #1, 30
    c094:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c098:	andcs	fp, r1, #-1073741814	; 0xc000000a
    c09c:			; <UNDEFINED> instruction: 0xf81154c2
    c0a0:	blcs	1bcac <_ZdlPv@@Base+0xb858>
    c0a4:			; <UNDEFINED> instruction: 0xf85dd1fa
    c0a8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    c0ac:	mcrne	4, 2, fp, cr3, cr0, {0}
    c0b0:	ldrbteq	pc, [pc], #256	; c0b8 <__printf_chk@plt+0x8cf0>	; <UNPREDICTABLE>
    c0b4:			; <UNDEFINED> instruction: 0xf8032200
    c0b8:	adcmi	r2, r3, #1, 30
    c0bc:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c0c0:	andcs	fp, r1, #-1073741814	; 0xc000000a
    c0c4:			; <UNDEFINED> instruction: 0xf81154c2
    c0c8:	blcs	1bcd4 <_ZdlPv@@Base+0xb880>
    c0cc:			; <UNDEFINED> instruction: 0xf85dd1fa
    c0d0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    c0d4:	svclt	0x00004770
    c0d8:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    c0dc:	strvc	pc, [r0], #1280	; 0x500
    c0e0:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    c0e4:	svccs	0x0001f811
    c0e8:	andsvc	fp, sp, r2, lsl #2
    c0ec:	adcmi	r3, r3, #67108864	; 0x4000000
    c0f0:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    c0f4:	svclt	0x00004770
    c0f8:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    c0fc:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    c100:	addlt	fp, r3, r0, lsl #10
    c104:			; <UNDEFINED> instruction: 0xf7ff9001
    c108:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    c10c:			; <UNDEFINED> instruction: 0xf85db003
    c110:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    c114:	andeq	pc, r1, lr, lsr #1
    c118:	blmi	d9e9f4 <_ZdlPv@@Base+0xd8e5a0>
    c11c:	ldmdami	r6!, {r1, r3, r4, r5, r6, sl, lr}
    c120:	strdlt	fp, [r9], r0
    c124:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    c128:	ldmdavs	fp, {r2, r4, r5, r8, r9, sl, fp, lr}
    c12c:			; <UNDEFINED> instruction: 0xf04f9307
    c130:			; <UNDEFINED> instruction: 0xf7f70300
    c134:	ldrbtmi	lr, [pc], #-2348	; c13c <__printf_chk@plt+0x8d74>
    c138:			; <UNDEFINED> instruction: 0x4604b1f8
    c13c:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c140:	stmdbge	r1, {r8, r9, sp}
    c144:	andvs	r2, r3, sl, lsl #4
    c148:	strtmi	r4, [r0], -r6, lsl #12
    c14c:	svc	0x00a2f7f6
    c150:	blcs	8a6224 <_ZdlPv@@Base+0x895dd0>
    c154:	andsle	r4, r4, r5, lsl #12
    c158:	stmdbls	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    c15c:	eorsle	r4, r5, r1, lsr #5
    c160:	bllt	cea194 <_ZdlPv@@Base+0xcd9d40>
    c164:	blmi	8dea04 <_ZdlPv@@Base+0x8ce5b0>
    c168:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c16c:	blls	1e61dc <_ZdlPv@@Base+0x1d5d88>
    c170:	teqle	sl, sl, asr r0
    c174:	andlt	r4, r9, r8, lsr #12
    c178:			; <UNDEFINED> instruction: 0xf7f7bdf0
    c17c:	strmi	lr, [r5], -r0, asr #17
    c180:			; <UNDEFINED> instruction: 0xf100e7f0
    c184:	bcc	5c98c <_ZdlPv@@Base+0x4c538>
    c188:	stmdale	r1, {r0, r1, r9, ip, sp}
    c18c:	mvnle	r2, r0, lsl #26
    c190:	mcrge	6, 0, r4, cr2, cr8, {0}
    c194:	svc	0x00aaf7f6
    c198:	ldrtmi	r4, [r0], -r1, lsl #12
    c19c:			; <UNDEFINED> instruction: 0xf83af000
    c1a0:	ldmdami	r9, {r3, r4, r8, r9, fp, lr}
    c1a4:	ldmpl	fp!, {r0, r4, r5, r9, sl, lr}^
    c1a8:			; <UNDEFINED> instruction: 0x461a4478
    c1ac:	blx	481b4 <_ZdlPv@@Base+0x37d60>
    c1b0:	stcge	7, cr14, [r2], {211}	; 0xd3
    c1b4:			; <UNDEFINED> instruction: 0xf0004620
    c1b8:	blmi	4ca274 <_ZdlPv@@Base+0x4b9e20>
    c1bc:			; <UNDEFINED> instruction: 0x46214813
    c1c0:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    c1c4:			; <UNDEFINED> instruction: 0xf000461a
    c1c8:			; <UNDEFINED> instruction: 0xe7cbf9f3
    c1cc:	stcge	6, cr4, [r2], {33}	; 0x21
    c1d0:			; <UNDEFINED> instruction: 0xf0004620
    c1d4:	blmi	30a258 <_ZdlPv@@Base+0x2f9e04>
    c1d8:	strtmi	r4, [r1], -sp, lsl #16
    c1dc:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    c1e0:			; <UNDEFINED> instruction: 0xf000461a
    c1e4:	stmdbls	r1, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    c1e8:			; <UNDEFINED> instruction: 0xf7f6e7ba
    c1ec:	svclt	0x0000efd2
    c1f0:	andeq	fp, r1, r0, ror #25
    c1f4:	andeq	r0, r0, ip, lsr r1
    c1f8:	andeq	r8, r0, lr, asr #9
    c1fc:	andeq	fp, r1, r6, asr #25
    c200:	muleq	r1, r4, ip
    c204:	muleq	r0, r8, r1
    c208:	andeq	r8, r0, r0, ror #8
    c20c:	andeq	r8, r0, lr, lsl #9
    c210:	andeq	r8, r0, sl, asr #8
    c214:	andvs	r2, r3, r1, lsl #6
    c218:	addvs	fp, r1, r9, lsl #2
    c21c:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    c220:	addvs	r4, r1, r9, ror r4
    c224:	svclt	0x00004770
    c228:	andeq	r8, r0, ip, asr r4
    c22c:	andvs	r2, r2, r0, lsl #4
    c230:	svclt	0x00004770
    c234:	addvs	r2, r1, r3, lsl #4
    c238:	ldrbmi	r6, [r0, -r2]!
    c23c:	addvs	r2, r1, r4, lsl #4
    c240:	ldrbmi	r6, [r0, -r2]!
    c244:	andvc	r2, r1, #536870912	; 0x20000000
    c248:	ldrbmi	r6, [r0, -r2]!
    c24c:	sfm	f2, 4, [r0, #20]
    c250:	andvs	r0, r2, r2, lsl #22
    c254:	svclt	0x00004770
    c258:	blx	fec26260 <_ZdlPv@@Base+0xfec15e0c>
    c25c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    c260:	svclt	0x00004770
    c264:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    c268:			; <UNDEFINED> instruction: 0x4c193b01
    c26c:	blcs	11d464 <_ZdlPv@@Base+0x10d010>
    c270:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c274:	strne	pc, [lr], -r3
    c278:	andeq	r2, r3, lr, lsl r8
    c27c:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    c280:	ldmdbmi	r5, {r1, r8, r9, sp}
    c284:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    c288:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c28c:			; <UNDEFINED> instruction: 0xf0056800
    c290:	blmi	43b004 <_ZdlPv@@Base+0x42abb0>
    c294:	stmiapl	r3!, {r7, fp, sp, lr}^
    c298:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c29c:			; <UNDEFINED> instruction: 0xf7f76819
    c2a0:	blmi	33a45c <_ZdlPv@@Base+0x32a008>
    c2a4:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    c2a8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c2ac:			; <UNDEFINED> instruction: 0xf7f66819
    c2b0:	stmvs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    c2b4:	ldc2	0, cr15, [r8], #-12
    c2b8:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    c2bc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c2c0:			; <UNDEFINED> instruction: 0xf7f76819
    c2c4:	stmvs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, pc}
    c2c8:	stc2l	0, cr15, [r8], #-12
    c2cc:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    c2d0:	muleq	r1, r0, fp
    c2d4:	andeq	r0, r0, ip, lsl #3
    c2d8:	strdeq	r8, [r0], -lr
    c2dc:	svcmi	0x00f0e92d
    c2e0:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    c2e4:	movwls	r4, #5636	; 0x1604
    c2e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    c2ec:			; <UNDEFINED> instruction: 0x4698d05d
    c2f0:			; <UNDEFINED> instruction: 0xf8134603
    c2f4:			; <UNDEFINED> instruction: 0xb3200b01
    c2f8:	ldrdls	pc, [r0], #143	; 0x8f
    c2fc:			; <UNDEFINED> instruction: 0xf8df460e
    c300:	ldrmi	fp, [r7], -r0, asr #1
    c304:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    c308:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    c30c:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    c310:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    c314:	blcc	959324 <_ZdlPv@@Base+0x948ed0>
    c318:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    c31c:			; <UNDEFINED> instruction: 0xf003e8df
    c320:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    c324:	stmdaeq	r8, {r3, fp}
    c328:	stmdaeq	r8, {r3, fp}
    c32c:	andseq	r1, r4, r1, lsr #22
    c330:	rsbscs	r4, r8, r9, asr #12
    c334:			; <UNDEFINED> instruction: 0xf9bcf7ff
    c338:			; <UNDEFINED> instruction: 0xf8134623
    c33c:	stmdacs	r0, {r0, r8, r9, fp}
    c340:	andlt	sp, r3, r5, ror #3
    c344:	svchi	0x00f0e8bd
    c348:	ldrdcc	pc, [r0], -r8
    c34c:	strbmi	fp, [r0], -fp, ror #3
    c350:			; <UNDEFINED> instruction: 0xff88f7ff
    c354:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c358:			; <UNDEFINED> instruction: 0x4638b313
    c35c:			; <UNDEFINED> instruction: 0xff82f7ff
    c360:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c364:			; <UNDEFINED> instruction: 0x4630b1b3
    c368:			; <UNDEFINED> instruction: 0xff7cf7ff
    c36c:	blmi	5c6304 <_ZdlPv@@Base+0x5b5eb0>
    c370:	stmiapl	fp!, {r0, r2, r5, sp}^
    c374:			; <UNDEFINED> instruction: 0xf7f66819
    c378:	ldrb	lr, [sp, sl, ror #30]
    c37c:			; <UNDEFINED> instruction: 0x461c4a12
    c380:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    c384:	svc	0x0012f7f6
    c388:			; <UNDEFINED> instruction: 0x4659e7d6
    c38c:			; <UNDEFINED> instruction: 0xf7ff2074
    c390:	ldrb	pc, [ip, pc, lsl #19]	; <UNPREDICTABLE>
    c394:	rsbcs	r4, ip, sp, lsl #18
    c398:			; <UNDEFINED> instruction: 0xf7ff4479
    c39c:	strb	pc, [r2, r9, lsl #19]!	; <UNPREDICTABLE>
    c3a0:	rsbscs	r4, r0, r1, asr r6
    c3a4:			; <UNDEFINED> instruction: 0xf984f7ff
    c3a8:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    c3ac:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    c3b0:			; <UNDEFINED> instruction: 0xf97ef7ff
    c3b4:	cdple	8, 15, cr7, cr15, cr3, {1}
    c3b8:	andeq	fp, r1, r4, lsl fp
    c3bc:	andeq	r8, r0, r0, lsl #7
    c3c0:	andeq	r8, r0, lr, ror r3
    c3c4:	andeq	r8, r0, ip, ror r3
    c3c8:	andeq	r0, r0, ip, lsl #3
    c3cc:	strdeq	r8, [r0], -r0
    c3d0:	ldrdeq	r8, [r0], -sl
    c3d4:	svcmi	0x00f0e92d
    c3d8:	mcrrmi	0, 8, fp, r4, cr5
    c3dc:			; <UNDEFINED> instruction: 0xf8df4617
    c3e0:	bicsmi	ip, r2, #16, 2
    c3e4:	svceq	0x00d2447c
    c3e8:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    c3ec:	sadd16mi	fp, r3, r4
    c3f0:			; <UNDEFINED> instruction: 0xf8542300
    c3f4:	ldmib	sp, {r2, r3, ip, lr}^
    c3f8:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    c3fc:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    c400:	bls	9dc1c <_ZdlPv@@Base+0x8d7c8>
    c404:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    c408:	subsle	r2, r9, r0, lsl #20
    c40c:	movwls	r4, #10297	; 0x2839
    c410:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    c414:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    c418:	blx	fe5c8434 <_ZdlPv@@Base+0xfe5b7fe0>
    c41c:	orrlt	r9, r3, r2, lsl #22
    c420:	blcs	b6a4d4 <_ZdlPv@@Base+0xb5a080>
    c424:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    c428:			; <UNDEFINED> instruction: 0x4d34b90b
    c42c:	blls	dd628 <_ZdlPv@@Base+0xcd1d4>
    c430:	blcs	264b8 <_ZdlPv@@Base+0x16064>
    c434:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    c438:	strls	r4, [r0, -sl, lsr #12]
    c43c:			; <UNDEFINED> instruction: 0xf0054479
    c440:	stmdavs	r1!, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
    c444:			; <UNDEFINED> instruction: 0xf7f62020
    c448:	mvnslt	lr, r2, lsl #30
    c44c:			; <UNDEFINED> instruction: 0xd1272e02
    c450:	andcs	r4, ip, #44, 16	; 0x2c0000
    c454:	tstcs	r1, r3, lsr #16
    c458:			; <UNDEFINED> instruction: 0xf7f64478
    c45c:	stmdavs	r1!, {r2, r8, r9, sl, fp, sp, lr, pc}
    c460:			; <UNDEFINED> instruction: 0xf7f62020
    c464:			; <UNDEFINED> instruction: 0x465beef4
    c468:			; <UNDEFINED> instruction: 0x46494652
    c46c:			; <UNDEFINED> instruction: 0xf7ff4640
    c470:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c474:			; <UNDEFINED> instruction: 0xf7f6200a
    c478:	stmdavs	r0!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c47c:	svc	0x0066f7f6
    c480:	pop	{r0, r2, ip, sp, pc}
    c484:			; <UNDEFINED> instruction: 0xf0004ff0
    c488:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    c48c:	stmdavs	r3!, {r0, r8, sp}
    c490:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    c494:	mcr	7, 7, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    c498:	eorcs	r6, r0, r1, lsr #16
    c49c:	mrc	7, 6, APSR_nzcv, cr6, cr6, {7}
    c4a0:			; <UNDEFINED> instruction: 0x4652465b
    c4a4:	strbmi	r4, [r0], -r9, asr #12
    c4a8:			; <UNDEFINED> instruction: 0xff18f7ff
    c4ac:	andcs	r6, sl, r1, lsr #16
    c4b0:	mcr	7, 6, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    c4b4:	andlt	r6, r5, r0, lsr #16
    c4b8:	svcmi	0x00f0e8bd
    c4bc:	svclt	0x0044f7f6
    c4c0:	blmi	33a914 <_ZdlPv@@Base+0x32a4c0>
    c4c4:	strb	r5, [r0, r4, ror #17]
    c4c8:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    c4cc:	blcs	b6a580 <_ZdlPv@@Base+0xb5a12c>
    c4d0:	str	sp, [r8, sp, lsr #3]!
    c4d4:	ldrtmi	r4, [fp], -sp, lsl #18
    c4d8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    c4dc:	blx	d484f8 <_ZdlPv@@Base+0xd380a4>
    c4e0:	eorcs	r6, r0, r1, lsr #16
    c4e4:	mrc	7, 5, APSR_nzcv, cr2, cr6, {7}
    c4e8:	svclt	0x0000e7af
    c4ec:	andeq	fp, r1, r8, lsl sl
    c4f0:	andeq	r0, r0, ip, ror #2
    c4f4:	andeq	r0, r0, ip, lsl #3
    c4f8:	muleq	r0, r8, r2
    c4fc:	andeq	r7, r0, ip, asr ip
    c500:	andeq	r8, r0, r4, ror r2
    c504:	andeq	r8, r0, ip, ror #4
    c508:	andeq	r8, r0, r2, asr #4
    c50c:	andeq	r8, r0, r2, ror #3
    c510:			; <UNDEFINED> instruction: 0x4605b5f0
    c514:	strmi	r4, [lr], -lr, lsl #24
    c518:	ldrmi	r4, [r7], -lr, lsl #16
    c51c:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    c520:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    c524:	strtmi	fp, [r2], -r7, lsl #1
    c528:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    c52c:	ldmdapl	r2, {r0, r8, r9, sp}^
    c530:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    c534:	andls	r6, r5, #65536	; 0x10000
    c538:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    c53c:	stmib	sp, {fp, sp, lr}^
    c540:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    c544:			; <UNDEFINED> instruction: 0xf7ff5600
    c548:	andlt	pc, r7, r5, asr #30
    c54c:	svclt	0x0000bdf0
    c550:	ldrdeq	fp, [r1], -lr
    c554:	andeq	r0, r0, r4, asr #3
    c558:			; <UNDEFINED> instruction: 0x000001b4
    c55c:	andeq	r0, r0, ip, asr r1
    c560:			; <UNDEFINED> instruction: 0x4605b5f0
    c564:	strmi	r4, [lr], -lr, lsl #24
    c568:	ldrmi	r4, [r7], -lr, lsl #16
    c56c:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    c570:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    c574:	strtmi	fp, [r2], -r7, lsl #1
    c578:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    c57c:	ldmdapl	r2, {r8, r9, sp}^
    c580:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    c584:	andls	r6, r5, #65536	; 0x10000
    c588:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    c58c:	stmib	sp, {fp, sp, lr}^
    c590:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    c594:			; <UNDEFINED> instruction: 0xf7ff5600
    c598:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    c59c:	svclt	0x0000bdf0
    c5a0:	andeq	fp, r1, lr, lsl #17
    c5a4:	andeq	r0, r0, r4, asr #3
    c5a8:			; <UNDEFINED> instruction: 0x000001b4
    c5ac:	andeq	r0, r0, ip, asr r1
    c5b0:			; <UNDEFINED> instruction: 0x4605b5f0
    c5b4:	strmi	r4, [lr], -lr, lsl #24
    c5b8:	ldrmi	r4, [r7], -lr, lsl #16
    c5bc:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    c5c0:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    c5c4:	strtmi	fp, [r2], -r7, lsl #1
    c5c8:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    c5cc:	ldmdapl	r2, {r1, r8, r9, sp}^
    c5d0:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    c5d4:	andls	r6, r5, #65536	; 0x10000
    c5d8:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    c5dc:	stmib	sp, {fp, sp, lr}^
    c5e0:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    c5e4:			; <UNDEFINED> instruction: 0xf7ff5600
    c5e8:	strdlt	pc, [r7], -r5
    c5ec:	svclt	0x0000bdf0
    c5f0:	andeq	fp, r1, lr, lsr r8
    c5f4:	andeq	r0, r0, r4, asr #3
    c5f8:			; <UNDEFINED> instruction: 0x000001b4
    c5fc:	andeq	r0, r0, ip, asr r1
    c600:	addlt	fp, r5, r0, lsr r5
    c604:	strpl	lr, [r8], #-2525	; 0xfffff623
    c608:	strmi	r9, [sl], -r0, lsl #4
    c60c:	stmib	sp, {r8, sp}^
    c610:	movwcs	r3, #5377	; 0x1501
    c614:			; <UNDEFINED> instruction: 0xf7ff9403
    c618:	ldrdlt	pc, [r5], -sp
    c61c:	svclt	0x0000bd30
    c620:	addlt	fp, r5, r0, lsr r5
    c624:	strpl	lr, [r8], #-2525	; 0xfffff623
    c628:	movwcs	r9, #769	; 0x301
    c62c:	strmi	r9, [sl], -r0, lsl #4
    c630:	ldrmi	r9, [r9], -r2, lsl #10
    c634:			; <UNDEFINED> instruction: 0xf7ff9403
    c638:	andlt	pc, r5, sp, asr #29
    c63c:	svclt	0x0000bd30
    c640:	addlt	fp, r5, r0, lsr r5
    c644:	strpl	lr, [r8], #-2525	; 0xfffff623
    c648:	strmi	r9, [sl], -r0, lsl #4
    c64c:	stmib	sp, {r8, sp}^
    c650:	movwcs	r3, #9473	; 0x2501
    c654:			; <UNDEFINED> instruction: 0xf7ff9403
    c658:			; <UNDEFINED> instruction: 0xb005febd
    c65c:	svclt	0x0000bd30
    c660:	strlt	r2, [r8, #-3]
    c664:	ldc	7, cr15, [ip, #-984]!	; 0xfffffc28
    c668:	svclt	0x00004770
    c66c:	ldrblt	r6, [r8, #2945]!	; 0xb81
    c670:	blmi	916a78 <_ZdlPv@@Base+0x906624>
    c674:	blvs	109de94 <_ZdlPv@@Base+0x108da40>
    c678:			; <UNDEFINED> instruction: 0xf103447b
    c67c:	andvs	r0, r3, r8, lsl #6
    c680:	strcs	sp, [r0], #-3340	; 0xfffff2f4
    c684:	blx	155b1e <_ZdlPv@@Base+0x1456ca>
    c688:	strcc	r2, [r1], #-772	; 0xfffffcfc
    c68c:	tstlt	r8, r8, lsl sl
    c690:	stc	7, cr15, [ip, #984]!	; 0x3d8
    c694:	ldrdcs	lr, [sp, -r6]
    c698:	lfmle	f4, 2, [r4], #644	; 0x284
    c69c:			; <UNDEFINED> instruction: 0x4610b112
    c6a0:	stc	7, cr15, [r4, #984]!	; 0x3d8
    c6a4:	strdlt	r6, [r8, -r0]
    c6a8:	stc	7, cr15, [r0, #984]!	; 0x3d8
    c6ac:			; <UNDEFINED> instruction: 0xb18868b0
    c6b0:	vrshl.s8	d18, d0, d0
    c6b4:	stmdbpl	r4, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
    c6b8:			; <UNDEFINED> instruction: 0x4620b134
    c6bc:			; <UNDEFINED> instruction: 0xf00368e4
    c6c0:	stccs	14, cr15, [r0], {201}	; 0xc9
    c6c4:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    c6c8:	adcsmi	r3, sp, #4, 10	; 0x1000000
    c6cc:	strdlt	sp, [r8, -r3]
    c6d0:	stc	7, cr15, [ip, #984]	; 0x3d8
    c6d4:	tstlt	r8, r0, ror r9
    c6d8:	stc	7, cr15, [r8, #984]	; 0x3d8
    c6dc:	ldrhlt	r6, [r8, #-144]	; 0xffffff70
    c6e0:	stc	7, cr15, [r4, #984]	; 0x3d8
    c6e4:	stmdavs	r3!, {r3, sp, lr, pc}
    c6e8:	ldrtvs	r6, [r3], #-2208	; 0xfffff760
    c6ec:			; <UNDEFINED> instruction: 0xf7f6b108
    c6f0:			; <UNDEFINED> instruction: 0x4620ed7e
    c6f4:	cdp2	0, 10, cr15, cr14, cr3, {0}
    c6f8:	stccs	12, cr6, [r0], {52}	; 0x34
    c6fc:			; <UNDEFINED> instruction: 0x4630d1f3
    c700:	svclt	0x0000bdf8
    c704:	andeq	fp, r1, r8, ror #10
    c708:			; <UNDEFINED> instruction: 0x4604b510
    c70c:			; <UNDEFINED> instruction: 0xffaef7ff
    c710:			; <UNDEFINED> instruction: 0xf0034620
    c714:			; <UNDEFINED> instruction: 0x4620fe9f
    c718:	svclt	0x0000bd10
    c71c:	mvnsmi	lr, sp, lsr #18
    c720:			; <UNDEFINED> instruction: 0x460c1e16
    c724:	svclt	0x00cc4680
    c728:	movwcs	r2, #769	; 0x301
    c72c:	svclt	0x00b42900
    c730:			; <UNDEFINED> instruction: 0xf0032300
    c734:	movtlt	r0, #13057	; 0x3301
    c738:	orrslt	r4, ip, r0, lsr #12
    c73c:	ldrbvc	lr, [r6, #2822]	; 0xb06
    c740:	svceq	0x0000f1b8
    c744:	strbeq	lr, [r5, #-2639]!	; 0xfffff5b1
    c748:			; <UNDEFINED> instruction: 0xf06fdb0e
    c74c:	strtmi	r4, [r1], -r0
    c750:			; <UNDEFINED> instruction: 0xf7f61b40
    c754:	strbmi	lr, [r0, #-3446]	; 0xfffff28a
    c758:	blx	2433d6 <_ZdlPv@@Base+0x232f82>
    c75c:	ldrtmi	r5, [r1], -r4
    c760:	stcl	7, cr15, [lr, #-984]!	; 0xfffffc28
    c764:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c768:	andmi	pc, r0, r5, asr #3
    c76c:			; <UNDEFINED> instruction: 0xf7f64621
    c770:			; <UNDEFINED> instruction: 0xf1c8ed5c
    c774:	addmi	r0, r7, #0, 14
    c778:	blx	24281e <_ZdlPv@@Base+0x2323ca>
    c77c:	ldrtmi	pc, [r1], -r4	; <UNPREDICTABLE>
    c780:			; <UNDEFINED> instruction: 0xf7f61b40
    c784:	pop	{r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    c788:	ldmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    c78c:	ldrbtmi	r2, [r9], #-234	; 0xffffff16
    c790:			; <UNDEFINED> instruction: 0xff8ef7fe
    c794:	mcr	7, 0, lr, cr7, cr0, {6}
    c798:			; <UNDEFINED> instruction: 0xeeb88a90
    c79c:	vmls.f64	d6, d23, d23
    c7a0:			; <UNDEFINED> instruction: 0xeeb84a90
    c7a4:	vnmul.f64	d7, d22, d23
    c7a8:	vmla.f64	d6, d7, d7
    c7ac:			; <UNDEFINED> instruction: 0xeeb86a90
    c7b0:			; <UNDEFINED> instruction: 0xee865be7
    c7b4:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    c7b8:	vadd.f64	d6, d7, d0
    c7bc:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
    c7c0:	vnmla.f64	d7, d23, d7
    c7c4:	pop	{r4, r7, r9, fp}
    c7c8:	fltdz	f7, r8
    c7cc:			; <UNDEFINED> instruction: 0xeeb88a90
    c7d0:	vmls.f64	d6, d23, d23
    c7d4:			; <UNDEFINED> instruction: 0xeeb84a90
    c7d8:	vnmul.f64	d7, d22, d23
    c7dc:	vmla.f64	d6, d7, d7
    c7e0:			; <UNDEFINED> instruction: 0xeeb86a90
    c7e4:			; <UNDEFINED> instruction: 0xee865be7
    c7e8:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
    c7ec:	vadd.f64	d6, d7, d0
    c7f0:	vcvtr.s32.f64	s15, d6
    c7f4:	vnmla.f64	d7, d23, d7
    c7f8:	pop	{r4, r7, r9, fp}
    c7fc:	svclt	0x000081f0
    c800:	andeq	r7, r0, r2, asr pc
    c804:	mrcne	5, 0, fp, cr7, cr8, {7}
    c808:	strcs	fp, [r1], #-4044	; 0xfffff034
    c80c:	cfmulsne	mvf2, mvf14, mvf0
    c810:	streq	pc, [r1, #-4]
    c814:	svclt	0x00d8460c
    c818:	stmdbcs	r0, {r8, sl, sp}
    c81c:			; <UNDEFINED> instruction: 0x2100bfb4
    c820:	tsteq	r1, r5	; <UNPREDICTABLE>
    c824:	stmdblt	r1!, {r0, r2, r9, sl, lr}
    c828:	rscscs	r4, ip, r9, lsl r9
    c82c:			; <UNDEFINED> instruction: 0xf7fe4479
    c830:	qasxmi	pc, r0, pc	; <UNPREDICTABLE>
    c834:	cdp	3, 0, cr11, cr7, cr12, {1}
    c838:	vstrcs	s10, [r0, #-576]	; 0xfffffdc0
    c83c:	blcc	4c7ec0 <_ZdlPv@@Base+0x4b7a6c>
    c840:	blmi	ffa08328 <_ZdlPv@@Base+0xff9f7ed4>
    c844:	bmi	fe448068 <_ZdlPv@@Base+0xfe437c14>
    c848:	blvc	ffa08330 <_ZdlPv@@Base+0xff9f7edc>
    c84c:	blmi	2080e4 <_ZdlPv@@Base+0x1f7c90>
    c850:	bvc	fe448074 <_ZdlPv@@Base+0xfe437c20>
    c854:	blpl	ffa0833c <_ZdlPv@@Base+0xff9f7ee8>
    c858:	bvs	fe44807c <_ZdlPv@@Base+0xfe437c28>
    c85c:	blvs	ffa08344 <_ZdlPv@@Base+0xff9f7ef0>
    c860:	blvc	188278 <_ZdlPv@@Base+0x177e24>
    c864:	blpl	108284 <_ZdlPv@@Base+0xf7e30>
    c868:	blvs	48348 <_ZdlPv@@Base+0x37ef4>
    c86c:	blvc	188110 <_ZdlPv@@Base+0x177cbc>
    c870:	cdp	15, 3, cr11, cr7, cr12, {5}
    c874:	vadd.f64	d7, d7, d6
    c878:	vcvtr.s32.f64	s15, d6
    c87c:	vnmla.f64	d7, d23, d7
    c880:			; <UNDEFINED> instruction: 0xbdf80a90
    c884:	andhi	pc, r0, pc, lsr #7
    c888:	andeq	r0, r0, r0
    c88c:	addmi	r4, pc, r0
    c890:			; <UNDEFINED> instruction: 0x00007eb4
    c894:			; <UNDEFINED> instruction: 0x4604b538
    c898:	bmi	4df4e8 <_ZdlPv@@Base+0x4cf094>
    c89c:	stmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    c8a0:	stclpl	8, cr5, [fp], #-628	; 0xfffffd8c
    c8a4:			; <UNDEFINED> instruction: 0xf814b123
    c8a8:	stclpl	15, cr3, [fp], #4
    c8ac:	mvnsle	r2, r0, lsl #22
    c8b0:			; <UNDEFINED> instruction: 0xf7f64620
    c8b4:	stmdane	r3!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    c8b8:	stmdble	sl, {r0, r1, r5, r7, r9, lr}
    c8bc:	and	r4, r1, sl, lsl r6
    c8c0:	mulle	sl, r4, r2
    c8c4:	bcc	5e118 <_ZdlPv@@Base+0x4dcc4>
    c8c8:	stcne	8, cr15, [r1], {19}
    c8cc:	stmdbcs	r0, {r0, r3, r5, r6, sl, fp, ip, lr}
    c8d0:	andcs	sp, r0, #-2147483587	; 0x8000003d
    c8d4:	andsvc	r4, sl, r0, lsr #12
    c8d8:			; <UNDEFINED> instruction: 0x4623bd38
    c8dc:	strtmi	r2, [r0], -r0, lsl #4
    c8e0:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
    c8e4:	andeq	fp, r1, r0, ror #10
    c8e8:	muleq	r0, r0, r1
    c8ec:	addlt	fp, r3, r0, lsr r5
    c8f0:			; <UNDEFINED> instruction: 0x460a4615
    c8f4:	movwls	r9, #3078	; 0xc06
    c8f8:	ldmib	r0, {r0, r1, r3, r5, r9, sl, lr}^
    c8fc:	strls	r0, [r1], #-257	; 0xfffffeff
    c900:	mrc2	7, 3, pc, cr14, cr15, {7}
    c904:	ldclt	0, cr11, [r0, #-12]!
    c908:	tstcs	r1, r1
    c90c:	andcs	r6, r0, #66	; 0x42
    c910:	stmib	r0, {r0, r8, sp, lr}^
    c914:	stmib	r0, {r1, r9, sp}^
    c918:	ldrbmi	r2, [r0, -r5, lsl #4]!
    c91c:			; <UNDEFINED> instruction: 0x4604b510
    c920:	smlabblt	r8, r0, r9, r6
    c924:	stcl	7, cr15, [r2], #-984	; 0xfffffc28
    c928:			; <UNDEFINED> instruction: 0xf7f66860
    c92c:	stmdavs	r0!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    c930:			; <UNDEFINED> instruction: 0xf7f6b108
    c934:	strtmi	lr, [r0], -r4, asr #25
    c938:	svclt	0x0000bd10
    c93c:	blmi	121f260 <_ZdlPv@@Base+0x120ee0c>
    c940:	push	{r1, r3, r4, r5, r6, sl, lr}
    c944:			; <UNDEFINED> instruction: 0x46054ff0
    c948:	addlt	r6, r9, r0, lsl #16
    c94c:	svcmi	0x004558d3
    c950:	movwls	r6, #30747	; 0x781b
    c954:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c958:	tstlt	r0, #2130706432	; 0x7f000000
    c95c:	blcs	27010 <_ZdlPv@@Base+0x16bbc>
    c960:			; <UNDEFINED> instruction: 0xf8dfd070
    c964:	ldrbtmi	r9, [r9], #260	; 0x104
    c968:	stc	7, cr15, [ip], #-984	; 0xfffffc28
    c96c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    c970:	mcrrne	6, 0, r2, r3, cr0
    c974:	andsle	r4, r3, r4, lsl #12
    c978:	blle	9d6980 <_ZdlPv@@Base+0x9c652c>
    c97c:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    c980:	tstlt	fp, #6912	; 0x1b00
    c984:	strbmi	r4, [r0], -r1, lsl #12
    c988:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    c98c:			; <UNDEFINED> instruction: 0xb1a3696b
    c990:	stmdavs	r8!, {r0, r1, r4, r5, r7, r9, sl, lr}
    c994:			; <UNDEFINED> instruction: 0xf7f6465e
    c998:	mcrrne	12, 1, lr, r3, cr6
    c99c:	mvnle	r4, r4, lsl #12
    c9a0:	andcs	fp, r0, r6, lsl #22
    c9a4:	blmi	b9f274 <_ZdlPv@@Base+0xb8ee20>
    c9a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c9ac:	blls	1e6a1c <_ZdlPv@@Base+0x1d65c8>
    c9b0:	cmple	r0, sl, asr r0
    c9b4:	pop	{r0, r3, ip, sp, pc}
    c9b8:	blmi	bb0980 <_ZdlPv@@Base+0xba052c>
    c9bc:	strbmi	r4, [r9], -r2, asr #12
    c9c0:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    c9c4:			; <UNDEFINED> instruction: 0xf7ff9300
    c9c8:			; <UNDEFINED> instruction: 0xe7e1ff91
    c9cc:			; <UNDEFINED> instruction: 0xf10668e8
    c9d0:			; <UNDEFINED> instruction: 0xf8d50b01
    c9d4:	strmi	sl, [r3, #24]
    c9d8:			; <UNDEFINED> instruction: 0x2c0ada21
    c9dc:	andmi	pc, r6, sl, lsl #16
    c9e0:			; <UNDEFINED> instruction: 0x465ed1d7
    c9e4:			; <UNDEFINED> instruction: 0xf04f69ab
    c9e8:	stmdbmi	r3!, {r9}
    c9ec:	stmiavs	fp!, {r1, r3, r4, r7, r8, sl, ip, lr}
    c9f0:	movwcc	r6, #6570	; 0x19aa
    c9f4:	ldmdapl	r8!, {r0, r1, r3, r5, r7, sp, lr}^
    c9f8:	stclpl	8, cr7, [r1], {19}
    c9fc:			; <UNDEFINED> instruction: 0xf812b121
    ca00:	stclpl	15, cr3, [r1], {1}
    ca04:	mvnsle	r2, r0, lsl #18
    ca08:	blcc	8f8efc <_ZdlPv@@Base+0x8e8aa8>
    ca0c:	svclt	0x0018692a
    ca10:	bcs	1561c <_ZdlPv@@Base+0x51c8>
    ca14:	movwcs	fp, #7944	; 0x1f08
    ca18:	stmdavs	r8!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    ca1c:	subeq	lr, r0, r4, lsr #15
    ca20:	bl	1fcaa00 <_ZdlPv@@Base+0x1fba5ac>
    ca24:	stmiavs	sl!, {r0, r4, r6, r9, sl, lr}^
    ca28:			; <UNDEFINED> instruction: 0xf7f661a8
    ca2c:	ldrbmi	lr, [r0], -sl, lsr #24
    ca30:	bl	ff74aa10 <_ZdlPv@@Base+0xff73a5bc>
    ca34:			; <UNDEFINED> instruction: 0xf8d568eb
    ca38:	subseq	sl, fp, r8, lsl r0
    ca3c:	strb	r6, [ip, fp, ror #1]
    ca40:	str	r2, [pc, r1]!
    ca44:			; <UNDEFINED> instruction: 0xf7f62080
    ca48:	orrcs	lr, r0, #108, 22	; 0x1b000
    ca4c:	strmi	r6, [r2], -fp, ror #1
    ca50:			; <UNDEFINED> instruction: 0x61aa6828
    ca54:			; <UNDEFINED> instruction: 0xf7f6e785
    ca58:	svclt	0x0000eb9c
    ca5c:			; <UNDEFINED> instruction: 0x0001b4bc
    ca60:	andeq	r0, r0, ip, lsr r1
    ca64:	andeq	fp, r1, r4, lsr #9
    ca68:	muleq	r0, lr, sp
    ca6c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ca70:	andeq	fp, r1, r4, asr r4
    ca74:	muleq	r0, r8, r1
    ca78:	muleq	r0, r0, r1
    ca7c:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    ca80:			; <UNDEFINED> instruction: 0xf85db114
    ca84:	ldrbmi	r4, [r0, -r4, lsl #22]!
    ca88:	blmi	14ac04 <_ZdlPv@@Base+0x13a7b0>
    ca8c:	svclt	0x0000e72e
    ca90:	blmi	e5f378 <_ZdlPv@@Base+0xe4ef24>
    ca94:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    ca98:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    ca9c:	movwls	r6, #14363	; 0x381b
    caa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    caa4:	stc2	0, cr15, [r2], #12
    caa8:	subsle	r2, lr, r0, lsl #16
    caac:	strmi	r7, [r4], -r3, lsl #16
    cab0:	tstle	r2, r3, ror #22
    cab4:	blcs	1a2abc8 <_ZdlPv@@Base+0x1a1a774>
    cab8:			; <UNDEFINED> instruction: 0x4620d030
    cabc:	cdp2	0, 14, cr15, cr12, cr4, {0}
    cac0:	stfnep	f3, [r0], #-448	; 0xfffffe40
    cac4:	andscs	sl, r0, #16384	; 0x4000
    cac8:	b	ff94aaa8 <_ZdlPv@@Base+0xff93a654>
    cacc:	blmi	a9f380 <_ZdlPv@@Base+0xa8ef2c>
    cad0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cad4:	blls	e6b44 <_ZdlPv@@Base+0xd66f0>
    cad8:	qdaddle	r4, sl, r9
    cadc:	ldclt	0, cr11, [r0, #-16]
    cae0:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    cae4:			; <UNDEFINED> instruction: 0xf8ad681b
    cae8:	ldceq	0, cr3, [fp], {8}
    caec:	andcc	pc, sl, sp, lsl #17
    caf0:	ldmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}
    caf4:	stcge	8, cr7, [r2], {35}	; 0x23
    caf8:	andcc	pc, r9, sp, lsl #17
    cafc:			; <UNDEFINED> instruction: 0xf0024620
    cb00:	strmi	pc, [r4], -sp, lsl #31
    cb04:	eorsle	r2, r0, r0, lsl #16
    cb08:			; <UNDEFINED> instruction: 0xf7f6215f
    cb0c:	bllt	1847c5c <_ZdlPv@@Base+0x1837808>
    cb10:	strtmi	sl, [r0], -r1, lsl #18
    cb14:			; <UNDEFINED> instruction: 0xf7f62210
    cb18:			; <UNDEFINED> instruction: 0xe7d7eabe
    cb1c:	blcs	186ad30 <_ZdlPv@@Base+0x185a8dc>
    cb20:	stmiavc	r3, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
    cb24:	bicle	r2, r8, r2, ror fp
    cb28:	ldmdacc	r0!, {r8, fp, ip, sp, lr}
    cb2c:	blcs	279640 <_ZdlPv@@Base+0x2691ec>
    cb30:	stmdbvc	r3!, {r0, r1, r6, r7, fp, ip, lr, pc}^
    cb34:	sbcle	r2, r9, r0, lsl #22
    cb38:	adcsle	r2, lr, r0, lsl #16
    cb3c:	sbcslt	r3, sl, #48, 22	; 0xc000
    cb40:	ldmle	sl!, {r0, r3, r9, fp, sp}
    cb44:	smlatbcs	sl, r2, r9, r7
    cb48:	andcc	pc, r0, r1, lsl #22
    cb4c:	adcsle	r2, sp, r0, lsl #20
    cb50:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    cb54:	bcs	2796c4 <_ZdlPv@@Base+0x269270>
    cb58:	stmibvc	r2!, {r0, r1, r2, r3, r5, r7, fp, ip, lr, pc}^
    cb5c:	andcc	pc, r0, r1, lsl #22
    cb60:			; <UNDEFINED> instruction: 0xd1aa2a00
    cb64:	stcle	8, cr2, [r8], #508	; 0x1fc
    cb68:			; <UNDEFINED> instruction: 0xf04fe7b0
    cb6c:			; <UNDEFINED> instruction: 0xe7ad30ff
    cb70:	bl	3cab50 <_ZdlPv@@Base+0x3ba6fc>
    cb74:	andeq	fp, r1, r8, ror #6
    cb78:	andeq	r0, r0, ip, lsr r1
    cb7c:	andeq	fp, r1, ip, lsr #6
    cb80:	andeq	r8, r0, r2, lsr #5
    cb84:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
    cb88:			; <UNDEFINED> instruction: 0x4604447b
    cb8c:	strcs	fp, [r0, #-131]	; 0xffffff7d
    cb90:	stmib	r0, {r3, r8, r9, ip, sp}^
    cb94:	strmi	r3, [r8], -r0, lsl #10
    cb98:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    cb9c:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
    cba0:	stmib	r4, {r0, r1, r3, r8, sl, ip, lr}^
    cba4:	stmib	r4, {r0, r2, r3, r8, sl, ip, lr}^
    cba8:	tstls	r1, pc, lsl #10
    cbac:	bl	1ecab8c <_ZdlPv@@Base+0x1eba738>
    cbb0:			; <UNDEFINED> instruction: 0xf7f63001
    cbb4:	stmdbls	r1, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    cbb8:			; <UNDEFINED> instruction: 0xf7f66160
    cbbc:	andcs	lr, r0, #876544	; 0xd6000
    cbc0:	strtmi	r2, [r0], -r0, lsl #6
    cbc4:	adcvs	r6, r5, #1073741865	; 0x40000029
    cbc8:	movwcs	lr, #35268	; 0x89c4
    cbcc:	ldclt	0, cr11, [r0, #-12]!
    cbd0:	andeq	fp, r1, r8, asr r0
    cbd4:	strlt	r2, [r8, #-2409]	; 0xfffff697
    cbd8:	andsle	r4, sp, r3, lsl #12
    cbdc:	ldmdbcs	r0, {r0, r2, r3, fp, ip, lr, pc}^
    cbe0:	stmdbcs	r3!, {r0, r1, r2, r4, ip, lr, pc}^
    cbe4:	blvc	3c8268 <_ZdlPv@@Base+0x3b7e14>
    cbe8:	ldfd	f5, [r3, #44]	; 0x2c
    cbec:	andcs	r5, r1, r0, lsl #22
    cbf0:	blvs	20860c <_ZdlPv@@Base+0x1f81b8>
    cbf4:	blvs	48208 <_ZdlPv@@Base+0x37db4>
    cbf8:	ldmdbcs	r0!, {r3, r8, sl, fp, ip, sp, pc}^
    cbfc:	blvc	2c8280 <_ZdlPv@@Base+0x2b7e2c>
    cc00:	stmdbmi	fp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    cc04:	andsne	pc, pc, r0, asr #4
    cc08:			; <UNDEFINED> instruction: 0xf7fe4479
    cc0c:	andcs	pc, r0, r1, asr sp	; <UNPREDICTABLE>
    cc10:	cdp	13, 11, cr11, cr1, cr8, {0}
    cc14:	strb	r7, [r8, r8, lsl #22]!
    cc18:	blvc	486fc <_ZdlPv@@Base+0x382a8>
    cc1c:	svclt	0x0000e7e5
    cc20:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
    cc24:	andmi	r5, r4, fp, ror #3
    cc28:	andeq	r0, r0, r0
    cc2c:	subsmi	r0, r2, r0
    cc30:	ldrdeq	r7, [r0], -r8
    cc34:			; <UNDEFINED> instruction: 0x460db5f8
    cc38:	strmi	r6, [r4], -lr, lsl #16
    cc3c:	mcrcs	15, 0, r4, cr0, cr1, {0}
    cc40:	blle	5dde44 <_ZdlPv@@Base+0x5cd9f0>
    cc44:	adcsmi	r6, r3, #35840	; 0x8c00
    cc48:	bvs	ff904060 <_ZdlPv@@Base+0xff8f3c0c>
    cc4c:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    cc50:	ble	357858 <_ZdlPv@@Base+0x347404>
    cc54:	ldmpl	fp!, {r2, r3, r8, r9, fp, lr}^
    cc58:	stmdblt	r0, {r3, r4, fp, sp, lr}
    cc5c:			; <UNDEFINED> instruction: 0x4628bdf8
    cc60:			; <UNDEFINED> instruction: 0xff16f7ff
    cc64:	ble	d6c6c <_ZdlPv@@Base+0xc6818>
    cc68:	bicmi	r6, r0, #104, 16	; 0x680000
    cc6c:	ldcllt	15, cr0, [r8, #768]!	; 0x300
    cc70:	ldcllt	0, cr2, [r8, #4]!
    cc74:	vst2.8	{d20,d22}, [pc], r5
    cc78:	ldrbtmi	r7, [r9], #-153	; 0xffffff67
    cc7c:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    cc80:	svclt	0x0000e7e0
    cc84:			; <UNDEFINED> instruction: 0x0001b1bc
    cc88:	andeq	r0, r0, ip, lsr #2
    cc8c:	andeq	r7, r0, r6, ror #20
    cc90:	ldrbmi	r6, [r0, -r0, lsl #18]!
    cc94:			; <UNDEFINED> instruction: 0x4614b538
    cc98:	rsbmi	pc, r0, #111	; 0x6f
    cc9c:			; <UNDEFINED> instruction: 0x46054294
    cca0:	subvs	r6, r1, r3
    cca4:	adceq	fp, r0, r4, lsr pc
    cca8:	rscscc	pc, pc, pc, asr #32
    ccac:	b	e4ac8c <_ZdlPv@@Base+0xe3a838>
    ccb0:	strmi	r2, [r3], -r0, lsl #24
    ccb4:	stcle	0, cr6, [r7, #-672]	; 0xfffffd60
    ccb8:	addeq	lr, r4, #0, 22
    ccbc:	mvnscc	pc, pc, asr #32
    ccc0:	blne	14add4 <_ZdlPv@@Base+0x13a980>
    ccc4:			; <UNDEFINED> instruction: 0xd1fb4293
    ccc8:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    cccc:			; <UNDEFINED> instruction: 0x4604b510
    ccd0:	smlabblt	r8, r0, r8, r6
    ccd4:	b	fe2cacb4 <_ZdlPv@@Base+0xfe2ba860>
    ccd8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    ccdc:	mvnsmi	lr, sp, lsr #18
    cce0:	stmdavs	sp, {r2, r9, sl, lr}
    cce4:	svcmi	0x00184616
    cce8:	ldrbtmi	r2, [pc], #-3328	; ccf0 <__printf_chk@plt+0x9928>
    ccec:	blvs	90396c <_ZdlPv@@Base+0x8f3518>
    ccf0:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    ccf4:			; <UNDEFINED> instruction: 0xf8536ae3
    ccf8:	stmdbcs	r0, {r0, r2, r5, ip}
    ccfc:	blvs	1843940 <_ZdlPv@@Base+0x18334ec>
    cd00:	bmi	496198 <_ZdlPv@@Base+0x485d44>
    cd04:	blx	16779a <_ZdlPv@@Base+0x157346>
    cd08:	ldmpl	sl!, {r0, r8}
    cd0c:	stmiavs	r8, {r1, r4, fp, sp, lr}^
    cd10:	addsmi	fp, r6, #2539520	; 0x26c000
    cd14:	ldrtmi	sp, [r1], -r8
    cd18:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cd1c:	blmi	34611c <_ZdlPv@@Base+0x335cc8>
    cd20:	ldmpl	fp!, {sp}^
    cd24:	cmnlt	r3, fp, lsl r8
    cd28:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cd2c:	vst2.8	{d20,d22}, [pc], r9
    cd30:	ldrbtmi	r7, [r9], #-200	; 0xffffff38
    cd34:	ldc2	7, cr15, [ip], #1016	; 0x3f8
    cd38:			; <UNDEFINED> instruction: 0x4631e7d9
    cd3c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cd40:			; <UNDEFINED> instruction: 0xf7f6e560
    cd44:	svclt	0x0000e9f4
    cd48:	andeq	fp, r1, r2, lsl r1
    cd4c:	andeq	r0, r0, r0, lsr r1
    cd50:	andeq	r0, r0, ip, lsr #2
    cd54:	andeq	r7, r0, lr, lsr #19
    cd58:			; <UNDEFINED> instruction: 0x4604b510
    cd5c:	blhi	c8218 <_ZdlPv@@Base+0xb7dc4>
    cd60:	bcc	448588 <_ZdlPv@@Base+0x438134>
    cd64:			; <UNDEFINED> instruction: 0xffbaf7ff
    cd68:	bleq	2483c0 <_ZdlPv@@Base+0x237f6c>
    cd6c:	blvc	ff248854 <_ZdlPv@@Base+0xff238400>
    cd70:	blvs	3883f4 <_ZdlPv@@Base+0x377fa0>
    cd74:	blvc	48658 <_ZdlPv@@Base+0x38204>
    cd78:	bleq	3883fc <_ZdlPv@@Base+0x377fa8>
    cd7c:	blvc	1c8620 <_ZdlPv@@Base+0x1b81cc>
    cd80:	beq	4485a8 <_ZdlPv@@Base+0x438154>
    cd84:	blhi	ff24886c <_ZdlPv@@Base+0xff238418>
    cd88:	bleq	487ac <_ZdlPv@@Base+0x38358>
    cd8c:	b	1fcad6c <_ZdlPv@@Base+0x1fba918>
    cd90:	blvc	48870 <_ZdlPv@@Base+0x3841c>
    cd94:	blvc	485bc <_ZdlPv@@Base+0x38168>
    cd98:	blhi	c8094 <_ZdlPv@@Base+0xb7c40>
    cd9c:	blvc	ff208998 <_ZdlPv@@Base+0xff1f8544>
    cda0:	beq	fe448604 <_ZdlPv@@Base+0xfe4381b0>
    cda4:	svclt	0x0000bd10
    cda8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
    cdac:	strdmi	r2, [r9], -fp
    cdb0:	andeq	r0, r0, r0
    cdb4:	rsbmi	r8, r6, r0
    cdb8:	mvnsmi	lr, sp, lsr #18
    cdbc:	stmdavs	sp, {r2, r9, sl, lr}
    cdc0:	svcmi	0x00184616
    cdc4:	ldrbtmi	r2, [pc], #-3328	; cdcc <__printf_chk@plt+0x9a04>
    cdc8:	blvs	903a48 <_ZdlPv@@Base+0x8f35f4>
    cdcc:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    cdd0:			; <UNDEFINED> instruction: 0xf8536ae3
    cdd4:	stmdbcs	r0, {r0, r2, r5, ip}
    cdd8:	blvs	1843a1c <_ZdlPv@@Base+0x18335c8>
    cddc:	bmi	496274 <_ZdlPv@@Base+0x485e20>
    cde0:	blx	167876 <_ZdlPv@@Base+0x157422>
    cde4:	ldmpl	sl!, {r0, r8}
    cde8:	stmdbvs	r8, {r1, r4, fp, sp, lr}
    cdec:	addsmi	fp, r6, #2539520	; 0x26c000
    cdf0:	ldrtmi	sp, [r1], -r8
    cdf4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cdf8:	blmi	346040 <_ZdlPv@@Base+0x335bec>
    cdfc:	ldmpl	fp!, {sp}^
    ce00:	cmnlt	r3, fp, lsl r8
    ce04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ce08:	vmla.i8	d20, d0, d9
    ce0c:	ldrbtmi	r1, [r9], #-159	; 0xffffff61
    ce10:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    ce14:			; <UNDEFINED> instruction: 0x4631e7d9
    ce18:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ce1c:			; <UNDEFINED> instruction: 0xf7f6e4f2
    ce20:	svclt	0x0000e986
    ce24:	andeq	fp, r1, r6, lsr r0
    ce28:	andeq	r0, r0, r0, lsr r1
    ce2c:	andeq	r0, r0, ip, lsr #2
    ce30:	ldrdeq	r7, [r0], -r2
    ce34:	mvnsmi	lr, sp, lsr #18
    ce38:	stmdavs	sp, {r2, r9, sl, lr}
    ce3c:	svcmi	0x00184616
    ce40:	ldrbtmi	r2, [pc], #-3328	; ce48 <__printf_chk@plt+0x9a80>
    ce44:	blvs	903ac4 <_ZdlPv@@Base+0x8f3670>
    ce48:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    ce4c:			; <UNDEFINED> instruction: 0xf8536ae3
    ce50:	stmdbcs	r0, {r0, r2, r5, ip}
    ce54:	blvs	1843a98 <_ZdlPv@@Base+0x1833644>
    ce58:	bmi	4962f0 <_ZdlPv@@Base+0x485e9c>
    ce5c:	blx	1678f2 <_ZdlPv@@Base+0x15749e>
    ce60:	ldmpl	sl!, {r0, r8}
    ce64:	stmibvs	r8, {r1, r4, fp, sp, lr}
    ce68:	addsmi	fp, r6, #2539520	; 0x26c000
    ce6c:	ldrtmi	sp, [r1], -r8
    ce70:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ce74:	blmi	345fc4 <_ZdlPv@@Base+0x335b70>
    ce78:	ldmpl	fp!, {sp}^
    ce7c:	cmnlt	r3, fp, lsl r8
    ce80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ce84:	vst2.8	{d20,d22}, [pc], r9
    ce88:	ldrbtmi	r7, [r9], #-215	; 0xffffff29
    ce8c:	ldc2	7, cr15, [r0], {254}	; 0xfe
    ce90:			; <UNDEFINED> instruction: 0x4631e7d9
    ce94:	ldrhmi	lr, [r0, #141]!	; 0x8d
    ce98:			; <UNDEFINED> instruction: 0xf7f6e4b4
    ce9c:	svclt	0x0000e948
    cea0:			; <UNDEFINED> instruction: 0x0001afba
    cea4:	andeq	r0, r0, r0, lsr r1
    cea8:	andeq	r0, r0, ip, lsr #2
    ceac:	andeq	r7, r0, r6, asr r8
    ceb0:	mvnsmi	lr, sp, lsr #18
    ceb4:	stmdavs	sp, {r2, r9, sl, lr}
    ceb8:	svcmi	0x00184616
    cebc:	ldrbtmi	r2, [pc], #-3328	; cec4 <__printf_chk@plt+0x9afc>
    cec0:	blvs	903b40 <_ZdlPv@@Base+0x8f36ec>
    cec4:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
    cec8:			; <UNDEFINED> instruction: 0xf8536ae3
    cecc:	stmdbcs	r0, {r0, r2, r5, ip}
    ced0:	blvs	1843b14 <_ZdlPv@@Base+0x18336c0>
    ced4:	bmi	49636c <_ZdlPv@@Base+0x485f18>
    ced8:	blx	16796e <_ZdlPv@@Base+0x15751a>
    cedc:	ldmpl	sl!, {r0, r8}
    cee0:	stmdbvs	r8, {r1, r4, fp, sp, lr}^
    cee4:	addsmi	fp, r6, #2539520	; 0x26c000
    cee8:	ldrtmi	sp, [r1], -r8
    ceec:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cef0:	blmi	345f48 <_ZdlPv@@Base+0x335af4>
    cef4:	ldmpl	fp!, {sp}^
    cef8:	cmnlt	r3, fp, lsl r8
    cefc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cf00:	vmla.i8	d20, d0, d9
    cf04:	ldrbtmi	r1, [r9], #-189	; 0xffffff43
    cf08:	blx	ff4caf0a <_ZdlPv@@Base+0xff4baab6>
    cf0c:			; <UNDEFINED> instruction: 0x4631e7d9
    cf10:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cf14:			; <UNDEFINED> instruction: 0xf7f6e476
    cf18:	svclt	0x0000e90a
    cf1c:	andeq	sl, r1, lr, lsr pc
    cf20:	andeq	r0, r0, r0, lsr r1
    cf24:	andeq	r0, r0, ip, lsr #2
    cf28:	ldrdeq	r7, [r0], -sl
    cf2c:	mvnsmi	lr, sp, lsr #18
    cf30:	stmdavs	sp, {r2, r9, sl, lr}
    cf34:	svcmi	0x00184616
    cf38:	ldrbtmi	r2, [pc], #-3328	; cf40 <__printf_chk@plt+0x9b78>
    cf3c:	blvs	903bc0 <_ZdlPv@@Base+0x8f376c>
    cf40:	lfmle	f4, 4, [r5, #-684]	; 0xfffffd54
    cf44:			; <UNDEFINED> instruction: 0xf8536ae3
    cf48:	stmdbcs	r0, {r0, r2, r5, ip}
    cf4c:	blvs	1843b94 <_ZdlPv@@Base+0x1833740>
    cf50:	bmi	4963e8 <_ZdlPv@@Base+0x485f94>
    cf54:	blx	1679ea <_ZdlPv@@Base+0x157596>
    cf58:	ldmpl	sl!, {r0, r8}
    cf5c:	stmibvs	r8, {r1, r4, fp, sp, lr}^
    cf60:	addsmi	fp, r6, #2670592	; 0x28c000
    cf64:	ldrtmi	sp, [r1], -r9
    cf68:	ldrhmi	lr, [r0, #141]!	; 0x8d
    cf6c:	bllt	ff5caf70 <_ZdlPv@@Base+0xff5bab1c>
    cf70:	andcs	r4, r0, fp, lsl #22
    cf74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    cf78:	pop	{r0, r1, r5, r6, r8, ip, sp, pc}
    cf7c:	stmdbmi	r9, {r4, r5, r6, r7, r8, pc}
    cf80:	rscvc	pc, r6, pc, asr #8
    cf84:			; <UNDEFINED> instruction: 0xf7fe4479
    cf88:	bfi	pc, r3, #23, #2	; <UNPREDICTABLE>
    cf8c:	pop	{r0, r4, r5, r9, sl, lr}
    cf90:	ldrt	r4, [r7], #-496	; 0xfffffe10
    cf94:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf98:	andeq	sl, r1, r2, asr #29
    cf9c:	andeq	r0, r0, r0, lsr r1
    cfa0:	andeq	r0, r0, ip, lsr #2
    cfa4:	andeq	r7, r0, ip, asr r7
    cfa8:	mcrne	5, 0, fp, cr12, cr8, {1}
    cfac:	blle	15e7c8 <_ZdlPv@@Base+0x14e374>
    cfb0:	svcvc	0x007af5b4
    cfb4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    cfb8:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    cfbc:	vst2.8	{d20,d22}, [pc], r3
    cfc0:	ldrbtmi	r7, [r9], #-237	; 0xffffff13
    cfc4:	blx	1d4afc6 <_ZdlPv@@Base+0x1d3ab72>
    cfc8:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
    cfcc:	andeq	r7, r0, lr, lsl r7
    cfd0:	ldrbmi	r6, [r0, -r0, lsl #21]!
    cfd4:	ldrtlt	r4, [r0], #-2568	; 0xfffff5f8
    cfd8:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
    cfdc:	stmiavs	r0, {r0, r1, r7, r9, fp, sp, lr}^
    cfe0:	ldmdavs	r2, {r1, r4, r8, fp, ip, lr}
    cfe4:	addsmi	fp, r1, #835584	; 0xcc000
    cfe8:	ldfltd	f5, [r0], #-4
    cfec:	ldclt	7, cr4, [r0], #-448	; 0xfffffe40
    cff0:	bllt	fe54aff4 <_ZdlPv@@Base+0xfe53aba0>
    cff4:	str	fp, [r5], #-3120	; 0xfffff3d0
    cff8:	andeq	sl, r1, r4, lsr #28
    cffc:	andeq	r0, r0, r0, lsr r1
    d000:	cfstrsls	mvf11, [r2, #-192]	; 0xffffff40
    d004:	andne	lr, r0, #192, 18	; 0x300000
    d008:	strcc	lr, [r2, #-2496]	; 0xfffff640
    d00c:			; <UNDEFINED> instruction: 0x4770bc30
    d010:	svcmi	0x00f8e92d
    d014:			; <UNDEFINED> instruction: 0xf8d0468a
    d018:	ldrmi	r8, [r1], r8
    d01c:			; <UNDEFINED> instruction: 0xf1b8461f
    d020:	eorle	r0, r3, r0, lsl #30
    d024:	ldrdcc	pc, [r0], -sl
    d028:	rsbvs	pc, r1, #68, 12	; 0x4400000
    d02c:	ldrdmi	pc, [r0], -r9
    d030:	subcs	pc, sl, #200, 4	; 0x8000000c
    d034:	mvnsne	pc, r0, asr #4
    d038:	bl	115080 <_ZdlPv@@Base+0x104c2c>
    d03c:	blx	fe095e52 <_ZdlPv@@Base+0xfe0859fe>
    d040:	ldrbne	r4, [ip, r3, lsl #4]
    d044:	bl	ff11e0b4 <_ZdlPv@@Base+0xff10dc60>
    d048:	blx	560da <_ZdlPv@@Base+0x45c86>
    d04c:	cfstrscs	mvf3, [r0], {20}
    d050:	rsbmi	fp, r4, #184, 30	; 0x2e0
    d054:			; <UNDEFINED> instruction: 0xf9daf003
    d058:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    d05c:	stmdbge	r0, {r6, r7, r8, fp, sp, lr, pc}
    d060:	movwvc	lr, #10688	; 0x29c0
    d064:	eoreq	pc, r4, r8, asr #16
    d068:	svchi	0x00f8e8bd
    d06c:	vmax.s8	d20, d16, d3
    d070:			; <UNDEFINED> instruction: 0xf7f670dc
    d074:	strcs	lr, [r0, #-2134]	; 0xfffff7aa
    d078:			; <UNDEFINED> instruction: 0xf5001f04
    d07c:			; <UNDEFINED> instruction: 0x468066fb
    d080:	andeq	pc, r8, fp, asr #17
    d084:	svcpl	0x0004f844
    d088:	mvnsle	r4, r6, lsr #5
    d08c:	svclt	0x0000e7ca
    d090:	stmvs	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    d094:	ldrbtmi	r4, [pc], #-3868	; d09c <__printf_chk@plt+0x9cd4>
    d098:	stmdavs	sp, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
    d09c:	ldmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}
    d0a0:	stclvs	6, cr15, [r1], #-272	; 0xfffffef0
    d0a4:	sfmcs	f7, 3, [sl], {200}	; 0xc8
    d0a8:	cdpne	2, 15, cr15, cr7, cr0, {2}
    d0ac:	orrcs	lr, r5, #3072	; 0xc00
    d0b0:			; <UNDEFINED> instruction: 0x5c03fb8c
    d0b4:	ldrmi	r1, [ip], #2013	; 0x7dd
    d0b8:	strcs	lr, [ip, #-3013]!	; 0xfffff43b
    d0bc:	ldrcc	pc, [r5, #-2830]	; 0xfffff4f2
    d0c0:	svclt	0x00b82d00
    d0c4:			; <UNDEFINED> instruction: 0xf854426d
    d0c8:	ldmdblt	r4, {r0, r2, r5, lr}
    d0cc:	stmiavs	r4!, {r2, r4, sp, lr, pc}^
    d0d0:	stmdavs	r5!, {r2, r4, r7, r8, ip, sp, pc}
    d0d4:	mvnsle	r4, sp, lsl #5
    d0d8:	addsmi	r6, r5, #6619136	; 0x650000
    d0dc:	bmi	3018c0 <_ZdlPv@@Base+0x2f146c>
    d0e0:	stmiavs	r0!, {r0, r1, r7, r9, fp, sp, lr}
    d0e4:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    d0e8:	adcsmi	fp, r2, #1097728	; 0x10c000
    d0ec:	ldrtmi	sp, [r1], -r5
    d0f0:	ldrhtmi	lr, [r0], #141	; 0x8d
    d0f4:	bllt	4cb0f8 <_ZdlPv@@Base+0x4baca4>
    d0f8:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    d0fc:	pop	{r0, r4, r5, r9, sl, lr}
    d100:			; <UNDEFINED> instruction: 0xf7ff40f0
    d104:	svclt	0x0000bb7f
    d108:	andeq	sl, r1, r6, ror #26
    d10c:	andeq	r0, r0, r0, lsr r1
    d110:	andmi	r6, r8, r0, asr #16
    d114:	svclt	0x00004770
    d118:			; <UNDEFINED> instruction: 0x4604b570
    d11c:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    d120:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    d124:	blvs	903d80 <_ZdlPv@@Base+0x8f392c>
    d128:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    d12c:			; <UNDEFINED> instruction: 0xf8536ae3
    d130:	blcs	191cc <_ZdlPv@@Base+0x8d78>
    d134:	eorcs	sp, r4, #5120	; 0x1400
    d138:	blx	a7ec6 <_ZdlPv@@Base+0x97a72>
    d13c:	stclpl	3, cr15, [r8], {3}
    d140:	blmi	23c708 <_ZdlPv@@Base+0x22c2b4>
    d144:	ldmpl	r3!, {sp}^
    d148:	blcs	271bc <_ZdlPv@@Base+0x16d68>
    d14c:			; <UNDEFINED> instruction: 0xf7f5d1f8
    d150:	stmdbmi	r5, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    d154:	andscs	pc, r5, r0, asr #4
    d158:			; <UNDEFINED> instruction: 0xf7fe4479
    d15c:	strb	pc, [r2, r9, lsr #21]!	; <UNPREDICTABLE>
    d160:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    d164:	andeq	r0, r0, ip, lsr #2
    d168:	andeq	r7, r0, r8, lsl #11
    d16c:			; <UNDEFINED> instruction: 0x460cb5f8
    d170:	strmi	r6, [r5], -lr, lsl #16
    d174:	mcrcs	15, 0, r4, cr0, cr3, {0}
    d178:	blle	71e37c <_ZdlPv@@Base+0x70df28>
    d17c:	adcsmi	r6, r3, #44032	; 0xac00
    d180:	bvs	ffb04598 <_ZdlPv@@Base+0xffaf4144>
    d184:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    d188:	ble	397d90 <_ZdlPv@@Base+0x38793c>
    d18c:	ldmpl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
    d190:	cmplt	r3, fp, lsl r8
    d194:			; <UNDEFINED> instruction: 0xf7ff4620
    d198:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    d19c:			; <UNDEFINED> instruction: 0xbdf8db00
    d1a0:	stmdacs	r0, {r5, r6, fp, sp, lr}
    d1a4:			; <UNDEFINED> instruction: 0xf7f5dafb
    d1a8:	blvs	1ac90b8 <_ZdlPv@@Base+0x1ab8c64>
    d1ac:	blx	55646 <_ZdlPv@@Base+0x451f2>
    d1b0:	ldmdavs	r8, {r0, r1, r8, r9, sp}^
    d1b4:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    d1b8:	andvc	pc, r9, pc, asr #8
    d1bc:			; <UNDEFINED> instruction: 0xf7fe4479
    d1c0:			; <UNDEFINED> instruction: 0xe7dbfa77
    d1c4:	andeq	sl, r1, r4, lsl #25
    d1c8:	andeq	r0, r0, ip, lsr #2
    d1cc:	andeq	r7, r0, r4, lsr #10
    d1d0:	ldrbmi	lr, [r0, sp, lsr #18]!
    d1d4:			; <UNDEFINED> instruction: 0xf8d14688
    d1d8:	addlt	sl, r2, r0
    d1dc:	ldrdls	pc, [r0, #143]	; 0x8f
    d1e0:			; <UNDEFINED> instruction: 0xf1ba4606
    d1e4:	ldrmi	r0, [r7], -r0, lsl #30
    d1e8:			; <UNDEFINED> instruction: 0xf2c044f9
    d1ec:	bvs	fed2d42c <_ZdlPv@@Base+0xfed1cfd8>
    d1f0:			; <UNDEFINED> instruction: 0xb1ac463d
    d1f4:	andvs	pc, fp, pc, asr #12
    d1f8:			; <UNDEFINED> instruction: 0xf6c74621
    d1fc:			; <UNDEFINED> instruction: 0xf7f670ff
    d200:	adcsmi	lr, r8, #32, 16	; 0x200000
    d204:	blx	203fb6 <_ZdlPv@@Base+0x1f3b62>
    d208:			; <UNDEFINED> instruction: 0xf644f404
    d20c:	vshl.s64	<illegal reg q10.5>, <illegal reg q1.5>, #1
    d210:			; <UNDEFINED> instruction: 0xf5040562
    d214:	blx	fe16a606 <_ZdlPv@@Base+0xfe15a1b2>
    d218:	strbne	r3, [r4, r4, lsl #10]!
    d21c:	strne	lr, [r5, #3012]!	; 0xbc4
    d220:	ldrbmi	r6, [r3, #-2867]	; 0xfffff4cd
    d224:	bvs	ffd046f8 <_ZdlPv@@Base+0xffcf42a4>
    d228:	eorge	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    d22c:	svceq	0x0000f1ba
    d230:	blmi	1743eec <_ZdlPv@@Base+0x1733a98>
    d234:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d238:	ldrdcc	pc, [r0], -r8
    d23c:	rsbsle	r4, r1, fp, lsr #5
    d240:			; <UNDEFINED> instruction: 0xf8594b59
    d244:	ldmdavs	fp, {r0, r1, ip, sp}
    d248:	cmnle	fp, r0, lsl #22
    d24c:	stccs	12, cr6, [r0], {52}	; 0x34
    d250:	addhi	pc, r8, r0
    d254:	adcmi	r6, fp, #6488064	; 0x630000
    d258:	ands	sp, r0, r3, lsl #2
    d25c:	adcmi	r6, fp, #6488064	; 0x630000
    d260:	strtmi	sp, [r2], -r9, rrx
    d264:	stccs	8, cr6, [r0], {36}	; 0x24
    d268:	strdcs	sp, [ip], -r8
    d26c:			; <UNDEFINED> instruction: 0xf8cef003
    d270:	movwcs	lr, #63958	; 0xf9d6
    d274:	strmi	r4, [r4], -r9, lsr #12
    d278:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    d27c:	stmiavs	r4!, {r2, r4, r5, sl, sp, lr}
    d280:	eoreq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
    d284:	blle	171728c <_ZdlPv@@Base+0x1706e38>
    d288:	pop	{r1, ip, sp, pc}
    d28c:	blmi	11ef254 <_ZdlPv@@Base+0x11dee00>
    d290:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d294:	blcs	27308 <_ZdlPv@@Base+0x16eb4>
    d298:			; <UNDEFINED> instruction: 0x4641d078
    d29c:			; <UNDEFINED> instruction: 0xf7ff4630
    d2a0:			; <UNDEFINED> instruction: 0xf7f5ff65
    d2a4:	stmdacs	r1, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    d2a8:	tstcs	r8, #808	; 0x328
    d2ac:	cmpmi	r8, #24
    d2b0:			; <UNDEFINED> instruction: 0xf8594b3c
    d2b4:	ldmdavs	sl, {r0, r1, ip, sp}
    d2b8:	rscle	r4, r5, sl, lsr #5
    d2bc:			; <UNDEFINED> instruction: 0xf8594b3a
    d2c0:	ldmdavs	fp, {r0, r1, ip, sp}
    d2c4:	bicsle	r2, pc, r0, lsl #22
    d2c8:	bllt	ae7d9c <_ZdlPv@@Base+0xad7948>
    d2cc:	ldrhle	r4, [fp], #42	; 0x2a
    d2d0:	andlt	r4, r2, r9, lsr r6
    d2d4:			; <UNDEFINED> instruction: 0x47f0e8bd
    d2d8:	blt	84b2dc <_ZdlPv@@Base+0x83ae88>
    d2dc:	bmi	fe448b00 <_ZdlPv@@Base+0xfe4386ac>
    d2e0:	bvc	fe448b00 <_ZdlPv@@Base+0xfe4386ac>
    d2e4:	blvc	ffa08dcc <_ZdlPv@@Base+0xff9f8978>
    d2e8:	blmi	b0896c <_ZdlPv@@Base+0xaf8518>
    d2ec:	blvs	ff9c8dd4 <_ZdlPv@@Base+0xff9b8980>
    d2f0:	blvc	208b90 <_ZdlPv@@Base+0x1f873c>
    d2f4:	blpl	48dd4 <_ZdlPv@@Base+0x38980>
    d2f8:	blvs	148d1c <_ZdlPv@@Base+0x1388c8>
    d2fc:	blvs	188bdc <_ZdlPv@@Base+0x178788>
    d300:	blvc	ff1c8efc <_ZdlPv@@Base+0xff1b8aa8>
    d304:	bpl	fe448b68 <_ZdlPv@@Base+0xfe438714>
    d308:	stmdbmi	r9!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    d30c:	adcvc	pc, ip, pc, asr #8
    d310:			; <UNDEFINED> instruction: 0xf7fe4479
    d314:	strb	pc, [sl, -sp, asr #19]!	; <UNPREDICTABLE>
    d318:	andlt	r4, r2, r9, lsr r6
    d31c:			; <UNDEFINED> instruction: 0x47f0e8bd
    d320:	blt	1c4b324 <_ZdlPv@@Base+0x1c3aed0>
    d324:			; <UNDEFINED> instruction: 0x23246b72
    d328:	bcs	2cbf3c <_ZdlPv@@Base+0x2bbae8>
    d32c:	ldrdeq	pc, [r8], -sl
    d330:	pop	{r1, ip, sp, pc}
    d334:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d338:	ldcvs	0, cr6, [r3], #-76	; 0xffffffb4
    d33c:	ldrtvs	r6, [r4], #-35	; 0xffffffdd
    d340:	blvs	1c471bc <_ZdlPv@@Base+0x1c36d68>
    d344:	bvs	fecd57dc <_ZdlPv@@Base+0xfecc5388>
    d348:	ldrdcs	pc, [r0], -r8
    d34c:	tsteq	sl, r1, lsl #22	; <UNPREDICTABLE>
    d350:	ldmiblt	r3, {r3, r7, fp, sp, lr}
    d354:	mulle	r2, r7, r2
    d358:			; <UNDEFINED> instruction: 0xf7ff4639
    d35c:			; <UNDEFINED> instruction: 0xf844f9df
    d360:	ldr	r0, [r1, sl, lsr #32]
    d364:	movwls	r2, #4108	; 0x100c
    d368:			; <UNDEFINED> instruction: 0xf850f003
    d36c:	blvs	ffcb3f78 <_ZdlPv@@Base+0xffca3b24>
    d370:	strmi	r4, [r4], -r9, lsr #12
    d374:	stc2	7, cr15, [lr], {255}	; 0xff
    d378:	ldrtmi	lr, [r9], -r0, lsl #15
    d37c:	blx	10cb380 <_ZdlPv@@Base+0x10baf2c>
    d380:	strtmi	lr, [r0], -sp, ror #15
    d384:			; <UNDEFINED> instruction: 0xf866f003
    d388:	svc	0x0008f7f5
    d38c:	mcr	7, 6, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    d390:	svclt	0x0000e7f7
    d394:	andhi	pc, r0, pc, lsr #7
    d398:	andeq	r0, r0, r0
    d39c:	addmi	r4, pc, r0
    d3a0:	andeq	sl, r1, r4, lsl ip
    d3a4:	andeq	r0, r0, r0, lsr r1
    d3a8:	andeq	r0, r0, r0, asr r1
    d3ac:	andeq	r0, r0, ip, lsr #2
    d3b0:	ldrdeq	r7, [r0], -r0
    d3b4:	ldrbmi	r6, [r0, -r0, asr #18]!
    d3b8:	ldrbmi	r6, [r0, -r0, lsl #19]!
    d3bc:			; <UNDEFINED> instruction: 0x4604b570
    d3c0:	cdpmi	8, 1, cr6, cr0, cr13, {0}
    d3c4:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
    d3c8:	blvs	904024 <_ZdlPv@@Base+0x8f3bd0>
    d3cc:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
    d3d0:			; <UNDEFINED> instruction: 0xf8536ae3
    d3d4:	blcs	19470 <_ZdlPv@@Base+0x901c>
    d3d8:	blvs	18c3ff4 <_ZdlPv@@Base+0x18b3ba0>
    d3dc:	blx	55876 <_ZdlPv@@Base+0x45422>
    d3e0:	bvs	615ff4 <_ZdlPv@@Base+0x605ba0>
    d3e4:	blmi	23c9ac <_ZdlPv@@Base+0x22c558>
    d3e8:	ldmpl	r3!, {sp}^
    d3ec:	blcs	27460 <_ZdlPv@@Base+0x1700c>
    d3f0:			; <UNDEFINED> instruction: 0xf7f5d1f8
    d3f4:	stmdbmi	r5, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    d3f8:	subcs	pc, r5, r0, asr #4
    d3fc:			; <UNDEFINED> instruction: 0xf7fe4479
    d400:	ubfx	pc, r7, #18, #3
    d404:	andeq	sl, r1, r6, lsr sl
    d408:	andeq	r0, r0, ip, lsr #2
    d40c:	andeq	r7, r0, r4, ror #5
    d410:	bmi	e0020 <_ZdlPv@@Base+0xcfbcc>
    d414:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d418:			; <UNDEFINED> instruction: 0x47706818
    d41c:	andeq	sl, r1, r8, ror #19
    d420:	andeq	r0, r0, r0, ror #2
    d424:	mvnsmi	lr, sp, lsr #18
    d428:	blvs	1dec44 <_ZdlPv@@Base+0x1ce7f0>
    d42c:	ldmdbcs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    d430:	ldrdcs	fp, [r0, ip]
    d434:	stclle	3, cr6, [r5, #-4]
    d438:			; <UNDEFINED> instruction: 0xf06f310a
    d43c:	addsmi	r4, r9, #96, 6	; 0x80000001
    d440:	svclt	0x00a86301
    d444:	rscscc	pc, pc, pc, asr #32
    d448:			; <UNDEFINED> instruction: 0xf7f5db3c
    d44c:	blvs	ac8dfc <_ZdlPv@@Base+0xab89a8>
    d450:	rscvs	r2, r8, #0, 20
    d454:	bl	44878 <_ZdlPv@@Base+0x34424>
    d458:			; <UNDEFINED> instruction: 0xf04f0382
    d45c:			; <UNDEFINED> instruction: 0xf84032ff
    d460:	addsmi	r2, r8, #4, 22	; 0x1000
    d464:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d468:	bl	fec6dc30 <_ZdlPv@@Base+0xfec5d7dc>
    d46c:	b	13d1190 <_ZdlPv@@Base+0x13c0d3c>
    d470:	svclt	0x00a80047
    d474:	andeq	pc, sl, r1, lsl #2
    d478:	msrmi	SPSR_, #111	; 0x6f
    d47c:			; <UNDEFINED> instruction: 0x63284298
    d480:	addeq	fp, r0, r8, lsr pc
    d484:	ldrdhi	pc, [ip], -r5	; <UNPREDICTABLE>
    d488:			; <UNDEFINED> instruction: 0xf04fbf28
    d48c:	ldrshteq	r3, [ip], pc
    d490:	mcr	7, 2, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    d494:	strbmi	r4, [r1], -r2, lsr #12
    d498:	strmi	r6, [r6], -r8, ror #5
    d49c:	mrc	7, 7, APSR_nzcv, cr0, cr5, {7}
    d4a0:	addmi	r6, r7, #40, 22	; 0xa000
    d4a4:	ldmdbne	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    d4a8:	addeq	lr, r0, r6, lsl #22
    d4ac:	mvnscc	pc, #79	; 0x4f
    d4b0:			; <UNDEFINED> instruction: 0xf842da03
    d4b4:	addmi	r3, r2, #4, 22	; 0x1000
    d4b8:			; <UNDEFINED> instruction: 0x4640d1fb
    d4bc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    d4c0:	mrclt	7, 4, APSR_nzcv, cr2, cr5, {7}
    d4c4:	strb	r0, [r0, r8, lsl #1]
    d4c8:			; <UNDEFINED> instruction: 0x4604b570
    d4cc:	bicslt	r6, r5, r5, asr #22
    d4d0:			; <UNDEFINED> instruction: 0xf6436bc6
    d4d4:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    d4d8:	rsbseq	r3, r0, lr, lsl #7
    d4dc:	addsmi	r6, r8, #224, 6	; 0x80000003
    d4e0:			; <UNDEFINED> instruction: 0x2324bf96
    d4e4:	rscscc	pc, pc, pc, asr #32
    d4e8:			; <UNDEFINED> instruction: 0xf7f54358
    d4ec:	eorcs	lr, r4, #416	; 0x1a0
    d4f0:	vqdmulh.s<illegal width 8>	d15, d6, d2
    d4f4:	cmnvs	r0, #42991616	; 0x2900000
    d4f8:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    d4fc:	pop	{r3, r5, r9, sl, lr}
    d500:			; <UNDEFINED> instruction: 0xf7f54070
    d504:	tstcs	r0, #1808	; 0x710
    d508:	andsvc	pc, r0, pc, asr #8
    d50c:			; <UNDEFINED> instruction: 0xf7f563e3
    d510:	cmnvs	r0, #8, 28	; 0x80
    d514:	svclt	0x0000bd70
    d518:			; <UNDEFINED> instruction: 0x4605b5f8
    d51c:	vmlane.f64	d22, d3, d0
    d520:	bvs	ffbc25a4 <_ZdlPv@@Base+0xffbb2150>
    d524:	addeq	lr, r0, #6144	; 0x1800
    d528:	blcc	85534 <_ZdlPv@@Base+0x750e0>
    d52c:			; <UNDEFINED> instruction: 0xf852d338
    d530:	stccs	13, cr4, [r0], {4}
    d534:	mrrcne	11, 15, sp, ip, cr9
    d538:	lfmle	f4, 4, [r2, #-640]	; 0xfffffd80
    d53c:			; <UNDEFINED> instruction: 0xf06f00a7
    d540:	addmi	r4, r4, #96	; 0x60
    d544:	shasxmi	fp, r8, r4
    d548:	rscscc	pc, pc, pc, asr #32
    d54c:	stcl	7, cr15, [r8, #980]!	; 0x3d4
    d550:			; <UNDEFINED> instruction: 0x4631463a
    d554:			; <UNDEFINED> instruction: 0xf7f562e8
    d558:			; <UNDEFINED> instruction: 0x4630ee94
    d55c:	mcr	7, 2, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    d560:	ldmib	r5, {r2, r3, r5, r8, r9, sp, lr}^
    d564:	addsmi	r0, r8, #939524096	; 0x38000000
    d568:			; <UNDEFINED> instruction: 0xf643da19
    d56c:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
    d570:	addsmi	r3, r8, #939524098	; 0x38000002
    d574:	svclt	0x00966b6c
    d578:			; <UNDEFINED> instruction: 0xf04f2324
    d57c:	cmpmi	r8, #255	; 0xff
    d580:	stcl	7, cr15, [lr, #980]	; 0x3d4
    d584:	eorcs	r6, r4, #175104	; 0x2ac00
    d588:	blx	9ee16 <_ZdlPv@@Base+0x8e9c2>
    d58c:	msrvs	SPSR_f, #805306368	; 0x30000000
    d590:	mrc	7, 3, APSR_nzcv, cr6, cr5, {7}
    d594:			; <UNDEFINED> instruction: 0xf7f54620
    d598:	blvs	feb08e48 <_ZdlPv@@Base+0xfeaf89f4>
    d59c:	ldcllt	3, cr6, [r8, #940]!	; 0x3ac
    d5a0:	ldclle	8, cr2, [lr]
    d5a4:	ldrtmi	r2, [ip], -r0, lsl #14
    d5a8:			; <UNDEFINED> instruction: 0xe7cf4638
    d5ac:			; <UNDEFINED> instruction: 0x4606b5f8
    d5b0:	ldrmi	r6, [r5], -pc, lsl #16
    d5b4:	blle	6191bc <_ZdlPv@@Base+0x608d68>
    d5b8:	adcsmi	r6, fp, #52224	; 0xcc00
    d5bc:	ldmib	r6, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
    d5c0:			; <UNDEFINED> instruction: 0xf103320e
    d5c4:	ldrmi	r0, [r4, #3073]	; 0xc01
    d5c8:	blvs	1c83e7c <_ZdlPv@@Base+0x1c73a28>
    d5cc:	bvs	ffc96664 <_ZdlPv@@Base+0xffc86210>
    d5d0:	strne	pc, [r3], #-2820	; 0xfffff4fc
    d5d4:	eorcc	pc, r7, r2, asr #16
    d5d8:			; <UNDEFINED> instruction: 0xf8c6cd0f
    d5dc:	strgt	ip, [pc], #-56	; d5e4 <__printf_chk@plt+0xa21c>
    d5e0:	strgt	ip, [pc], #-3343	; d5e8 <__printf_chk@plt+0xa220>
    d5e4:	eorvs	r6, r3, fp, lsr #16
    d5e8:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    d5ec:	addscs	pc, r6, r0, asr #4
    d5f0:			; <UNDEFINED> instruction: 0xf7fe4479
    d5f4:	blvs	d0b770 <_ZdlPv@@Base+0xcfb31c>
    d5f8:	sfmle	f4, 2, [r0], #748	; 0x2ec
    d5fc:			; <UNDEFINED> instruction: 0x46304639
    d600:			; <UNDEFINED> instruction: 0xff10f7ff
    d604:	adcsmi	r6, fp, #52224	; 0xcc00
    d608:	ldmdbmi	r0, {r0, r3, r4, r6, r7, sl, fp, ip, lr, pc}
    d60c:	addscs	pc, r9, r0, asr #4
    d610:			; <UNDEFINED> instruction: 0xf7fe4479
    d614:	ldmib	r6, {r0, r2, r3, r6, fp, ip, sp, lr, pc}^
    d618:			; <UNDEFINED> instruction: 0xf103320e
    d61c:	ldrmi	r0, [r4, #3073]	; 0xc01
    d620:			; <UNDEFINED> instruction: 0x4630dbd3
    d624:			; <UNDEFINED> instruction: 0xff50f7ff
    d628:	andcc	lr, lr, #3506176	; 0x358000
    d62c:	stfeqd	f7, [r1], {3}
    d630:	blle	ff29ec88 <_ZdlPv@@Base+0xff28e834>
    d634:	vst2.8	{d20,d22}, [pc], r6
    d638:	ldrbtmi	r7, [r9], #-39	; 0xffffffd9
    d63c:			; <UNDEFINED> instruction: 0xf838f7fe
    d640:			; <UNDEFINED> instruction: 0xf1036bb3
    d644:	strb	r0, [r0, r1, lsl #24]
    d648:	strdeq	r7, [r0], -r0
    d64c:	ldrdeq	r7, [r0], -r0
    d650:	andeq	r7, r0, r6, lsr #1
    d654:			; <UNDEFINED> instruction: 0x4604b570
    d658:	ldmdavs	r6, {r0, r2, r3, fp, sp, lr}
    d65c:	svclt	0x00a82e00
    d660:	blle	298a68 <_ZdlPv@@Base+0x288614>
    d664:	adcsmi	r6, r3, #3072	; 0xc00
    d668:	addsmi	sp, sp, #448	; 0x1c0
    d66c:	bvs	ff903eac <_ZdlPv@@Base+0xff8f3a58>
    d670:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    d674:	eorcs	pc, r5, r3, asr #16
    d678:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    d67c:	adccs	pc, r5, r0, asr #4
    d680:			; <UNDEFINED> instruction: 0xf7fe4479
    d684:	blvs	90b6e0 <_ZdlPv@@Base+0x8fb28c>
    d688:	blle	ffc1e104 <_ZdlPv@@Base+0xffc0dcb0>
    d68c:	strtmi	r4, [r0], -r9, lsr #12
    d690:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    d694:			; <UNDEFINED> instruction: 0xf8536ae3
    d698:			; <UNDEFINED> instruction: 0xf8432026
    d69c:	ldcllt	0, cr2, [r0, #-148]!	; 0xffffff6c
    d6a0:	andeq	r7, r0, r0, rrx
    d6a4:	svcmi	0x00f0e92d
    d6a8:	mrcmi	0, 2, fp, cr13, cr1, {6}
    d6ac:	ldclmi	6, cr4, [sp, #-516]	; 0xfffffdfc
    d6b0:	ldrbtmi	r4, [lr], #-1567	; 0xfffff9e1
    d6b4:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    d6b8:	movwcs	r4, #7260	; 0x1c5c
    d6bc:	ldrbtmi	r5, [sl], #2421	; 0x975
    d6c0:	stmdavs	sp!, {r4, r7, r9, sl, lr}
    d6c4:			; <UNDEFINED> instruction: 0xf04f954f
    d6c8:	cfldr64mi	mvdx0, [r9, #-0]
    d6cc:	strls	r4, [r6, #-1149]	; 0xfffffb83
    d6d0:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    d6d4:	tstls	r4, sp, asr #12
    d6d8:	andls	r9, r3, r5, lsl #6
    d6dc:	andls	sl, r7, pc, lsl #16
    d6e0:	bls	eb794 <_ZdlPv@@Base+0xdb340>
    d6e4:	stccs	12, cr5, [r0], {212}	; 0xd4
    d6e8:	blmi	14c1c4c <_ZdlPv@@Base+0x14b17f8>
    d6ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d6f0:	movwls	r4, #9883	; 0x269b
    d6f4:	strcc	lr, [r1], #-4
    d6f8:	bleq	649b2c <_ZdlPv@@Base+0x6396d8>
    d6fc:	eorle	r2, sl, r9, lsr #24
    d700:	ldrdvs	pc, [r0], -fp
    d704:	ldrtmi	r4, [r0], -r9, lsr #12
    d708:	ldc	7, cr15, [r8], #980	; 0x3d4
    d70c:	mvnsle	r2, r0, lsl #16
    d710:	svceq	0x0000f1b8
    d714:	bls	c1738 <_ZdlPv@@Base+0xb12e4>
    d718:	blx	d6382 <_ZdlPv@@Base+0xc5f2e>
    d71c:	ldmib	r3, {r2, r8, r9, sp}^
    d720:	stmib	r8, {r1, r8}^
    d724:	teqlt	pc, r0, lsl #2
    d728:	tstcs	r8, #8192	; 0x2000
    d72c:	strcs	pc, [r4], #-2819	; 0xfffff4fd
    d730:	ldrdeq	lr, [r4, -r4]
    d734:	smlabteq	r0, r7, r9, lr
    d738:	tstlt	r3, r4, lsl #22
    d73c:	andcs	r6, r1, lr, lsl r0
    d740:	blmi	e2003c <_ZdlPv@@Base+0xe0fbe8>
    d744:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d748:	blls	13e77b8 <_ZdlPv@@Base+0x13d7364>
    d74c:	qdsuble	r4, sl, r5
    d750:	pop	{r0, r4, r6, ip, sp, pc}
    d754:	blls	17171c <_ZdlPv@@Base+0x1612c8>
    d758:	stmdbls	r6, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
    d75c:			; <UNDEFINED> instruction: 0xf7f54648
    d760:			; <UNDEFINED> instruction: 0x4604edfc
    d764:	mcrls	1, 0, fp, cr7, cr8, {5}
    d768:	mvnscs	r4, r2, lsl #12
    d76c:			; <UNDEFINED> instruction: 0x46354630
    d770:	stcl	7, cr15, [r0, #-980]!	; 0xfffffc2c
    d774:			; <UNDEFINED> instruction: 0xf7f54620
    d778:	ldrtmi	lr, [r0], -r2, lsr #27
    d77c:	ldc	7, cr15, [r2, #980]	; 0x3d4
    d780:	movwls	r2, #21248	; 0x5300
    d784:			; <UNDEFINED> instruction: 0xf8104430
    d788:	blcs	29c794 <_ZdlPv@@Base+0x28c340>
    d78c:	movwcs	fp, #3844	; 0xf04
    d790:	stccc	8, cr15, [r1], {-0}
    d794:	andcs	lr, r0, r4, lsr #15
    d798:	stmdbmi	r8!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d79c:	beq	d49bd8 <_ZdlPv@@Base+0xd39784>
    d7a0:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    d7a4:	stcge	6, cr4, [sl], {40}	; 0x28
    d7a8:	ldrbtmi	sl, [r9], #-3342	; 0xfffff2f2
    d7ac:			; <UNDEFINED> instruction: 0x464a4653
    d7b0:	strls	r9, [r0], #-1281	; 0xfffffaff
    d7b4:	ldc	7, cr15, [sl, #980]!	; 0x3d4
    d7b8:	mvnle	r2, r4, lsl #16
    d7bc:	blvc	48e28 <_ZdlPv@@Base+0x389d4>
    d7c0:	blvc	ff04929c <_ZdlPv@@Base+0xff038e48>
    d7c4:	blx	449390 <_ZdlPv@@Base+0x438f3c>
    d7c8:	ldc	13, cr13, [r4, #916]	; 0x394
    d7cc:	vmov.f64	d7, #80	; 0x3e800000  0.250
    d7d0:	vsqrt.f64	d23, d0
    d7d4:	vldrle	s31, [lr, #64]	; 0x40
    d7d8:	mulne	r0, sl, r8
    d7dc:			; <UNDEFINED> instruction: 0xf7ff4648
    d7e0:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    d7e4:	stmdavc	r9!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    d7e8:			; <UNDEFINED> instruction: 0xf7ff4620
    d7ec:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    d7f0:			; <UNDEFINED> instruction: 0xf1b8d0d1
    d7f4:	andle	r0, r3, r0, lsl #30
    d7f8:	movwcs	lr, #2521	; 0x9d9
    d7fc:	movwcs	lr, #2504	; 0x9c8
    d800:	ldmib	r4, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
    d804:	stmib	r7, {r8, r9, sp}^
    d808:	blls	116410 <_ZdlPv@@Base+0x105fbc>
    d80c:	addsle	r2, r6, r0, lsl #22
    d810:	andcs	r9, r1, r4, lsl #20
    d814:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    d818:			; <UNDEFINED> instruction: 0xe7916013
    d81c:	ldc	7, cr15, [r8], #980	; 0x3d4
    d820:	andeq	sl, r1, sl, asr #14
    d824:	andeq	r0, r0, ip, lsr r1
    d828:	andeq	sl, r1, lr, lsr r7
    d82c:	andeq	r0, r0, r0, lsr #3
    d830:	andeq	r6, r0, r4, asr #18
    d834:	andeq	r0, r0, r8, lsr r1
    d838:			; <UNDEFINED> instruction: 0x0001a6b8
    d83c:	andeq	r6, r0, lr, ror pc
    d840:	andeq	r6, r0, sl, lsr #30
    d844:	svcmi	0x00f0e92d
    d848:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    d84c:	strmi	r8, [r7], -r2, lsl #22
    d850:	ldrcc	pc, [r4], #2271	; 0x8df
    d854:			; <UNDEFINED> instruction: 0xf8df6945
    d858:	umlallt	r1, r7, r4, r4
    d85c:			; <UNDEFINED> instruction: 0x46284479
    d860:			; <UNDEFINED> instruction: 0xf8df9204
    d864:	ldrbtmi	r2, [sl], #-1164	; 0xfffffb74
    d868:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d86c:			; <UNDEFINED> instruction: 0xf04f9325
    d870:			; <UNDEFINED> instruction: 0xf8df0300
    d874:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    d878:			; <UNDEFINED> instruction: 0xf7f59305
    d87c:	ldmiblt	r0!, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    d880:			; <UNDEFINED> instruction: 0xf0002c00
    d884:	strcs	r8, [r0], -r0, lsr #1
    d888:	eorvs	r2, r3, r1, lsl #6
    d88c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d890:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d894:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d898:	blls	967908 <_ZdlPv@@Base+0x9574b4>
    d89c:			; <UNDEFINED> instruction: 0xf040405a
    d8a0:			; <UNDEFINED> instruction: 0x463083de
    d8a4:	ldc	0, cr11, [sp], #156	; 0x9c
    d8a8:	pop	{r1, r8, r9, fp, pc}
    d8ac:	stmdbge	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d8b0:			; <UNDEFINED> instruction: 0xf0014628
    d8b4:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    d8b8:	sbchi	pc, r8, r0
    d8bc:	movwcs	r9, #2569	; 0xa09
    d8c0:	vldrge.16	s18, [r5, #-8]	; <UNPREDICTABLE>
    d8c4:	ldrthi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d8c8:	ldrtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d8cc:	ldrtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d8d0:			; <UNDEFINED> instruction: 0xf8df44f8
    d8d4:	ldrbtmi	fp, [r9], #1076	; 0x434
    d8d8:	tstcs	r6, #3358720	; 0x334000
    d8dc:	tstls	r8, #-100663296	; 0xfa000000
    d8e0:	tstls	fp, #-83886080	; 0xfb000000
    d8e4:	andsls	r2, r5, r1, lsl #6
    d8e8:	tstls	r9, #-2147483642	; 0x80000006
    d8ec:	strbmi	lr, [r1], -r8
    d8f0:			; <UNDEFINED> instruction: 0xf7f5981b
    d8f4:	strbmi	lr, [r9], -r8, lsl #24
    d8f8:			; <UNDEFINED> instruction: 0xf7f54604
    d8fc:	stmiblt	r8!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    d900:			; <UNDEFINED> instruction: 0xf7ff4628
    d904:	stmdacs	r0, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
    d908:			; <UNDEFINED> instruction: 0xf8dfd1f1
    d90c:	bls	15a914 <_ZdlPv@@Base+0x14a4c0>
    d910:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d914:			; <UNDEFINED> instruction: 0xf0402b00
    d918:	blls	6adbd0 <_ZdlPv@@Base+0x69d77c>
    d91c:			; <UNDEFINED> instruction: 0xf0002b00
    d920:	strcs	r8, [r0], -r5, asr #1
    d924:			; <UNDEFINED> instruction: 0xf7fe4628
    d928:			; <UNDEFINED> instruction: 0xe7affff9
    d92c:			; <UNDEFINED> instruction: 0x46204651
    d930:	ldcl	7, cr15, [lr], {245}	; 0xf5
    d934:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d938:	ldmibmi	r5!, {r2, r4, r5, r6, ip, lr, pc}^
    d93c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d940:	ldcl	7, cr15, [r6], {245}	; 0xf5
    d944:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d948:	ldmibmi	r2!, {r3, r6, ip, lr, pc}^
    d94c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d950:	stcl	7, cr15, [lr], {245}	; 0xf5
    d954:			; <UNDEFINED> instruction: 0xf0002800
    d958:	stmibmi	pc!, {r0, r4, r9, pc}^	; <UNPREDICTABLE>
    d95c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d960:	stcl	7, cr15, [r6], {245}	; 0xf5
    d964:			; <UNDEFINED> instruction: 0xf0002800
    d968:	stmibmi	ip!, {r3, r4, r5, r6, r9, pc}^
    d96c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d970:	ldc	7, cr15, [lr], #980	; 0x3d4
    d974:			; <UNDEFINED> instruction: 0xf0002800
    d978:	stmibmi	r9!, {r1, r2, r4, r7, pc}^
    d97c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d980:	ldc	7, cr15, [r6], #980	; 0x3d4
    d984:			; <UNDEFINED> instruction: 0xf0002800
    d988:	stmibmi	r6!, {r2, r3, r4, r7, pc}^
    d98c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d990:	stc	7, cr15, [lr], #980	; 0x3d4
    d994:			; <UNDEFINED> instruction: 0xf0002800
    d998:	stmibmi	r3!, {r2, r4, r7, pc}^
    d99c:	ldrbtmi	r2, [r9], #-0
    d9a0:	bl	fec4b97c <_ZdlPv@@Base+0xfec3b528>
    d9a4:	ldmvs	lr, {r0, r1, r3, r4, r5, fp, sp, lr}
    d9a8:			; <UNDEFINED> instruction: 0xf7feb108
    d9ac:	blmi	ff80d780 <_ZdlPv@@Base+0xff7fd32c>
    d9b0:	addsmi	r4, lr, #2063597568	; 0x7b000000
    d9b4:	strtmi	sp, [r1], -r4, lsr #1
    d9b8:			; <UNDEFINED> instruction: 0x46029c17
    d9bc:			; <UNDEFINED> instruction: 0x46389b16
    d9c0:	ldrmi	r9, [r0, r0, lsl #8]!
    d9c4:	bls	18783c <_ZdlPv@@Base+0x1773e8>
    d9c8:	blmi	ff65f1e8 <_ZdlPv@@Base+0xff64ed94>
    d9cc:	ldmpl	r3, {r0, r3, r4, r6, r7, fp, lr}^
    d9d0:			; <UNDEFINED> instruction: 0x461a4478
    d9d4:			; <UNDEFINED> instruction: 0xf7fe4619
    d9d8:			; <UNDEFINED> instruction: 0xe757fd9b
    d9dc:			; <UNDEFINED> instruction: 0xf7f54641
    d9e0:			; <UNDEFINED> instruction: 0x4604eb92
    d9e4:			; <UNDEFINED> instruction: 0xf0002800
    d9e8:	ldmibmi	r3, {r0, r1, r3, r7, r9, pc}^
    d9ec:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    d9f0:	ldc	7, cr15, [ip], {245}	; 0xf5
    d9f4:			; <UNDEFINED> instruction: 0xf0402801
    d9f8:	lfm	f0, 1, [pc, #524]	; dc0c <__printf_chk@plt+0xa844>
    d9fc:	vldr	d6, [sp, #732]	; 0x2dc
    da00:	vmov.32	r7, d4[1]
    da04:	vsqrt.f64	d23, d6
    da08:	vmov.i16	d15, #0	; 0x0000
    da0c:	lfm	f0, 1, [pc, #484]	; dbf8 <__printf_chk@plt+0xa830>
    da10:	vmov.u16	r6, d20[2]
    da14:	vsqrt.f64	d23, d6
    da18:	vpmin.s8	d31, d0, d0
    da1c:	sfm	f0, 1, [r7, #452]	; 0x1c4
    da20:	strb	r7, [sp, -r8, lsl #22]!
    da24:			; <UNDEFINED> instruction: 0xf7f54641
    da28:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    da2c:	subshi	pc, r9, #0
    da30:	bge	720140 <_ZdlPv@@Base+0x70fcec>
    da34:			; <UNDEFINED> instruction: 0xf7f54479
    da38:	stmdacs	r1, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    da3c:	subshi	pc, r1, #64	; 0x40
    da40:	blcs	346b8 <_ZdlPv@@Base+0x24264>
    da44:	subhi	pc, sp, #64, 6
    da48:	smmlsr	r9, fp, r0, r6
    da4c:			; <UNDEFINED> instruction: 0xf47f2c00
    da50:	qadd16mi	sl, r6, sl
    da54:	ldmdbvs	r9!, {r2, r3, r4, sl, fp, sp, pc}^
    da58:			; <UNDEFINED> instruction: 0xf7fe4620
    da5c:	bls	18c9d0 <_ZdlPv@@Base+0x17c57c>
    da60:			; <UNDEFINED> instruction: 0x46214bb3
    da64:	ldmpl	r3, {r1, r2, r4, r5, r7, fp, lr}^
    da68:			; <UNDEFINED> instruction: 0x461a4478
    da6c:	ldc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
    da70:	ldmvs	fp!, {r2, r3, r8, r9, sl, sp, lr, pc}^
    da74:			; <UNDEFINED> instruction: 0x9c05b9ab
    da78:	ldmmi	r2!, {r3, r4, r6, r7, r9, sp}
    da7c:	ldmibmi	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}
    da80:	stmdapl	r1!, {r5, fp, ip, lr}^
    da84:	stmiapl	r4!, {r1, r2, fp, sp, lr}^
    da88:	stmdavs	r8, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
    da8c:	vqdmulh.s<illegal width 8>	d15, d6, d2
    da90:	blcs	27b1c <_ZdlPv@@Base+0x176c8>
    da94:	andshi	pc, r9, #0
    da98:	mrc2	7, 5, pc, cr4, cr14, {7}
    da9c:	rscsvs	r2, r8, r1, lsl #12
    daa0:	strcs	lr, [r1], -r0, asr #14
    daa4:	movwcs	lr, #5950	; 0x173e
    daa8:			; <UNDEFINED> instruction: 0xe729613b
    daac:	strtmi	r4, [r8], -r8, lsr #19
    dab0:	ldrbtmi	r4, [r9], #-2975	; 0xfffff461
    dab4:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    dab8:	movwls	r4, #1562	; 0x61a
    dabc:			; <UNDEFINED> instruction: 0xff16f7fe
    dac0:	bmi	fe947784 <_ZdlPv@@Base+0xfe937330>
    dac4:			; <UNDEFINED> instruction: 0xf8df2300
    dac8:	ldrbtmi	sl, [sl], #-656	; 0xfffffd70
    dacc:	movwls	r9, #29465	; 0x7319
    dad0:	blmi	fe89eec0 <_ZdlPv@@Base+0xfe88ea6c>
    dad4:	bcs	4492fc <_ZdlPv@@Base+0x438ea8>
    dad8:	movwls	r4, #25723	; 0x647b
    dadc:	bne	449344 <_ZdlPv@@Base+0x438ef0>
    dae0:			; <UNDEFINED> instruction: 0xf7f54620
    dae4:	stmdacs	r0, {r1, r2, sl, fp, sp, lr, pc}
    dae8:	blls	141fd4 <_ZdlPv@@Base+0x131b80>
    daec:	bicsle	r2, r8, r0, lsl #22
    daf0:	rsbls	pc, ip, #14614528	; 0xdf0000
    daf4:	rsblt	pc, ip, #14614528	; 0xdf0000
    daf8:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    dafc:			; <UNDEFINED> instruction: 0xf7fe4628
    db00:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    db04:	bichi	pc, r9, r0
    db08:			; <UNDEFINED> instruction: 0x4649981b
    db0c:	b	ffecbae8 <_ZdlPv@@Base+0xffebb694>
    db10:	stmdacs	r0, {r2, r9, sl, lr}
    db14:			; <UNDEFINED> instruction: 0x4649d0f2
    db18:			; <UNDEFINED> instruction: 0xf7f52000
    db1c:			; <UNDEFINED> instruction: 0x4606eaf4
    db20:	sbcsle	r2, fp, r0, lsl #16
    db24:	andcs	r4, r0, r9, asr #12
    db28:	b	ffb4bb04 <_ZdlPv@@Base+0xffb3b6b0>
    db2c:	stmdacs	r0, {r7, r9, sl, lr}
    db30:	cmnhi	r6, r0	; <UNPREDICTABLE>
    db34:			; <UNDEFINED> instruction: 0x4659aa10
    db38:	bl	ffe4bb14 <_ZdlPv@@Base+0xffe3b6c0>
    db3c:			; <UNDEFINED> instruction: 0xf0402801
    db40:			; <UNDEFINED> instruction: 0x46208178
    db44:	blx	ff749b56 <_ZdlPv@@Base+0xff739702>
    db48:	ldrtmi	r4, [r0], -r4, lsl #12
    db4c:	blx	ff649b5e <_ZdlPv@@Base+0xff63970a>
    db50:	blls	41f360 <_ZdlPv@@Base+0x40ef0c>
    db54:	ldrtmi	r4, [r8], -r1, lsr #12
    db58:	blx	16cbb5c <_ZdlPv@@Base+0x16bb708>
    db5c:	stmibmi	r2, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    db60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    db64:	bl	ff14bb40 <_ZdlPv@@Base+0xff13b6ec>
    db68:			; <UNDEFINED> instruction: 0xf0402800
    db6c:	blls	12e448 <_ZdlPv@@Base+0x11dff4>
    db70:	orrsle	r2, r6, r0, lsl #22
    db74:			; <UNDEFINED> instruction: 0x4628461e
    db78:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    db7c:			; <UNDEFINED> instruction: 0xf0002800
    db80:	ldmdals	fp, {r0, r3, r7, r8, pc}
    db84:			; <UNDEFINED> instruction: 0xf7f54651
    db88:			; <UNDEFINED> instruction: 0x4604eabe
    db8c:	rscsle	r2, r2, r0, lsl #16
    db90:	andcs	r4, r0, r1, asr r6
    db94:	b	fedcbb70 <_ZdlPv@@Base+0xfedbb71c>
    db98:			; <UNDEFINED> instruction: 0xf0002800
    db9c:	stmdavc	r3, {r1, r4, r7, r8, pc}
    dba0:	tstle	r3, r2, lsr #22
    dba4:			; <UNDEFINED> instruction: 0xf0002e00
    dba8:	ldmdbmi	r0!, {r3, r6, r7, r8, pc}^
    dbac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    dbb0:	bl	fe7cbb8c <_ZdlPv@@Base+0xfe7bb738>
    dbb4:			; <UNDEFINED> instruction: 0xf0002800
    dbb8:			; <UNDEFINED> instruction: 0x462081b7
    dbbc:	blx	fe849bce <_ZdlPv@@Base+0xfe83977a>
    dbc0:	ldrtmi	r4, [r2], -r1, lsl #12
    dbc4:			; <UNDEFINED> instruction: 0xf7ff4638
    dbc8:	ldrb	pc, [r4, r5, asr #26]	; <UNPREDICTABLE>
    dbcc:	bge	838860 <_ZdlPv@@Base+0x82840c>
    dbd0:	blge	8727e4 <_ZdlPv@@Base+0x862390>
    dbd4:	bge	7b23dc <_ZdlPv@@Base+0x7a1f88>
    dbd8:	blge	8b27e8 <_ZdlPv@@Base+0x8a2394>
    dbdc:	strcs	r9, [r0], -r6, lsl #18
    dbe0:	blge	7f27ec <_ZdlPv@@Base+0x7e2398>
    dbe4:	ldrvs	lr, [pc], -sp, asr #19
    dbe8:	strtvs	lr, [r1], -sp, asr #19
    dbec:			; <UNDEFINED> instruction: 0xf7f59623
    dbf0:	adcsmi	lr, r0, #161792	; 0x27800
    dbf4:	mvnhi	pc, r0, asr #6
    dbf8:			; <UNDEFINED> instruction: 0x46304651
    dbfc:	b	fe0cbbd8 <_ZdlPv@@Base+0xfe0bb784>
    dc00:			; <UNDEFINED> instruction: 0xf0002800
    dc04:	ldmdbmi	sl, {r0, r2, r3, r6, r7, r8, pc}^
    dc08:	ldrbtmi	sl, [r9], #-2570	; 0xfffff5f6
    dc0c:	bl	fe3cbbe8 <_ZdlPv@@Base+0xfe3bb794>
    dc10:			; <UNDEFINED> instruction: 0xf0402801
    dc14:	blls	2ae2f8 <_ZdlPv@@Base+0x29dea4>
    dc18:	vpadd.i8	q1, q8, <illegal reg q15.5>
    dc1c:	ldrbmi	r8, [r1], -r5, lsr #3
    dc20:			; <UNDEFINED> instruction: 0xf88d4630
    dc24:			; <UNDEFINED> instruction: 0xf7f53070
    dc28:	strmi	lr, [r0], lr, ror #20
    dc2c:			; <UNDEFINED> instruction: 0xf0002800
    dc30:	stmdbge	fp, {r0, r2, r3, r7, r8, pc}
    dc34:			; <UNDEFINED> instruction: 0xf7f54632
    dc38:	andsls	lr, sp, lr, lsr #20
    dc3c:	blls	2fc0a4 <_ZdlPv@@Base+0x2ebc50>
    dc40:			; <UNDEFINED> instruction: 0xf0004543
    dc44:	blmi	c6e3a8 <_ZdlPv@@Base+0xc5df54>
    dc48:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    dc4c:	blcs	27cc0 <_ZdlPv@@Base+0x1786c>
    dc50:	stmdbmi	r8, {r1, r3, r4, r5, r8, ip, lr, pc}^
    dc54:	ldrbtmi	r2, [r9], #-0
    dc58:	b	154bc34 <_ZdlPv@@Base+0x153b7e0>
    dc5c:	tstlt	r8, #6291456	; 0x600000
    dc60:	blcs	b6bc74 <_ZdlPv@@Base+0xb5b820>
    dc64:			; <UNDEFINED> instruction: 0x4630d01a
    dc68:	bl	74bc44 <_ZdlPv@@Base+0x73b7f0>
    dc6c:			; <UNDEFINED> instruction: 0xf7f53001
    dc70:			; <UNDEFINED> instruction: 0x4631ea58
    dc74:			; <UNDEFINED> instruction: 0xf7f54606
    dc78:			; <UNDEFINED> instruction: 0x9624ea78
    dc7c:			; <UNDEFINED> instruction: 0x4620493e
    dc80:			; <UNDEFINED> instruction: 0xf7f54479
    dc84:	ldmiblt	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    dc88:			; <UNDEFINED> instruction: 0xf002981d
    dc8c:			; <UNDEFINED> instruction: 0x4606fafd
    dc90:			; <UNDEFINED> instruction: 0x4638aa1c
    dc94:			; <UNDEFINED> instruction: 0xf7ff4631
    dc98:	strb	pc, [ip, -r9, lsl #25]!	; <UNPREDICTABLE>
    dc9c:	blcs	b6bdb0 <_ZdlPv@@Base+0xb5b95c>
    dca0:	stmvc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}
    dca4:	bicsle	r2, lr, r0, lsl #22
    dca8:			; <UNDEFINED> instruction: 0x93242300
    dcac:	strtmi	lr, [r0], -r6, ror #15
    dcb0:	blx	9c9cc2 <_ZdlPv@@Base+0x9b986e>
    dcb4:	bge	71f4d4 <_ZdlPv@@Base+0x70f080>
    dcb8:			; <UNDEFINED> instruction: 0x46314638
    dcbc:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    dcc0:			; <UNDEFINED> instruction: 0xf002981d
    dcc4:	ldrb	pc, [fp, -r1, ror #21]!	; <UNPREDICTABLE>
    dcc8:	b	f4bca4 <_ZdlPv@@Base+0xf3b850>
    dccc:	svclt	0x00c22801
    dcd0:	cmpmi	r8, #30720	; 0x7800
    dcd4:			; <UNDEFINED> instruction: 0xe7bc901e
    dcd8:	andeq	r0, r0, r0
    dcdc:	subsmi	r8, r6, r0
    dce0:	andeq	r0, r0, r0
    dce4:	subsgt	r8, r6, r0
    dce8:	andeq	r0, r0, ip, lsr r1
    dcec:	andeq	r6, r0, ip, ror #29
    dcf0:	muleq	r1, r6, r5
    dcf4:	andeq	sl, r1, r6, lsl #11
    dcf8:	andeq	sl, r1, r8, ror #10
    dcfc:	andeq	r5, r0, r0, ror #19
    dd00:	muleq	r0, sl, lr
    dd04:			; <UNDEFINED> instruction: 0x00006eb8
    dd08:	andeq	r6, r0, r4, lsr #30
    dd0c:	andeq	r0, r0, ip, lsr #2
    dd10:	andeq	r6, r0, sl, lsl #29
    dd14:	andeq	r6, r0, sl, lsr #29
    dd18:	andeq	r6, r0, sl, asr #29
    dd1c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    dd20:	andeq	r6, r0, lr, ror #29
    dd24:	andeq	r6, r0, sl, ror #29
    dd28:	andeq	r7, r0, r2, lsl #11
    dd2c:			; <UNDEFINED> instruction: 0xffffecb5
    dd30:	muleq	r0, r8, r1
    dd34:	andeq	r6, r0, r0, lsl #27
    dd38:	andeq	r6, r0, r2, ror #27
    dd3c:	andeq	r5, r0, r8, asr r8
    dd40:	andeq	r6, r0, r0, lsl sp
    dd44:	andeq	r0, r0, ip, ror #3
    dd48:	andeq	r0, r0, r8, lsr #2
    dd4c:	andeq	r0, r0, r0, lsr r1
    dd50:	andeq	r6, r0, lr, asr #27
    dd54:	andeq	r6, r0, r2, lsr #27
    dd58:	andeq	r5, r0, r0, ror #15
    dd5c:	andeq	r6, r0, ip, lsr lr
    dd60:			; <UNDEFINED> instruction: 0x000057b8
    dd64:	muleq	r0, r2, r7
    dd68:	andeq	r6, r0, r6, lsl sp
    dd6c:	andeq	r6, r0, sl, lsr sp
    dd70:	andeq	r5, r0, r2, lsl #13
    dd74:	andeq	r5, r0, sl, asr r6
    dd78:	andeq	r6, r0, r8, ror #24
    dd7c:	mcr	12, 0, r4, cr8, cr11, {5}
    dd80:	blmi	feee45c8 <_ZdlPv@@Base+0xfeed4174>
    dd84:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    dd88:	strtmi	r9, [r5], -r6, lsl #6
    dd8c:			; <UNDEFINED> instruction: 0x4607463c
    dd90:	andcs	r4, r0, r9, lsr #12
    dd94:	ldmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd98:	biclt	r4, r0, r6, lsl #12
    dd9c:	blcs	c2bdb0 <_ZdlPv@@Base+0xc1b95c>
    dda0:	stmdavc	r3, {r0, r8, ip, lr, pc}^
    dda4:	ldmdavc	r3!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    dda8:	andsle	r2, r4, r6, ror #22
    ddac:			; <UNDEFINED> instruction: 0x46304659
    ddb0:	b	fe7cbd8c <_ZdlPv@@Base+0xfe7bb938>
    ddb4:	cmnle	r1, r0, lsl #16
    ddb8:	strtmi	r6, [r9], -r3, ror #16
    ddbc:			; <UNDEFINED> instruction: 0xf0432000
    ddc0:	rsbvs	r0, r3, r8, lsl #6
    ddc4:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ddc8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ddcc:	mnf<illegal precision>z	f5, f6
    ddd0:			; <UNDEFINED> instruction: 0x46275a10
    ddd4:	ldmdavc	r2!, {r2, r4, r7, r8, sl, sp, lr, pc}^
    ddd8:	andsle	r2, r1, r6, ror #20
    dddc:	mvnle	r2, r6, ror #22
    dde0:	bcs	1a6bfb0 <_ZdlPv@@Base+0x1a5bb5c>
    dde4:	blcs	19c1e3c <_ZdlPv@@Base+0x19b19e8>
    dde8:	ldmdavc	r3!, {r5, r6, r7, r8, ip, lr, pc}^
    ddec:	bicsle	r2, sp, ip, ror #22
    ddf0:	blcs	2c0c4 <_ZdlPv@@Base+0x1bc70>
    ddf4:	stmdavs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    ddf8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    ddfc:	strb	r6, [r7, r3, rrx]
    de00:	bcs	2c0d0 <_ZdlPv@@Base+0x1bc7c>
    de04:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    de08:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    de0c:	ldr	r6, [pc, r3, rrx]!
    de10:	bcs	2c0e0 <_ZdlPv@@Base+0x1bc8c>
    de14:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    de18:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    de1c:	ldr	r6, [r7, r3, rrx]!
    de20:	blcs	34a90 <_ZdlPv@@Base+0x2463c>
    de24:	cfldrdge	mvd15, [sp, #-508]!	; 0xfffffe04
    de28:			; <UNDEFINED> instruction: 0x46284992
    de2c:	ldrbtmi	r4, [r9], #-2962	; 0xfffff46e
    de30:	svcge	0x001ce640
    de34:	ldrtmi	r4, [r8], -r1, asr #12
    de38:			; <UNDEFINED> instruction: 0xf9ecf7fe
    de3c:	blcs	34aac <_ZdlPv@@Base+0x24658>
    de40:	cfstrdge	mvd15, [pc, #-508]!	; dc4c <__printf_chk@plt+0xa884>
    de44:	ldrtmi	r4, [sl], -sp, lsl #19
    de48:	ldrbtmi	r4, [r9], #-2955	; 0xfffff475
    de4c:	strtmi	r9, [r8], -r5, lsl #24
    de50:	movwls	r5, #2275	; 0x8e3
    de54:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    de58:	strbmi	lr, [r1], -r3, ror #10
    de5c:	ldmdb	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de60:	stmdacs	r0, {r2, r9, sl, lr}
    de64:	rscshi	pc, r2, r0
    de68:	b	74be44 <_ZdlPv@@Base+0x73b9f0>
    de6c:			; <UNDEFINED> instruction: 0xf7f53001
    de70:			; <UNDEFINED> instruction: 0x4621e958
    de74:			; <UNDEFINED> instruction: 0xf7f561b8
    de78:	strb	lr, [r1, #-2424]	; 0xfffff688
    de7c:	ldrtmi	r9, [r0], -r6, lsl #18
    de80:	b	dcbe5c <_ZdlPv@@Base+0xdbba08>
    de84:			; <UNDEFINED> instruction: 0xf0402800
    de88:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, pc}^
    de8c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    de90:	ldrb	r6, [sp, -r3, rrx]!
    de94:	movwcs	fp, #4582	; 0x11e6
    de98:	ldrtmi	r9, [r8], -r7, lsl #6
    de9c:	blx	f4bea2 <_ZdlPv@@Base+0xf3ba4e>
    dea0:	blmi	1df46bc <_ZdlPv@@Base+0x1de4268>
    dea4:	bls	1e41f8 <_ZdlPv@@Base+0x1d3da4>
    dea8:	tstmi	r3, #1769472	; 0x1b0000
    deac:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    deb0:	blcs	34b20 <_ZdlPv@@Base+0x246cc>
    deb4:	cfldrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    deb8:			; <UNDEFINED> instruction: 0x46284972
    debc:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
    dec0:	strdlt	lr, [lr, -r8]!
    dec4:	movwls	r2, #29441	; 0x7301
    dec8:			; <UNDEFINED> instruction: 0xf7fee608
    decc:	strb	pc, [r5, #3111]!	; 0xc27	; <UNPREDICTABLE>
    ded0:	blcs	34b40 <_ZdlPv@@Base+0x246ec>
    ded4:	cfstrsge	mvf15, [r5, #-508]!	; 0xfffffe04
    ded8:	strtmi	r4, [r8], -fp, ror #18
    dedc:	ldrbtmi	r4, [r9], #-2918	; 0xfffff49a
    dee0:	blls	6c7688 <_ZdlPv@@Base+0x6b7234>
    dee4:			; <UNDEFINED> instruction: 0xf47f2b00
    dee8:	bls	179364 <_ZdlPv@@Base+0x168f10>
    deec:	blmi	189f794 <_ZdlPv@@Base+0x188f340>
    def0:	ldmpl	r3, {r1, r2, r5, r6, r8, fp, lr}^
    def4:			; <UNDEFINED> instruction: 0x461a4479
    def8:			; <UNDEFINED> instruction: 0xf7fe9300
    defc:	ldr	pc, [r1, #-3319]	; 0xfffff309
    df00:	qadd16mi	sl, r1, ip
    df04:			; <UNDEFINED> instruction: 0xf7fe4638
    df08:	blls	6cc524 <_ZdlPv@@Base+0x6bc0d0>
    df0c:			; <UNDEFINED> instruction: 0xf47f2b00
    df10:	ldmdbmi	pc, {r0, r3, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    df14:	blmi	161f804 <_ZdlPv@@Base+0x160f3b0>
    df18:	cfstrsls	mvf4, [r5], {121}	; 0x79
    df1c:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    df20:			; <UNDEFINED> instruction: 0xf7fe9300
    df24:	ldrbt	pc, [sp], #3299	; 0xce3	; <UNPREDICTABLE>
    df28:	blcs	34b98 <_ZdlPv@@Base+0x24744>
    df2c:	cfldrdge	mvd15, [r9], #508	; 0x1fc
    df30:			; <UNDEFINED> instruction: 0x46284958
    df34:	ldrbtmi	r4, [r9], #-2896	; 0xfffff4b0
    df38:	blls	6c7630 <_ZdlPv@@Base+0x6b71dc>
    df3c:			; <UNDEFINED> instruction: 0xf47f2b00
    df40:	ldmdbmi	r5, {r4, r5, r6, r7, sl, fp, sp, pc}^
    df44:	blmi	131f7ec <_ZdlPv@@Base+0x130f398>
    df48:	ldr	r4, [r3, #1145]!	; 0x479
    df4c:			; <UNDEFINED> instruction: 0x4621ae10
    df50:			; <UNDEFINED> instruction: 0xf7fe4630
    df54:	blls	6cc4d8 <_ZdlPv@@Base+0x6bc084>
    df58:			; <UNDEFINED> instruction: 0xf47f2b00
    df5c:	stmdbmi	pc, {r1, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    df60:	blmi	115f830 <_ZdlPv@@Base+0x114f3dc>
    df64:			; <UNDEFINED> instruction: 0xe7714479
    df68:			; <UNDEFINED> instruction: 0x4619ae10
    df6c:			; <UNDEFINED> instruction: 0xf7fe4630
    df70:	blls	6cc4fc <_ZdlPv@@Base+0x6bc0a8>
    df74:			; <UNDEFINED> instruction: 0xf47f2b00
    df78:	stmdbmi	r9, {r2, r4, r6, r7, sl, fp, sp, pc}^
    df7c:	blmi	f9f84c <_ZdlPv@@Base+0xf8f3f8>
    df80:			; <UNDEFINED> instruction: 0xe7634479
    df84:			; <UNDEFINED> instruction: 0x4621ae10
    df88:			; <UNDEFINED> instruction: 0xf7fe4630
    df8c:	blls	6cc4a0 <_ZdlPv@@Base+0x6bc04c>
    df90:			; <UNDEFINED> instruction: 0xf47f2b00
    df94:	stmdbmi	r3, {r1, r2, r6, r7, sl, fp, sp, pc}^
    df98:	blmi	ddf868 <_ZdlPv@@Base+0xdcf414>
    df9c:			; <UNDEFINED> instruction: 0xe7554479
    dfa0:			; <UNDEFINED> instruction: 0x4621ae10
    dfa4:			; <UNDEFINED> instruction: 0xf7fe4630
    dfa8:	blls	6cc484 <_ZdlPv@@Base+0x6bc030>
    dfac:			; <UNDEFINED> instruction: 0xf47f2b00
    dfb0:	ldmdbmi	sp!, {r3, r4, r5, r7, sl, fp, sp, pc}
    dfb4:	blmi	c1f884 <_ZdlPv@@Base+0xc0f430>
    dfb8:	smlsldx	r4, r7, r9, r4
    dfbc:			; <UNDEFINED> instruction: 0x4621ae10
    dfc0:			; <UNDEFINED> instruction: 0xf7fe4630
    dfc4:	blls	6cc468 <_ZdlPv@@Base+0x6bc014>
    dfc8:			; <UNDEFINED> instruction: 0xf47f2b00
    dfcc:	ldmdbmi	r7!, {r1, r3, r5, r7, sl, fp, sp, pc}
    dfd0:	blmi	a5f8a0 <_ZdlPv@@Base+0xa4f44c>
    dfd4:			; <UNDEFINED> instruction: 0xe7394479
    dfd8:	qadd16mi	sl, r1, ip
    dfdc:			; <UNDEFINED> instruction: 0xf7fe4638
    dfe0:	blls	6cc44c <_ZdlPv@@Base+0x6bbff8>
    dfe4:			; <UNDEFINED> instruction: 0xf47f2b00
    dfe8:	ldmdbmi	r1!, {r2, r3, r4, r7, sl, fp, sp, pc}
    dfec:	blmi	89f8dc <_ZdlPv@@Base+0x88f488>
    dff0:			; <UNDEFINED> instruction: 0xe72b4479
    dff4:	strbmi	sl, [r1], -ip, lsl #30
    dff8:			; <UNDEFINED> instruction: 0xf7fe4638
    dffc:	vnmlsge.f16	s30, s0, s22	; <UNPREDICTABLE>
    e000:	ldrtmi	r4, [r0], -r1, lsr #12
    e004:			; <UNDEFINED> instruction: 0xf906f7fe
    e008:	blcs	34c78 <_ZdlPv@@Base+0x24824>
    e00c:	cfstrsge	mvf15, [r9], {127}	; 0x7f
    e010:			; <UNDEFINED> instruction: 0x46334819
    e014:	ldrtmi	r9, [sl], -r5, lsl #24
    e018:	stmdapl	r4!, {r1, r2, r5, r8, fp, lr}
    e01c:			; <UNDEFINED> instruction: 0x46284479
    e020:			; <UNDEFINED> instruction: 0xf7fe9400
    e024:	ldrbt	pc, [ip], #-3171	; 0xfffff39d	; <UNPREDICTABLE>
    e028:			; <UNDEFINED> instruction: 0x463e4633
    e02c:	sadd16mi	sl, r9, ip
    e030:	bpl	449898 <_ZdlPv@@Base+0x439444>
    e034:			; <UNDEFINED> instruction: 0xf7fe4638
    e038:	blls	6cc3f4 <_ZdlPv@@Base+0x6bbfa0>
    e03c:			; <UNDEFINED> instruction: 0xf47f2b00
    e040:	ldmdbmi	sp, {r0, r4, r5, r6, sl, fp, sp, pc}
    e044:	blmi	31f934 <_ZdlPv@@Base+0x30f4e0>
    e048:			; <UNDEFINED> instruction: 0xe7664479
    e04c:	blcs	34cbc <_ZdlPv@@Base+0x24868>
    e050:	cfstrdge	mvd15, [r7], #-508	; 0xfffffe04
    e054:			; <UNDEFINED> instruction: 0x46284919
    e058:	ldrbtmi	r4, [r9], #-2823	; 0xfffff4f9
    e05c:			; <UNDEFINED> instruction: 0xf7f5e52a
    e060:			; <UNDEFINED> instruction: 0x4628e898
    e064:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    e068:	ldm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e06c:	andeq	r5, r0, ip, lsr #10
    e070:	andeq	r6, r0, r2, lsl #21
    e074:	andeq	r6, r0, sl, ror #20
    e078:	muleq	r0, r8, r1
    e07c:	andeq	r6, r0, r2, ror #20
    e080:	andeq	r0, r0, ip, lsr #2
    e084:	andeq	r6, r0, r6, lsl #23
    e088:	strdeq	r6, [r0], -sl
    e08c:	andeq	r6, r0, ip, lsr #17
    e090:			; <UNDEFINED> instruction: 0x000068bc
    e094:			; <UNDEFINED> instruction: 0x000069b6
    e098:	andeq	r6, r0, ip, ror r9
    e09c:	andeq	r6, r0, r8, lsr sl
    e0a0:	strdeq	r6, [r0], -r8
    e0a4:	andeq	r6, r0, r0, asr #19
    e0a8:	andeq	r6, r0, r4, lsl #19
    e0ac:	andeq	r6, r0, r4, asr r9
    e0b0:	andeq	r6, r0, r0, lsl sl
    e0b4:	muleq	r0, r8, r9
    e0b8:	andeq	r6, r0, r4, asr #15
    e0bc:	ldrdeq	r6, [r0], -lr
    e0c0:	addlt	fp, r2, r0, ror r5
    e0c4:	ldrmi	r4, [r6], -sp, lsl #12
    e0c8:	subcs	r9, r8, r1
    e0cc:			; <UNDEFINED> instruction: 0xf99ef002
    e0d0:	strmi	r9, [r4], -r1, lsl #18
    e0d4:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    e0d8:			; <UNDEFINED> instruction: 0x46294632
    e0dc:			; <UNDEFINED> instruction: 0xf7ff4620
    e0e0:			; <UNDEFINED> instruction: 0x4603fbb1
    e0e4:			; <UNDEFINED> instruction: 0x4620b110
    e0e8:	ldcllt	0, cr11, [r0, #-8]!
    e0ec:	strtmi	r6, [r0], -r2, lsr #16
    e0f0:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
    e0f4:			; <UNDEFINED> instruction: 0x46204798
    e0f8:	ldcllt	0, cr11, [r0, #-8]!
    e0fc:			; <UNDEFINED> instruction: 0xf0024620
    e100:			; <UNDEFINED> instruction: 0xf7f5f9a9
    e104:	svclt	0x0000e84c
    e108:	svcmi	0x00f0e92d
    e10c:	stc	6, cr2, [sp, #-0]
    e110:			; <UNDEFINED> instruction: 0xf8df8b04
    e114:			; <UNDEFINED> instruction: 0xf8df28a0
    e118:	ldrbtmi	r3, [sl], #-2208	; 0xfffff760
    e11c:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e120:			; <UNDEFINED> instruction: 0xf8dfb099
    e124:	ldmpl	r3, {r2, r3, r4, r7, fp, pc}^
    e128:	ldrbtmi	sl, [r8], #-2312	; 0xfffff6f8
    e12c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    e130:			; <UNDEFINED> instruction: 0xf04f9317
    e134:	strls	r0, [r7], -r0, lsl #6
    e138:	stc2l	0, cr15, [sl]
    e13c:			; <UNDEFINED> instruction: 0xf0002800
    e140:	mrc	2, 5, r8, cr6, cr14, {0}
    e144:	andcs	r8, r1, #0, 22
    e148:	svcge	0x00109908
    e14c:			; <UNDEFINED> instruction: 0xf8df9214
    e150:			; <UNDEFINED> instruction: 0xf8df3874
    e154:			; <UNDEFINED> instruction: 0xf8df2874
    e158:	ldrbtmi	r5, [sl], #-2164	; 0xfffff78c
    e15c:	stmib	sp, {r4, ip, pc}^
    e160:	ldrbtmi	r6, [sp], #-1554	; 0xfffff9ee
    e164:	ldrvs	lr, [r5], -sp, asr #19
    e168:	bcs	449994 <_ZdlPv@@Base+0x439540>
    e16c:			; <UNDEFINED> instruction: 0xf8589111
    e170:	movwls	r3, #12291	; 0x3003
    e174:			; <UNDEFINED> instruction: 0x4638601e
    e178:	blx	ff84c17a <_ZdlPv@@Base+0xff83bd26>
    e17c:			; <UNDEFINED> instruction: 0xf0002800
    e180:			; <UNDEFINED> instruction: 0xf8df81db
    e184:			; <UNDEFINED> instruction: 0xf04f184c
    e188:	ldmdals	r6, {r8, fp}
    e18c:			; <UNDEFINED> instruction: 0xf7f44479
    e190:			; <UNDEFINED> instruction: 0xf8dfefba
    e194:	ldrbtmi	r2, [sl], #-2112	; 0xfffff7c0
    e198:	ldrmi	r4, [r0], -r2, lsl #13
    e19c:			; <UNDEFINED> instruction: 0xf855e002
    e1a0:			; <UNDEFINED> instruction: 0x46990033
    e1a4:			; <UNDEFINED> instruction: 0xf7f54651
    e1a8:			; <UNDEFINED> instruction: 0xf109e8a4
    e1ac:	blx	fec0edb8 <_ZdlPv@@Base+0xfebfe964>
    e1b0:	strmi	pc, [r4], -r0, lsl #13
    e1b4:	blcs	250794 <_ZdlPv@@Base+0x240340>
    e1b8:			; <UNDEFINED> instruction: 0xf046bf88
    e1bc:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    e1c0:	movtlt	sp, #33005	; 0x80ed
    e1c4:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e1c8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e1cc:	ldm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e1d0:	suble	r2, pc, r0, lsl #16
    e1d4:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e1d8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e1dc:	stm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e1e0:	stmdacs	r0, {r2, r9, sl, lr}
    e1e4:	addshi	pc, r8, r0
    e1e8:	ubfxeq	pc, pc, #17, #21
    e1ec:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e1f0:	ldmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e1f4:			; <UNDEFINED> instruction: 0xf0002800
    e1f8:			; <UNDEFINED> instruction: 0xf8df810b
    e1fc:	ldrbmi	r0, [r1], -r8, ror #15
    e200:			; <UNDEFINED> instruction: 0xf7f54478
    e204:	stmdacs	r0, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    e208:			; <UNDEFINED> instruction: 0xf8dfd14c
    e20c:	andcs	r3, r1, #220, 14	; 0x3700000
    e210:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e214:			; <UNDEFINED> instruction: 0xe7ae601a
    e218:			; <UNDEFINED> instruction: 0x17d0f8df
    e21c:			; <UNDEFINED> instruction: 0xf7f44479
    e220:			; <UNDEFINED> instruction: 0x4606ef72
    e224:			; <UNDEFINED> instruction: 0xf0002800
    e228:			; <UNDEFINED> instruction: 0xf8df82fc
    e22c:			; <UNDEFINED> instruction: 0xf8df37c4
    e230:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
    e234:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    e238:			; <UNDEFINED> instruction: 0xf8d94479
    e23c:			; <UNDEFINED> instruction: 0xf7f52004
    e240:	stmdacs	r1, {r1, r2, r4, r5, r6, fp, sp, lr, pc}
    e244:			; <UNDEFINED> instruction: 0xf10dd097
    e248:			; <UNDEFINED> instruction: 0x46310930
    e24c:			; <UNDEFINED> instruction: 0xf7fd4648
    e250:	blls	58e1dc <_ZdlPv@@Base+0x57dd88>
    e254:			; <UNDEFINED> instruction: 0xf0402b00
    e258:			; <UNDEFINED> instruction: 0xf8df80a6
    e25c:			; <UNDEFINED> instruction: 0x464a379c
    e260:			; <UNDEFINED> instruction: 0x1798f8df
    e264:			; <UNDEFINED> instruction: 0xf8584638
    e268:	ldrbtmi	r3, [r9], #-3
    e26c:			; <UNDEFINED> instruction: 0xf7fe9300
    e270:	adds	pc, r8, sp, lsr fp	; <UNPREDICTABLE>
    e274:			; <UNDEFINED> instruction: 0x1788f8df
    e278:			; <UNDEFINED> instruction: 0xf7f44479
    e27c:	strmi	lr, [r4], -r4, asr #30
    e280:			; <UNDEFINED> instruction: 0xf0002800
    e284:			; <UNDEFINED> instruction: 0xf7f582e3
    e288:	andcc	lr, r1, lr, lsl #16
    e28c:	svc	0x0048f7f4
    e290:	strmi	r4, [r4], -r1, lsr #12
    e294:	svc	0x0068f7f4
    e298:			; <UNDEFINED> instruction: 0x3768f8df
    e29c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e2a0:			; <UNDEFINED> instruction: 0xe768601c
    e2a4:			; <UNDEFINED> instruction: 0x0760f8df
    e2a8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e2ac:	stmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2b0:			; <UNDEFINED> instruction: 0xf8dfb930
    e2b4:	andcs	r3, r1, #88, 14	; 0x1600000
    e2b8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e2bc:	smmla	sl, sl, r0, r6
    e2c0:			; <UNDEFINED> instruction: 0x074cf8df
    e2c4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e2c8:	ldmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2cc:	stmdacs	r0, {r2, r9, sl, lr}
    e2d0:	sbcshi	pc, r3, r0
    e2d4:			; <UNDEFINED> instruction: 0x073cf8df
    e2d8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e2dc:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2e0:			; <UNDEFINED> instruction: 0xf0002800
    e2e4:			; <UNDEFINED> instruction: 0xf8df818c
    e2e8:			; <UNDEFINED> instruction: 0x46510730
    e2ec:			; <UNDEFINED> instruction: 0xf7f54478
    e2f0:	stmdacs	r0, {fp, sp, lr, pc}
    e2f4:	adcshi	pc, sl, r0
    e2f8:			; <UNDEFINED> instruction: 0x0720f8df
    e2fc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e300:	svc	0x00f6f7f4
    e304:			; <UNDEFINED> instruction: 0xf0402800
    e308:			; <UNDEFINED> instruction: 0xf8df8147
    e30c:	andcs	r3, r1, #20, 14	; 0x500000
    e310:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e314:			; <UNDEFINED> instruction: 0xe72e601a
    e318:			; <UNDEFINED> instruction: 0x1708f8df
    e31c:			; <UNDEFINED> instruction: 0xf7f44479
    e320:			; <UNDEFINED> instruction: 0x4606eef2
    e324:			; <UNDEFINED> instruction: 0xf0002800
    e328:			; <UNDEFINED> instruction: 0xf8df82a0
    e32c:	bge	1d3f24 <_ZdlPv@@Base+0x1c3ad0>
    e330:			; <UNDEFINED> instruction: 0xf7f44479
    e334:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    e338:	addshi	pc, r7, #64	; 0x40
    e33c:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
    e340:	addshi	pc, r3, #64, 6
    e344:			; <UNDEFINED> instruction: 0xf06f3001
    e348:	addsmi	r4, r8, #96, 6	; 0x80000001
    e34c:			; <UNDEFINED> instruction: 0xf04fbfa8
    e350:	ble	1a754 <_ZdlPv@@Base+0xa300>
    e354:			; <UNDEFINED> instruction: 0xf7f40080
    e358:			; <UNDEFINED> instruction: 0xf8dfeee4
    e35c:	bls	1dbea4 <_ZdlPv@@Base+0x1cba50>
    e360:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e364:			; <UNDEFINED> instruction: 0xf8ca2a00
    e368:	stclle	0, cr0, [r2, #-0]
    e36c:			; <UNDEFINED> instruction: 0xb6c0f8df
    e370:			; <UNDEFINED> instruction: 0x96c0f8df
    e374:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    e378:	andcs	r4, r0, r9, asr r6
    e37c:	mcr	7, 6, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    e380:	teqlt	r0, r6, lsl #12
    e384:	ldmdals	r6, {r0, r1, r5, sp, lr, pc}
    e388:			; <UNDEFINED> instruction: 0xf7f44649
    e38c:			; <UNDEFINED> instruction: 0x4606eebc
    e390:	ldrtmi	fp, [r8], -r8, ror #19
    e394:	blx	ff4cc394 <_ZdlPv@@Base+0xff4bbf40>
    e398:	mvnsle	r2, r0, lsl #16
    e39c:	blcs	34ff8 <_ZdlPv@@Base+0x24ba4>
    e3a0:	rschi	pc, r0, r0
    e3a4:	ldrtmi	r2, [r8], -r0, lsl #8
    e3a8:	blx	fee4c3a8 <_ZdlPv@@Base+0xfee3bf54>
    e3ac:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    e3b0:			; <UNDEFINED> instruction: 0x3604f8df
    e3b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e3b8:	blls	5e8428 <_ZdlPv@@Base+0x5d7fd4>
    e3bc:			; <UNDEFINED> instruction: 0xf040405a
    e3c0:			; <UNDEFINED> instruction: 0x462082df
    e3c4:	ldc	0, cr11, [sp], #100	; 0x64
    e3c8:	pop	{r2, r8, r9, fp, pc}
    e3cc:	shsub8mi	r8, r0, r0
    e3d0:	svc	0x0068f7f4
    e3d4:			; <UNDEFINED> instruction: 0xf7f43001
    e3d8:	ldrtmi	lr, [r1], -r4, lsr #29
    e3dc:			; <UNDEFINED> instruction: 0xf7f44606
    e3e0:			; <UNDEFINED> instruction: 0xf8daeec4
    e3e4:	blls	1d63ec <_ZdlPv@@Base+0x1c5f98>
    e3e8:	eorvs	pc, r4, r2, asr #16
    e3ec:	adcmi	r3, r3, #16777216	; 0x1000000
    e3f0:			; <UNDEFINED> instruction: 0xf8dfdcc2
    e3f4:	andcs	r1, r0, r8, asr #12
    e3f8:			; <UNDEFINED> instruction: 0xf7f44479
    e3fc:	stmdacs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
    e400:	adchi	pc, pc, #64	; 0x40
    e404:	ldrdcc	pc, [r0], -sl
    e408:			; <UNDEFINED> instruction: 0xf8439a07
    e40c:	ldrt	r0, [r2], r2, lsr #32
    e410:			; <UNDEFINED> instruction: 0x162cf8df
    e414:			; <UNDEFINED> instruction: 0xf7f44479
    e418:	stmdacs	r0, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    e41c:	subshi	pc, r6, #0
    e420:			; <UNDEFINED> instruction: 0x3620f8df
    e424:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    e428:			; <UNDEFINED> instruction: 0xa61cf8df
    e42c:			; <UNDEFINED> instruction: 0xf858ac0a
    e430:	ldrbtmi	r6, [sl], #3
    e434:	strbmi	r4, [sl], -r3, lsr #12
    e438:			; <UNDEFINED> instruction: 0xf7ff4631
    e43c:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    e440:			; <UNDEFINED> instruction: 0x4651d154
    e444:	mrc	7, 2, APSR_nzcv, cr14, cr4, {7}
    e448:	mvnsle	r2, r0, lsl #16
    e44c:	blcs	350a8 <_ZdlPv@@Base+0x24c54>
    e450:			; <UNDEFINED> instruction: 0xf8dfd1a8
    e454:	ldrtmi	r3, [r8], -r4, lsr #11
    e458:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e45c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e460:			; <UNDEFINED> instruction: 0x461a4479
    e464:			; <UNDEFINED> instruction: 0xf7fe9300
    e468:	ldr	pc, [fp, r1, asr #20]
    e46c:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e470:			; <UNDEFINED> instruction: 0xf8582201
    e474:	andsvs	r3, sl, r3
    e478:	subcs	lr, r0, sp, ror r6
    e47c:	mrc	7, 2, APSR_nzcv, cr0, cr4, {7}
    e480:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    e484:	bleq	8a5c8 <_ZdlPv@@Base+0x7a174>
    e488:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    e48c:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e490:			; <UNDEFINED> instruction: 0xf858447a
    e494:	cdp	0, 0, cr3, cr9, cr3, {0}
    e498:	movwls	r2, #19088	; 0x4a90
    e49c:	mrc	0, 0, r6, cr9, cr8, {0}
    e4a0:	mulcs	r0, r0, sl
    e4a4:	mcr	7, 1, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    e4a8:	smlalbblt	r4, r8, r2, r6
    e4ac:	mnfem	f6, f3
    e4b0:	ldmdals	r6, {r4, r9, fp, ip}
    e4b4:	mcr	7, 1, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    e4b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    e4bc:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
    e4c0:			; <UNDEFINED> instruction: 0xf7fe4638
    e4c4:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    e4c8:	blls	582c94 <_ZdlPv@@Base+0x572840>
    e4cc:			; <UNDEFINED> instruction: 0xf47f2b00
    e4d0:			; <UNDEFINED> instruction: 0xf8dfaf6a
    e4d4:	ldrtmi	r3, [r8], -r4, lsr #10
    e4d8:	strne	pc, [r0, #2271]	; 0x8df
    e4dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e4e0:			; <UNDEFINED> instruction: 0x461a4479
    e4e4:			; <UNDEFINED> instruction: 0xf7fe9300
    e4e8:	ldrb	pc, [ip, -r1, lsl #20]	; <UNPREDICTABLE>
    e4ec:	vmov.f64	d9, #3	; 0x40180000  2.375
    e4f0:	vldr	d4, [sp, #288]	; 0x120
    e4f4:			; <UNDEFINED> instruction: 0xf8df6b0a
    e4f8:	ldmdavs	fp, {r3, r5, r6, r8, sl, sp}
    e4fc:	blpl	349b78 <_ZdlPv@@Base+0x339724>
    e500:	cdp	3, 0, cr9, cr7, cr4, {0}
    e504:			; <UNDEFINED> instruction: 0xf8583a90
    e508:			; <UNDEFINED> instruction: 0xf8df2002
    e50c:	mrc	5, 5, r3, cr8, cr8, {2}
    e510:	vmls.f64	d7, d23, d23
    e514:	vmov.f64	d4, #6	; 0x40300000  2.750
    e518:	vmov.f64	d6, d4
    e51c:	vmls.f64	d4, d7, d8
    e520:	vmov.f64	d4, #213	; 0xbea80000 -0.3281250
    e524:	vstr	d6, [r2, #792]	; 0x318
    e528:	vmov.f32	s12, #208	; 0xbe800000 -0.250
    e52c:			; <UNDEFINED> instruction: 0xf8587bc4
    e530:	stc	0, cr3, [r3, #12]
    e534:	ldr	r7, [lr], -r0, lsl #20
    e538:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    e53c:			; <UNDEFINED> instruction: 0xf0402b00
    e540:	blls	56e844 <_ZdlPv@@Base+0x55e3f0>
    e544:			; <UNDEFINED> instruction: 0xf47f2b00
    e548:			; <UNDEFINED> instruction: 0xf8dfaf2d
    e54c:	ldrtmi	r3, [r8], -ip, lsr #9
    e550:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    e554:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e558:			; <UNDEFINED> instruction: 0x461a4479
    e55c:			; <UNDEFINED> instruction: 0xf7fe9300
    e560:	ldr	pc, [pc, -r5, asr #19]
    e564:	ldrcc	pc, [r0], #2271	; 0x8df
    e568:			; <UNDEFINED> instruction: 0xf8df4638
    e56c:			; <UNDEFINED> instruction: 0xf8581500
    e570:	ldrbtmi	r3, [r9], #-3
    e574:	movwls	r4, #1562	; 0x61a
    e578:			; <UNDEFINED> instruction: 0xf9b8f7fe
    e57c:			; <UNDEFINED> instruction: 0xf8dfe712
    e580:			; <UNDEFINED> instruction: 0x46043478
    e584:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    e588:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e58c:			; <UNDEFINED> instruction: 0x461a4478
    e590:			; <UNDEFINED> instruction: 0xf7fd4619
    e594:			; <UNDEFINED> instruction: 0xe709ffbd
    e598:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    e59c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e5a0:	mcr	7, 5, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
    e5a4:			; <UNDEFINED> instruction: 0xf0002800
    e5a8:			; <UNDEFINED> instruction: 0xf8df810e
    e5ac:	ldrbmi	r0, [r1], -ip, asr #9
    e5b0:			; <UNDEFINED> instruction: 0xf7f44478
    e5b4:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    e5b8:	msrhi	SPSR_fs, r0
    e5bc:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    e5c0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    e5c4:	mrc	7, 4, APSR_nzcv, cr4, cr4, {7}
    e5c8:	adcsle	r2, r5, r0, lsl #16
    e5cc:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    e5d0:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e5d4:	blcs	28668 <_ZdlPv@@Base+0x18214>
    e5d8:	cfstrdge	mvd15, [sp, #252]	; 0xfc
    e5dc:	strtne	pc, [r4], #2271	; 0x8df
    e5e0:	ldrbtmi	r2, [r9], #-0
    e5e4:	stc	7, cr15, [lr, #976]	; 0x3d0
    e5e8:	strmi	r6, [r1], -r4, lsr #16
    e5ec:			; <UNDEFINED> instruction: 0xf7feb110
    e5f0:			; <UNDEFINED> instruction: 0x4601f951
    e5f4:	tstcs	r1, #3620864	; 0x374000
    e5f8:	sbfxmi	r4, r0, #12, #1
    e5fc:			; <UNDEFINED> instruction: 0x2014e5bb
    e600:	stc	7, cr15, [lr, #976]	; 0x3d0
    e604:	strcs	pc, [r0], #2271	; 0x8df
    e608:			; <UNDEFINED> instruction: 0xf8df2300
    e60c:	ldrmi	r1, [sl], r0, lsl #9
    e610:			; <UNDEFINED> instruction: 0xf8582605
    e614:	ldrbtmi	r2, [r9], #-2
    e618:	movwcc	lr, #2496	; 0x9c0
    e61c:	bne	fe449e48 <_ZdlPv@@Base+0xfe4399f4>
    e620:	movwcc	lr, #10688	; 0x29c0
    e624:	andsvs	r9, r0, r4, lsl #4
    e628:	and	r6, lr, r3, lsl #2
    e62c:			; <UNDEFINED> instruction: 0xf7f44648
    e630:	andcc	lr, r1, sl, lsr lr
    e634:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    e638:	strmi	r4, [r4], -r9, asr #12
    e63c:	ldc	7, cr15, [r4, #976]	; 0x3d0
    e640:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    e644:	eormi	pc, sl, r3, asr #16
    e648:	mrc	6, 0, r4, cr9, cr10, {6}
    e64c:	mulcs	r0, r0, sl
    e650:	ldcl	7, cr15, [r8, #-976]	; 0xfffffc30
    e654:	pkhtbmi	r4, r1, r4, asr #12
    e658:			; <UNDEFINED> instruction: 0xf43f2800
    e65c:			; <UNDEFINED> instruction: 0xf10aad8c
    e660:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    e664:	blls	1459f4 <_ZdlPv@@Base+0x1355a0>
    e668:	ldmdavs	fp, {r1, r2, r4, r5, r6}
    e66c:			; <UNDEFINED> instruction: 0xf06f9305
    e670:	addsmi	r4, lr, #96, 6	; 0x80000001
    e674:	ldrhteq	fp, [r0], r4
    e678:	rscscc	pc, pc, pc, asr #32
    e67c:	ldcl	7, cr15, [r0, #-976]	; 0xfffffc30
    e680:	andsvs	r9, r8, r4, lsl #22
    e684:	svceq	0x0000f1ba
    e688:	blls	1826bc <_ZdlPv@@Base+0x172268>
    e68c:	bl	d629c <_ZdlPv@@Base+0xc5e48>
    e690:			; <UNDEFINED> instruction: 0xf8530c8a
    e694:	strbmi	r1, [r3, #-2820]!	; 0xfffff4fc
    e698:	svcne	0x0004f842
    e69c:	ldrmi	sp, [r2, #505]!	; 0x1f9
    e6a0:	bl	44ec4 <_ZdlPv@@Base+0x34a70>
    e6a4:	strcc	r0, [r1], #-900	; 0xfffffc7c
    e6a8:	adcmi	r2, r6, #0, 4
    e6ac:	blcs	14c7c0 <_ZdlPv@@Base+0x13c36c>
    e6b0:	blls	185a9c <_ZdlPv@@Base+0x175648>
    e6b4:	adcsle	r2, r9, r0, lsl #22
    e6b8:			; <UNDEFINED> instruction: 0xf7f49805
    e6bc:			; <UNDEFINED> instruction: 0xe7b5ed98
    e6c0:			; <UNDEFINED> instruction: 0xf8584bf3
    e6c4:	ldmdavs	fp, {r0, r1, ip, sp}
    e6c8:			; <UNDEFINED> instruction: 0xf0002b00
    e6cc:	blmi	ff5ee8dc <_ZdlPv@@Base+0xff5de488>
    e6d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e6d4:	blcs	28748 <_ZdlPv@@Base+0x182f4>
    e6d8:	rschi	pc, r9, r0
    e6dc:			; <UNDEFINED> instruction: 0xf8584bdd
    e6e0:	ldmdavs	fp, {r0, r1, ip, sp}
    e6e4:			; <UNDEFINED> instruction: 0xf0002b00
    e6e8:	blmi	ffaaeb68 <_ZdlPv@@Base+0xffa9e714>
    e6ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e6f0:	blcs	28764 <_ZdlPv@@Base+0x18310>
    e6f4:	tsthi	r8, r0, asr #6	; <UNPREDICTABLE>
    e6f8:			; <UNDEFINED> instruction: 0xf8584be7
    e6fc:	ldmdavs	fp, {r0, r1, ip, sp}
    e700:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    e704:	blmi	ff96ead4 <_ZdlPv@@Base+0xff95e680>
    e708:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e70c:	blcs	28780 <_ZdlPv@@Base+0x1832c>
    e710:	strcs	fp, [r1], #-4040	; 0xfffff038
    e714:	mcrge	7, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    e718:	blcs	35374 <_ZdlPv@@Base+0x24f20>
    e71c:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    e720:			; <UNDEFINED> instruction: 0x46384bb5
    e724:			; <UNDEFINED> instruction: 0xf85849de
    e728:	ldrbtmi	r3, [r9], #-3
    e72c:	movwls	r4, #1562	; 0x61a
    e730:			; <UNDEFINED> instruction: 0xf8dcf7fe
    e734:	ldmibmi	fp, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
    e738:	bge	279368 <_ZdlPv@@Base+0x268f14>
    e73c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    e740:	ldcl	7, cr15, [r4, #976]!	; 0x3d0
    e744:	rsble	r2, r8, r1, lsl #16
    e748:	cmple	r1, r2, lsl #16
    e74c:	andcc	lr, r9, #3620864	; 0x374000
    e750:	svclt	0x00b4429a
    e754:	andcs	r2, r1, #0, 4
    e758:	svclt	0x00b42b00
    e75c:			; <UNDEFINED> instruction: 0xf0022200
    e760:	bcs	ef6c <__printf_chk@plt+0xbba4>
    e764:	bls	14287c <_ZdlPv@@Base+0x132428>
    e768:			; <UNDEFINED> instruction: 0xf8d245cb
    e76c:	blle	776774 <_ZdlPv@@Base+0x766320>
    e770:	movteq	lr, #39503	; 0x9a4f
    e774:			; <UNDEFINED> instruction: 0xf06f9305
    e778:	bl	fecdf500 <_ZdlPv@@Base+0xfeccf0ac>
    e77c:	svclt	0x00cc0f49
    e780:	sbceq	lr, r9, pc, asr #20
    e784:	rscscc	pc, pc, pc, asr #32
    e788:	stcl	7, cr15, [sl], {244}	; 0xf4
    e78c:	b	13f53a4 <_ZdlPv@@Base+0x13e4f50>
    e790:	ldrbmi	r0, [r1], -r9, lsl #5
    e794:			; <UNDEFINED> instruction: 0xf7f46018
    e798:			; <UNDEFINED> instruction: 0x4650ed74
    e79c:	stc	7, cr15, [r6, #-976]!	; 0xfffffc30
    e7a0:			; <UNDEFINED> instruction: 0xf8dd9b04
    e7a4:			; <UNDEFINED> instruction: 0xf8d39014
    e7a8:	blls	2767b0 <_ZdlPv@@Base+0x26635c>
    e7ac:	addeq	lr, fp, #10240	; 0x2800
    e7b0:	stccc	8, cr15, [r4], {66}	; 0x42
    e7b4:			; <UNDEFINED> instruction: 0xf0002b00
    e7b8:	blls	2aeb54 <_ZdlPv@@Base+0x29e700>
    e7bc:	eorcc	pc, fp, sl, asr #16
    e7c0:	bleq	cabf4 <_ZdlPv@@Base+0xba7a0>
    e7c4:	blmi	fee48178 <_ZdlPv@@Base+0xfee37d24>
    e7c8:			; <UNDEFINED> instruction: 0xf8582201
    e7cc:	andsvs	r3, sl, r3
    e7d0:	blls	587b1c <_ZdlPv@@Base+0x5776c8>
    e7d4:			; <UNDEFINED> instruction: 0xf47f2b00
    e7d8:	blmi	fe1f9f74 <_ZdlPv@@Base+0xfe1e9b20>
    e7dc:	ldmibmi	r3!, {r3, r4, r5, r9, sl, lr}
    e7e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e7e4:			; <UNDEFINED> instruction: 0x461a4479
    e7e8:			; <UNDEFINED> instruction: 0xf7fe9300
    e7ec:	ldrb	pc, [r9, #2175]	; 0x87f	; <UNPREDICTABLE>
    e7f0:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    e7f4:			; <UNDEFINED> instruction: 0x46484651
    e7f8:	stc2	7, cr15, [ip, #-1012]	; 0xfffffc0c
    e7fc:	blcs	35458 <_ZdlPv@@Base+0x25004>
    e800:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
    e804:			; <UNDEFINED> instruction: 0x464a4b7c
    e808:	ldrtmi	r4, [r8], -r9, lsr #19
    e80c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e810:	movwls	r4, #1145	; 0x479
    e814:			; <UNDEFINED> instruction: 0xf86af7fe
    e818:	blls	287f34 <_ZdlPv@@Base+0x277ae0>
    e81c:	movwls	r4, #42546	; 0xa632
    e820:			; <UNDEFINED> instruction: 0xf10de79a
    e824:			; <UNDEFINED> instruction: 0x46510930
    e828:			; <UNDEFINED> instruction: 0xf7fd4648
    e82c:	blls	58dc00 <_ZdlPv@@Base+0x57d7ac>
    e830:			; <UNDEFINED> instruction: 0xf47f2b00
    e834:	blmi	1c39f1c <_ZdlPv@@Base+0x1c29ac8>
    e838:	ldmibmi	lr, {r1, r3, r6, r9, sl, lr}
    e83c:			; <UNDEFINED> instruction: 0xf8584638
    e840:	ldrbtmi	r3, [r9], #-3
    e844:			; <UNDEFINED> instruction: 0xf7fe9300
    e848:	str	pc, [ip, #2129]!	; 0x851
    e84c:	blcs	354a8 <_ZdlPv@@Base+0x25054>
    e850:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
    e854:	ldrtmi	r4, [r8], -r8, ror #22
    e858:			; <UNDEFINED> instruction: 0xf8584997
    e85c:	ldrbtmi	r3, [r9], #-3
    e860:	movwls	r4, #1562	; 0x61a
    e864:			; <UNDEFINED> instruction: 0xf842f7fe
    e868:			; <UNDEFINED> instruction: 0xf10de59c
    e86c:			; <UNDEFINED> instruction: 0x46310930
    e870:			; <UNDEFINED> instruction: 0xf7fd4648
    e874:	blls	58dbb8 <_ZdlPv@@Base+0x57d764>
    e878:			; <UNDEFINED> instruction: 0xf47f2b00
    e87c:	blmi	17b9ed4 <_ZdlPv@@Base+0x17a9a80>
    e880:	stmibmi	lr, {r1, r3, r6, r9, sl, lr}
    e884:			; <UNDEFINED> instruction: 0xf8584638
    e888:	ldrbtmi	r3, [r9], #-3
    e88c:			; <UNDEFINED> instruction: 0xf7fe9300
    e890:	str	pc, [r8, #2093]	; 0x82d
    e894:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
    e898:	ldc	7, cr15, [r4], #-976	; 0xfffffc30
    e89c:	subsle	r2, r1, r0, lsl #16
    e8a0:	ldc2	0, cr15, [r2], {2}
    e8a4:			; <UNDEFINED> instruction: 0xf8584b87
    e8a8:	andsvs	r3, r8, r3
    e8ac:	blls	587a40 <_ZdlPv@@Base+0x5775ec>
    e8b0:			; <UNDEFINED> instruction: 0xf47f2b00
    e8b4:	blmi	1439e98 <_ZdlPv@@Base+0x1429a44>
    e8b8:	stmibmi	r3, {r3, r4, r5, r9, sl, lr}
    e8bc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e8c0:			; <UNDEFINED> instruction: 0x461a4479
    e8c4:			; <UNDEFINED> instruction: 0xf7fe9300
    e8c8:	strb	pc, [fp, #-2065]!	; 0xfffff7ef	; <UNPREDICTABLE>
    e8cc:	blcs	35528 <_ZdlPv@@Base+0x250d4>
    e8d0:	cfstrdge	mvd15, [r8, #-508]!	; 0xfffffe04
    e8d4:	ldrtmi	r4, [r8], -r8, asr #22
    e8d8:			; <UNDEFINED> instruction: 0xf858497c
    e8dc:	ldrbtmi	r3, [r9], #-3
    e8e0:	movwls	r4, #1562	; 0x61a
    e8e4:			; <UNDEFINED> instruction: 0xf802f7fe
    e8e8:	blls	587e60 <_ZdlPv@@Base+0x577a0c>
    e8ec:			; <UNDEFINED> instruction: 0xf47f2b00
    e8f0:	blmi	1079e5c <_ZdlPv@@Base+0x1069a08>
    e8f4:	ldmdbmi	r6!, {r3, r4, r5, r9, sl, lr}^
    e8f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e8fc:			; <UNDEFINED> instruction: 0x461a4479
    e900:			; <UNDEFINED> instruction: 0xf7fd9300
    e904:	strb	pc, [sp, #-4083]	; 0xfffff00d	; <UNPREDICTABLE>
    e908:	blcs	35564 <_ZdlPv@@Base+0x25110>
    e90c:	cfstrdge	mvd15, [sl, #-508]	; 0xfffffe04
    e910:			; <UNDEFINED> instruction: 0x46384b39
    e914:			; <UNDEFINED> instruction: 0xf858496f
    e918:	ldrbtmi	r3, [r9], #-3
    e91c:	movwls	r4, #1562	; 0x61a
    e920:			; <UNDEFINED> instruction: 0xffe4f7fd
    e924:	blls	587e24 <_ZdlPv@@Base+0x5779d0>
    e928:			; <UNDEFINED> instruction: 0xf47f2b00
    e92c:	blmi	cb9e20 <_ZdlPv@@Base+0xca99cc>
    e930:	stmdbmi	r9!, {r3, r4, r5, r9, sl, lr}^
    e934:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e938:			; <UNDEFINED> instruction: 0x461a4479
    e93c:			; <UNDEFINED> instruction: 0xf7fd9300
    e940:	str	pc, [pc, #-4053]!	; d973 <__printf_chk@plt+0xa5ab>
    e944:	blcs	355a0 <_ZdlPv@@Base+0x2514c>
    e948:	cfstrsge	mvf15, [ip, #-508]!	; 0xfffffe04
    e94c:	ldrtmi	r4, [r8], -sl, lsr #22
    e950:			; <UNDEFINED> instruction: 0xf8584962
    e954:	ldrbtmi	r3, [r9], #-3
    e958:	movwls	r4, #1562	; 0x61a
    e95c:			; <UNDEFINED> instruction: 0xffc6f7fd
    e960:	blls	587de8 <_ZdlPv@@Base+0x577994>
    e964:			; <UNDEFINED> instruction: 0xf47f2b00
    e968:	blmi	8f9de4 <_ZdlPv@@Base+0x8e9990>
    e96c:	ldmdbmi	ip, {r3, r4, r5, r9, sl, lr}^
    e970:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e974:			; <UNDEFINED> instruction: 0x461a4479
    e978:			; <UNDEFINED> instruction: 0xf7fd9300
    e97c:	ldr	pc, [r1, #-4023]	; 0xfffff049
    e980:	stc	7, cr15, [r6], {244}	; 0xf4
    e984:	svceq	0x0001f1bb
    e988:	blge	ffd8bb8c <_ZdlPv@@Base+0xffd7b738>
    e98c:	blcs	355e8 <_ZdlPv@@Base+0x25194>
    e990:	cfstrsge	mvf15, [r8, #-508]	; 0xfffffe04
    e994:			; <UNDEFINED> instruction: 0x46384b18
    e998:			; <UNDEFINED> instruction: 0xf8584952
    e99c:	ldrbtmi	r3, [r9], #-3
    e9a0:	movwls	r4, #1562	; 0x61a
    e9a4:			; <UNDEFINED> instruction: 0xffa2f7fd
    e9a8:			; <UNDEFINED> instruction: 0x4638e4fc
    e9ac:			; <UNDEFINED> instruction: 0xffb6f7fd
    e9b0:	bl	ffd4c988 <_ZdlPv@@Base+0xffd3c534>
    e9b4:	andeq	r9, r1, r2, ror #25
    e9b8:	andeq	r0, r0, ip, lsr r1
    e9bc:	andeq	r6, r0, lr, lsl r6
    e9c0:	ldrdeq	r9, [r1], -r0
    e9c4:	andeq	r0, r0, r8, lsr #2
    e9c8:	andeq	r5, r0, r6, asr r1
    e9cc:	andeq	r9, r1, sl, lsr #22
    e9d0:	andeq	r5, r0, r4, lsr #2
    e9d4:	andeq	r6, r0, sl, asr #17
    e9d8:	andeq	r6, r0, r2, ror #17
    e9dc:	andeq	r6, r0, r6, ror #18
    e9e0:	andeq	r6, r0, sl, asr r9
    e9e4:	andeq	r6, r0, ip, lsl #19
    e9e8:	andeq	r0, r0, r0, asr r1
    e9ec:	muleq	r0, r4, r0
    e9f0:	andeq	r9, r1, sl, asr sl
    e9f4:	andeq	r5, r0, r4, asr r0
    e9f8:	muleq	r0, r8, r1
    e9fc:	andeq	r6, r0, r2, lsr r8
    ea00:	andeq	r5, r0, r8, lsr r0
    ea04:	andeq	r0, r0, ip, ror r1
    ea08:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    ea0c:	strdeq	r0, [r0], -r4
    ea10:	andeq	r6, r0, sl, ror #17
    ea14:	andeq	r6, r0, sl, lsr r9
    ea18:	andeq	r6, r0, r0, lsr r9
    ea1c:	andeq	r6, r0, sl, lsr #18
    ea20:	andeq	r0, r0, r4, lsr #3
    ea24:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    ea28:	andeq	r4, r0, ip, asr pc
    ea2c:	andeq	r0, r0, r8, lsl #3
    ea30:	andeq	r4, r0, ip, lsr pc
    ea34:	andeq	r4, r0, sl, lsr pc
    ea38:	andeq	r9, r1, r8, asr #20
    ea3c:			; <UNDEFINED> instruction: 0x00004eb8
    ea40:	muleq	r0, ip, lr
    ea44:	andeq	r0, r0, r8, ror #2
    ea48:	andeq	r4, r0, lr, ror lr
    ea4c:	andeq	r6, r0, ip, lsl r7
    ea50:			; <UNDEFINED> instruction: 0x000001b0
    ea54:	andeq	r0, r0, r8, ror r1
    ea58:	andeq	r4, r0, r0, lsr #28
    ea5c:	ldrdeq	r6, [r0], -r8
    ea60:	andeq	r0, r0, r4, asr r1
    ea64:	andeq	r0, r0, r0, asr #3
    ea68:	andeq	r6, r0, r4, lsr r7
    ea6c:	andeq	r6, r0, r2, lsl #11
    ea70:	ldrdeq	r6, [r0], -r8
    ea74:	andeq	r6, r0, r6, lsr #13
    ea78:	muleq	r0, ip, r6
    ea7c:			; <UNDEFINED> instruction: 0x000062b6
    ea80:	ldrdeq	r0, [r0], -ip
    ea84:	andeq	r6, r0, lr, lsr r9
    ea88:	andeq	r0, r0, r4, lsl #3
    ea8c:	muleq	r0, sl, ip
    ea90:	andeq	r0, r0, r0, lsr r1
    ea94:	andeq	r0, r0, ip, ror #3
    ea98:			; <UNDEFINED> instruction: 0x000001b8
    ea9c:	andeq	r0, r0, r8, asr #2
    eaa0:	andeq	r6, r0, lr, ror #11
    eaa4:	andeq	r6, r0, r2, lsr #9
    eaa8:	andeq	r0, r0, ip, lsr #2
    eaac:	andeq	r6, r0, r0, asr #9
    eab0:	ldrdeq	r6, [r0], -r8
    eab4:	andeq	r6, r0, sl, lsr r2
    eab8:	andeq	r6, r0, r6, asr r2
    eabc:	andeq	r6, r0, lr, asr #4
    eac0:	andeq	r4, r0, sl, lsl sl
    eac4:	andeq	r0, r0, r0, ror #2
    eac8:	andeq	r6, r0, r0, lsl #8
    eacc:	andeq	r6, r0, r6, ror r2
    ead0:	andeq	r6, r0, ip, lsl #8
    ead4:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    ead8:	andeq	r6, r0, r0, lsr #7
    eadc:	andeq	r6, r0, r6, lsl #6
    eae0:	andeq	r6, r0, r8, lsr #3
    eae4:	andeq	r6, r0, lr, asr r2
    eae8:	bmi	1216fc <_ZdlPv@@Base+0x1112a8>
    eaec:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eaf0:	andsvs	r6, r8, sl, lsl r8
    eaf4:			; <UNDEFINED> instruction: 0x47704610
    eaf8:	andeq	r9, r1, r0, lsl r3
    eafc:	ldrdeq	r0, [r0], -ip
    eb00:	stmdami	r2, {r0, r9, sl, lr}
    eb04:			; <UNDEFINED> instruction: 0xf0014478
    eb08:	svclt	0x0000bea1
    eb0c:	andeq	sp, r1, r0, asr #3
    eb10:	strdlt	fp, [r3], r0
    eb14:	strmi	r4, [r7], -lr, lsl #12
    eb18:	bl	ff14caf0 <_ZdlPv@@Base+0xff13c69c>
    eb1c:	bmi	4e1f6c <_ZdlPv@@Base+0x4d1b18>
    eb20:			; <UNDEFINED> instruction: 0x462b447d
    eb24:	strmi	r5, [r4], -sp, lsr #17
    eb28:			; <UNDEFINED> instruction: 0xf7f46828
    eb2c:	strtmi	lr, [r0], #-3004	; 0xfffff444
    eb30:			; <UNDEFINED> instruction: 0xf7f43005
    eb34:	stmdavs	sp!, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    eb38:			; <UNDEFINED> instruction: 0xf04f4b0d
    eb3c:	strdcs	r3, [r1, -pc]
    eb40:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
    eb44:	strmi	r9, [r4], -r0, lsl #10
    eb48:	ldc	7, cr15, [r2], {244}	; 0xf4
    eb4c:	ldrtmi	r4, [r2], -r9, lsl #16
    eb50:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    eb54:	cdp2	0, 12, cr15, cr6, cr1, {0}
    eb58:	strtmi	r4, [r0], -r5, lsl #12
    eb5c:	bl	11ccb34 <_ZdlPv@@Base+0x11bc6e0>
    eb60:	andlt	r4, r3, r8, lsr #12
    eb64:	svclt	0x0000bdf0
    eb68:	ldrdeq	r9, [r1], -ip
    eb6c:	andeq	r0, r0, r0, ror r1
    eb70:	andeq	r6, r0, lr, asr #4
    eb74:	andeq	sp, r1, r2, ror r1
    eb78:	ldrlt	r6, [r0], #-2114	; 0xfffff7be
    eb7c:	stmdavs	r3, {r2, r6, r7, fp, sp, lr}
    eb80:	stmvs	r0, {r2, r4, sl, lr}
    eb84:	bmi	fe44a3a8 <_ZdlPv@@Base+0xfe439f54>
    eb88:	mrc	4, 5, r4, cr8, cr8, {0}
    eb8c:	vmls.f64	d6, d23, d23
    eb90:			; <UNDEFINED> instruction: 0xee260a90
    eb94:	vmov.f64	d3, #134	; 0xc0300000 -2.750
    eb98:	vmls.f64	d7, d23, d23
    eb9c:	vmov.f64	d3, #87	; 0x3eb80000  0.3593750
    eba0:	vneg.f64	d19, d0
    eba4:	svclt	0x0008fa10
    eba8:	andsle	r2, sl, r0
    ebac:	bcs	fe44a3c8 <_ZdlPv@@Base+0xfe439f74>
    ebb0:	cdp	0, 11, cr2, cr6, cr1, {0}
    ebb4:	vmov.f64	d2, #128	; 0xc0000000 -2.0
    ebb8:	vmls.f64	d4, d21, d21
    ebbc:			; <UNDEFINED> instruction: 0xee243a90
    ebc0:	vmov.f64	d1, #134	; 0xc0300000 -2.750
    ebc4:	vmls.f64	d5, d21, d21
    ebc8:	vdiv.f64	d1, d1, d7
    ebcc:	vadd.f64	d0, d2, d3
    ebd0:	vmls.f64	d2, d6, d0
    ebd4:	vmla.f64	d4, d7, d2
    ebd8:	vstr	d5, [r1, #8]
    ebdc:	vstr	d4, [r1, #8]
    ebe0:			; <UNDEFINED> instruction: 0xf85d5b00
    ebe4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    ebe8:	blne	8a474 <_ZdlPv@@Base+0x7a020>
    ebec:	svcmi	0x00f0e92d
    ebf0:	blhi	ca0ac <_ZdlPv@@Base+0xb9c58>
    ebf4:	ldmib	sp, {r0, r2, r7, ip, sp, pc}^
    ebf8:	ldmib	sp, {r4, r9, fp, ip, pc}^
    ebfc:	ldmib	sp, {r1, r4, r8, sl, ip, sp, lr}^
    ec00:	cfmvdlr	mvd0, r6
    ec04:	vmov.f64	d1, #80	; 0x3e800000  0.250
    ec08:	vneg.f64	d1, d0
    ec0c:	vsqrt.f64	d24, d1
    ec10:			; <UNDEFINED> instruction: 0xf100fa10
    ec14:			; <UNDEFINED> instruction: 0xf8c58091
    ec18:	ldrmi	r9, [r0], #-0
    ec1c:	andls	pc, r0, r7, asr #17
    ec20:	stfeqd	f7, [r0], {194}	; 0xc2
    ec24:	andge	pc, r0, r4, asr #17
    ec28:	stmdaeq	r3, {r0, r8, r9, fp, sp, lr, pc}
    ec2c:	andge	pc, r0, r6, asr #17
    ec30:	mvfeqdm	f7, f3
    ec34:	stmdavs	r8!, {ip, pc}
    ec38:	svclt	0x00b84560
    ec3c:	andgt	pc, r0, r5, asr #17
    ec40:	blvc	ff24a83c <_ZdlPv@@Base+0xff23a3e8>
    ec44:	bne	fe44a4a8 <_ZdlPv@@Base+0xfe43a054>
    ec48:	ldmdavs	r8!, {r2, r8, r9, fp, ip, lr, pc}
    ec4c:	svclt	0x00c84560
    ec50:	andgt	pc, r0, r7, asr #17
    ec54:	ldrbmi	r6, [r0, #-2080]!	; 0xfffff7e0
    ec58:			; <UNDEFINED> instruction: 0xf8c4bfb8
    ec5c:	blle	146c64 <_ZdlPv@@Base+0x136810>
    ec60:	ldrbmi	r6, [r0, #-2096]!	; 0xfffff7d0
    ec64:			; <UNDEFINED> instruction: 0xf8c6bfc8
    ec68:			; <UNDEFINED> instruction: 0xf1b9e000
    ec6c:	blle	fd2874 <_ZdlPv@@Base+0xfc2420>
    ec70:	svceq	0x0000f1ba
    ec74:			; <UNDEFINED> instruction: 0xf04fbfac
    ec78:			; <UNDEFINED> instruction: 0xf04f0b00
    ec7c:	bcs	11890 <_ZdlPv@@Base+0x143c>
    ec80:	blcs	46140 <_ZdlPv@@Base+0x35cec>
    ec84:	andcs	fp, r1, #212, 30	; 0x350
    ec88:	ldrmi	r2, [r3, #514]	; 0x202
    ec8c:	andcc	sp, r4, #44, 26	; 0xb00
    ec90:	stfeqd	f7, [r0], {193}	; 0xc1
    ec94:	movweq	pc, #12299	; 0x300b	; <UNPREDICTABLE>
    ec98:	svclt	0x00082b02
    ec9c:	andgt	pc, r0, r6, asr #17
    eca0:	blcs	102cc8 <_ZdlPv@@Base+0xf2874>
    eca4:	eorvs	fp, r9, r8, lsl #30
    eca8:	blcs	82cc0 <_ZdlPv@@Base+0x7286c>
    ecac:	eorvs	fp, r1, r4, lsl pc
    ecb0:	andgt	pc, r0, r7, asr #17
    ecb4:	bleq	8b0e8 <_ZdlPv@@Base+0x7ac94>
    ecb8:	blle	ffae030c <_ZdlPv@@Base+0xffacfeb8>
    ecbc:	bls	28db0 <_ZdlPv@@Base+0x1895c>
    ecc0:	eorsvs	r4, fp, r3, lsl r4
    ecc4:	ldrmi	r6, [sl], #-2091	; 0xfffff7d5
    ecc8:	ldmdavs	r3!, {r1, r3, r5, sp, lr}
    eccc:	eorsvs	r4, r3, r3, asr #8
    ecd0:	strbmi	r6, [r3], #-2083	; 0xfffff7dd
    ecd4:	andlt	r6, r5, r3, lsr #32
    ecd8:	blhi	c9fd4 <_ZdlPv@@Base+0xb9b80>
    ecdc:	svchi	0x00f0e8bd
    ece0:	svclt	0x00c82b00
    ece4:	sfmle	f2, 4, [r5, #-12]!
    ece8:	mulle	r9, r3, r5
    ecec:	ubfx	sp, r0, #23, #6
    ecf0:	svceq	0x0000f1ba
    ecf4:			; <UNDEFINED> instruction: 0xf04fbfac
    ecf8:			; <UNDEFINED> instruction: 0xf04f0b01
    ecfc:	ldr	r0, [lr, r2, lsl #22]!
    ed00:	b	fe44a520 <_ZdlPv@@Base+0xfe43a0cc>
    ed04:	bls	fe44a528 <_ZdlPv@@Base+0xfe43a0d4>
    ed08:	blmi	ff9ca7f0 <_ZdlPv@@Base+0xff9ba39c>
    ed0c:	bgt	fe44a52c <_ZdlPv@@Base+0xfe43a0d8>
    ed10:	blpl	ff9ca7f8 <_ZdlPv@@Base+0xff9ba3a4>
    ed14:	bge	fe44a534 <_ZdlPv@@Base+0xfe43a0e0>
    ed18:	blvc	ffa0a800 <_ZdlPv@@Base+0xff9fa3ac>
    ed1c:	blvs	ff9ca804 <_ZdlPv@@Base+0xff9ba3b0>
    ed20:	blvc	14a5c4 <_ZdlPv@@Base+0x13a170>
    ed24:	blvs	1ca5c0 <_ZdlPv@@Base+0x1ba16c>
    ed28:	blvc	ff1ca800 <_ZdlPv@@Base+0xff1ba3ac>
    ed2c:	blx	44a8f8 <_ZdlPv@@Base+0x43a4a4>
    ed30:	str	sp, [ip, r4, asr #11]!
    ed34:	str	r2, [r8, r0, lsl #4]!
    ed38:	bleq	108a800 <_ZdlPv@@Base+0x107a3ac>
    ed3c:	movwcs	lr, #10701	; 0x29cd
    ed40:	smlabteq	r0, sp, r9, lr
    ed44:	stmib	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed48:	movwcs	lr, #10717	; 0x29dd
    ed4c:	ldrdeq	lr, [r0, -sp]
    ed50:	svclt	0x0000e761
    ed54:	svcmi	0x00f0e92d
    ed58:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    ed5c:			; <UNDEFINED> instruction: 0xf8d18608
    ed60:	ldrmi	lr, [r0, #0]!
    ed64:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    ed68:	bl	3ec68 <_ZdlPv@@Base+0x2e814>
    ed6c:	ldrbtmi	r0, [r7], -r6, lsl #25
    ed70:	ble	7a0684 <_ZdlPv@@Base+0x790230>
    ed74:	bl	fe995c64 <_ZdlPv@@Base+0xfe985810>
    ed78:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    ed7c:	bl	fea0620c <_ZdlPv@@Base+0xfe9f5db8>
    ed80:	ldrmi	r0, [r9], #1801	; 0x709
    ed84:	addeq	lr, r3, #0, 22
    ed88:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    ed8c:	streq	lr, [r7], #2816	; 0xb00
    ed90:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    ed94:	blne	14cea4 <_ZdlPv@@Base+0x13ca50>
    ed98:			; <UNDEFINED> instruction: 0xf8444591
    ed9c:	mvnsle	r5, r4, lsl #22
    eda0:	svclt	0x00d442b7
    eda4:	andcs	r2, r1, #0, 4
    eda8:	svclt	0x00a842b3
    edac:	bcs	175b4 <_ZdlPv@@Base+0x7160>
    edb0:	bl	febc3538 <_ZdlPv@@Base+0xfebb30e4>
    edb4:			; <UNDEFINED> instruction: 0xf8cb0606
    edb8:	strbmi	lr, [r6], #-36	; 0xffffffdc
    edbc:	eorvs	pc, r0, fp, asr #17
    edc0:	svchi	0x00f0e8bd
    edc4:	beq	1099d4 <_ZdlPv@@Base+0xf9580>
    edc8:	orreq	lr, r3, #0, 22
    edcc:	bl	2075c <_ZdlPv@@Base+0x10308>
    edd0:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    edd4:			; <UNDEFINED> instruction: 0xf843681d
    edd8:	ldrmi	r4, [r9, #2820]	; 0xb04
    eddc:	blpl	14ceec <_ZdlPv@@Base+0x13ca98>
    ede0:			; <UNDEFINED> instruction: 0x4653d1f7
    ede4:	svclt	0x0000e7dc
    ede8:	svcmi	0x00f0e92d
    edec:			; <UNDEFINED> instruction: 0x4692b091
    edf0:	ldcls	8, cr7, [sp], {18}
    edf4:	movwls	r2, #14906	; 0x3a3a
    edf8:	stmdavs	r5!, {r1, r8, ip, pc}^
    edfc:	movwcs	fp, #3852	; 0xf0c
    ee00:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    ee04:			; <UNDEFINED> instruction: 0xf8df9304
    ee08:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    ee0c:	vcgt.u8	d25, d0, d5
    ee10:	stmdavs	r3!, {r2, r6, r7, pc}
    ee14:	rscvs	r2, r2, r0, lsl #4
    ee18:	cmple	r5, r0, lsl #22
    ee1c:	eorvs	r2, r3, r1, lsl #6
    ee20:	andcs	r6, r0, #805306374	; 0x30000006
    ee24:	blls	7276b8 <_ZdlPv@@Base+0x717264>
    ee28:	blcs	273b8 <_ZdlPv@@Base+0x16f64>
    ee2c:	addshi	pc, r7, r0
    ee30:	mvnvs	r2, r1, lsl #6
    ee34:	mulne	r0, sl, r8
    ee38:			; <UNDEFINED> instruction: 0xf000292d
    ee3c:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    ee40:			; <UNDEFINED> instruction: 0x61a2bf1c
    ee44:	tstle	r3, r3, lsr #2
    ee48:	beq	8b278 <_ZdlPv@@Base+0x7ae24>
    ee4c:			; <UNDEFINED> instruction: 0x612361a2
    ee50:	bvs	18e8ee0 <_ZdlPv@@Base+0x18d8a8c>
    ee54:	bvs	8df8a8 <_ZdlPv@@Base+0x8cf454>
    ee58:	rsbvs	fp, r2, #200, 30	; 0x320
    ee5c:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    ee60:	eorvs	fp, r2, #184, 30	; 0x2e0
    ee64:			; <UNDEFINED> instruction: 0xf0002b01
    ee68:	addsmi	r8, r6, #155	; 0x9b
    ee6c:	addshi	pc, r0, r0
    ee70:			; <UNDEFINED> instruction: 0xf8509802
    ee74:	stmdavc	fp!, {r1, r5, ip, lr}
    ee78:	cmnle	r2, sp, lsr #22
    ee7c:	blcs	b6d030 <_ZdlPv@@Base+0xb5cbdc>
    ee80:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    ee84:	cmple	ip, r0, lsl #22
    ee88:	andcc	r6, r1, #143360	; 0x23000
    ee8c:	eorvs	r6, r2, r1, ror #20
    ee90:			; <UNDEFINED> instruction: 0xf000428b
    ee94:	addmi	r8, sl, #0, 4
    ee98:	strtmi	sp, [r1], -r3
    ee9c:			; <UNDEFINED> instruction: 0xff5af7ff
    eea0:	rsbvs	r6, r6, #143360	; 0x23000
    eea4:	rsbs	r6, r5, r6, lsr #32
    eea8:	bcs	29338 <_ZdlPv@@Base+0x18ee4>
    eeac:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    eeb0:	sbcle	r2, sp, r0, lsl #26
    eeb4:	blcs	2cf68 <_ZdlPv@@Base+0x1cb14>
    eeb8:	blls	1031e8 <_ZdlPv@@Base+0xf2d94>
    eebc:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    eec0:	movwls	r9, #31234	; 0x7a02
    eec4:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    eec8:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    eecc:	addseq	r3, fp, r9, lsl #4
    eed0:	movwls	r2, #59693	; 0xe92d
    eed4:	ldrmi	r9, [r3], -r8, lsl #2
    eed8:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    eedc:	cmplt	sl, fp, lsl sl
    eee0:	blcs	2d154 <_ZdlPv@@Base+0x1cd00>
    eee4:	rscshi	pc, fp, r0, asr #32
    eee8:			; <UNDEFINED> instruction: 0xf7f44650
    eeec:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    eef0:	rscshi	pc, r5, r0
    eef4:	cmnvs	r7, pc, ror #24
    eef8:	mulhi	r0, r5, r8
    eefc:			; <UNDEFINED> instruction: 0x46414650
    ef00:			; <UNDEFINED> instruction: 0xf7f446c1
    ef04:	stmdavc	fp!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}^
    ef08:	rsbsle	r2, fp, r0, lsl #22
    ef0c:	svceq	0x003af1b8
    ef10:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ef14:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    ef18:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    ef1c:	rsbsle	r2, r5, r7, asr sl
    ef20:	tstle	r8, sl, lsr fp
    ef24:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    ef28:			; <UNDEFINED> instruction: 0xf0002b3a
    ef2c:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    ef30:			; <UNDEFINED> instruction: 0xf0002a00
    ef34:	movwcc	r8, #4547	; 0x11c3
    ef38:	eorvs	r6, r3, r7, ror #1
    ef3c:	cmnvs	r3, r0, lsl #6
    ef40:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    ef44:	suble	r2, sp, sp, lsr #22
    ef48:	teqlt	r3, #2670592	; 0x28c000
    ef4c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ef50:	rscvs	r3, r5, r1, lsl #4
    ef54:	strbmi	r6, [r8], -r2, lsr #32
    ef58:	pop	{r0, r4, ip, sp, pc}
    ef5c:			; <UNDEFINED> instruction: 0xf8df8ff0
    ef60:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    ef64:	b	4ccf3c <_ZdlPv@@Base+0x4bcae8>
    ef68:			; <UNDEFINED> instruction: 0xf0002800
    ef6c:	movwcs	r8, #4257	; 0x10a1
    ef70:			; <UNDEFINED> instruction: 0xf89a61e3
    ef74:	stmdbvs	r5!, {ip, sp}^
    ef78:			; <UNDEFINED> instruction: 0xf0002b2d
    ef7c:	blcs	aef230 <_ZdlPv@@Base+0xadeddc>
    ef80:	blls	73ebf8 <_ZdlPv@@Base+0x72e7a4>
    ef84:			; <UNDEFINED> instruction: 0xf00061a3
    ef88:	movwcs	r8, #4256	; 0x10a0
    ef8c:	str	r6, [pc, r3, lsr #2]
    ef90:			; <UNDEFINED> instruction: 0x3608e9d4
    ef94:	svclt	0x001842b3
    ef98:			; <UNDEFINED> instruction: 0xf04f6023
    ef9c:			; <UNDEFINED> instruction: 0xe7da39ff
    efa0:	movwne	lr, #35284	; 0x89d4
    efa4:			; <UNDEFINED> instruction: 0xd07e4299
    efa8:	mulle	r4, sl, r2
    efac:	strtmi	r9, [r1], -r2, lsl #16
    efb0:	mrc2	7, 6, pc, cr0, cr15, {7}
    efb4:	addsmi	r6, lr, #2293760	; 0x230000
    efb8:	rschi	pc, lr, r0, asr #6
    efbc:	bl	b57cc <_ZdlPv@@Base+0xa5378>
    efc0:	and	r0, r4, r3, lsl #3
    efc4:	eorvs	r3, r3, r1, lsl #6
    efc8:			; <UNDEFINED> instruction: 0xf00042b3
    efcc:			; <UNDEFINED> instruction: 0xf85180e5
    efd0:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    efd4:	mvnsle	r2, sp, lsr #16
    efd8:	bcs	2d128 <_ZdlPv@@Base+0x1ccd4>
    efdc:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
    efe0:	strb	r6, [r2, -r3, ror #4]
    efe4:	blcs	2d198 <_ZdlPv@@Base+0x1cd44>
    efe8:			; <UNDEFINED> instruction: 0xf1a3d0ae
    efec:	bls	cfca8 <_ZdlPv@@Base+0xbf854>
    eff0:			; <UNDEFINED> instruction: 0xf383fab3
    eff4:	bcs	11568 <_ZdlPv@@Base+0x1114>
    eff8:	movwcs	fp, #3848	; 0xf08
    effc:	ldrmi	r3, [sp], #-769	; 0xfffffcff
    f000:	ldrb	r6, [sl, -r5, ror #2]
    f004:	movwcc	r6, #6179	; 0x1823
    f008:	ldrb	r6, [pc, -r3, lsr #32]!
    f00c:	orrle	r2, r7, fp, lsr fp
    f010:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
    f014:			; <UNDEFINED> instruction: 0xf0002a00
    f018:	movwcc	r8, #4502	; 0x1196
    f01c:	eorvs	r6, r3, r7, ror #1
    f020:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
    f024:	svclt	0x00182d00
    f028:			; <UNDEFINED> instruction: 0xf0002d3d
    f02c:			; <UNDEFINED> instruction: 0x463b823e
    f030:	svcpl	0x0001f813
    f034:	svclt	0x00182d00
    f038:	mvnsle	r2, sp, lsr sp
    f03c:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
    f040:	blcs	29074 <_ZdlPv@@Base+0x18c20>
    f044:	eorshi	pc, r3, #0
    f048:			; <UNDEFINED> instruction: 0xf04f9a06
    f04c:	ldrls	r0, [sp], #-2048	; 0xfffff800
    f050:	blne	ff4a0a7c <_ZdlPv@@Base+0xff490628>
    f054:	strls	r9, [r8], -r7, lsl #10
    f058:			; <UNDEFINED> instruction: 0xf8cd461d
    f05c:	strbmi	sl, [r6], -r4, lsr #32
    f060:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    f064:			; <UNDEFINED> instruction: 0x46444692
    f068:	andhi	pc, ip, sp, asr #17
    f06c:	strcs	lr, [r1], -r7
    f070:	svcpl	0x0010f859
    f074:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f078:			; <UNDEFINED> instruction: 0xf0002d00
    f07c:			; <UNDEFINED> instruction: 0x4639813a
    f080:			; <UNDEFINED> instruction: 0x46284652
    f084:	ldmda	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f088:	strtmi	r4, [r8], -r1, lsl #12
    f08c:	mvnle	r2, r0, lsl #18
    f090:	stmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f094:			; <UNDEFINED> instruction: 0xf0004550
    f098:	stfcsd	f0, [r0], {193}	; 0xc1
    f09c:	strbmi	sp, [ip], -r7, ror #3
    f0a0:	andhi	pc, ip, sp, asr #17
    f0a4:	addsmi	lr, sl, #228, 14	; 0x3900000
    f0a8:	ldrmi	sp, [r3], -r5, lsl #1
    f0ac:	str	r6, [r2, r2, lsr #4]
    f0b0:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
    f0b4:			; <UNDEFINED> instruction: 0xf89a61e3
    f0b8:	blcs	b5b0c0 <_ZdlPv@@Base+0xb4ac6c>
    f0bc:	blcs	b030ec <_ZdlPv@@Base+0xaf2c98>
    f0c0:	movwcs	fp, #7964	; 0x1f1c
    f0c4:			; <UNDEFINED> instruction: 0xf47f61a3
    f0c8:	movwcs	sl, #3936	; 0xf60
    f0cc:	beq	8b4fc <_ZdlPv@@Base+0x7b0a8>
    f0d0:	ldrb	r6, [sl, -r3, lsr #3]
    f0d4:			; <UNDEFINED> instruction: 0xf10a2302
    f0d8:			; <UNDEFINED> instruction: 0x61a30a01
    f0dc:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    f0e0:	blcs	20b8c <_ZdlPv@@Base+0x10738>
    f0e4:	blcs	f7ed4c <_ZdlPv@@Base+0xf6e8f8>
    f0e8:	andle	r9, r5, pc, lsl #6
    f0ec:	svccc	0x0001f819
    f0f0:	svclt	0x00182b00
    f0f4:	mvnsle	r2, sp, lsr fp
    f0f8:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    f0fc:			; <UNDEFINED> instruction: 0xf0002f00
    f100:	bl	fea6f36c <_ZdlPv@@Base+0xfea5ef18>
    f104:			; <UNDEFINED> instruction: 0xf04f0205
    f108:	ldrmi	r0, [fp], r0, lsl #16
    f10c:	strls	lr, [fp], -sp, asr #19
    f110:	mvnscc	pc, #79	; 0x4f
    f114:	eorsge	pc, r4, sp, asr #17
    f118:			; <UNDEFINED> instruction: 0x4646941d
    f11c:			; <UNDEFINED> instruction: 0x46444692
    f120:	and	r9, ip, r6, lsl #6
    f124:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
    f128:			; <UNDEFINED> instruction: 0xf8db6860
    f12c:	addmi	r1, r8, #4
    f130:			; <UNDEFINED> instruction: 0x2601d034
    f134:	svcvc	0x0010f85b
    f138:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f13c:			; <UNDEFINED> instruction: 0x4652b1b7
    f140:	ldrtmi	r4, [r8], -r9, lsr #12
    f144:	svc	0x00baf7f3
    f148:	mvnsle	r2, r0, lsl #16
    f14c:			; <UNDEFINED> instruction: 0xf7f44638
    f150:	ldrbmi	lr, [r0, #-2218]	; 0xfffff756
    f154:	stccs	0, cr13, [r0], {68}	; 0x44
    f158:	ldrbmi	sp, [ip], -r4, ror #3
    f15c:	svcvc	0x0010f85b
    f160:	andshi	pc, r8, sp, asr #17
    f164:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f168:	mvnle	r2, r0, lsl #30
    f16c:			; <UNDEFINED> instruction: 0x46224633
    f170:			; <UNDEFINED> instruction: 0x960be9dd
    f174:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
    f178:	blcs	361f4 <_ZdlPv@@Base+0x25da0>
    f17c:	addhi	pc, lr, r0, asr #32
    f180:	subsle	r2, r7, r0, lsl #20
    f184:			; <UNDEFINED> instruction: 0x8018f8dd
    f188:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
    f18c:			; <UNDEFINED> instruction: 0xf10a6123
    f190:	movwcs	r0, #10753	; 0x2a01
    f194:	ldrb	r6, [fp], -r3, lsr #3
    f198:			; <UNDEFINED> instruction: 0xe721461a
    f19c:			; <UNDEFINED> instruction: 0xf8db68a0
    f1a0:	addmi	r1, r8, #8
    f1a4:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
    f1a8:	ldrdne	pc, [ip], -fp
    f1ac:	svclt	0x00184288
    f1b0:	ldr	r2, [pc, r1, lsl #12]!
    f1b4:	cmnlt	r3, r4, lsl #22
    f1b8:	blmi	ffd751d4 <_ZdlPv@@Base+0xffd64d80>
    f1bc:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
    f1c0:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
    f1c4:			; <UNDEFINED> instruction: 0x46436818
    f1c8:			; <UNDEFINED> instruction: 0xf0002900
    f1cc:	ldmibmi	r1!, {r0, r7, pc}^
    f1d0:			; <UNDEFINED> instruction: 0xf0024479
    f1d4:			; <UNDEFINED> instruction: 0xf8c4fbb9
    f1d8:			; <UNDEFINED> instruction: 0xf04f8008
    f1dc:			; <UNDEFINED> instruction: 0xe6ba093f
    f1e0:			; <UNDEFINED> instruction: 0x960be9dd
    f1e4:			; <UNDEFINED> instruction: 0xf8dd465f
    f1e8:	ldcls	0, cr10, [sp], {52}	; 0x34
    f1ec:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    f1f0:	eorvs	r3, r3, r1, lsl #6
    f1f4:	mulne	r0, r9, r8
    f1f8:	bcs	7d8a4 <_ZdlPv@@Base+0x6d450>
    f1fc:	strtmi	sp, [r8], -sp, rrx
    f200:	ldmda	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f204:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
    f208:	tstlt	fp, r0, ror #2
    f20c:	andhi	pc, r0, r3, asr #17
    f210:			; <UNDEFINED> instruction: 0xf8d768bb
    f214:	blcs	3324c <_ZdlPv@@Base+0x22df8>
    f218:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
    f21c:	andls	pc, r0, r3, asr #17
    f220:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f224:	bcs	48c88 <_ZdlPv@@Base+0x38834>
    f228:	adchi	pc, r6, r0
    f22c:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    f230:	strb	r6, [r4, r3, ror #1]!
    f234:	blcs	35ea8 <_ZdlPv@@Base+0x25a54>
    f238:	adcshi	pc, pc, r0
    f23c:	blcs	b75e64 <_ZdlPv@@Base+0xb65a10>
    f240:	tsthi	r5, r0	; <UNPREDICTABLE>
    f244:	ldrbmi	r9, [r0], -pc, lsl #18
    f248:	ldm	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f24c:			; <UNDEFINED> instruction: 0xf47f2800
    f250:	blls	13ab9c <_ZdlPv@@Base+0x12a748>
    f254:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    f258:	blls	2b5274 <_ZdlPv@@Base+0x2a4e20>
    f25c:	stmdapl	r0, {r1, r9, fp, ip, pc}^
    f260:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
    f264:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    f268:	stmdavs	r0, {r8, sl, ip, pc}
    f26c:	blx	1b4b27e <_ZdlPv@@Base+0x1b3ae2a>
    f270:	movwls	r6, #38947	; 0x9823
    f274:	andcs	r4, r0, #205824	; 0x32400
    f278:			; <UNDEFINED> instruction: 0xf04f9909
    f27c:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
    f280:	smlatbcc	r1, r2, r0, r6
    f284:	eorvs	r6, r1, r3, ror #2
    f288:	mvnslt	lr, r5, ror #12
    f28c:	rscvs	r6, r7, r3, lsr #16
    f290:	eorvs	r3, r3, r1, lsl #6
    f294:			; <UNDEFINED> instruction: 0x4613e652
    f298:	str	r6, [r2], -r2, lsr #4
    f29c:	blcs	35eb4 <_ZdlPv@@Base+0x25a60>
    f2a0:			; <UNDEFINED> instruction: 0x4628d15b
    f2a4:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f2a8:	svc	0x00fcf7f3
    f2ac:	movwcc	r9, #6919	; 0x1b07
    f2b0:	movwcs	r6, #35	; 0x23
    f2b4:	strtmi	r6, [r8], #-163	; 0xffffff5d
    f2b8:	strb	r6, [ip], -r0, ror #2
    f2bc:			; <UNDEFINED> instruction: 0xf000429e
    f2c0:	bls	af544 <_ZdlPv@@Base+0x9f0f0>
    f2c4:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    f2c8:	eorvs	r3, r3, r1, lsl #6
    f2cc:	ldrt	r6, [r5], -r2, ror #1
    f2d0:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    f2d4:	blx	e4b2e6 <_ZdlPv@@Base+0xe3ae92>
    f2d8:	adcsmi	lr, r3, #32768000	; 0x1f40000
    f2dc:	adchi	pc, r7, r0, lsl #5
    f2e0:	blls	b5b20 <_ZdlPv@@Base+0xa56cc>
    f2e4:	bls	1e0338 <_ZdlPv@@Base+0x1cfee4>
    f2e8:	andcc	r6, r2, #5963776	; 0x5b0000
    f2ec:	rscvs	r6, r3, r2, lsr #32
    f2f0:			; <UNDEFINED> instruction: 0xf8cde785
    f2f4:			; <UNDEFINED> instruction: 0x4633b074
    f2f8:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
    f2fc:			; <UNDEFINED> instruction: 0xf8dd5607
    f300:	ldcls	0, cr10, [sp], {36}	; 0x24
    f304:			; <UNDEFINED> instruction: 0xf0402b00
    f308:			; <UNDEFINED> instruction: 0xf1bb80a4
    f30c:			; <UNDEFINED> instruction: 0xf0000f00
    f310:			; <UNDEFINED> instruction: 0xf8db80ce
    f314:	stccs	0, cr3, [r0, #-16]
    f318:	blcs	434b4 <_ZdlPv@@Base+0x33060>
    f31c:	sbcshi	pc, r3, r0
    f320:	movwcc	r9, #6918	; 0x1b06
    f324:	ldrtmi	r6, [r8], -r3, ror #1
    f328:	svc	0x00bcf7f3
    f32c:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
    f330:	tstlt	r3, r0, ror #2
    f334:	blls	e0ba4 <_ZdlPv@@Base+0xd0750>
    f338:	ldmib	fp, {r0, r1, r4, sp, lr}^
    f33c:	blcs	1d74c <_ZdlPv@@Base+0xd2f8>
    f340:	svcge	0x006cf47f
    f344:	addsmi	lr, lr, #7340032	; 0x700000
    f348:	addshi	pc, r5, r0
    f34c:			; <UNDEFINED> instruction: 0xf8529a02
    f350:	movwcc	r7, #4131	; 0x1023
    f354:	rscvs	r6, r7, r3, lsr #32
    f358:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
    f35c:	bls	a1594 <_ZdlPv@@Base+0x91140>
    f360:	stmdapl	r8!, {r4, r7, r8, fp, lr}
    f364:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    f368:	stmdavs	r0, {r1, r4, fp, sp, lr}
    f36c:	blx	ffb4b37c <_ZdlPv@@Base+0xffb3af28>
    f370:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
    f374:	ldr	r9, [r4, r7, lsl #6]
    f378:			; <UNDEFINED> instruction: 0xb1a39b04
    f37c:	stmdals	r7, {r1, r9, fp, ip, pc}
    f380:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
    f384:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    f388:	stmiapl	r8, {r1, r4, fp, sp, lr}^
    f38c:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
    f390:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
    f394:	addshi	pc, r0, r0
    f398:	tstls	r0, fp, lsr #16
    f39c:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
    f3a0:	blx	ff4cb3b0 <_ZdlPv@@Base+0xff4baf5c>
    f3a4:	strtmi	r6, [r8], -r5, ror #18
    f3a8:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f3ac:	svc	0x007af7f3
    f3b0:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
    f3b4:	cmnvs	r0, r8, lsr #8
    f3b8:	blls	148af4 <_ZdlPv@@Base+0x1386a0>
    f3bc:			; <UNDEFINED> instruction: 0xf43f2b00
    f3c0:	blls	23b12c <_ZdlPv@@Base+0x22acd8>
    f3c4:			; <UNDEFINED> instruction: 0xf47f2b2d
    f3c8:	strtmi	sl, [fp], -r6, asr #30
    f3cc:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
    f3d0:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
    f3d4:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    f3d8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    f3dc:	blx	fed4b3ec <_ZdlPv@@Base+0xfed3af98>
    f3e0:	movwls	r6, #38947	; 0x9823
    f3e4:	blcs	89104 <_ZdlPv@@Base+0x78cb0>
    f3e8:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
    f3ec:	vrshr.s64	d4, d19, #64
    f3f0:	bls	af644 <_ZdlPv@@Base+0x9f1f0>
    f3f4:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    f3f8:	eorvs	r3, r3, r1, lsl #6
    f3fc:	ldr	r6, [r2, r2, ror #1]
    f400:	blcs	36018 <_ZdlPv@@Base+0x25bc4>
    f404:			; <UNDEFINED> instruction: 0xf8c4d145
    f408:			; <UNDEFINED> instruction: 0xf89a8008
    f40c:	blcs	e9b414 <_ZdlPv@@Base+0xe8afc0>
    f410:			; <UNDEFINED> instruction: 0xf04fbf0c
    f414:			; <UNDEFINED> instruction: 0xf04f093a
    f418:	str	r0, [pc, #2367]	; fd5f <__printf_chk@plt+0xc997>
    f41c:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
    f420:			; <UNDEFINED> instruction: 0xf8dd5607
    f424:	strbmi	sl, [fp], r4, lsr #32
    f428:	andhi	pc, ip, sp, asr #17
    f42c:	blls	1491f8 <_ZdlPv@@Base+0x138da4>
    f430:	cmple	r3, r0, lsl #22
    f434:			; <UNDEFINED> instruction: 0xf7f34628
    f438:	ldmvs	fp!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    f43c:	strtmi	r6, [r8], #-163	; 0xffffff5d
    f440:			; <UNDEFINED> instruction: 0xf89a6160
    f444:	blcs	e9b44c <_ZdlPv@@Base+0xe8aff8>
    f448:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    f44c:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f450:	blls	148a5c <_ZdlPv@@Base+0x138608>
    f454:	cmple	r0, r0, lsl #22
    f458:			; <UNDEFINED> instruction: 0xf04f4638
    f45c:			; <UNDEFINED> instruction: 0xf7f3093f
    f460:	stmdavs	r3!, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    f464:	eorvs	r3, r3, r1, lsl #6
    f468:	cmnvs	r0, r8, lsr r4
    f46c:	blls	148a40 <_ZdlPv@@Base+0x1385ec>
    f470:			; <UNDEFINED> instruction: 0xd1aa2b00
    f474:	blls	149074 <_ZdlPv@@Base+0x138c20>
    f478:	cmple	fp, r0, lsl #22
    f47c:	andhi	pc, r8, r4, asr #17
    f480:	mulcc	r0, sl, r8
    f484:	svclt	0x000c2b3a
    f488:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f48c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    f490:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
    f494:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
    f498:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
    f49c:	ldmdavs	r2, {r3, r5, fp, ip, lr}
    f4a0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    f4a4:	blx	144b4b4 <_ZdlPv@@Base+0x143b060>
    f4a8:	strls	lr, [r6, -sp, lsr #15]
    f4ac:	movwcs	lr, #1479	; 0x5c7
    f4b0:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    f4b4:	strb	r6, [lr, #-355]	; 0xfffffe9d
    f4b8:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
    f4bc:			; <UNDEFINED> instruction: 0xf0024479
    f4c0:	stmdbvs	r5!, {r0, r1, r6, r9, fp, ip, sp, lr, pc}^
    f4c4:	blls	149288 <_ZdlPv@@Base+0x138e34>
    f4c8:	teqle	pc, r0, lsl #22
    f4cc:			; <UNDEFINED> instruction: 0xf04f4638
    f4d0:			; <UNDEFINED> instruction: 0xf7f3093f
    f4d4:	ldrtmi	lr, [r8], #-3816	; 0xfffff118
    f4d8:	ldr	r6, [ip, #-352]!	; 0xfffffea0
    f4dc:	stmdals	r7, {r1, r9, fp, ip, pc}
    f4e0:			; <UNDEFINED> instruction: 0xf852492b
    f4e4:	stmdals	r5, {r5, ip, sp}
    f4e8:	stmdapl	r0, {r1, r4, fp, sp, lr}^
    f4ec:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
    f4f0:			; <UNDEFINED> instruction: 0xf0024479
    f4f4:	stmdbvs	r5!, {r0, r3, r5, r9, fp, ip, sp, lr, pc}^
    f4f8:	blmi	989370 <_ZdlPv@@Base+0x978f1c>
    f4fc:	stmdavs	r1!, {r0, r2, fp, ip, pc}
    f500:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
    f504:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    f508:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
    f50c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    f510:	blx	6cb520 <_ZdlPv@@Base+0x6bb0cc>
    f514:	ldr	r6, [pc, r7, ror #18]
    f518:	bllt	ab5d30 <_ZdlPv@@Base+0xaa58dc>
    f51c:	strtmi	r6, [r8], -r5, ror #18
    f520:	mcr	7, 6, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    f524:	cmnvs	r0, r8, lsr #8
    f528:	mulcc	r0, sl, r8
    f52c:			; <UNDEFINED> instruction: 0xf47f2b3a
    f530:			; <UNDEFINED> instruction: 0xe78bae54
    f534:	strbmi	r9, [r3], -r5, lsl #26
    f538:	bls	a1594 <_ZdlPv@@Base+0x91140>
    f53c:	stmdapl	r8!, {r5, r8, fp, lr}
    f540:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    f544:			; <UNDEFINED> instruction: 0xf0026800
    f548:			; <UNDEFINED> instruction: 0xe797f9ff
    f54c:	stmdals	r5, {r4, r8, fp, lr}
    f550:			; <UNDEFINED> instruction: 0xf8db9a02
    f554:	stmdapl	r0, {ip, sp}^
    f558:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
    f55c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    f560:			; <UNDEFINED> instruction: 0xf9f2f002
    f564:	ldr	r6, [r1, r7, ror #18]!
    f568:			; <UNDEFINED> instruction: 0xf1034909
    f56c:	stmdals	r5, {r7, r8, r9, lr}
    f570:	vstrls	d3, [r2, #-4]
    f574:	ldmdbmi	r4, {r6, fp, ip, lr}
    f578:			; <UNDEFINED> instruction: 0xf855682a
    f57c:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
    f580:			; <UNDEFINED> instruction: 0xf0026800
    f584:	strb	pc, [r9, r1, ror #19]	; <UNPREDICTABLE>
    f588:	strdeq	r8, [r1], -r2
    f58c:	muleq	r0, r2, lr
    f590:	andeq	r0, r0, ip, lsl #3
    f594:	andeq	r5, r0, ip, lsl sp
    f598:	andeq	r5, r0, r6, ror #24
    f59c:	andeq	r4, r0, r6, ror #21
    f5a0:	andeq	r5, r0, r6, lsr ip
    f5a4:	muleq	r0, lr, sl
    f5a8:			; <UNDEFINED> instruction: 0x00005ab6
    f5ac:	ldrdeq	r5, [r0], -r4
    f5b0:	andeq	r5, r0, r4, lsl #21
    f5b4:	andeq	r5, r0, r8, ror #18
    f5b8:	muleq	r0, r4, r9
    f5bc:	andeq	r5, r0, lr, lsr sl
    f5c0:	andeq	r5, r0, r2, ror #19
    f5c4:	andeq	r5, r0, r2, lsl sl
    f5c8:	andeq	r5, r0, r6, lsl #18
    f5cc:	mvnsmi	lr, sp, lsr #18
    f5d0:			; <UNDEFINED> instruction: 0xf8dfb084
    f5d4:	svcls	0x000a8044
    f5d8:	ldrbtmi	r9, [r8], #3339	; 0xd0b
    f5dc:			; <UNDEFINED> instruction: 0xf8d84c0f
    f5e0:	ldrbtmi	r6, [ip], #-0
    f5e4:	strls	r9, [r3], #-1792	; 0xfffff900
    f5e8:	svcls	0x000c9501
    f5ec:	ldrdpl	pc, [r4], -r8
    f5f0:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
    f5f4:			; <UNDEFINED> instruction: 0xf7ff6500
    f5f8:	bmi	28e5dc <_ZdlPv@@Base+0x27e188>
    f5fc:	blmi	269688 <_ZdlPv@@Base+0x259234>
    f600:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    f604:	andne	pc, r0, r8, asr #17
    f608:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
    f60c:	andpl	pc, r8, r8, asr #17
    f610:	andlt	r6, r4, r9, lsl r0
    f614:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f618:	andeq	r8, r1, lr, ror fp
    f61c:	andeq	ip, r1, r2, lsr r7
    f620:	strdeq	r8, [r1], -ip
    f624:	andeq	r0, r0, r8, asr r1
    f628:	addlt	fp, r4, r0, lsl r5
    f62c:	strcs	r2, [r1], #-768	; 0xfffffd00
    f630:	movwcc	lr, #2509	; 0x9cd
    f634:			; <UNDEFINED> instruction: 0xf7ff9402
    f638:	andlt	pc, r4, r9, asr #31
    f63c:	svclt	0x0000bd10
    f640:	addlt	fp, r5, r0, lsr r5
    f644:	cfstrsls	mvf2, [r8, #-0]
    f648:	strmi	lr, [r1], #-2509	; 0xfffff633
    f64c:			; <UNDEFINED> instruction: 0xf7ff9500
    f650:			; <UNDEFINED> instruction: 0xb005ffbd
    f654:	svclt	0x0000bd30
    f658:	addlt	fp, r4, r0, ror r5
    f65c:	cfcpysls	mvf2, mvf8
    f660:	strls	r9, [r2], #-3337	; 0xfffff2f7
    f664:	strls	r9, [r3, #-1536]	; 0xfffffa00
    f668:			; <UNDEFINED> instruction: 0xf7ff9401
    f66c:			; <UNDEFINED> instruction: 0xb004fbbd
    f670:	svclt	0x0000bd70
    f674:	addlt	fp, r5, r0, lsr r5
    f678:	stceq	0, cr15, [r0], {79}	; 0x4f
    f67c:	cfstr32ls	mvfx2, [r8], {1}
    f680:			; <UNDEFINED> instruction: 0x5c01e9cd
    f684:			; <UNDEFINED> instruction: 0xf7ff9400
    f688:	andlt	pc, r5, r1, lsr #31
    f68c:	svclt	0x0000bd30
    f690:	addlt	fp, r4, r0, ror r5
    f694:	stcls	6, cr2, [r8], {-0}
    f698:	strls	r9, [r2], -r9, lsl #26
    f69c:	strcs	r9, [r1], #-1024	; 0xfffffc00
    f6a0:	strls	r9, [r1], #-1283	; 0xfffffafd
    f6a4:	blx	fe84d6aa <_ZdlPv@@Base+0xfe83d256>
    f6a8:	ldcllt	0, cr11, [r0, #-16]!
    f6ac:			; <UNDEFINED> instruction: 0x4605b538
    f6b0:	cmplt	fp, r3, asr #16
    f6b4:	stmdavs	fp!, {sl, sp}
    f6b8:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f6bc:			; <UNDEFINED> instruction: 0xf7f33401
    f6c0:	stmdavs	fp!, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    f6c4:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    f6c8:	tstlt	r8, r8, lsr #16
    f6cc:	stc	7, cr15, [lr, #972]	; 0x3cc
    f6d0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    f6d4:	stmib	r0, {r9, sp}^
    f6d8:	ldrbmi	r2, [r0, -r0, lsl #4]!
    f6dc:			; <UNDEFINED> instruction: 0x4604b510
    f6e0:	addcs	r2, r8, r1, lsl r3
    f6e4:			; <UNDEFINED> instruction: 0xf7f36063
    f6e8:	andcs	lr, r0, #28, 26	; 0x700
    f6ec:	orreq	pc, r8, r0, lsl #2
    f6f0:	stmib	r3, {r0, r1, r9, sl, lr}^
    f6f4:	movwcc	r2, #33280	; 0x8200
    f6f8:			; <UNDEFINED> instruction: 0xd1fa4299
    f6fc:	strtmi	r6, [r0], -r0, lsr #32
    f700:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    f704:	svcmi	0x00f0e92d
    f708:	addlt	r4, r3, r1, lsl #13
    f70c:			; <UNDEFINED> instruction: 0x460e4692
    f710:	subsle	r2, r9, r0, lsl #18
    f714:			; <UNDEFINED> instruction: 0xf0004630
    f718:			; <UNDEFINED> instruction: 0xf8d9ffc5
    f71c:	strbmi	r8, [r1], -r4
    f720:			; <UNDEFINED> instruction: 0xf7f39001
    f724:			; <UNDEFINED> instruction: 0xf8d9ecd2
    f728:			; <UNDEFINED> instruction: 0xf8555000
    f72c:	sbceq	fp, sl, r1, lsr r0
    f730:	strmi	r1, [ip], -pc, lsr #17
    f734:	svceq	0x0000f1bb
    f738:	ands	sp, r7, r9, lsl #2
    f73c:	ldrbtcc	pc, [pc], #264	; f744 <__printf_chk@plt+0xc37c>	; <UNPREDICTABLE>
    f740:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    f744:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    f748:	svceq	0x0000f1bb
    f74c:	ldrtmi	sp, [r1], -lr
    f750:			; <UNDEFINED> instruction: 0xf7f34658
    f754:	orrlt	lr, r8, #13184	; 0x3380
    f758:	rscle	r2, pc, r0, lsl #24
    f75c:			; <UNDEFINED> instruction: 0xf8553c01
    f760:	rsceq	fp, r2, r4, lsr r0
    f764:			; <UNDEFINED> instruction: 0xf1bb18af
    f768:	mvnsle	r0, r0, lsl #30
    f76c:	svceq	0x0000f1ba
    f770:	addshi	pc, ip, r0
    f774:	ldrdcc	pc, [r8], -r9
    f778:	svceq	0x0083ebb8
    f77c:	ldrmi	fp, [r4], -r8, lsl #31
    f780:	ldrtmi	sp, [r0], -r8, lsr #18
    f784:	stc	7, cr15, [lr, #972]	; 0x3cc
    f788:	andls	r1, r1, #16896	; 0x4200
    f78c:			; <UNDEFINED> instruction: 0xf7f34610
    f790:	bls	8ada8 <_ZdlPv@@Base+0x7a954>
    f794:			; <UNDEFINED> instruction: 0x46834631
    f798:	ldcl	7, cr15, [r2, #-972]!	; 0xfffffc34
    f79c:	ldrdne	pc, [r0], -r9
    f7a0:	ldrdcs	pc, [r8], -r9
    f7a4:			; <UNDEFINED> instruction: 0xf8411908
    f7a8:	andcc	fp, r1, #4
    f7ac:	andge	pc, r4, r0, asr #17
    f7b0:	andcs	pc, r8, r9, asr #17
    f7b4:	andlt	r4, r3, r8, asr r6
    f7b8:	svchi	0x00f0e8bd
    f7bc:			; <UNDEFINED> instruction: 0xf8c74658
    f7c0:	andlt	sl, r3, r4
    f7c4:	svchi	0x00f0e8bd
    f7c8:	andscs	r4, pc, r9, lsr r9	; <UNPREDICTABLE>
    f7cc:			; <UNDEFINED> instruction: 0xf7fb4479
    f7d0:	ldr	pc, [pc, pc, ror #30]
    f7d4:			; <UNDEFINED> instruction: 0xf0004640
    f7d8:			; <UNDEFINED> instruction: 0xf1b0ff83
    f7dc:	strmi	r5, [r4], -r0, lsl #31
    f7e0:	andeq	pc, r4, r9, asr #17
    f7e4:	sbceq	fp, r0, r4, lsr pc
    f7e8:	rscscc	pc, pc, pc, asr #32
    f7ec:	ldc	7, cr15, [r8], {243}	; 0xf3
    f7f0:	svclt	0x00581e62
    f7f4:	strmi	r2, [r7], -r0, lsl #2
    f7f8:			; <UNDEFINED> instruction: 0x4603bf58
    f7fc:	bcc	8481c <_ZdlPv@@Base+0x743c8>
    f800:	smlabtne	r0, r3, r9, lr
    f804:			; <UNDEFINED> instruction: 0xf1031c50
    f808:	mvnsle	r0, r8, lsl #6
    f80c:	andvc	pc, r0, r9, asr #17
    f810:	svceq	0x0000f1b8
    f814:	bl	1838d0 <_ZdlPv@@Base+0x17347c>
    f818:	strtmi	r0, [ip], -r8, asr #17
    f81c:			; <UNDEFINED> instruction: 0xf7f3e004
    f820:	strcc	lr, [r8], #-3138	; 0xfffff3be
    f824:	eorle	r4, r2, r0, lsr #11
    f828:	stmdacs	r0, {r5, fp, sp, lr}
    f82c:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    f830:	rscsle	r2, r4, r0, lsl #22
    f834:			; <UNDEFINED> instruction: 0xff36f000
    f838:	ldrdvc	pc, [r4], -r9
    f83c:			; <UNDEFINED> instruction: 0xf7f34639
    f840:			; <UNDEFINED> instruction: 0xf8d9ec44
    f844:			; <UNDEFINED> instruction: 0xf8522000
    f848:	bl	9b914 <_ZdlPv@@Base+0x8b4c0>
    f84c:	teqlt	fp, r1, asr #1
    f850:	vsubne.f64	d27, d9, d1
    f854:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    f858:	sbceq	lr, r1, r2, lsl #22
    f85c:	mvnsle	r2, r0, lsl #22
    f860:	movwcs	lr, #2516	; 0x9d4
    f864:	strmi	r3, [r0, #1032]!	; 0x408
    f868:	movwcs	lr, #2496	; 0x9c0
    f86c:			; <UNDEFINED> instruction: 0xf8d9d1dc
    f870:			; <UNDEFINED> instruction: 0xf8d97000
    f874:	stmdals	r1, {r2, pc}
    f878:			; <UNDEFINED> instruction: 0xf7f34641
    f87c:			; <UNDEFINED> instruction: 0xf857ec26
    f880:	sbceq	r3, ip, r1, lsr r0
    f884:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    f888:	mvnscc	pc, r8, lsl #2
    f88c:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    f890:	blcs	fbc8 <__printf_chk@plt+0xc800>
    f894:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    f898:	svcge	0x0073f43f
    f89c:			; <UNDEFINED> instruction: 0xf7f34628
    f8a0:	strb	lr, [lr, -r6, lsr #25]!
    f8a4:	ldrb	r3, [r5, r1, lsl #18]
    f8a8:	strb	r3, [pc, r1, lsl #18]!
    f8ac:			; <UNDEFINED> instruction: 0xe78146d3
    f8b0:	ldrdeq	r5, [r0], -r4
    f8b4:	mvnsmi	lr, sp, lsr #18
    f8b8:	strmi	r4, [lr], -r4, lsl #12
    f8bc:	ldrtmi	fp, [r0], -r1, asr #6
    f8c0:	cdp2	0, 15, cr15, cr0, cr0, {0}
    f8c4:	ldrdhi	pc, [r4], -r4
    f8c8:			; <UNDEFINED> instruction: 0xf7f34641
    f8cc:	stmdavs	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    f8d0:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    f8d4:	strbeq	lr, [r1, r5, lsl #22]
    f8d8:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    f8dc:			; <UNDEFINED> instruction: 0xf108e013
    f8e0:			; <UNDEFINED> instruction: 0xf85534ff
    f8e4:	bl	14f9bc <_ZdlPv@@Base+0x13f568>
    f8e8:	smulbtlt	r0, r4, r7
    f8ec:			; <UNDEFINED> instruction: 0xf7f34631
    f8f0:	cmplt	r0, r0, lsl #26
    f8f4:	rscsle	r2, r2, r0, lsl #24
    f8f8:			; <UNDEFINED> instruction: 0xf8553c01
    f8fc:	bl	14f9d4 <_ZdlPv@@Base+0x13f580>
    f900:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    f904:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    f908:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    f90c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f910:	andscs	r4, pc, r2, lsl #18
    f914:			; <UNDEFINED> instruction: 0xf7fb4479
    f918:	ldrb	pc, [r0, fp, asr #29]	; <UNPREDICTABLE>
    f91c:	andeq	r5, r0, ip, lsl #13
    f920:	ldrbmi	lr, [r0, sp, lsr #18]!
    f924:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    f928:	cmnlt	r7, #4, 12	; 0x400000
    f92c:			; <UNDEFINED> instruction: 0xf0004638
    f930:			; <UNDEFINED> instruction: 0xf8d4feb9
    f934:	strbmi	r8, [r1], -r4
    f938:	bl	ff1cd90c <_ZdlPv@@Base+0xff1bd4b8>
    f93c:			; <UNDEFINED> instruction: 0xf8566826
    f940:	bl	1a3a0c <_ZdlPv@@Base+0x1935b8>
    f944:	strmi	r0, [ip], -r1, asr #21
    f948:	ands	fp, r4, sp, lsr r9
    f94c:	ldrbtcc	pc, [pc], #264	; f954 <__printf_chk@plt+0xc58c>	; <UNPREDICTABLE>
    f950:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    f954:	beq	ff14a574 <_ZdlPv@@Base+0xff13a120>
    f958:	ldrtmi	fp, [r9], -sp, ror #2
    f95c:			; <UNDEFINED> instruction: 0xf7f34628
    f960:	cmplt	r8, r8, asr #25
    f964:	rscsle	r2, r1, r0, lsl #24
    f968:			; <UNDEFINED> instruction: 0xf8563c01
    f96c:	bl	1a3a44 <_ZdlPv@@Base+0x1935f0>
    f970:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    f974:			; <UNDEFINED> instruction: 0x4628d1f1
    f978:			; <UNDEFINED> instruction: 0x87f0e8bd
    f97c:	andpl	pc, r0, r9, asr #17
    f980:	ldrdpl	pc, [r4], -sl
    f984:	pop	{r3, r5, r9, sl, lr}
    f988:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    f98c:	ldrbtmi	r2, [r9], #-31	; 0xffffffe1
    f990:	mcr2	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    f994:	svclt	0x0000e7ca
    f998:	andeq	r5, r0, r2, lsl r6
    f99c:	stmib	r0, {r9, sp}^
    f9a0:	ldrbmi	r1, [r0, -r0, lsl #4]!
    f9a4:			; <UNDEFINED> instruction: 0x4606b4f0
    f9a8:	ldmdavs	r3!, {fp, sp, lr}^
    f9ac:			; <UNDEFINED> instruction: 0x0700e9d0
    f9b0:	svclt	0x003842bb
    f9b4:	strbeq	lr, [r3, #2816]	; 0xb00
    f9b8:	ands	sp, r0, r5, lsl #6
    f9bc:			; <UNDEFINED> instruction: 0xf105429f
    f9c0:	rsbsvs	r0, r3, r8, lsl #10
    f9c4:			; <UNDEFINED> instruction: 0xf850d00b
    f9c8:	movwcc	r4, #4147	; 0x1033
    f9cc:	rscsle	r2, r5, r0, lsl #24
    f9d0:	andcs	r6, r1, sp, ror #16
    f9d4:	andsvs	r6, r5, ip
    f9d8:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    f9dc:	andcs	r4, r0, r0, ror r7
    f9e0:			; <UNDEFINED> instruction: 0x4770bcf0
    f9e4:			; <UNDEFINED> instruction: 0x4607b5f8
    f9e8:	cdpmi	12, 0, cr4, cr11, cr10, {0}
    f9ec:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    f9f0:	ldrbvs	pc, [r8, #-1284]	; 0xfffffafc	; <UNPREDICTABLE>
    f9f4:			; <UNDEFINED> instruction: 0xf7f32004
    f9f8:	stmdavs	r3!, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    f9fc:	blne	24db54 <_ZdlPv@@Base+0x23d700>
    fa00:	ldrtmi	r4, [r0], -r2, lsl #12
    fa04:			; <UNDEFINED> instruction: 0xf7ff6013
    fa08:	adcmi	pc, ip, #2000	; 0x7d0
    fa0c:			; <UNDEFINED> instruction: 0x4638d1f2
    fa10:	svclt	0x0000bdf8
    fa14:	andeq	r8, r1, r8, ror r7
    fa18:	andeq	ip, r1, lr, asr #6
    fa1c:	stmdami	r4, {r0, r9, sl, lr}
    fa20:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    fa24:			; <UNDEFINED> instruction: 0xff46f7ff
    fa28:	stmdavs	r0, {r8, ip, sp, pc}
    fa2c:	svclt	0x0000bd08
    fa30:	andeq	ip, r1, sl, lsl r3
    fa34:	mcrne	5, 0, fp, cr2, cr0, {7}
    fa38:			; <UNDEFINED> instruction: 0xf04f4c39
    fa3c:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    fa40:	blle	10acfd4 <_ZdlPv@@Base+0x109cb80>
    fa44:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
    fa48:	andseq	pc, r5, r4, lsl #2
    fa4c:	strbmi	pc, [ip, ip, asr #13]	; <UNPREDICTABLE>
    fa50:	stceq	0, cr15, [sl], {79}	; 0x4f
    fa54:	cdpeq	0, 2, cr15, cr14, cr15, {2}
    fa58:	strpl	pc, [r2], #-2983	; 0xfffff459
    fa5c:	addsmi	r3, r9, #67108864	; 0x4000000
    fa60:	ldrbtcc	pc, [pc], r0, lsl #2	; <UNPREDICTABLE>
    fa64:			; <UNDEFINED> instruction: 0xf800bf08
    fa68:	b	140aa78 <_ZdlPv@@Base+0x13fa624>
    fa6c:	blx	310dc6 <_ZdlPv@@Base+0x300972>
    fa70:			; <UNDEFINED> instruction: 0x46222514
    fa74:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    fa78:	stcpl	8, cr15, [r1], {-0}
    fa7c:	stmdacc	r2, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    fa80:	addsmi	r4, r9, #48, 12	; 0x3000000
    fa84:	stccs	15, cr11, [r0], {216}	; 0xd8
    fa88:	stmdbcs	r0, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    fa8c:	blmi	986ed0 <_ZdlPv@@Base+0x976a7c>
    fa90:	cfldrsvc	mvf4, [sl, #-492]	; 0xfffffe14
    fa94:	teqle	pc, r0, lsr sl	; <UNPREDICTABLE>
    fa98:			; <UNDEFINED> instruction: 0x46193314
    fa9c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    faa0:	rscsle	r2, sl, r0, lsr sl
    faa4:	svclt	0x001c2a2e
    faa8:	andvc	r2, fp, r0, lsl #6
    faac:	ldcllt	0, cr13, [r0]
    fab0:	addsmi	r1, r8, #1200	; 0x4b0
    fab4:	eorscs	fp, r0, #5, 30
    fab8:	movwcs	r2, #768	; 0x300
    fabc:	stccs	8, cr15, [r1], {1}
    fac0:	andvc	fp, fp, ip, lsl #30
    fac4:	stccc	8, cr15, [r1], {1}
    fac8:	vmla.f32	<illegal reg q13.5>, q11, q8
    facc:	ldrcc	r6, [r5], #-1895	; 0xfffff899
    fad0:	strbvs	pc, [r6, -r6, asr #5]!	; <UNPREDICTABLE>
    fad4:	stceq	0, cr15, [sl], {79}	; 0x4f
    fad8:	cdpeq	0, 2, cr15, cr14, cr15, {2}
    fadc:	streq	pc, [r2, #-2951]	; 0xfffff479
    fae0:	movwcc	r1, #6096	; 0x17d0
    fae4:	addmi	r1, fp, #1632	; 0x660
    fae8:			; <UNDEFINED> instruction: 0xf804bf08
    faec:	bl	ff04aafc <_ZdlPv@@Base+0xff03a6a8>
    faf0:	blx	30fd8e <_ZdlPv@@Base+0x2ff93a>
    faf4:			; <UNDEFINED> instruction: 0x46022510
    faf8:	ldreq	pc, [r0, #-453]!	; 0xfffffe3b
    fafc:	stcpl	8, cr15, [r1], {4}
    fb00:	stccc	15, cr11, [r2], {12}
    fb04:	addmi	r4, fp, #52, 12	; 0x3400000
    fb08:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    fb0c:			; <UNDEFINED> instruction: 0x232dd1e6
    fb10:			; <UNDEFINED> instruction: 0xf8041e60
    fb14:	ldr	r3, [r8, r1, lsl #24]!
    fb18:	tsteq	r5, r3, lsl #2	; <UNPREDICTABLE>
    fb1c:	svclt	0x0000e7c2
    fb20:	andeq	ip, r1, lr, lsl #6
    fb24:			; <UNDEFINED> instruction: 0x0001c2bc
    fb28:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
    fb2c:			; <UNDEFINED> instruction: 0x4c19da1c
    fb30:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
    fb34:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
    fb38:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
    fb3c:	blx	fe15cb96 <_ZdlPv@@Base+0xfe14c742>
    fb40:	ldrbne	r2, [sl, r3, lsl #2]
    fb44:	bl	ff0a13cc <_ZdlPv@@Base+0xff090f78>
    fb48:	blx	1905d6 <_ZdlPv@@Base+0x180182>
    fb4c:			; <UNDEFINED> instruction: 0x46133112
    fb50:	eorseq	pc, r0, #1073741872	; 0x40000030
    fb54:	stccs	8, cr15, [r1, #-16]
    fb58:	mvnsle	r2, r0, lsl #22
    fb5c:			; <UNDEFINED> instruction: 0x232d3802
    fb60:	stccc	8, cr15, [r1], {4}
    fb64:			; <UNDEFINED> instruction: 0x4770bc70
    fb68:			; <UNDEFINED> instruction: 0xf64c480b
    fb6c:			; <UNDEFINED> instruction: 0xf6cc44cd
    fb70:	strcs	r4, [sl, #-1228]	; 0xfffffb34
    fb74:	andscc	r4, r4, r8, ror r4
    fb78:	andne	pc, r3, #164, 22	; 0x29000
    fb7c:	blx	151ece <_ZdlPv@@Base+0x141a7a>
    fb80:			; <UNDEFINED> instruction: 0x46133112
    fb84:	eorseq	pc, r0, #1073741824	; 0x40000000
    fb88:	stccs	8, cr15, [r1, #-0]
    fb8c:	mvnsle	r2, r0, lsl #22
    fb90:			; <UNDEFINED> instruction: 0x4770bc70
    fb94:	andeq	ip, r1, sl, lsr #4
    fb98:	strdeq	ip, [r1], -r0
    fb9c:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
    fba0:			; <UNDEFINED> instruction: 0xf64c4479
    fba4:	smlawtcc	ip, sp, r5, r4
    fba8:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
    fbac:	blx	fe9593de <_ZdlPv@@Base+0xfe948f8a>
    fbb0:	strmi	r2, [r4], -r0, lsl #6
    fbb4:	b	13dabe0 <_ZdlPv@@Base+0x13ca78c>
    fbb8:	blx	190b0e <_ZdlPv@@Base+0x1806ba>
    fbbc:			; <UNDEFINED> instruction: 0x46180213
    fbc0:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    fbc4:	stccc	8, cr15, [r1, #-4]
    fbc8:			; <UNDEFINED> instruction: 0x4608d8f1
    fbcc:			; <UNDEFINED> instruction: 0x4770bc70
    fbd0:	andeq	ip, r1, r4, asr #3
    fbd4:	stmib	r0, {r9, sp}^
    fbd8:	ldrbmi	r2, [r0, -r0, lsl #4]!
    fbdc:			; <UNDEFINED> instruction: 0x4604b510
    fbe0:	addcs	r2, r8, r1, lsl r3
    fbe4:			; <UNDEFINED> instruction: 0xf7f36063
    fbe8:	andcs	lr, r0, #156, 20	; 0x9c000
    fbec:	orreq	pc, r8, r0, lsl #2
    fbf0:	stmib	r3, {r0, r1, r9, sl, lr}^
    fbf4:	movwcc	r2, #33280	; 0x8200
    fbf8:			; <UNDEFINED> instruction: 0xd1fa4299
    fbfc:	strtmi	r6, [r0], -r0, lsr #32
    fc00:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    fc04:			; <UNDEFINED> instruction: 0x4605b538
    fc08:	cmplt	fp, r3, asr #16
    fc0c:	stmdavs	fp!, {sl, sp}
    fc10:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    fc14:			; <UNDEFINED> instruction: 0xf7f33401
    fc18:	stmdavs	fp!, {r1, r2, r6, r9, fp, sp, lr, pc}^
    fc1c:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    fc20:	tstlt	r8, r8, lsr #16
    fc24:	b	ff8cdbf8 <_ZdlPv@@Base+0xff8bd7a4>
    fc28:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    fc2c:	svcmi	0x00f0e92d
    fc30:	addlt	r4, r3, r1, lsl #13
    fc34:			; <UNDEFINED> instruction: 0x460e4692
    fc38:	subsle	r2, r9, r0, lsl #18
    fc3c:			; <UNDEFINED> instruction: 0xf0004630
    fc40:			; <UNDEFINED> instruction: 0xf8d9fd31
    fc44:	strbmi	r8, [r1], -r4
    fc48:			; <UNDEFINED> instruction: 0xf7f39001
    fc4c:			; <UNDEFINED> instruction: 0xf8d9ea3e
    fc50:			; <UNDEFINED> instruction: 0xf8555000
    fc54:	sbceq	fp, sl, r1, lsr r0
    fc58:	strmi	r1, [ip], -pc, lsr #17
    fc5c:	svceq	0x0000f1bb
    fc60:	ands	sp, r7, r9, lsl #2
    fc64:	ldrbtcc	pc, [pc], #264	; fc6c <__printf_chk@plt+0xc8a4>	; <UNPREDICTABLE>
    fc68:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    fc6c:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    fc70:	svceq	0x0000f1bb
    fc74:	ldrtmi	sp, [r1], -lr
    fc78:			; <UNDEFINED> instruction: 0xf7f34658
    fc7c:	orrlt	lr, r8, #59392	; 0xe800
    fc80:	rscle	r2, pc, r0, lsl #24
    fc84:			; <UNDEFINED> instruction: 0xf8553c01
    fc88:	rsceq	fp, r2, r4, lsr r0
    fc8c:			; <UNDEFINED> instruction: 0xf1bb18af
    fc90:	mvnsle	r0, r0, lsl #30
    fc94:	svceq	0x0000f1ba
    fc98:	addshi	pc, ip, r0
    fc9c:	ldrdcc	pc, [r8], -r9
    fca0:	svceq	0x0083ebb8
    fca4:	ldrmi	fp, [r4], -r8, lsl #31
    fca8:	ldrtmi	sp, [r0], -r8, lsr #18
    fcac:	b	ffecdc80 <_ZdlPv@@Base+0xffebd82c>
    fcb0:	andls	r1, r1, #16896	; 0x4200
    fcb4:			; <UNDEFINED> instruction: 0xf7f34610
    fcb8:	bls	8a880 <_ZdlPv@@Base+0x7a42c>
    fcbc:			; <UNDEFINED> instruction: 0x46834631
    fcc0:	b	ff7cdc94 <_ZdlPv@@Base+0xff7bd840>
    fcc4:	ldrdne	pc, [r0], -r9
    fcc8:	ldrdcs	pc, [r8], -r9
    fccc:			; <UNDEFINED> instruction: 0xf8411908
    fcd0:	andcc	fp, r1, #4
    fcd4:	andge	pc, r4, r0, asr #17
    fcd8:	andcs	pc, r8, r9, asr #17
    fcdc:	andlt	r4, r3, r8, asr r6
    fce0:	svchi	0x00f0e8bd
    fce4:			; <UNDEFINED> instruction: 0xf8c74658
    fce8:	andlt	sl, r3, r4
    fcec:	svchi	0x00f0e8bd
    fcf0:	eorcs	r4, r8, r9, lsr r9
    fcf4:			; <UNDEFINED> instruction: 0xf7fb4479
    fcf8:			; <UNDEFINED> instruction: 0xe79ffcdb
    fcfc:			; <UNDEFINED> instruction: 0xf0004640
    fd00:			; <UNDEFINED> instruction: 0xf1b0fcef
    fd04:	strmi	r5, [r4], -r0, lsl #31
    fd08:	andeq	pc, r4, r9, asr #17
    fd0c:	sbceq	fp, r0, r4, lsr pc
    fd10:	rscscc	pc, pc, pc, asr #32
    fd14:	b	14dce8 <_ZdlPv@@Base+0x13d894>
    fd18:	svclt	0x00581e62
    fd1c:	strmi	r2, [r7], -r0, lsl #2
    fd20:			; <UNDEFINED> instruction: 0x4603bf58
    fd24:	bcc	84d44 <_ZdlPv@@Base+0x748f0>
    fd28:	smlabtne	r0, r3, r9, lr
    fd2c:			; <UNDEFINED> instruction: 0xf1031c50
    fd30:	mvnsle	r0, r8, lsl #6
    fd34:	andvc	pc, r0, r9, asr #17
    fd38:	svceq	0x0000f1b8
    fd3c:	bl	183df8 <_ZdlPv@@Base+0x1739a4>
    fd40:	strtmi	r0, [ip], -r8, asr #17
    fd44:			; <UNDEFINED> instruction: 0xf7f3e004
    fd48:	strcc	lr, [r8], #-2478	; 0xfffff652
    fd4c:	eorle	r4, r2, r0, lsr #11
    fd50:	stmdacs	r0, {r5, fp, sp, lr}
    fd54:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    fd58:	rscsle	r2, r4, r0, lsl #22
    fd5c:	stc2	0, cr15, [r2]
    fd60:	ldrdvc	pc, [r4], -r9
    fd64:			; <UNDEFINED> instruction: 0xf7f34639
    fd68:			; <UNDEFINED> instruction: 0xf8d9e9b0
    fd6c:			; <UNDEFINED> instruction: 0xf8522000
    fd70:	bl	9be3c <_ZdlPv@@Base+0x8b9e8>
    fd74:	teqlt	fp, r1, asr #1
    fd78:	vsubne.f64	d27, d9, d1
    fd7c:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    fd80:	sbceq	lr, r1, r2, lsl #22
    fd84:	mvnsle	r2, r0, lsl #22
    fd88:	movwcs	lr, #2516	; 0x9d4
    fd8c:	strmi	r3, [r0, #1032]!	; 0x408
    fd90:	movwcs	lr, #2496	; 0x9c0
    fd94:			; <UNDEFINED> instruction: 0xf8d9d1dc
    fd98:			; <UNDEFINED> instruction: 0xf8d97000
    fd9c:	stmdals	r1, {r2, pc}
    fda0:			; <UNDEFINED> instruction: 0xf7f34641
    fda4:			; <UNDEFINED> instruction: 0xf857e992
    fda8:	sbceq	r3, ip, r1, lsr r0
    fdac:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    fdb0:	mvnscc	pc, r8, lsl #2
    fdb4:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    fdb8:	blcs	100f0 <__printf_chk@plt+0xcd28>
    fdbc:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    fdc0:	svcge	0x0073f43f
    fdc4:			; <UNDEFINED> instruction: 0xf7f34628
    fdc8:			; <UNDEFINED> instruction: 0xe76eea12
    fdcc:	ldrb	r3, [r5, r1, lsl #18]
    fdd0:	strb	r3, [pc, r1, lsl #18]!
    fdd4:			; <UNDEFINED> instruction: 0xe78146d3
    fdd8:	andeq	r6, r0, r8, asr r6
    fddc:	mvnsmi	lr, sp, lsr #18
    fde0:	strmi	r4, [lr], -r4, lsl #12
    fde4:	ldrtmi	fp, [r0], -r1, asr #6
    fde8:	mrrc2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
    fdec:	ldrdhi	pc, [r4], -r4
    fdf0:			; <UNDEFINED> instruction: 0xf7f34641
    fdf4:	stmdavs	r5!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    fdf8:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    fdfc:	strbeq	lr, [r1, r5, lsl #22]
    fe00:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    fe04:			; <UNDEFINED> instruction: 0xf108e013
    fe08:			; <UNDEFINED> instruction: 0xf85534ff
    fe0c:	bl	14fee4 <_ZdlPv@@Base+0x13fa90>
    fe10:	smulbtlt	r0, r4, r7
    fe14:			; <UNDEFINED> instruction: 0xf7f34631
    fe18:	cmplt	r0, ip, ror #20
    fe1c:	rscsle	r2, r2, r0, lsl #24
    fe20:			; <UNDEFINED> instruction: 0xf8553c01
    fe24:	bl	14fefc <_ZdlPv@@Base+0x13faa8>
    fe28:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    fe2c:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    fe30:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    fe34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    fe38:	eorcs	r4, r8, r2, lsl #18
    fe3c:			; <UNDEFINED> instruction: 0xf7fb4479
    fe40:			; <UNDEFINED> instruction: 0xe7d0fc37
    fe44:	andeq	r6, r0, r0, lsl r5
    fe48:	ldrbmi	lr, [r0, sp, lsr #18]!
    fe4c:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    fe50:	cmnlt	r7, #4, 12	; 0x400000
    fe54:			; <UNDEFINED> instruction: 0xf0004638
    fe58:			; <UNDEFINED> instruction: 0xf8d4fc25
    fe5c:	strbmi	r8, [r1], -r4
    fe60:	ldmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fe64:			; <UNDEFINED> instruction: 0xf8566826
    fe68:	bl	1a3f34 <_ZdlPv@@Base+0x193ae0>
    fe6c:	strmi	r0, [ip], -r1, asr #21
    fe70:	ands	fp, r4, sp, lsr r9
    fe74:	ldrbtcc	pc, [pc], #264	; fe7c <__printf_chk@plt+0xcab4>	; <UNPREDICTABLE>
    fe78:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    fe7c:	beq	ff14aa9c <_ZdlPv@@Base+0xff13a648>
    fe80:	ldrtmi	fp, [r9], -sp, ror #2
    fe84:			; <UNDEFINED> instruction: 0xf7f34628
    fe88:	cmplt	r8, r4, lsr sl
    fe8c:	rscsle	r2, r1, r0, lsl #24
    fe90:			; <UNDEFINED> instruction: 0xf8563c01
    fe94:	bl	1a3f6c <_ZdlPv@@Base+0x193b18>
    fe98:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    fe9c:			; <UNDEFINED> instruction: 0x4628d1f1
    fea0:			; <UNDEFINED> instruction: 0x87f0e8bd
    fea4:	andpl	pc, r0, r9, asr #17
    fea8:	ldrdpl	pc, [r4], -sl
    feac:	pop	{r3, r5, r9, sl, lr}
    feb0:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    feb4:	ldrbtmi	r2, [r9], #-40	; 0xffffffd8
    feb8:	blx	ffecdeae <_ZdlPv@@Base+0xffebda5a>
    febc:	svclt	0x0000e7ca
    fec0:	muleq	r0, r6, r4
    fec4:	stmib	r0, {r9, sp}^
    fec8:	ldrbmi	r1, [r0, -r0, lsl #4]!
    fecc:			; <UNDEFINED> instruction: 0x4606b4f0
    fed0:	ldmdavs	r3!, {fp, sp, lr}^
    fed4:			; <UNDEFINED> instruction: 0x0700e9d0
    fed8:	svclt	0x003842bb
    fedc:	strbeq	lr, [r3, #2816]	; 0xb00
    fee0:	ands	sp, r0, r5, lsl #6
    fee4:			; <UNDEFINED> instruction: 0xf105429f
    fee8:	rsbsvs	r0, r3, r8, lsl #10
    feec:			; <UNDEFINED> instruction: 0xf850d00b
    fef0:	movwcc	r4, #4147	; 0x1033
    fef4:	rscsle	r2, r5, r0, lsl #24
    fef8:	andcs	r6, r1, sp, ror #16
    fefc:	andsvs	r6, r5, ip
    ff00:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    ff04:	andcs	r4, r0, r0, ror r7
    ff08:			; <UNDEFINED> instruction: 0x4770bcf0
    ff0c:	mvnscc	pc, pc, asr #32
    ff10:	stmib	r0, {r9, sp}^
    ff14:	ldrbmi	r1, [r0, -r0, lsl #4]!
    ff18:			; <UNDEFINED> instruction: 0x4605b538
    ff1c:	addcs	r2, r8, r1, lsl r3
    ff20:			; <UNDEFINED> instruction: 0xf7f3606b
    ff24:			; <UNDEFINED> instruction: 0xf04fe8fe
    ff28:	andcs	r3, r0, #-1073741761	; 0xc000003f
    ff2c:	streq	pc, [r8], #256	; 0x100
    ff30:	stmib	r3, {r0, r1, r9, sl, lr}^
    ff34:	movwcc	r1, #33280	; 0x8200
    ff38:			; <UNDEFINED> instruction: 0xd1fa429c
    ff3c:	strtmi	r6, [r8], -r8, lsr #32
    ff40:	ldclt	0, cr6, [r8, #-680]!	; 0xfffffd58
    ff44:	ldrdcs	lr, [r0, -r0]
    ff48:			; <UNDEFINED> instruction: 0x4605b538
    ff4c:	strcs	fp, [r0], #-345	; 0xfffffea7
    ff50:	biceq	lr, r4, #2048	; 0x800
    ff54:	ldmdavs	r8, {r0, sl, ip, sp}^
    ff58:			; <UNDEFINED> instruction: 0xf7f3b118
    ff5c:	ldmib	r5, {r3, r6, r8, fp, sp, lr, pc}^
    ff60:	adcmi	r2, r1, #0, 2
    ff64:			; <UNDEFINED> instruction: 0xb112d8f4
    ff68:			; <UNDEFINED> instruction: 0xf7f34610
    ff6c:	strtmi	lr, [r8], -r0, asr #18
    ff70:	svclt	0x0000bd38
    ff74:			; <UNDEFINED> instruction: 0x4604b510
    ff78:	addvs	pc, r2, r0, lsl #10
    ff7c:			; <UNDEFINED> instruction: 0xffe2f7ff
    ff80:			; <UNDEFINED> instruction: 0xf7ff1d20
    ff84:			; <UNDEFINED> instruction: 0x4620fe3f
    ff88:	svclt	0x0000bd10
    ff8c:	svcmi	0x00f0e92d
    ff90:	addlt	r1, r3, lr, lsl #28
    ff94:	ldrmi	r4, [r7], -r1, lsl #13
    ff98:			; <UNDEFINED> instruction: 0xf8d9db3d
    ff9c:	ldrtmi	r8, [r0], -r4
    ffa0:			; <UNDEFINED> instruction: 0xf7f34641
    ffa4:			; <UNDEFINED> instruction: 0xf8d9e892
    ffa8:			; <UNDEFINED> instruction: 0xf8555000
    ffac:	sbceq	r3, ip, r1, lsr r0
    ffb0:	blcs	16460 <_ZdlPv@@Base+0x600c>
    ffb4:	ands	sp, r2, r8, lsl #20
    ffb8:	mvnscc	pc, r8, lsl #2
    ffbc:	eorscc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    ffc0:	stmdbne	sl!, {r2, r3, r6, r7}
    ffc4:	blle	29abcc <_ZdlPv@@Base+0x28a778>
    ffc8:	mulsle	r9, lr, r2
    ffcc:	rscsle	r2, r3, r0, lsl #18
    ffd0:			; <UNDEFINED> instruction: 0xf8553901
    ffd4:	sbceq	r3, ip, r1, lsr r0
    ffd8:	blcs	16488 <_ZdlPv@@Base+0x6034>
    ffdc:	strdlt	sp, [r7, #-164]!	; 0xffffff5c
    ffe0:	ldrdcc	pc, [r8], -r9
    ffe4:	subeq	lr, r3, #3072	; 0xc00
    ffe8:	svceq	0x0048ebb2
    ffec:	stmdbne	sl!, {r0, r3, r4, r9, ip, lr, pc}
    fff0:	movwcc	r5, #4398	; 0x112e
    fff4:			; <UNDEFINED> instruction: 0xf8c96057
    fff8:	andlt	r3, r3, r8
    fffc:	svchi	0x00f0e8bd
   10000:			; <UNDEFINED> instruction: 0xb1206850
   10004:	ldm	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10008:	ldrdpl	pc, [r0], -r9
   1000c:	subsvs	r1, r7, sl, lsr #18
   10010:	pop	{r0, r1, ip, sp, pc}
   10014:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10018:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
   1001c:	blx	124e012 <_ZdlPv@@Base+0x123dbbe>
   10020:			; <UNDEFINED> instruction: 0x4640e7bb
   10024:	blx	174c02e <_ZdlPv@@Base+0x173bbda>
   10028:	svcpl	0x0080f1b0
   1002c:			; <UNDEFINED> instruction: 0xf8c94604
   10030:	svclt	0x00340004
   10034:			; <UNDEFINED> instruction: 0xf04f00c0
   10038:			; <UNDEFINED> instruction: 0xf7f330ff
   1003c:	mcrne	8, 3, lr, cr2, cr2, {3}
   10040:	tstcs	r0, r8, asr pc
   10044:	svclt	0x005c4682
   10048:			; <UNDEFINED> instruction: 0xf04f4603
   1004c:	strle	r3, [r6], #-255	; 0xffffff01
   10050:	stmib	r3, {r0, r9, fp, ip, sp}^
   10054:	ldfnee	f0, [r4], {-0}
   10058:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   1005c:	bl	184844 <_ZdlPv@@Base+0x1743f0>
   10060:			; <UNDEFINED> instruction: 0xf8d904c8
   10064:			; <UNDEFINED> instruction: 0xf1053004
   10068:	strcc	r0, [r4], #-2820	; 0xfffff4fc
   1006c:	andge	pc, r0, r9, asr #17
   10070:	svceq	0x0000f1b8
   10074:	eor	sp, r8, r4, lsl #2
   10078:	bleq	24c4ac <_ZdlPv@@Base+0x23c058>
   1007c:	eorle	r4, r4, r3, lsr #11
   10080:	stchi	8, cr15, [r4], {91}	; 0x5b
   10084:	svceq	0x0000f1b8
   10088:			; <UNDEFINED> instruction: 0xf8dbdbf6
   1008c:	andls	r2, r0, #0
   10090:	rscsle	r2, r1, r0, lsl #20
   10094:			; <UNDEFINED> instruction: 0x46404619
   10098:			; <UNDEFINED> instruction: 0xf7f39301
   1009c:	ldmib	sp, {r1, r2, r4, fp, sp, lr, pc}^
   100a0:			; <UNDEFINED> instruction: 0xf85a2300
   100a4:	bl	290170 <_ZdlPv@@Base+0x27fd1c>
   100a8:	stmdacs	r0, {r0, r6, r7, sl, fp}
   100ac:	bllt	e86cd0 <_ZdlPv@@Base+0xe7687c>
   100b0:			; <UNDEFINED> instruction: 0xf85a1e59
   100b4:	bl	290180 <_ZdlPv@@Base+0x27fd2c>
   100b8:	stmdacs	r0, {r0, r6, r7, sl, fp}
   100bc:			; <UNDEFINED> instruction: 0xf10bdaf7
   100c0:	stmib	ip, {r3, r8, r9, fp}^
   100c4:	strmi	r8, [r3, #512]!	; 0x200
   100c8:			; <UNDEFINED> instruction: 0x4619d1da
   100cc:	movwls	r4, #1584	; 0x630
   100d0:	svc	0x00faf7f2
   100d4:			; <UNDEFINED> instruction: 0xf85a9b00
   100d8:	sbceq	r2, ip, r1, lsr r0
   100dc:	blle	19a8e4 <_ZdlPv@@Base+0x18a490>
   100e0:	vnmlsne.f16	s23, s19, s2	; <UNPREDICTABLE>
   100e4:	eorscs	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   100e8:	bcs	10420 <_Znwj@@Base+0x14>
   100ec:	ldrshlt	sp, [sp, #-168]	; 0xffffff58
   100f0:			; <UNDEFINED> instruction: 0xf7f34628
   100f4:			; <UNDEFINED> instruction: 0xf8d9e87c
   100f8:			; <UNDEFINED> instruction: 0xf8d95000
   100fc:	ldrb	r3, [r6, -r8]!
   10100:	ldrb	r3, [r6, r1, lsl #18]
   10104:	strb	r3, [sp, r1, lsl #18]!
   10108:	ldrdcc	pc, [r8], -r9
   1010c:			; <UNDEFINED> instruction: 0xe76e4655
   10110:	andeq	r6, r0, r2, lsr r3
   10114:	cfrshl64ne	mvdx12, mvdx0, fp
   10118:	blle	8a1938 <_ZdlPv@@Base+0x8914e4>
   1011c:			; <UNDEFINED> instruction: 0x46206875
   10120:			; <UNDEFINED> instruction: 0xf7f24629
   10124:	ldmdavs	r2!, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   10128:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1012c:	sbceq	lr, r1, r2, lsl #22
   10130:	ble	1dad38 <_ZdlPv@@Base+0x1ca8e4>
   10134:	mcrne	0, 3, lr, cr9, cr1, {0}
   10138:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   1013c:	sbceq	lr, r1, r2, lsl #22
   10140:	blle	29ad48 <_ZdlPv@@Base+0x28a8f4>
   10144:	mulle	sl, ip, r2
   10148:	rscsle	r2, r4, r0, lsl #18
   1014c:			; <UNDEFINED> instruction: 0xf8523901
   10150:	bl	9c21c <_ZdlPv@@Base+0x8bdc8>
   10154:	blcs	10460 <_ZdlPv@@Base+0xc>
   10158:	strdcs	sp, [r0], -r4
   1015c:	stmdavs	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   10160:	stmdbmi	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   10164:	ldrbtmi	r2, [r9], #-44	; 0xffffffd4
   10168:	blx	fe8ce15c <_ZdlPv@@Base+0xfe8bdd08>
   1016c:	svclt	0x0000e7d6
   10170:	andeq	r6, r0, r6, ror #3
   10174:	stmib	r0, {r9, sp}^
   10178:	ldrbmi	r1, [r0, -r0, lsl #4]!
   1017c:			; <UNDEFINED> instruction: 0x4605b470
   10180:	movwmi	lr, #2512	; 0x9d0
   10184:	ldrdvs	lr, [r0], -r4
   10188:	stmdale	r3, {r3, r4, r7, r9, lr}
   1018c:	addmi	lr, r3, #18
   10190:	andle	r6, pc, fp, rrx
   10194:	eorsmi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   10198:	stccs	3, cr3, [r0], {1}
   1019c:	strdvs	sp, [ip], -r7
   101a0:	stmdavs	fp!, {r0, sp}^
   101a4:	bl	196210 <_ZdlPv@@Base+0x185dbc>
   101a8:	ldmdavs	r3!, {r0, r1, r6, r7, r9, sl}^
   101ac:	rsbvs	r6, r9, r3, lsl r0
   101b0:			; <UNDEFINED> instruction: 0x4770bc70
   101b4:	ldcllt	0, cr2, [r0], #-0
   101b8:	svclt	0x00004770
   101bc:			; <UNDEFINED> instruction: 0x4605b538
   101c0:	strmi	r2, [r4], -r0, lsl #6
   101c4:	blcc	14e2e0 <_ZdlPv@@Base+0x13de8c>
   101c8:			; <UNDEFINED> instruction: 0xf7ff4628
   101cc:			; <UNDEFINED> instruction: 0xf504fd07
   101d0:			; <UNDEFINED> instruction: 0xf7ff6082
   101d4:			; <UNDEFINED> instruction: 0xf104fea1
   101d8:	vcgt.s8	d0, d4, d12
   101dc:	andcs	r4, r0, #12, 2
   101e0:	svccs	0x0004f843
   101e4:	mvnsle	r4, fp, lsl #5
   101e8:	orrvs	pc, r3, #4, 10	; 0x1000000
   101ec:	tsteq	r8, r4, lsl #12	; <UNPREDICTABLE>
   101f0:			; <UNDEFINED> instruction: 0xf8432200
   101f4:	addmi	r2, fp, #4, 30
   101f8:			; <UNDEFINED> instruction: 0x4620d1fb
   101fc:			; <UNDEFINED> instruction: 0x4628bd38
   10200:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   10204:	svc	0x00caf7f2
   10208:	ldrblt	r4, [r0, #-2588]!	; 0xfffff5e4
   1020c:	streq	lr, [r1], r0, lsl #22
   10210:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   10214:	addlt	r6, r4, r5, lsr r9
   10218:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1021c:			; <UNDEFINED> instruction: 0xf04f9303
   10220:	cmplt	r5, r0, lsl #6
   10224:	blmi	5a2a88 <_ZdlPv@@Base+0x592634>
   10228:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1022c:	blls	ea29c <_ZdlPv@@Base+0xd9e48>
   10230:	qsuble	r4, sl, r1
   10234:	andlt	r4, r4, r8, lsr #12
   10238:			; <UNDEFINED> instruction: 0x4604bd70
   1023c:			; <UNDEFINED> instruction: 0xf6464608
   10240:	vqdmlal.s<illegal width 8>	q8, d7, d3[4]
   10244:	movwls	r2, #4961	; 0x1361
   10248:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   1024c:	strmi	r2, [r1], -r4, lsl #4
   10250:			; <UNDEFINED> instruction: 0xf7f2a802
   10254:			; <UNDEFINED> instruction: 0x200cefb2
   10258:			; <UNDEFINED> instruction: 0xf8d8f000
   1025c:			; <UNDEFINED> instruction: 0xf04f6823
   10260:			; <UNDEFINED> instruction: 0x460532ff
   10264:	rsbvs	sl, sl, r1, lsl #16
   10268:	eorvs	r1, fp, sl, asr ip
   1026c:			; <UNDEFINED> instruction: 0xf0006022
   10270:	teqvs	r5, fp, lsr #31	; <UNPREDICTABLE>
   10274:	ldrb	r6, [r5, r8, lsr #1]
   10278:	svc	0x008af7f2
   1027c:	andeq	r7, r1, sl, ror #23
   10280:	andeq	r0, r0, ip, lsr r1
   10284:	ldrdeq	r7, [r1], -r4
   10288:	ldrblt	r2, [r8, #2303]!	; 0x8ff
   1028c:	stmdale	r9, {r2, r9, sl, lr}
   10290:			; <UNDEFINED> instruction: 0xf5004f19
   10294:	ldrbtmi	r7, [pc], #-1411	; 1029c <__printf_chk@plt+0xced4>
   10298:	streq	lr, [r5, #2823]	; 0xb07
   1029c:	mvnlt	r6, lr, ror #16
   102a0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   102a4:			; <UNDEFINED> instruction: 0x46014d15
   102a8:			; <UNDEFINED> instruction: 0xf505447d
   102ac:	ldrtmi	r6, [r8], -r2, lsl #15
   102b0:			; <UNDEFINED> instruction: 0xff30f7ff
   102b4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   102b8:	strdcs	sp, [ip], -r2
   102bc:	svc	0x0030f7f2
   102c0:	andcs	r6, r0, #2818048	; 0x2b0000
   102c4:	strmi	r4, [r6], -r1, lsr #12
   102c8:	eorsvs	r6, r3, r4, asr #32
   102cc:	adcsvs	r4, r2, r8, lsr r6
   102d0:	movwcc	r4, #5682	; 0x1632
   102d4:			; <UNDEFINED> instruction: 0xf7ff602b
   102d8:	ubfx	pc, r9, #28, #2
   102dc:			; <UNDEFINED> instruction: 0xf000200c
   102e0:	ldmdavs	fp!, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   102e4:	ldfnee	f2, [sl], {-0}
   102e8:			; <UNDEFINED> instruction: 0x4606603a
   102ec:	rsbvs	r6, r8, r4, asr #32
   102f0:	andvs	r6, r3, r1, lsl #1
   102f4:	svclt	0x0000e7d4
   102f8:	strdeq	fp, [r1], -lr
   102fc:	andeq	fp, r1, ip, ror #21
   10300:	blmi	d22bd4 <_ZdlPv@@Base+0xd12780>
   10304:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   10308:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1030c:	ldmdavs	fp, {r2, r9, sl, lr}
   10310:			; <UNDEFINED> instruction: 0xf04f9303
   10314:	tstlt	r8, r0, lsl #6
   10318:			; <UNDEFINED> instruction: 0xf0117801
   1031c:	ldrdle	r0, [r5, -pc]
   10320:	addscs	r4, r6, sp, lsr #18
   10324:			; <UNDEFINED> instruction: 0xf7fb4479
   10328:	stmdavc	r1!, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
   1032c:	ldmdblt	fp!, {r0, r1, r5, r6, fp, ip, sp, lr}^
   10330:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   10334:			; <UNDEFINED> instruction: 0xff68f7ff
   10338:	bmi	a61b50 <_ZdlPv@@Base+0xa516fc>
   1033c:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   10340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10344:	subsmi	r9, sl, r3, lsl #22
   10348:			; <UNDEFINED> instruction: 0x4620d13f
   1034c:	ldcllt	0, cr11, [r0, #-16]!
   10350:	svclt	0x00082b68
   10354:	strls	r2, [r1], #-2403	; 0xfffff69d
   10358:	stcmi	0, cr13, [r2, #-108]!	; 0xffffff94
   1035c:	ldrbtmi	sl, [sp], #-2305	; 0xfffff6ff
   10360:	ldrtmi	r1, [r0], -lr, lsr #26
   10364:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   10368:	stmdacs	r0, {r2, r9, sl, lr}
   1036c:	andcs	sp, ip, r5, ror #3
   10370:	mrc	7, 6, APSR_nzcv, cr6, cr2, {7}
   10374:			; <UNDEFINED> instruction: 0xf04f682b
   10378:	stmdbls	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1037c:	ldrtmi	r4, [r0], -r4, lsl #12
   10380:	strtmi	r6, [r2], -r2, rrx
   10384:	movwcc	r6, #4131	; 0x1023
   10388:			; <UNDEFINED> instruction: 0xf7ff602b
   1038c:	adcvs	pc, r0, pc, asr #24
   10390:	stmiavc	r3!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   10394:	mvnle	r2, r1, ror #22
   10398:	blcs	1cae72c <_ZdlPv@@Base+0x1c9e2d8>
   1039c:	andcs	sp, sl, #1073741879	; 0x40000037
   103a0:	stmdbge	r2, {r5, r8, sl, fp, ip}
   103a4:	mrc	7, 3, APSR_nzcv, cr6, cr2, {7}
   103a8:	andcc	lr, r1, #3620864	; 0x374000
   103ac:	addsmi	r3, sl, #4, 6	; 0x10000000
   103b0:	ldmdavc	r3, {r0, r1, r4, r6, r7, ip, lr, pc}
   103b4:	bicsle	r2, r0, r0, lsl #22
   103b8:	stmiale	lr, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
   103bc:	stmdami	sl, {r0, r6, r7, r9, ip, sp, pc}
   103c0:			; <UNDEFINED> instruction: 0xf7ff4478
   103c4:	strmi	pc, [r4], -r1, lsr #30
   103c8:			; <UNDEFINED> instruction: 0xf7f2e7b7
   103cc:	svclt	0x0000eee2
   103d0:	strdeq	r7, [r1], -r8
   103d4:	andeq	r0, r0, ip, lsr r1
   103d8:	andeq	r6, r0, r8, lsr #32
   103dc:	andeq	fp, r1, r2, ror #20
   103e0:			; <UNDEFINED> instruction: 0x00017abe
   103e4:	andeq	fp, r1, r6, lsr sl
   103e8:	ldrdeq	fp, [r1], -r4
   103ec:	ldrbmi	r6, [r0, -r0, lsl #17]!
   103f0:	addlt	fp, r3, r0, lsl #10
   103f4:			; <UNDEFINED> instruction: 0xf7f29001
   103f8:	stmdbls	r1, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   103fc:	andcs	r4, r2, r2, lsl #12
   10400:			; <UNDEFINED> instruction: 0xf85db003
   10404:			; <UNDEFINED> instruction: 0xf7f2eb04
   10408:	svclt	0x0000bf5f

0001040c <_Znwj@@Base>:
   1040c:	cmp	r0, #1
   1040e:	push	{r3, lr}
   10410:	it	cc
   10412:	movcc	r0, #1
   10414:	blx	3298 <malloc@plt>
   10418:	ldr	r3, [pc, #40]	; (10444 <_Znwj@@Base+0x38>)
   1041a:	add	r3, pc
   1041c:	cbz	r0, 10420 <_Znwj@@Base+0x14>
   1041e:	pop	{r3, pc}
   10420:	ldr	r2, [pc, #36]	; (10448 <_Znwj@@Base+0x3c>)
   10422:	ldr	r3, [r3, r2]
   10424:	ldr	r0, [r3, #0]
   10426:	cbz	r0, 10434 <_Znwj@@Base+0x28>
   10428:	bl	103f0 <__printf_chk@plt+0xd028>
   1042c:	ldr	r0, [pc, #28]	; (1044c <_Znwj@@Base+0x40>)
   1042e:	add	r0, pc
   10430:	bl	103f0 <__printf_chk@plt+0xd028>
   10434:	ldr	r0, [pc, #24]	; (10450 <_Znwj@@Base+0x44>)
   10436:	add	r0, pc
   10438:	bl	103f0 <__printf_chk@plt+0xd028>
   1043c:	mov.w	r0, #4294967295	; 0xffffffff
   10440:	blx	32e4 <_exit@plt>
   10444:	ldrb	r2, [r4, #7]
   10446:	movs	r1, r0
   10448:	lsls	r4, r5, #5
   1044a:	movs	r0, r0
   1044c:	ldrsh	r6, [r0, r5]
   1044e:	movs	r0, r0
   10450:	ldrsh	r2, [r0, r5]
	...

00010454 <_ZdlPv@@Base>:
   10454:	cbz	r0, 1045a <_ZdlPv@@Base+0x6>
   10456:	b.w	30a0 <free@plt>
   1045a:	bx	lr
   1045c:	cbz	r0, 10462 <_ZdlPv@@Base+0xe>
   1045e:	b.w	30a0 <free@plt>
   10462:	bx	lr
   10464:	movs	r0, r0
   10466:	movs	r0, r0
   10468:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1046c:	movs	r5, #24
   1046e:	ldr	r4, [pc, #120]	; (104e8 <_ZdlPv@@Base+0x94>)
   10470:	mov	r7, r0
   10472:	vpush	{d8}
   10476:	mov	r6, r3
   10478:	add	r4, pc
   1047a:	mov.w	r9, #48	; 0x30
   1047e:	mov.w	r8, #0
   10482:	vldr	d8, [pc, #92]	; 104e0 <_ZdlPv@@Base+0x8c>
   10486:	mla	r5, r5, r1, r4
   1048a:	mov	r4, r2
   1048c:	movs	r0, #3
   1048e:	adds	r5, #24
   10490:	blx	3120 <_Znaj@plt+0x4>
   10494:	vmov	s13, r6
   10498:	vmov	s15, r4
   1049c:	add.w	r2, r9, #1
   104a0:	vcvt.f64.s32	d5, s13
   104a4:	add.w	r3, r4, r4, lsr #31
   104a8:	mov	r4, r6
   104aa:	asrs	r6, r3, #1
   104ac:	vcvt.f64.s32	d7, s15
   104b0:	vdiv.f64	d6, d7, d8
   104b4:	vdiv.f64	d7, d5, d8
   104b8:	strb.w	r9, [r0, #1]
   104bc:	uxtb.w	r9, r2
   104c0:	str.w	r0, [r5, #-24]
   104c4:	cmp.w	r9, #56	; 0x38
   104c8:	strb	r7, [r0, #0]
   104ca:	strb.w	r8, [r0, #2]
   104ce:	vstr	d6, [r5, #-16]
   104d2:	vstr	d7, [r5, #-8]
   104d6:	bne.n	1048c <_ZdlPv@@Base+0x38>
   104d8:	vpop	{d8}
   104dc:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   104e0:	str	r6, [r4, #100]	; 0x64
   104e2:	str	r6, [r4, #100]	; 0x64
   104e4:	str	r6, [r4, #100]	; 0x64
   104e6:	ands	r1, r7
   104e8:	stmia	r1!, {r2, r3, r4, r5}
   104ea:	movs	r1, r0
   104ec:	push	{r4, r5, lr}
   104ee:	mov	r5, r1
   104f0:	vpush	{d8-d9}
   104f4:	vmov.f64	d9, d0
   104f8:	sub	sp, #12
   104fa:	str	r0, [sp, #4]
   104fc:	vmov.f64	d8, d1
   10500:	blx	32a4 <strlen@plt>
   10504:	adds	r0, #1
   10506:	blx	3120 <_Znaj@plt+0x4>
   1050a:	ldr	r1, [sp, #4]
   1050c:	mov	r4, r0
   1050e:	blx	3168 <strcpy@plt>
   10512:	movs	r3, #24
   10514:	ldr	r2, [pc, #24]	; (10530 <_ZdlPv@@Base+0xdc>)
   10516:	mul.w	r1, r3, r5
   1051a:	add	r2, pc
   1051c:	adds	r3, r2, r1
   1051e:	str	r4, [r2, r1]
   10520:	vstr	d9, [r3, #8]
   10524:	vstr	d8, [r3, #16]
   10528:	add	sp, #12
   1052a:	vpop	{d8-d9}
   1052e:	pop	{r4, r5, pc}
   10530:	stmia	r0!, {r1, r3, r4, r7}
   10532:	movs	r1, r0
   10534:	push	{r3, r4, r5, lr}
   10536:	movw	r2, #1189	; 0x4a5
   1053a:	vpush	{d8-d11}
   1053e:	movw	r3, #841	; 0x349
   10542:	ldr	r4, [pc, #276]	; (10658 <_ZdlPv@@Base+0x204>)
   10544:	movs	r1, #0
   10546:	movs	r0, #97	; 0x61
   10548:	movs	r5, #1
   1054a:	vmov.f64	d8, #33	; 0x41080000  8.5
   1054e:	add	r4, pc
   10550:	str.w	r5, [r4, #984]	; 0x3d8
   10554:	bl	10468 <_ZdlPv@@Base+0x14>
   10558:	mov.w	r3, #1000	; 0x3e8
   1055c:	movw	r2, #1414	; 0x586
   10560:	movs	r1, #8
   10562:	movs	r0, #98	; 0x62
   10564:	bl	10468 <_ZdlPv@@Base+0x14>
   10568:	movw	r3, #917	; 0x395
   1056c:	movw	r2, #1297	; 0x511
   10570:	movs	r1, #16
   10572:	movs	r0, #99	; 0x63
   10574:	bl	10468 <_ZdlPv@@Base+0x14>
   10578:	movw	r3, #771	; 0x303
   1057c:	movw	r2, #1090	; 0x442
   10580:	movs	r1, #24
   10582:	vmov.f64	d9, #38	; 0x41300000  11.0
   10586:	movs	r0, #100	; 0x64
   10588:	bl	10468 <_ZdlPv@@Base+0x14>
   1058c:	ldr	r0, [pc, #204]	; (1065c <_ZdlPv@@Base+0x208>)
   1058e:	movs	r1, #32
   10590:	add	r0, pc
   10592:	vmov.f64	d11, #49	; 0x41880000  17.0
   10596:	vmov.f64	d1, d8
   1059a:	vmov.f64	d0, d9
   1059e:	bl	104ec <_ZdlPv@@Base+0x98>
   105a2:	ldr	r0, [pc, #188]	; (10660 <_ZdlPv@@Base+0x20c>)
   105a4:	movs	r1, #33	; 0x21
   105a6:	add	r0, pc
   105a8:	vmov.f64	d1, d8
   105ac:	vmov.f64	d0, #44	; 0x41600000  14.0
   105b0:	bl	104ec <_ZdlPv@@Base+0x98>
   105b4:	ldr	r0, [pc, #172]	; (10664 <_ZdlPv@@Base+0x210>)
   105b6:	movs	r1, #34	; 0x22
   105b8:	add	r0, pc
   105ba:	vmov.f64	d10, #30	; 0x40f00000  7.5
   105be:	vmov.f64	d1, d9
   105c2:	vmov.f64	d0, d11
   105c6:	bl	104ec <_ZdlPv@@Base+0x98>
   105ca:	ldr	r0, [pc, #156]	; (10668 <_ZdlPv@@Base+0x214>)
   105cc:	movs	r1, #35	; 0x23
   105ce:	add	r0, pc
   105d0:	vmov.f64	d1, d11
   105d4:	vmov.f64	d0, d9
   105d8:	bl	104ec <_ZdlPv@@Base+0x98>
   105dc:	ldr	r0, [pc, #140]	; (1066c <_ZdlPv@@Base+0x218>)
   105de:	movs	r1, #36	; 0x24
   105e0:	add	r0, pc
   105e2:	vmov.f64	d0, d8
   105e6:	vmov.f64	d1, #22	; 0x40b00000  5.5
   105ea:	bl	104ec <_ZdlPv@@Base+0x98>
   105ee:	ldr	r0, [pc, #128]	; (10670 <_ZdlPv@@Base+0x21c>)
   105f0:	movs	r1, #37	; 0x25
   105f2:	add	r0, pc
   105f4:	vmov.f64	d1, d10
   105f8:	vmov.f64	d0, #36	; 0x41200000  10.0
   105fc:	bl	104ec <_ZdlPv@@Base+0x98>
   10600:	ldr	r0, [pc, #112]	; (10674 <_ZdlPv@@Base+0x220>)
   10602:	vldr	d1, [pc, #60]	; 10640 <_ZdlPv@@Base+0x1ec>
   10606:	movs	r1, #38	; 0x26
   10608:	add	r0, pc
   1060a:	vmov.f64	d0, #35	; 0x41180000  9.5
   1060e:	bl	104ec <_ZdlPv@@Base+0x98>
   10612:	ldr	r0, [pc, #100]	; (10678 <_ZdlPv@@Base+0x224>)
   10614:	movs	r1, #39	; 0x27
   10616:	add	r0, pc
   10618:	vmov.f64	d0, d10
   1061c:	vmov.f64	d1, #15	; 0x40780000  3.875
   10620:	bl	104ec <_ZdlPv@@Base+0x98>
   10624:	vpop	{d8-d11}
   10628:	movs	r1, #40	; 0x28
   1062a:	ldr	r0, [pc, #80]	; (1067c <_ZdlPv@@Base+0x228>)
   1062c:	vldr	d1, [pc, #24]	; 10648 <_ZdlPv@@Base+0x1f4>
   10630:	add	r0, pc
   10632:	ldmia.w	sp!, {r3, r4, r5, lr}
   10636:	vldr	d0, [pc, #24]	; 10650 <_ZdlPv@@Base+0x1fc>
   1063a:	b.n	104ec <_ZdlPv@@Base+0x98>
   1063c:	nop.w
   10640:	movs	r0, r0
   10642:	movs	r0, r0
   10644:	strh	r0, [r0, #0]
   10646:	ands	r0, r2
   10648:	cmp	r2, #85	; 0x55
   1064a:	ldr	r2, [pc, #596]	; (108a0 <_ZdlPv@@Base+0x44c>)
   1064c:	strh	r5, [r4, r2]
   1064e:	ands	r1, r2
   10650:	cmp	r2, #85	; 0x55
   10652:	ldr	r2, [pc, #596]	; (108a8 <_ZdlPv@@Base+0x454>)
   10654:	strh	r5, [r4, r2]
   10656:	ands	r1, r4
   10658:	stmia	r0!, {r1, r2, r5, r6}
   1065a:	movs	r1, r0
   1065c:	ldrb	r0, [r7, r7]
   1065e:	movs	r0, r0
   10660:	ldrb	r2, [r5, r7]
   10662:	movs	r0, r0
   10664:	ldrb	r0, [r4, r7]
   10666:	movs	r0, r0
   10668:	ldrb	r2, [r2, r7]
   1066a:	movs	r0, r0
   1066c:	ldrb	r0, [r1, r7]
   1066e:	movs	r0, r0
   10670:	ldrb	r2, [r0, r7]
   10672:	movs	r0, r0
   10674:	ldrb	r0, [r7, r6]
   10676:	movs	r0, r0
   10678:	ldrb	r2, [r6, r6]
   1067a:	movs	r0, r0
   1067c:	ldrb	r0, [r4, r6]
   1067e:	movs	r0, r0
   10680:	ldr	r3, [pc, #28]	; (106a0 <_ZdlPv@@Base+0x24c>)
   10682:	add	r3, pc
   10684:	ldr.w	r3, [r3, #984]	; 0x3d8
   10688:	cbz	r3, 1068c <_ZdlPv@@Base+0x238>
   1068a:	bx	lr
   1068c:	push	{lr}
   1068e:	sub	sp, #12
   10690:	str	r0, [sp, #4]
   10692:	bl	10534 <_ZdlPv@@Base+0xe0>
   10696:	ldr	r0, [sp, #4]
   10698:	add	sp, #12
   1069a:	ldr.w	pc, [sp], #4
   1069e:	nop
   106a0:	itee	cc
   106a2:	movcc	r1, r0
   106a4:	pushcs	{r4, lr}
   106a6:	movcs	r4, r0
   106a8:	cbz	r0, 106ce <_ZdlPv@@Base+0x27a>
   106aa:	ldrb	r0, [r4, #0]
   106ac:	mov	r2, r4
   106ae:	cbnz	r0, 106c4 <_ZdlPv@@Base+0x270>
   106b0:	b.n	106cc <_ZdlPv@@Base+0x278>
   106b2:	add.w	r0, r3, r0, lsl #4
   106b6:	ands.w	r1, r0, #4026531840	; 0xf0000000
   106ba:	bic.w	r3, r0, #4026531840	; 0xf0000000
   106be:	it	ne
   106c0:	eorne.w	r0, r3, r1, lsr #24
   106c4:	ldrb.w	r3, [r2, #1]!
   106c8:	cmp	r3, #0
   106ca:	bne.n	106b2 <_ZdlPv@@Base+0x25e>
   106cc:	pop	{r4, pc}
   106ce:	ldr	r1, [pc, #12]	; (106dc <_ZdlPv@@Base+0x288>)
   106d0:	movs	r0, #27
   106d2:	add	r1, pc
   106d4:	bl	b6b0 <__printf_chk@plt+0x82e8>
   106d8:	b.n	106aa <_ZdlPv@@Base+0x256>
   106da:	nop
   106dc:	ldrb	r2, [r0, r4]
   106de:	movs	r0, r0
   106e0:	push	{r3, r4, r5, r6, r7, lr}
   106e2:	cmp	r0, #100	; 0x64
   106e4:	ldr	r6, [pc, #52]	; (1071c <_ZdlPv@@Base+0x2c8>)
   106e6:	add	r6, pc
   106e8:	bls.n	10716 <_ZdlPv@@Base+0x2c2>
   106ea:	ldr	r4, [pc, #52]	; (10720 <_ZdlPv@@Base+0x2cc>)
   106ec:	mov	r5, r0
   106ee:	ldr	r7, [pc, #52]	; (10724 <_ZdlPv@@Base+0x2d0>)
   106f0:	movw	r0, #503	; 0x1f7
   106f4:	add	r4, pc
   106f6:	add	r7, pc
   106f8:	adds	r4, #8
   106fa:	b.n	10710 <_ZdlPv@@Base+0x2bc>
   106fc:	cbnz	r0, 1070c <_ZdlPv@@Base+0x2b8>
   106fe:	ldr	r3, [pc, #40]	; (10728 <_ZdlPv@@Base+0x2d4>)
   10700:	mov	r0, r7
   10702:	ldr	r3, [r6, r3]
   10704:	mov	r2, r3
   10706:	mov	r1, r3
   10708:	bl	c5b0 <__printf_chk@plt+0x91e8>
   1070c:	ldr.w	r0, [r4], #4
   10710:	cmp	r5, r0
   10712:	bcs.n	106fc <_ZdlPv@@Base+0x2a8>
   10714:	pop	{r3, r4, r5, r6, r7, pc}
   10716:	movs	r0, #101	; 0x65
   10718:	pop	{r3, r4, r5, r6, r7, pc}
   1071a:	nop
   1071c:	strb	r6, [r2, #28]
   1071e:	movs	r1, r0
   10720:	ldrb	r0, [r3, r4]
   10722:	movs	r0, r0
   10724:	ldrb	r2, [r0, r4]
   10726:	movs	r0, r0
   10728:	lsls	r0, r3, #6
   1072a:	movs	r0, r0
   1072c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10730:	mov	r8, r0
   10732:	ldr.w	r9, [sp, #40]	; 0x28
   10736:	mov	r5, r1
   10738:	mov	r7, r2
   1073a:	mov	r4, r3
   1073c:	cmp	r3, #0
   1073e:	bne.n	107d0 <_ZdlPv@@Base+0x37c>
   10740:	cbz	r5, 1075a <_ZdlPv@@Base+0x306>
   10742:	mov	r0, r5
   10744:	blx	338c <getenv@plt>
   10748:	mov	r6, r0
   1074a:	cbz	r0, 1075a <_ZdlPv@@Base+0x306>
   1074c:	ldrb	r3, [r0, #0]
   1074e:	movs	r5, #1
   10750:	cbz	r3, 1075e <_ZdlPv@@Base+0x30a>
   10752:	blx	32a4 <strlen@plt>
   10756:	adds	r5, r0, #2
   10758:	b.n	1075e <_ZdlPv@@Base+0x30a>
   1075a:	movs	r5, #1
   1075c:	movs	r6, #0
   1075e:	cmp.w	r9, #0
   10762:	mov	sl, r4
   10764:	ite	ne
   10766:	movne.w	fp, #2
   1076a:	moveq.w	fp, #0
   1076e:	cbz	r4, 10776 <_ZdlPv@@Base+0x322>
   10770:	ldrb	r0, [r4, #0]
   10772:	mov	sl, r0
   10774:	cbnz	r0, 107c4 <_ZdlPv@@Base+0x370>
   10776:	add	r5, fp
   10778:	mov	r0, r7
   1077a:	cbz	r7, 10780 <_ZdlPv@@Base+0x32c>
   1077c:	ldrb	r0, [r7, #0]
   1077e:	cbnz	r0, 107bc <_ZdlPv@@Base+0x368>
   10780:	add	r5, sl
   10782:	add	r0, r5
   10784:	blx	3120 <_Znaj@plt+0x4>
   10788:	movs	r3, #0
   1078a:	mov	r5, r0
   1078c:	str.w	r0, [r8]
   10790:	strb	r3, [r0, #0]
   10792:	cbz	r6, 10798 <_ZdlPv@@Base+0x344>
   10794:	ldrb	r3, [r6, #0]
   10796:	cbnz	r3, 107f2 <_ZdlPv@@Base+0x39e>
   10798:	cmp.w	r9, #0
   1079c:	bne.n	107dc <_ZdlPv@@Base+0x388>
   1079e:	cbz	r4, 107a4 <_ZdlPv@@Base+0x350>
   107a0:	ldrb	r3, [r4, #0]
   107a2:	cbnz	r3, 10812 <_ZdlPv@@Base+0x3be>
   107a4:	cbz	r7, 107aa <_ZdlPv@@Base+0x356>
   107a6:	ldrb	r3, [r7, #0]
   107a8:	cbnz	r3, 10808 <_ZdlPv@@Base+0x3b4>
   107aa:	mov	r0, r5
   107ac:	blx	32a4 <strlen@plt>
   107b0:	mov	r3, r0
   107b2:	mov	r0, r8
   107b4:	str.w	r3, [r8, #4]
   107b8:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   107bc:	mov	r0, r7
   107be:	blx	32a4 <strlen@plt>
   107c2:	b.n	10780 <_ZdlPv@@Base+0x32c>
   107c4:	mov	r0, r4
   107c6:	blx	32a4 <strlen@plt>
   107ca:	add.w	sl, r0, #1
   107ce:	b.n	10776 <_ZdlPv@@Base+0x322>
   107d0:	ldr	r0, [pc, #88]	; (1082c <_ZdlPv@@Base+0x3d8>)
   107d2:	add	r0, pc
   107d4:	blx	338c <getenv@plt>
   107d8:	mov	r4, r0
   107da:	b.n	10740 <_ZdlPv@@Base+0x2ec>
   107dc:	mov	r0, r5
   107de:	blx	32a4 <strlen@plt>
   107e2:	ldr	r3, [pc, #76]	; (10830 <_ZdlPv@@Base+0x3dc>)
   107e4:	movs	r2, #46	; 0x2e
   107e6:	add	r3, pc
   107e8:	ldrh	r3, [r3, #0]
   107ea:	strb	r2, [r5, r0]
   107ec:	adds	r0, #1
   107ee:	strh	r3, [r5, r0]
   107f0:	b.n	1079e <_ZdlPv@@Base+0x34a>
   107f2:	mov	r1, r6
   107f4:	blx	30f8 <stpcpy@plt>
   107f8:	ldr	r3, [pc, #56]	; (10834 <_ZdlPv@@Base+0x3e0>)
   107fa:	add	r3, pc
   107fc:	ldrh	r3, [r3, #0]
   107fe:	strh	r3, [r0, #0]
   10800:	cmp.w	r9, #0
   10804:	beq.n	1079e <_ZdlPv@@Base+0x34a>
   10806:	b.n	107dc <_ZdlPv@@Base+0x388>
   10808:	mov	r1, r7
   1080a:	mov	r0, r5
   1080c:	blx	3174 <strcat@plt>
   10810:	b.n	107aa <_ZdlPv@@Base+0x356>
   10812:	mov	r0, r5
   10814:	blx	32a4 <strlen@plt>
   10818:	mov	r1, r4
   1081a:	add	r0, r5
   1081c:	blx	30f8 <stpcpy@plt>
   10820:	ldr	r3, [pc, #20]	; (10838 <_ZdlPv@@Base+0x3e4>)
   10822:	add	r3, pc
   10824:	ldrh	r3, [r3, #0]
   10826:	strh	r3, [r0, #0]
   10828:	b.n	107a4 <_ZdlPv@@Base+0x350>
   1082a:	nop
   1082c:	ldrb	r2, [r2, r2]
   1082e:	movs	r0, r0
   10830:	cmp	r5, #114	; 0x72
   10832:	movs	r0, r0
   10834:	cmp	r5, #94	; 0x5e
   10836:	movs	r0, r0
   10838:	cmp	r5, #54	; 0x36
   1083a:	movs	r0, r0
   1083c:	push	{r4, lr}
   1083e:	mov	r4, r0
   10840:	ldr	r0, [r0, #0]
   10842:	cbz	r0, 10848 <_ZdlPv@@Base+0x3f4>
   10844:	blx	31ec <_ZdaPv@plt+0x4>
   10848:	mov	r0, r4
   1084a:	pop	{r4, pc}
   1084c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10850:	mov	r5, r0
   10852:	ldr.w	r8, [r0]
   10856:	mov	sl, r1
   10858:	mov	r0, r8
   1085a:	blx	32a4 <strlen@plt>
   1085e:	mov	r4, r0
   10860:	mov	r0, sl
   10862:	blx	32a4 <strlen@plt>
   10866:	mov	r6, r0
   10868:	adds	r0, r4, r0
   1086a:	adds	r0, #2
   1086c:	blx	3120 <_Znaj@plt+0x4>
   10870:	ldr.w	r9, [r5, #4]
   10874:	mov	r1, r8
   10876:	sub.w	r4, r4, r9
   1087a:	mov	r2, r4
   1087c:	str	r0, [r5, #0]
   1087e:	add.w	fp, r0, r4
   10882:	mov	r7, r0
   10884:	blx	3280 <memcpy@plt>
   10888:	cmp.w	r9, #0
   1088c:	beq.n	108c2 <_ZdlPv@@Base+0x46e>
   1088e:	add.w	r5, fp, r6
   10892:	mov	r1, sl
   10894:	adds	r5, #1
   10896:	mov	r2, r6
   10898:	mov	r0, fp
   1089a:	blx	3280 <memcpy@plt>
   1089e:	movs	r3, #58	; 0x3a
   108a0:	strb.w	r3, [fp, r6]
   108a4:	add.w	r6, r5, r9
   108a8:	add.w	r1, r8, r4
   108ac:	mov	r2, r9
   108ae:	mov	r0, r5
   108b0:	blx	3280 <memcpy@plt>
   108b4:	movs	r3, #0
   108b6:	mov	r0, r8
   108b8:	strb	r3, [r6, #0]
   108ba:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108be:	b.w	31e8 <_ZdaPv@plt>
   108c2:	add.w	fp, fp, #1
   108c6:	mov	r2, r6
   108c8:	add	r6, fp
   108ca:	mov	r1, sl
   108cc:	mov	r0, fp
   108ce:	movs	r5, #58	; 0x3a
   108d0:	strb	r5, [r7, r4]
   108d2:	blx	3280 <memcpy@plt>
   108d6:	movs	r3, #0
   108d8:	mov	r0, r8
   108da:	strb	r3, [r6, #0]
   108dc:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108e0:	b.w	31e8 <_ZdaPv@plt>
   108e4:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108e8:	sub	sp, #12
   108ea:	mov	r4, r0
   108ec:	mov	r7, r1
   108ee:	str	r2, [sp, #4]
   108f0:	cmp	r1, #0
   108f2:	beq.n	109d2 <_ZdlPv@@Base+0x57e>
   108f4:	ldrb	r3, [r7, #0]
   108f6:	cmp	r3, #47	; 0x2f
   108f8:	beq.n	1098c <_ZdlPv@@Base+0x538>
   108fa:	ldr	r6, [r4, #0]
   108fc:	ldrb	r3, [r6, #0]
   108fe:	cmp	r3, #0
   10900:	beq.n	1098c <_ZdlPv@@Base+0x538>
   10902:	mov	r0, r7
   10904:	ldr.w	fp, [pc, #248]	; 10a00 <_ZdlPv@@Base+0x5ac>
   10908:	blx	32a4 <strlen@plt>
   1090c:	ldr.w	sl, [pc, #244]	; 10a04 <_ZdlPv@@Base+0x5b0>
   10910:	add	fp, pc
   10912:	add	sl, pc
   10914:	add.w	r8, r0, #1
   10918:	b.n	10974 <_ZdlPv@@Base+0x520>
   1091a:	cmp	r6, r4
   1091c:	sub.w	r9, r4, r6
   10920:	mov	r0, fp
   10922:	bcs.n	10930 <_ZdlPv@@Base+0x4dc>
   10924:	ldrb.w	r1, [r4, #-1]
   10928:	blx	33b0 <strchr@plt>
   1092c:	cmp	r0, #0
   1092e:	beq.n	109ae <_ZdlPv@@Base+0x55a>
   10930:	add.w	r0, r8, r9
   10934:	blx	3120 <_Znaj@plt+0x4>
   10938:	mov	r1, r6
   1093a:	mov	r2, r9
   1093c:	mov	r5, r0
   1093e:	blx	3280 <memcpy@plt>
   10942:	mov	r1, r7
   10944:	add.w	r0, r5, r9
   10948:	blx	3168 <strcpy@plt>
   1094c:	mov	r0, r5
   1094e:	bl	111c8 <_ZdlPv@@Base+0xd74>
   10952:	adds	r6, r4, #1
   10954:	mov	r9, r0
   10956:	mov	r0, r5
   10958:	blx	31ec <_ZdaPv@plt+0x4>
   1095c:	mov	r1, sl
   1095e:	mov	r0, r9
   10960:	blx	3358 <fopen64@plt>
   10964:	mov	r5, r0
   10966:	mov	r0, r9
   10968:	cmp	r5, #0
   1096a:	bne.n	109e8 <_ZdlPv@@Base+0x594>
   1096c:	blx	30a4 <free@plt+0x4>
   10970:	ldrb	r3, [r4, #0]
   10972:	cbz	r3, 109de <_ZdlPv@@Base+0x58a>
   10974:	movs	r1, #58	; 0x3a
   10976:	mov	r0, r6
   10978:	blx	33b0 <strchr@plt>
   1097c:	mov	r4, r0
   1097e:	cmp	r0, #0
   10980:	bne.n	1091a <_ZdlPv@@Base+0x4c6>
   10982:	mov	r0, r6
   10984:	blx	32a4 <strlen@plt>
   10988:	adds	r4, r6, r0
   1098a:	b.n	1091a <_ZdlPv@@Base+0x4c6>
   1098c:	ldr	r1, [pc, #120]	; (10a08 <_ZdlPv@@Base+0x5b4>)
   1098e:	mov	r0, r7
   10990:	add	r1, pc
   10992:	blx	3358 <fopen64@plt>
   10996:	mov	r5, r0
   10998:	cbz	r0, 109de <_ZdlPv@@Base+0x58a>
   1099a:	ldr	r4, [sp, #4]
   1099c:	cbz	r4, 109a6 <_ZdlPv@@Base+0x552>
   1099e:	mov	r0, r7
   109a0:	bl	111c8 <_ZdlPv@@Base+0xd74>
   109a4:	str	r0, [r4, #0]
   109a6:	mov	r0, r5
   109a8:	add	sp, #12
   109aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109ae:	add.w	r3, r9, #1
   109b2:	str	r3, [sp, #0]
   109b4:	add.w	r0, r3, r8
   109b8:	blx	3120 <_Znaj@plt+0x4>
   109bc:	mov	r1, r6
   109be:	mov	r2, r9
   109c0:	mov	r5, r0
   109c2:	blx	3280 <memcpy@plt>
   109c6:	ldr	r3, [sp, #0]
   109c8:	movs	r1, #47	; 0x2f
   109ca:	strb.w	r1, [r5, r9]
   109ce:	mov	r9, r3
   109d0:	b.n	10942 <_ZdlPv@@Base+0x4ee>
   109d2:	ldr	r1, [pc, #56]	; (10a0c <_ZdlPv@@Base+0x5b8>)
   109d4:	movs	r0, #97	; 0x61
   109d6:	add	r1, pc
   109d8:	bl	b6b0 <__printf_chk@plt+0x82e8>
   109dc:	b.n	108f4 <_ZdlPv@@Base+0x4a0>
   109de:	movs	r5, #0
   109e0:	mov	r0, r5
   109e2:	add	sp, #12
   109e4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109e8:	ldr	r3, [sp, #4]
   109ea:	cbz	r3, 109f8 <_ZdlPv@@Base+0x5a4>
   109ec:	mov	r0, r5
   109ee:	str.w	r9, [r3]
   109f2:	add	sp, #12
   109f4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   109f8:	blx	30a4 <free@plt+0x4>
   109fc:	b.n	109a6 <_ZdlPv@@Base+0x552>
   109fe:	nop
   10a00:	bxns	ip
   10a02:	movs	r0, r0
   10a04:	adds	r6, #254	; 0xfe
   10a06:	movs	r0, r0
   10a08:	adds	r6, #128	; 0x80
   10a0a:	movs	r0, r0
   10a0c:	ldrh	r6, [r2, r2]
   10a0e:	movs	r0, r0
   10a10:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a14:	mov	r7, r0
   10a16:	vpush	{d8}
   10a1a:	mov	r5, r1
   10a1c:	ldr.w	r9, [pc, #408]	; 10bb8 <_ZdlPv@@Base+0x764>
   10a20:	mov	r8, r2
   10a22:	mov	r6, r3
   10a24:	add	r9, pc
   10a26:	sub	sp, #12
   10a28:	cmp	r3, #0
   10a2a:	beq.w	10b54 <_ZdlPv@@Base+0x700>
   10a2e:	movs	r1, #114	; 0x72
   10a30:	mov	r0, r6
   10a32:	blx	33b0 <strchr@plt>
   10a36:	mov	r4, r0
   10a38:	cmp	r5, #0
   10a3a:	beq.n	10afc <_ZdlPv@@Base+0x6a8>
   10a3c:	ldrb	r3, [r5, #0]
   10a3e:	cmp	r3, #45	; 0x2d
   10a40:	beq.n	10af6 <_ZdlPv@@Base+0x6a2>
   10a42:	cmp	r4, #0
   10a44:	beq.n	10b2a <_ZdlPv@@Base+0x6d6>
   10a46:	ldrb	r3, [r5, #0]
   10a48:	cmp	r3, #47	; 0x2f
   10a4a:	beq.n	10b2a <_ZdlPv@@Base+0x6d6>
   10a4c:	ldr.w	sl, [r7]
   10a50:	ldrb.w	r2, [sl]
   10a54:	cmp	r2, #0
   10a56:	beq.n	10b2a <_ZdlPv@@Base+0x6d6>
   10a58:	ldr	r3, [pc, #352]	; (10bbc <_ZdlPv@@Base+0x768>)
   10a5a:	mov	r0, r5
   10a5c:	mov	r7, sl
   10a5e:	add	r3, pc
   10a60:	vmov	s16, r3
   10a64:	blx	32a4 <strlen@plt>
   10a68:	str.w	r8, [sp, #4]
   10a6c:	add.w	r9, r0, #1
   10a70:	b.n	10ade <_ZdlPv@@Base+0x68a>
   10a72:	cmp	r7, r4
   10a74:	sub.w	r8, r4, r7
   10a78:	bcs.n	10a8a <_ZdlPv@@Base+0x636>
   10a7a:	vmov	r0, s16
   10a7e:	ldrb.w	r1, [r4, #-1]
   10a82:	blx	33b0 <strchr@plt>
   10a86:	cmp	r0, #0
   10a88:	beq.n	10b5a <_ZdlPv@@Base+0x706>
   10a8a:	add.w	r0, r9, r8
   10a8e:	blx	3120 <_Znaj@plt+0x4>
   10a92:	mov	r1, r7
   10a94:	mov	r2, r8
   10a96:	mov	sl, r0
   10a98:	blx	3280 <memcpy@plt>
   10a9c:	mov	r1, r5
   10a9e:	add.w	r0, sl, r8
   10aa2:	blx	3168 <strcpy@plt>
   10aa6:	mov	r0, sl
   10aa8:	bl	111c8 <_ZdlPv@@Base+0xd74>
   10aac:	mov	r7, r0
   10aae:	mov	r0, sl
   10ab0:	blx	31ec <_ZdaPv@plt+0x4>
   10ab4:	mov	r1, r6
   10ab6:	mov	r0, r7
   10ab8:	blx	3358 <fopen64@plt>
   10abc:	mov	sl, r0
   10abe:	cmp	r0, #0
   10ac0:	bne.n	10b9e <_ZdlPv@@Base+0x74a>
   10ac2:	blx	3308 <__errno_location@plt>
   10ac6:	mov	r8, r0
   10ac8:	mov	r0, r7
   10aca:	ldr.w	r7, [r8]
   10ace:	blx	30a4 <free@plt+0x4>
   10ad2:	cmp	r7, #2
   10ad4:	bne.n	10b98 <_ZdlPv@@Base+0x744>
   10ad6:	ldrb	r2, [r4, #0]
   10ad8:	cmp	r2, #0
   10ada:	beq.n	10b98 <_ZdlPv@@Base+0x744>
   10adc:	adds	r7, r4, #1
   10ade:	movs	r1, #58	; 0x3a
   10ae0:	mov	r0, r7
   10ae2:	blx	33b0 <strchr@plt>
   10ae6:	mov	r4, r0
   10ae8:	cmp	r0, #0
   10aea:	bne.n	10a72 <_ZdlPv@@Base+0x61e>
   10aec:	mov	r0, r7
   10aee:	blx	32a4 <strlen@plt>
   10af2:	adds	r4, r7, r0
   10af4:	b.n	10a72 <_ZdlPv@@Base+0x61e>
   10af6:	ldrb	r3, [r5, #1]
   10af8:	cmp	r3, #0
   10afa:	bne.n	10a42 <_ZdlPv@@Base+0x5ee>
   10afc:	cmp.w	r8, #0
   10b00:	beq.n	10b12 <_ZdlPv@@Base+0x6be>
   10b02:	cmp	r4, #0
   10b04:	beq.n	10b92 <_ZdlPv@@Base+0x73e>
   10b06:	ldr	r0, [pc, #184]	; (10bc0 <_ZdlPv@@Base+0x76c>)
   10b08:	add	r0, pc
   10b0a:	bl	111c8 <_ZdlPv@@Base+0xd74>
   10b0e:	str.w	r0, [r8]
   10b12:	cbz	r4, 10b7c <_ZdlPv@@Base+0x728>
   10b14:	ldr	r3, [pc, #172]	; (10bc4 <_ZdlPv@@Base+0x770>)
   10b16:	ldr.w	r3, [r9, r3]
   10b1a:	ldr.w	sl, [r3]
   10b1e:	mov	r0, sl
   10b20:	add	sp, #12
   10b22:	vpop	{d8}
   10b26:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b2a:	mov	r1, r6
   10b2c:	mov	r0, r5
   10b2e:	blx	3358 <fopen64@plt>
   10b32:	mov	sl, r0
   10b34:	cmp	r0, #0
   10b36:	beq.n	10b1e <_ZdlPv@@Base+0x6ca>
   10b38:	cmp.w	r8, #0
   10b3c:	beq.n	10b1e <_ZdlPv@@Base+0x6ca>
   10b3e:	mov	r0, r5
   10b40:	bl	111c8 <_ZdlPv@@Base+0xd74>
   10b44:	str.w	r0, [r8]
   10b48:	mov	r0, sl
   10b4a:	add	sp, #12
   10b4c:	vpop	{d8}
   10b50:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b54:	ldr	r6, [pc, #112]	; (10bc8 <_ZdlPv@@Base+0x774>)
   10b56:	add	r6, pc
   10b58:	b.n	10a2e <_ZdlPv@@Base+0x5da>
   10b5a:	add.w	fp, r8, #1
   10b5e:	add.w	r0, fp, r9
   10b62:	blx	3120 <_Znaj@plt+0x4>
   10b66:	mov	r2, r8
   10b68:	mov	r1, r7
   10b6a:	mov	sl, r0
   10b6c:	blx	3280 <memcpy@plt>
   10b70:	mov.w	r3, #47	; 0x2f
   10b74:	strb.w	r3, [sl, r8]
   10b78:	mov	r8, fp
   10b7a:	b.n	10a9c <_ZdlPv@@Base+0x648>
   10b7c:	ldr	r3, [pc, #76]	; (10bcc <_ZdlPv@@Base+0x778>)
   10b7e:	ldr.w	r3, [r9, r3]
   10b82:	ldr.w	sl, [r3]
   10b86:	mov	r0, sl
   10b88:	add	sp, #12
   10b8a:	vpop	{d8}
   10b8e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b92:	ldr	r0, [pc, #60]	; (10bd0 <_ZdlPv@@Base+0x77c>)
   10b94:	add	r0, pc
   10b96:	b.n	10b0a <_ZdlPv@@Base+0x6b6>
   10b98:	str.w	r7, [r8]
   10b9c:	b.n	10b1e <_ZdlPv@@Base+0x6ca>
   10b9e:	ldr.w	r8, [sp, #4]
   10ba2:	cmp.w	r8, #0
   10ba6:	beq.n	10bae <_ZdlPv@@Base+0x75a>
   10ba8:	str.w	r7, [r8]
   10bac:	b.n	10b1e <_ZdlPv@@Base+0x6ca>
   10bae:	mov	r0, r7
   10bb0:	blx	30a4 <free@plt+0x4>
   10bb4:	b.n	10b1e <_ZdlPv@@Base+0x6ca>
   10bb6:	nop
   10bb8:	strb	r0, [r3, #15]
   10bba:	movs	r1, r0
   10bbc:	mov	r6, r2
   10bbe:	movs	r0, r0
   10bc0:	ldr	r4, [r1, r6]
   10bc2:	movs	r0, r0
   10bc4:	lsls	r4, r4, #4
   10bc6:	movs	r0, r0
   10bc8:	adds	r4, #186	; 0xba
   10bca:	movs	r0, r0
   10bcc:	lsls	r0, r1, #7
   10bce:	movs	r0, r0
   10bd0:	ldr	r0, [r1, r4]
   10bd2:	movs	r0, r0
   10bd4:	push	{r3, r4, r5, lr}
   10bd6:	mov	r4, r2
   10bd8:	cmp	r1, r4
   10bda:	mov	r5, r3
   10bdc:	mov	r2, r0
   10bde:	it	ge
   10be0:	strge	r1, [r3, #0]
   10be2:	bge.n	10bfc <_ZdlPv@@Base+0x7a8>
   10be4:	cbz	r2, 10bea <_ZdlPv@@Base+0x796>
   10be6:	blx	31ec <_ZdaPv@plt+0x4>
   10bea:	cbz	r4, 10bf8 <_ZdlPv@@Base+0x7a4>
   10bec:	lsls	r0, r4, #1
   10bee:	str	r0, [r5, #0]
   10bf0:	ldmia.w	sp!, {r3, r4, r5, lr}
   10bf4:	b.w	311c <_Znaj@plt>
   10bf8:	mov	r0, r4
   10bfa:	str	r4, [r5, #0]
   10bfc:	pop	{r3, r4, r5, pc}
   10bfe:	nop
   10c00:	cmp	r1, r3
   10c02:	push	{r3, r4, r5, r6, r7, lr}
   10c04:	mov	r5, r0
   10c06:	bge.n	10c38 <_ZdlPv@@Base+0x7e4>
   10c08:	mov	r4, r3
   10c0a:	cbz	r3, 10c28 <_ZdlPv@@Base+0x7d4>
   10c0c:	lsls	r0, r3, #1
   10c0e:	ldr	r3, [sp, #24]
   10c10:	mov	r6, r2
   10c12:	str	r0, [r3, #0]
   10c14:	blx	3120 <_Znaj@plt+0x4>
   10c18:	cmp	r6, #0
   10c1a:	it	ne
   10c1c:	cmpne	r4, r6
   10c1e:	mov	r7, r0
   10c20:	bgt.n	10c42 <_ZdlPv@@Base+0x7ee>
   10c22:	cbnz	r5, 10c4a <_ZdlPv@@Base+0x7f6>
   10c24:	mov	r0, r7
   10c26:	pop	{r3, r4, r5, r6, r7, pc}
   10c28:	cbz	r0, 10c2e <_ZdlPv@@Base+0x7da>
   10c2a:	blx	31ec <_ZdaPv@plt+0x4>
   10c2e:	ldr	r3, [sp, #24]
   10c30:	movs	r7, #0
   10c32:	mov	r0, r7
   10c34:	str	r7, [r3, #0]
   10c36:	pop	{r3, r4, r5, r6, r7, pc}
   10c38:	ldr	r3, [sp, #24]
   10c3a:	mov	r7, r0
   10c3c:	mov	r0, r7
   10c3e:	str	r1, [r3, #0]
   10c40:	pop	{r3, r4, r5, r6, r7, pc}
   10c42:	mov	r2, r6
   10c44:	mov	r1, r5
   10c46:	blx	3280 <memcpy@plt>
   10c4a:	mov	r0, r5
   10c4c:	blx	31ec <_ZdaPv@plt+0x4>
   10c50:	mov	r0, r7
   10c52:	pop	{r3, r4, r5, r6, r7, pc}
   10c54:	movs	r2, #0
   10c56:	strd	r2, r2, [r0]
   10c5a:	str	r2, [r0, #8]
   10c5c:	bx	lr
   10c5e:	nop
   10c60:	cmp	r2, #0
   10c62:	push	{r4, r5, r6, lr}
   10c64:	mov	r4, r0
   10c66:	mov	r5, r2
   10c68:	mov	r6, r1
   10c6a:	str	r2, [r0, #4]
   10c6c:	blt.n	10c8c <_ZdlPv@@Base+0x838>
   10c6e:	itt	eq
   10c70:	streq	r2, [r0, #8]
   10c72:	streq	r2, [r0, #0]
   10c74:	beq.n	10c88 <_ZdlPv@@Base+0x834>
   10c76:	lsls	r0, r5, #1
   10c78:	str	r0, [r4, #8]
   10c7a:	blx	3120 <_Znaj@plt+0x4>
   10c7e:	mov	r2, r5
   10c80:	mov	r1, r6
   10c82:	str	r0, [r4, #0]
   10c84:	blx	3280 <memcpy@plt>
   10c88:	mov	r0, r4
   10c8a:	pop	{r4, r5, r6, pc}
   10c8c:	ldr	r1, [pc, #8]	; (10c98 <_ZdlPv@@Base+0x844>)
   10c8e:	movs	r0, #87	; 0x57
   10c90:	add	r1, pc
   10c92:	bl	b6b0 <__printf_chk@plt+0x82e8>
   10c96:	b.n	10c76 <_ZdlPv@@Base+0x822>
   10c98:	ldr	r4, [r2, r0]
   10c9a:	movs	r0, r0
   10c9c:	push	{r3, r4, r5, lr}
   10c9e:	mov	r4, r0
   10ca0:	mov	r5, r1
   10ca2:	cbz	r1, 10cce <_ZdlPv@@Base+0x87a>
   10ca4:	mov	r0, r1
   10ca6:	blx	32a4 <strlen@plt>
   10caa:	str	r0, [r4, #4]
   10cac:	cbz	r0, 10cc6 <_ZdlPv@@Base+0x872>
   10cae:	lsls	r0, r0, #1
   10cb0:	str	r0, [r4, #8]
   10cb2:	blx	3120 <_Znaj@plt+0x4>
   10cb6:	ldr	r2, [r4, #4]
   10cb8:	str	r0, [r4, #0]
   10cba:	cbz	r2, 10cc2 <_ZdlPv@@Base+0x86e>
   10cbc:	mov	r1, r5
   10cbe:	blx	3280 <memcpy@plt>
   10cc2:	mov	r0, r4
   10cc4:	pop	{r3, r4, r5, pc}
   10cc6:	str	r0, [r4, #8]
   10cc8:	str	r0, [r4, #0]
   10cca:	mov	r0, r4
   10ccc:	pop	{r3, r4, r5, pc}
   10cce:	strd	r1, r1, [r0]
   10cd2:	mov	r0, r4
   10cd4:	str	r1, [r4, #8]
   10cd6:	pop	{r3, r4, r5, pc}
   10cd8:	push	{r3, r4, r5, lr}
   10cda:	movs	r3, #2
   10cdc:	mov	r4, r0
   10cde:	movs	r2, #1
   10ce0:	strd	r2, r3, [r0, #4]
   10ce4:	mov	r0, r3
   10ce6:	mov	r5, r1
   10ce8:	blx	3120 <_Znaj@plt+0x4>
   10cec:	mov	r3, r0
   10cee:	mov	r0, r4
   10cf0:	str	r3, [r4, #0]
   10cf2:	strb	r5, [r3, #0]
   10cf4:	pop	{r3, r4, r5, pc}
   10cf6:	nop
   10cf8:	push	{r3, r4, r5, lr}
   10cfa:	mov	r4, r0
   10cfc:	ldr	r0, [r1, #4]
   10cfe:	str	r0, [r4, #4]
   10d00:	cbz	r0, 10d20 <_ZdlPv@@Base+0x8cc>
   10d02:	lsls	r0, r0, #1
   10d04:	str	r0, [r4, #8]
   10d06:	mov	r5, r1
   10d08:	blx	3120 <_Znaj@plt+0x4>
   10d0c:	ldr	r2, [r4, #4]
   10d0e:	str	r0, [r4, #0]
   10d10:	cbnz	r2, 10d16 <_ZdlPv@@Base+0x8c2>
   10d12:	mov	r0, r4
   10d14:	pop	{r3, r4, r5, pc}
   10d16:	ldr	r1, [r5, #0]
   10d18:	blx	3280 <memcpy@plt>
   10d1c:	mov	r0, r4
   10d1e:	pop	{r3, r4, r5, pc}
   10d20:	str	r0, [r4, #8]
   10d22:	str	r0, [r4, #0]
   10d24:	mov	r0, r4
   10d26:	pop	{r3, r4, r5, pc}
   10d28:	push	{r4, lr}
   10d2a:	mov	r4, r0
   10d2c:	ldr	r0, [r0, #0]
   10d2e:	cbz	r0, 10d34 <_ZdlPv@@Base+0x8e0>
   10d30:	blx	31ec <_ZdaPv@plt+0x4>
   10d34:	mov	r0, r4
   10d36:	pop	{r4, pc}
   10d38:	push	{r3, r4, r5, lr}
   10d3a:	add.w	r3, r0, #8
   10d3e:	ldr	r2, [r1, #4]
   10d40:	mov	r4, r0
   10d42:	mov	r5, r1
   10d44:	ldr	r1, [r0, #8]
   10d46:	ldr	r0, [r0, #0]
   10d48:	bl	10bd4 <_ZdlPv@@Base+0x780>
   10d4c:	ldr	r2, [r5, #4]
   10d4e:	strd	r0, r2, [r4]
   10d52:	cbnz	r2, 10d58 <_ZdlPv@@Base+0x904>
   10d54:	mov	r0, r4
   10d56:	pop	{r3, r4, r5, pc}
   10d58:	ldr	r1, [r5, #0]
   10d5a:	blx	3280 <memcpy@plt>
   10d5e:	mov	r0, r4
   10d60:	pop	{r3, r4, r5, pc}
   10d62:	nop
   10d64:	push	{r4, r5, r6, lr}
   10d66:	mov	r4, r0
   10d68:	cbz	r1, 10d8c <_ZdlPv@@Base+0x938>
   10d6a:	mov	r0, r1
   10d6c:	mov	r5, r1
   10d6e:	blx	32a4 <strlen@plt>
   10d72:	ldr	r1, [r4, #8]
   10d74:	add.w	r3, r4, #8
   10d78:	mov	r6, r0
   10d7a:	mov	r2, r0
   10d7c:	ldr	r0, [r4, #0]
   10d7e:	bl	10bd4 <_ZdlPv@@Base+0x780>
   10d82:	strd	r0, r6, [r4]
   10d86:	cbnz	r6, 10da0 <_ZdlPv@@Base+0x94c>
   10d88:	mov	r0, r4
   10d8a:	pop	{r4, r5, r6, pc}
   10d8c:	ldr	r0, [r0, #0]
   10d8e:	cbz	r0, 10d94 <_ZdlPv@@Base+0x940>
   10d90:	blx	31ec <_ZdaPv@plt+0x4>
   10d94:	movs	r3, #0
   10d96:	mov	r0, r4
   10d98:	strd	r3, r3, [r4]
   10d9c:	str	r3, [r4, #8]
   10d9e:	pop	{r4, r5, r6, pc}
   10da0:	mov	r2, r6
   10da2:	mov	r1, r5
   10da4:	blx	3280 <memcpy@plt>
   10da8:	mov	r0, r4
   10daa:	pop	{r4, r5, r6, pc}
   10dac:	push	{r3, r4, r5, lr}
   10dae:	movs	r2, #1
   10db0:	mov	r4, r0
   10db2:	add.w	r3, r0, #8
   10db6:	mov	r5, r1
   10db8:	ldr	r1, [r0, #8]
   10dba:	ldr	r0, [r0, #0]
   10dbc:	bl	10bd4 <_ZdlPv@@Base+0x780>
   10dc0:	movs	r2, #1
   10dc2:	str	r2, [r4, #4]
   10dc4:	mov	r3, r0
   10dc6:	str	r0, [r4, #0]
   10dc8:	mov	r0, r4
   10dca:	strb	r5, [r3, #0]
   10dcc:	pop	{r3, r4, r5, pc}
   10dce:	nop
   10dd0:	push	{r3, r4, r5, lr}
   10dd2:	mov	r5, r0
   10dd4:	ldr	r0, [r0, #0]
   10dd6:	mov	r4, r1
   10dd8:	cbz	r0, 10dde <_ZdlPv@@Base+0x98a>
   10dda:	blx	31ec <_ZdaPv@plt+0x4>
   10dde:	ldrd	r1, r2, [r4, #4]
   10de2:	movs	r3, #0
   10de4:	ldr	r0, [r4, #0]
   10de6:	str	r2, [r5, #8]
   10de8:	strd	r0, r1, [r5]
   10dec:	strd	r3, r3, [r4]
   10df0:	str	r3, [r4, #8]
   10df2:	pop	{r3, r4, r5, pc}
   10df4:	push	{r4, r5, lr}
   10df6:	mov	r5, r0
   10df8:	ldr	r2, [r0, #4]
   10dfa:	mov	r4, r0
   10dfc:	ldr.w	r0, [r5], #8
   10e00:	sub	sp, #12
   10e02:	ldr	r1, [r4, #8]
   10e04:	adds	r3, r2, #1
   10e06:	str	r5, [sp, #0]
   10e08:	bl	10c00 <_ZdlPv@@Base+0x7ac>
   10e0c:	str	r0, [r4, #0]
   10e0e:	add	sp, #12
   10e10:	pop	{r4, r5, pc}
   10e12:	nop
   10e14:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10e18:	mov	r4, r0
   10e1a:	sub	sp, #8
   10e1c:	cbz	r1, 10e44 <_ZdlPv@@Base+0x9f0>
   10e1e:	mov	r0, r1
   10e20:	mov	r5, r1
   10e22:	blx	32a4 <strlen@plt>
   10e26:	ldr	r7, [r4, #4]
   10e28:	ldr	r1, [r4, #8]
   10e2a:	add.w	r8, r0, r7
   10e2e:	mov	r6, r0
   10e30:	cmp	r1, r8
   10e32:	ldr	r0, [r4, #0]
   10e34:	blt.n	10e4c <_ZdlPv@@Base+0x9f8>
   10e36:	add	r0, r7
   10e38:	mov	r2, r6
   10e3a:	mov	r1, r5
   10e3c:	blx	3280 <memcpy@plt>
   10e40:	str.w	r8, [r4, #4]
   10e44:	mov	r0, r4
   10e46:	add	sp, #8
   10e48:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10e4c:	add.w	r3, r4, #8
   10e50:	mov	r2, r7
   10e52:	str	r3, [sp, #0]
   10e54:	mov	r3, r8
   10e56:	bl	10c00 <_ZdlPv@@Base+0x7ac>
   10e5a:	ldr	r7, [r4, #4]
   10e5c:	str	r0, [r4, #0]
   10e5e:	b.n	10e36 <_ZdlPv@@Base+0x9e2>
   10e60:	ldr	r2, [r1, #4]
   10e62:	push	{r4, r5, r6, r7, lr}
   10e64:	mov	r4, r0
   10e66:	sub	sp, #12
   10e68:	cbz	r2, 10e82 <_ZdlPv@@Base+0xa2e>
   10e6a:	mov	r5, r1
   10e6c:	ldrd	r6, r1, [r0, #4]
   10e70:	ldr	r0, [r0, #0]
   10e72:	adds	r7, r2, r6
   10e74:	cmp	r1, r7
   10e76:	blt.n	10e88 <_ZdlPv@@Base+0xa34>
   10e78:	ldr	r1, [r5, #0]
   10e7a:	add	r0, r6
   10e7c:	blx	3280 <memcpy@plt>
   10e80:	str	r7, [r4, #4]
   10e82:	mov	r0, r4
   10e84:	add	sp, #12
   10e86:	pop	{r4, r5, r6, r7, pc}
   10e88:	mov	r2, r6
   10e8a:	add.w	r3, r4, #8
   10e8e:	str	r3, [sp, #0]
   10e90:	mov	r3, r7
   10e92:	bl	10c00 <_ZdlPv@@Base+0x7ac>
   10e96:	ldr	r2, [r5, #4]
   10e98:	ldr	r6, [r4, #4]
   10e9a:	str	r0, [r4, #0]
   10e9c:	b.n	10e78 <_ZdlPv@@Base+0xa24>
   10e9e:	nop
   10ea0:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10ea4:	subs	r5, r2, #0
   10ea6:	sub	sp, #8
   10ea8:	ble.n	10eca <_ZdlPv@@Base+0xa76>
   10eaa:	mov	r7, r1
   10eac:	ldrd	r6, r1, [r0, #4]
   10eb0:	mov	r4, r0
   10eb2:	ldr	r0, [r0, #0]
   10eb4:	add.w	r8, r6, r5
   10eb8:	cmp	r1, r8
   10eba:	blt.n	10ed0 <_ZdlPv@@Base+0xa7c>
   10ebc:	add	r0, r6
   10ebe:	mov	r2, r5
   10ec0:	mov	r1, r7
   10ec2:	blx	3280 <memcpy@plt>
   10ec6:	str.w	r8, [r4, #4]
   10eca:	add	sp, #8
   10ecc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10ed0:	add.w	r3, r4, #8
   10ed4:	mov	r2, r6
   10ed6:	str	r3, [sp, #0]
   10ed8:	mov	r3, r8
   10eda:	bl	10c00 <_ZdlPv@@Base+0x7ac>
   10ede:	ldr	r6, [r4, #4]
   10ee0:	str	r0, [r4, #0]
   10ee2:	b.n	10ebc <_ZdlPv@@Base+0xa68>
   10ee4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   10ee8:	mov	r4, r0
   10eea:	ldr	r6, [sp, #32]
   10eec:	mov	r8, r1
   10eee:	mov	r5, r2
   10ef0:	mov	r7, r3
   10ef2:	cmp	r6, #0
   10ef4:	it	ge
   10ef6:	cmpge	r2, #0
   10ef8:	blt.n	10f0a <_ZdlPv@@Base+0xab6>
   10efa:	adds	r0, r5, r6
   10efc:	str	r0, [r4, #4]
   10efe:	cbnz	r0, 10f1c <_ZdlPv@@Base+0xac8>
   10f00:	str	r0, [r4, #8]
   10f02:	str	r0, [r4, #0]
   10f04:	mov	r0, r4
   10f06:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10f0a:	ldr	r1, [pc, #72]	; (10f54 <_ZdlPv@@Base+0xb00>)
   10f0c:	movs	r0, #215	; 0xd7
   10f0e:	add	r1, pc
   10f10:	bl	b6b0 <__printf_chk@plt+0x82e8>
   10f14:	adds	r0, r5, r6
   10f16:	str	r0, [r4, #4]
   10f18:	cmp	r0, #0
   10f1a:	beq.n	10f00 <_ZdlPv@@Base+0xaac>
   10f1c:	lsls	r0, r0, #1
   10f1e:	str	r0, [r4, #8]
   10f20:	blx	3120 <_Znaj@plt+0x4>
   10f24:	mov	r9, r0
   10f26:	str	r0, [r4, #0]
   10f28:	cbz	r5, 10f44 <_ZdlPv@@Base+0xaf0>
   10f2a:	mov	r1, r8
   10f2c:	mov	r2, r5
   10f2e:	blx	3280 <memcpy@plt>
   10f32:	cmp	r6, #0
   10f34:	beq.n	10f04 <_ZdlPv@@Base+0xab0>
   10f36:	add.w	r0, r9, r5
   10f3a:	mov	r2, r6
   10f3c:	mov	r1, r7
   10f3e:	blx	3280 <memcpy@plt>
   10f42:	b.n	10f04 <_ZdlPv@@Base+0xab0>
   10f44:	mov	r2, r6
   10f46:	mov	r1, r7
   10f48:	blx	3280 <memcpy@plt>
   10f4c:	mov	r0, r4
   10f4e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10f52:	nop
   10f54:	strb	r6, [r2, r6]
   10f56:	movs	r0, r0
   10f58:	ldr	r2, [r0, #4]
   10f5a:	push	{r3, lr}
   10f5c:	mov	r3, r0
   10f5e:	ldr	r0, [r1, #4]
   10f60:	cmp	r2, r0
   10f62:	bgt.n	10f6a <_ZdlPv@@Base+0xb16>
   10f64:	movs	r0, #1
   10f66:	cbnz	r2, 10f7c <_ZdlPv@@Base+0xb28>
   10f68:	pop	{r3, pc}
   10f6a:	cmp	r0, #0
   10f6c:	beq.n	10f68 <_ZdlPv@@Base+0xb14>
   10f6e:	mov	r2, r0
   10f70:	ldr	r1, [r1, #0]
   10f72:	ldr	r0, [r3, #0]
   10f74:	blx	3364 <memcmp@plt>
   10f78:	lsrs	r0, r0, #31
   10f7a:	pop	{r3, pc}
   10f7c:	ldr	r1, [r1, #0]
   10f7e:	ldr	r0, [r3, #0]
   10f80:	blx	3364 <memcmp@plt>
   10f84:	cmp	r0, #0
   10f86:	ite	gt
   10f88:	movgt	r0, #0
   10f8a:	movle	r0, #1
   10f8c:	pop	{r3, pc}
   10f8e:	nop
   10f90:	ldr	r2, [r0, #4]
   10f92:	push	{r3, lr}
   10f94:	mov	r3, r0
   10f96:	ldr	r0, [r1, #4]
   10f98:	cmp	r2, r0
   10f9a:	bge.n	10fa2 <_ZdlPv@@Base+0xb4e>
   10f9c:	movs	r0, #1
   10f9e:	cbnz	r2, 10fb4 <_ZdlPv@@Base+0xb60>
   10fa0:	pop	{r3, pc}
   10fa2:	cmp	r0, #0
   10fa4:	beq.n	10fa0 <_ZdlPv@@Base+0xb4c>
   10fa6:	mov	r2, r0
   10fa8:	ldr	r1, [r1, #0]
   10faa:	ldr	r0, [r3, #0]
   10fac:	blx	3364 <memcmp@plt>
   10fb0:	lsrs	r0, r0, #31
   10fb2:	pop	{r3, pc}
   10fb4:	ldr	r1, [r1, #0]
   10fb6:	ldr	r0, [r3, #0]
   10fb8:	blx	3364 <memcmp@plt>
   10fbc:	cmp	r0, #0
   10fbe:	ite	gt
   10fc0:	movgt	r0, #0
   10fc2:	movle	r0, #1
   10fc4:	pop	{r3, pc}
   10fc6:	nop
   10fc8:	ldr	r2, [r1, #4]
   10fca:	push	{r3, lr}
   10fcc:	mov	r3, r0
   10fce:	ldr	r0, [r0, #4]
   10fd0:	cmp	r0, r2
   10fd2:	blt.n	10fda <_ZdlPv@@Base+0xb86>
   10fd4:	movs	r0, #1
   10fd6:	cbnz	r2, 10ff2 <_ZdlPv@@Base+0xb9e>
   10fd8:	pop	{r3, pc}
   10fda:	cmp	r0, #0
   10fdc:	beq.n	10fd8 <_ZdlPv@@Base+0xb84>
   10fde:	mov	r2, r0
   10fe0:	ldr	r1, [r1, #0]
   10fe2:	ldr	r0, [r3, #0]
   10fe4:	blx	3364 <memcmp@plt>
   10fe8:	cmp	r0, #0
   10fea:	ite	le
   10fec:	movle	r0, #0
   10fee:	movgt	r0, #1
   10ff0:	pop	{r3, pc}
   10ff2:	ldr	r1, [r1, #0]
   10ff4:	ldr	r0, [r3, #0]
   10ff6:	blx	3364 <memcmp@plt>
   10ffa:	mvns	r0, r0
   10ffc:	lsrs	r0, r0, #31
   10ffe:	pop	{r3, pc}
   11000:	ldr	r2, [r1, #4]
   11002:	push	{r3, lr}
   11004:	mov	r3, r0
   11006:	ldr	r0, [r0, #4]
   11008:	cmp	r0, r2
   1100a:	ble.n	11012 <_ZdlPv@@Base+0xbbe>
   1100c:	movs	r0, #1
   1100e:	cbnz	r2, 1102a <_ZdlPv@@Base+0xbd6>
   11010:	pop	{r3, pc}
   11012:	cmp	r0, #0
   11014:	beq.n	11010 <_ZdlPv@@Base+0xbbc>
   11016:	mov	r2, r0
   11018:	ldr	r1, [r1, #0]
   1101a:	ldr	r0, [r3, #0]
   1101c:	blx	3364 <memcmp@plt>
   11020:	cmp	r0, #0
   11022:	ite	le
   11024:	movle	r0, #0
   11026:	movgt	r0, #1
   11028:	pop	{r3, pc}
   1102a:	ldr	r1, [r1, #0]
   1102c:	ldr	r0, [r3, #0]
   1102e:	blx	3364 <memcmp@plt>
   11032:	mvns	r0, r0
   11034:	lsrs	r0, r0, #31
   11036:	pop	{r3, pc}
   11038:	push	{r4, r5, r6, lr}
   1103a:	subs	r4, r1, #0
   1103c:	sub	sp, #8
   1103e:	mov	r5, r0
   11040:	blt.n	1104e <_ZdlPv@@Base+0xbfa>
   11042:	ldr	r1, [r5, #8]
   11044:	cmp	r1, r4
   11046:	blt.n	11060 <_ZdlPv@@Base+0xc0c>
   11048:	str	r4, [r5, #4]
   1104a:	add	sp, #8
   1104c:	pop	{r4, r5, r6, pc}
   1104e:	ldr	r1, [pc, #40]	; (11078 <_ZdlPv@@Base+0xc24>)
   11050:	movw	r0, #263	; 0x107
   11054:	add	r1, pc
   11056:	bl	b6b0 <__printf_chk@plt+0x82e8>
   1105a:	ldr	r1, [r5, #8]
   1105c:	cmp	r1, r4
   1105e:	bge.n	11048 <_ZdlPv@@Base+0xbf4>
   11060:	mov	r6, r5
   11062:	ldr	r2, [r5, #4]
   11064:	ldr.w	r0, [r6], #8
   11068:	mov	r3, r4
   1106a:	str	r6, [sp, #0]
   1106c:	bl	10c00 <_ZdlPv@@Base+0x7ac>
   11070:	str	r4, [r5, #4]
   11072:	str	r0, [r5, #0]
   11074:	add	sp, #8
   11076:	pop	{r4, r5, r6, pc}
   11078:	strb	r0, [r2, r1]
   1107a:	movs	r0, r0
   1107c:	movs	r3, #0
   1107e:	str	r3, [r0, #4]
   11080:	bx	lr
   11082:	nop
   11084:	push	{r4, lr}
   11086:	ldr	r4, [r0, #0]
   11088:	cbz	r4, 11098 <_ZdlPv@@Base+0xc44>
   1108a:	ldr	r2, [r0, #4]
   1108c:	mov	r0, r4
   1108e:	blx	3320 <memchr@plt>
   11092:	cbz	r0, 11098 <_ZdlPv@@Base+0xc44>
   11094:	subs	r0, r0, r4
   11096:	pop	{r4, pc}
   11098:	mov.w	r0, #4294967295	; 0xffffffff
   1109c:	pop	{r4, pc}
   1109e:	nop
   110a0:	push	{r3, r4, r5, lr}
   110a2:	ldrd	r4, r5, [r0]
   110a6:	cmp	r5, #0
   110a8:	add.w	r0, r5, #1
   110ac:	ble.n	110e4 <_ZdlPv@@Base+0xc90>
   110ae:	add	r5, r4
   110b0:	subs	r4, #1
   110b2:	subs	r5, #1
   110b4:	movs	r1, #0
   110b6:	mov	r3, r4
   110b8:	ldrb.w	r2, [r3, #1]!
   110bc:	cbnz	r2, 110c0 <_ZdlPv@@Base+0xc6c>
   110be:	adds	r1, #1
   110c0:	cmp	r3, r5
   110c2:	bne.n	110b8 <_ZdlPv@@Base+0xc64>
   110c4:	subs	r0, r0, r1
   110c6:	blx	3298 <malloc@plt>
   110ca:	mov	r1, r0
   110cc:	ldrb.w	r2, [r4, #1]!
   110d0:	mov	r3, r1
   110d2:	cbz	r2, 110da <_ZdlPv@@Base+0xc86>
   110d4:	strb.w	r2, [r3], #1
   110d8:	mov	r1, r3
   110da:	cmp	r4, r5
   110dc:	bne.n	110cc <_ZdlPv@@Base+0xc78>
   110de:	movs	r3, #0
   110e0:	strb	r3, [r1, #0]
   110e2:	pop	{r3, r4, r5, pc}
   110e4:	blx	3298 <malloc@plt>
   110e8:	movs	r3, #0
   110ea:	mov	r1, r0
   110ec:	strb	r3, [r1, #0]
   110ee:	pop	{r3, r4, r5, pc}
   110f0:	push	{r3, r4, r5, r6, r7, lr}
   110f2:	mov	r5, r0
   110f4:	ldrd	r0, r2, [r0]
   110f8:	subs	r7, r2, #1
   110fa:	bmi.n	1112a <_ZdlPv@@Base+0xcd6>
   110fc:	add	r2, r0
   110fe:	mov	r3, r7
   11100:	b.n	11106 <_ZdlPv@@Base+0xcb2>
   11102:	subs	r3, #1
   11104:	bcc.n	11150 <_ZdlPv@@Base+0xcfc>
   11106:	ldrb.w	r1, [r2, #-1]!
   1110a:	cmp	r1, #32
   1110c:	beq.n	11102 <_ZdlPv@@Base+0xcae>
   1110e:	cbz	r3, 1116c <_ZdlPv@@Base+0xd18>
   11110:	ldrb	r2, [r0, #0]
   11112:	cmp	r2, #32
   11114:	bne.n	11162 <_ZdlPv@@Base+0xd0e>
   11116:	add	r3, r0
   11118:	adds	r2, r0, #1
   1111a:	subs	r6, r3, r2
   1111c:	mov	r4, r2
   1111e:	ldrb.w	r1, [r2], #1
   11122:	cmp	r1, #32
   11124:	beq.n	1111a <_ZdlPv@@Base+0xcc6>
   11126:	cmp	r7, r6
   11128:	bne.n	1112c <_ZdlPv@@Base+0xcd8>
   1112a:	pop	{r3, r4, r5, r6, r7, pc}
   1112c:	cmp	r6, #0
   1112e:	blt.n	11150 <_ZdlPv@@Base+0xcfc>
   11130:	ldr	r0, [r5, #8]
   11132:	adds	r6, #1
   11134:	str	r6, [r5, #4]
   11136:	blx	3120 <_Znaj@plt+0x4>
   1113a:	mov	r1, r4
   1113c:	ldr	r2, [r5, #4]
   1113e:	mov	r4, r0
   11140:	blx	3280 <memcpy@plt>
   11144:	ldr	r0, [r5, #0]
   11146:	cbz	r0, 1114c <_ZdlPv@@Base+0xcf8>
   11148:	blx	31ec <_ZdaPv@plt+0x4>
   1114c:	str	r4, [r5, #0]
   1114e:	pop	{r3, r4, r5, r6, r7, pc}
   11150:	movs	r4, #0
   11152:	str	r4, [r5, #4]
   11154:	cmp	r0, #0
   11156:	beq.n	1112a <_ZdlPv@@Base+0xcd6>
   11158:	blx	31ec <_ZdaPv@plt+0x4>
   1115c:	str	r4, [r5, #0]
   1115e:	str	r4, [r5, #8]
   11160:	pop	{r3, r4, r5, r6, r7, pc}
   11162:	cmp	r7, r3
   11164:	beq.n	1112a <_ZdlPv@@Base+0xcd6>
   11166:	mov	r4, r0
   11168:	mov	r6, r3
   1116a:	b.n	11130 <_ZdlPv@@Base+0xcdc>
   1116c:	cmp	r7, #0
   1116e:	bne.n	11166 <_ZdlPv@@Base+0xd12>
   11170:	pop	{r3, r4, r5, r6, r7, pc}
   11172:	nop
   11174:	push	{r4, r5, r6, lr}
   11176:	ldrd	r4, r5, [r0]
   1117a:	cmp	r5, #0
   1117c:	ble.n	11194 <_ZdlPv@@Base+0xd40>
   1117e:	add	r5, r4
   11180:	subs	r4, #1
   11182:	subs	r5, #1
   11184:	mov	r6, r1
   11186:	ldrb.w	r0, [r4, #1]!
   1118a:	mov	r1, r6
   1118c:	blx	31ac <putc@plt+0x4>
   11190:	cmp	r4, r5
   11192:	bne.n	11186 <_ZdlPv@@Base+0xd32>
   11194:	pop	{r4, r5, r6, pc}
   11196:	nop
   11198:	push	{r4, r5, lr}
   1119a:	sub	sp, #12
   1119c:	ldr	r5, [pc, #32]	; (111c0 <_ZdlPv@@Base+0xd6c>)
   1119e:	mov	r4, r0
   111a0:	ldr	r3, [pc, #32]	; (111c4 <_ZdlPv@@Base+0xd70>)
   111a2:	movs	r2, #12
   111a4:	add	r5, pc
   111a6:	str	r1, [sp, #0]
   111a8:	add	r3, pc
   111aa:	movs	r1, #1
   111ac:	mov	r0, r5
   111ae:	blx	3370 <__sprintf_chk@plt>
   111b2:	mov	r1, r5
   111b4:	mov	r0, r4
   111b6:	bl	10c9c <_ZdlPv@@Base+0x848>
   111ba:	mov	r0, r4
   111bc:	add	sp, #12
   111be:	pop	{r4, r5, pc}
   111c0:			; <UNDEFINED> instruction: 0xb7f0
   111c2:	movs	r1, r0
   111c4:	movs	r0, #228	; 0xe4
   111c6:	movs	r0, r0
   111c8:	push	{r4, lr}
   111ca:	mov	r4, r0
   111cc:	sub	sp, #8
   111ce:	cbz	r0, 111e8 <_ZdlPv@@Base+0xd94>
   111d0:	blx	32a4 <strlen@plt>
   111d4:	adds	r2, r0, #1
   111d6:	str	r2, [sp, #4]
   111d8:	mov	r0, r2
   111da:	blx	3298 <malloc@plt>
   111de:	mov	r1, r4
   111e0:	ldr	r2, [sp, #4]
   111e2:	mov	r4, r0
   111e4:	blx	3280 <memcpy@plt>
   111e8:	mov	r0, r4
   111ea:	add	sp, #8
   111ec:	pop	{r4, pc}
   111ee:	nop
   111f0:	push	{r4, lr}
   111f2:	mov	r3, r1
   111f4:	mov	r4, r0
   111f6:	cbz	r1, 11208 <_ZdlPv@@Base+0xdb4>
   111f8:	ldrb	r3, [r1, #0]
   111fa:	cbz	r3, 11204 <_ZdlPv@@Base+0xdb0>
   111fc:	bl	11214 <_ZdlPv@@Base+0xdc0>
   11200:	mov	r0, r4
   11202:	pop	{r4, pc}
   11204:	ldr	r3, [pc, #8]	; (11210 <_ZdlPv@@Base+0xdbc>)
   11206:	add	r3, pc
   11208:	mov	r0, r4
   1120a:	str	r3, [r4, #0]
   1120c:	pop	{r4, pc}
   1120e:	nop
   11210:	cmp	r3, #94	; 0x5e
   11212:	movs	r0, r0
   11214:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11218:	sub	sp, #20
   1121a:	ldr	r7, [pc, #644]	; (114a0 <_ZdlPv@@Base+0x104c>)
   1121c:	mov	r9, r0
   1121e:	str	r2, [sp, #4]
   11220:	mov	r4, r1
   11222:	ldr	r2, [pc, #640]	; (114a4 <_ZdlPv@@Base+0x1050>)
   11224:	add	r7, pc
   11226:	ldr	r3, [pc, #640]	; (114a8 <_ZdlPv@@Base+0x1054>)
   11228:	add	r2, pc
   1122a:	ldr	r5, [r7, #0]
   1122c:	ldr.w	fp, [pc, #636]	; 114ac <_ZdlPv@@Base+0x1058>
   11230:	ldr	r3, [r2, r3]
   11232:	add	fp, pc
   11234:	ldr	r3, [r3, #0]
   11236:	str	r3, [sp, #12]
   11238:	mov.w	r3, #0
   1123c:	cmp	r5, #0
   1123e:	beq.w	1144a <_ZdlPv@@Base+0xff6>
   11242:	ldr	r3, [r7, #4]
   11244:	str	r3, [sp, #0]
   11246:	ldrb	r7, [r4, #0]
   11248:	mov	sl, r5
   1124a:	cbz	r7, 11260 <_ZdlPv@@Base+0xe0c>
   1124c:	ldrb	r2, [r4, #1]
   1124e:	cmp	r2, #0
   11250:	bne.w	1142e <_ZdlPv@@Base+0xfda>
   11254:	ldr	r1, [sp, #0]
   11256:	mov	r0, r7
   11258:	blx	30c8 <__aeabi_uidivmod@plt>
   1125c:	add.w	sl, r5, r1, lsl #2
   11260:	ldr.w	r6, [sl]
   11264:	cbz	r6, 112ae <_ZdlPv@@Base+0xe5a>
   11266:	ldr	r3, [sp, #0]
   11268:	add.w	r8, r3, #1073741824	; 0x40000000
   1126c:	add.w	r8, r8, #4294967295	; 0xffffffff
   11270:	mov.w	r8, r8, lsl #2
   11274:	b.n	11286 <_ZdlPv@@Base+0xe32>
   11276:	cmp	sl, r5
   11278:	ite	eq
   1127a:	addeq	sl, r8
   1127c:	subne.w	sl, sl, #4
   11280:	ldr.w	r6, [sl]
   11284:	cbz	r6, 112ae <_ZdlPv@@Base+0xe5a>
   11286:	mov	r1, r6
   11288:	mov	r0, r4
   1128a:	blx	32f0 <strcmp@plt>
   1128e:	cmp	r0, #0
   11290:	bne.n	11276 <_ZdlPv@@Base+0xe22>
   11292:	str.w	r6, [r9]
   11296:	ldr	r2, [pc, #536]	; (114b0 <_ZdlPv@@Base+0x105c>)
   11298:	ldr	r3, [pc, #524]	; (114a8 <_ZdlPv@@Base+0x1054>)
   1129a:	add	r2, pc
   1129c:	ldr	r3, [r2, r3]
   1129e:	ldr	r2, [r3, #0]
   112a0:	ldr	r3, [sp, #12]
   112a2:	eors	r2, r3
   112a4:	bne.w	11492 <_ZdlPv@@Base+0x103e>
   112a8:	add	sp, #20
   112aa:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112ae:	ldr	r3, [sp, #4]
   112b0:	cmp	r3, #2
   112b2:	itt	eq
   112b4:	moveq	r3, #0
   112b6:	streq.w	r3, [r9]
   112ba:	beq.n	11296 <_ZdlPv@@Base+0xe42>
   112bc:	ldr	r1, [pc, #500]	; (114b4 <_ZdlPv@@Base+0x1060>)
   112be:	ldr	r3, [sp, #0]
   112c0:	add	r1, pc
   112c2:	subs	r2, r3, #1
   112c4:	ldr	r0, [r1, #8]
   112c6:	cmp	r2, r0
   112c8:	ble.n	112ec <_ZdlPv@@Base+0xe98>
   112ca:	vldr	s15, [sp]
   112ce:	vldr	d6, [pc, #456]	; 11498 <_ZdlPv@@Base+0x1044>
   112d2:	vcvt.f64.s32	d7, s15
   112d6:	vmul.f64	d7, d7, d6
   112da:	vmov	s13, r0
   112de:	vcvt.f64.s32	d6, s13
   112e2:	vcmpe.f64	d6, d7
   112e6:	vmrs	APSR_nzcv, fpscr
   112ea:	blt.n	113c6 <_ZdlPv@@Base+0xf72>
   112ec:	ldr	r6, [sp, #0]
   112ee:	cmp.w	r6, #502	; 0x1f6
   112f2:	bls.w	1147e <_ZdlPv@@Base+0x102a>
   112f6:	ldr.w	r8, [pc, #448]	; 114b8 <_ZdlPv@@Base+0x1064>
   112fa:	movw	r3, #1009	; 0x3f1
   112fe:	ldr.w	sl, [pc, #444]	; 114bc <_ZdlPv@@Base+0x1068>
   11302:	add	r8, pc
   11304:	add	sl, pc
   11306:	add.w	r8, r8, #12
   1130a:	b.n	11322 <_ZdlPv@@Base+0xece>
   1130c:	cbnz	r3, 1131e <_ZdlPv@@Base+0xeca>
   1130e:	ldr	r3, [pc, #432]	; (114c0 <_ZdlPv@@Base+0x106c>)
   11310:	mov	r0, sl
   11312:	ldr.w	r3, [fp, r3]
   11316:	mov	r2, r3
   11318:	mov	r1, r3
   1131a:	bl	c5b0 <__printf_chk@plt+0x91e8>
   1131e:	ldr.w	r3, [r8], #4
   11322:	cmp	r3, r6
   11324:	bls.n	1130c <_ZdlPv@@Base+0xeb8>
   11326:	ldr	r2, [pc, #412]	; (114c4 <_ZdlPv@@Base+0x1070>)
   11328:	mvn.w	r1, #3758096384	; 0xe0000000
   1132c:	cmp	r3, r1
   1132e:	mov.w	r0, #0
   11332:	add	r2, pc
   11334:	strd	r3, r0, [r2, #4]
   11338:	ite	cc
   1133a:	lslcc	r0, r3, #2
   1133c:	movcs.w	r0, #4294967295	; 0xffffffff
   11340:	blx	3120 <_Znaj@plt+0x4>
   11344:	ldr	r2, [pc, #384]	; (114c8 <_ZdlPv@@Base+0x1074>)
   11346:	add	r2, pc
   11348:	ldr	r3, [r2, #4]
   1134a:	cmp	r3, #0
   1134c:	str	r0, [r2, #0]
   1134e:	itt	gt
   11350:	addgt.w	r3, r0, r3, lsl #2
   11354:	movgt	r2, #0
   11356:	ble.n	11360 <_ZdlPv@@Base+0xf0c>
   11358:	str.w	r2, [r0], #4
   1135c:	cmp	r3, r0
   1135e:	bne.n	11358 <_ZdlPv@@Base+0xf04>
   11360:	ldr	r3, [sp, #0]
   11362:	add.w	r6, r3, #1073741824	; 0x40000000
   11366:	subs	r6, #1
   11368:	add.w	r6, r5, r6, lsl #2
   1136c:	cmp	r6, r5
   1136e:	it	cs
   11370:	addcs.w	r8, sp, #8
   11374:	bcc.n	11386 <_ZdlPv@@Base+0xf32>
   11376:	ldr.w	r1, [r6], #-4
   1137a:	movs	r2, #1
   1137c:	mov	r0, r8
   1137e:	bl	111f0 <_ZdlPv@@Base+0xd9c>
   11382:	cmp	r6, r5
   11384:	bcs.n	11376 <_ZdlPv@@Base+0xf22>
   11386:	ldr	r6, [pc, #324]	; (114cc <_ZdlPv@@Base+0x1078>)
   11388:	mov	r0, r5
   1138a:	blx	31ec <_ZdaPv@plt+0x4>
   1138e:	mov	r0, r7
   11390:	add	r6, pc
   11392:	mov	r7, r6
   11394:	ldrd	r5, r6, [r6]
   11398:	mov	r1, r6
   1139a:	blx	30c8 <__aeabi_uidivmod@plt>
   1139e:	ldr	r0, [r7, #8]
   113a0:	ldr.w	r2, [r5, r1, lsl #2]
   113a4:	add.w	sl, r5, r1, lsl #2
   113a8:	cbz	r2, 113c6 <_ZdlPv@@Base+0xf72>
   113aa:	add.w	r2, r6, #1073741824	; 0x40000000
   113ae:	subs	r2, #1
   113b0:	lsls	r1, r2, #2
   113b2:	cmp	r5, sl
   113b4:	ite	eq
   113b6:	addeq.w	sl, r5, r1
   113ba:	subne.w	sl, sl, #4
   113be:	ldr.w	r3, [sl]
   113c2:	cmp	r3, #0
   113c4:	bne.n	113b2 <_ZdlPv@@Base+0xf5e>
   113c6:	ldr	r6, [pc, #264]	; (114d0 <_ZdlPv@@Base+0x107c>)
   113c8:	adds	r0, #1
   113ca:	ldr	r3, [sp, #4]
   113cc:	add	r6, pc
   113ce:	cmp	r3, #1
   113d0:	str	r0, [r6, #8]
   113d2:	itt	eq
   113d4:	streq.w	r4, [sl]
   113d8:	streq.w	r4, [r9]
   113dc:	beq.w	11296 <_ZdlPv@@Base+0xe42>
   113e0:	mov	r0, r4
   113e2:	blx	32a4 <strlen@plt>
   113e6:	ldr	r2, [r6, #12]
   113e8:	adds	r5, r0, #1
   113ea:	cbz	r2, 113f2 <_ZdlPv@@Base+0xf9e>
   113ec:	ldr	r1, [r6, #16]
   113ee:	cmp	r5, r1
   113f0:	ble.n	1140c <_ZdlPv@@Base+0xfb8>
   113f2:	ldr	r6, [pc, #224]	; (114d4 <_ZdlPv@@Base+0x1080>)
   113f4:	cmp.w	r5, #1024	; 0x400
   113f8:	mov	r0, r5
   113fa:	add	r6, pc
   113fc:	it	lt
   113fe:	movlt.w	r0, #1024	; 0x400
   11402:	str	r0, [r6, #16]
   11404:	blx	3120 <_Znaj@plt+0x4>
   11408:	mov	r2, r0
   1140a:	str	r0, [r6, #12]
   1140c:	mov	r1, r4
   1140e:	mov	r0, r2
   11410:	blx	3168 <strcpy@plt>
   11414:	ldr	r1, [pc, #192]	; (114d8 <_ZdlPv@@Base+0x1084>)
   11416:	add	r1, pc
   11418:	ldrd	r2, r0, [r1, #12]
   1141c:	subs	r0, r0, r5
   1141e:	add	r5, r2
   11420:	str.w	r2, [sl]
   11424:	str.w	r2, [r9]
   11428:	strd	r5, r0, [r1, #12]
   1142c:	b.n	11296 <_ZdlPv@@Base+0xe42>
   1142e:	ldrb	r3, [r4, #2]
   11430:	add.w	r7, r2, r7, lsl #7
   11434:	adds	r2, r4, #2
   11436:	cmp	r3, #0
   11438:	beq.w	11254 <_ZdlPv@@Base+0xe00>
   1143c:	add.w	r7, r3, r7, lsl #4
   11440:	ldrb.w	r3, [r2, #1]!
   11444:	cmp	r3, #0
   11446:	bne.n	1143c <_ZdlPv@@Base+0xfe8>
   11448:	b.n	11254 <_ZdlPv@@Base+0xe00>
   1144a:	mov.w	r0, #404	; 0x194
   1144e:	movs	r3, #101	; 0x65
   11450:	str	r3, [r7, #4]
   11452:	blx	3120 <_Znaj@plt+0x4>
   11456:	ldr	r3, [r7, #4]
   11458:	cmp	r3, #0
   1145a:	str	r3, [sp, #0]
   1145c:	mov	r5, r0
   1145e:	str	r0, [r7, #0]
   11460:	ble.n	11474 <_ZdlPv@@Base+0x1020>
   11462:	ldr	r3, [sp, #0]
   11464:	movs	r2, #0
   11466:	add.w	r1, r0, r3, lsl #2
   1146a:	mov	r3, r0
   1146c:	str.w	r2, [r3], #4
   11470:	cmp	r1, r3
   11472:	bne.n	1146c <_ZdlPv@@Base+0x1018>
   11474:	ldr	r3, [pc, #100]	; (114dc <_ZdlPv@@Base+0x1088>)
   11476:	movs	r2, #0
   11478:	add	r3, pc
   1147a:	str	r2, [r3, #8]
   1147c:	b.n	11246 <_ZdlPv@@Base+0xdf2>
   1147e:	ldr	r3, [pc, #96]	; (114e0 <_ZdlPv@@Base+0x108c>)
   11480:	movw	r1, #503	; 0x1f7
   11484:	movs	r2, #0
   11486:	movw	r0, #2012	; 0x7dc
   1148a:	add	r3, pc
   1148c:	strd	r1, r2, [r3, #4]
   11490:	b.n	11340 <_ZdlPv@@Base+0xeec>
   11492:	blx	3190 <__stack_chk_fail@plt>
   11496:	nop
   11498:	adds	r3, #51	; 0x33
   1149a:	adds	r3, #51	; 0x33
   1149c:	adds	r3, #51	; 0x33
   1149e:	subs	r7, #211	; 0xd3
   114a0:			; <UNDEFINED> instruction: 0xb77c
   114a2:	movs	r1, r0
   114a4:	ldr	r4, [r2, #60]	; 0x3c
   114a6:	movs	r1, r0
   114a8:	lsls	r4, r7, #4
   114aa:	movs	r0, r0
   114ac:	ldr	r2, [r1, #60]	; 0x3c
   114ae:	movs	r1, r0
   114b0:	ldr	r2, [r4, #52]	; 0x34
   114b2:	movs	r1, r0
   114b4:			; <UNDEFINED> instruction: 0xb6e0
   114b6:	movs	r1, r0
   114b8:	str	r2, [r3, r7]
   114ba:	movs	r0, r0
   114bc:	str	r4, [r0, r7]
   114be:	movs	r0, r0
   114c0:	lsls	r0, r3, #6
   114c2:	movs	r0, r0
   114c4:			; <UNDEFINED> instruction: 0xb66e
   114c6:	movs	r1, r0
   114c8:			; <UNDEFINED> instruction: 0xb65a
   114ca:	movs	r1, r0
   114cc:	setpan	#0
   114ce:	movs	r1, r0
   114d0:	push	{r2, r4, r6, r7, lr}
   114d2:	movs	r1, r0
   114d4:	push	{r1, r2, r5, r7, lr}
   114d6:	movs	r1, r0
   114d8:	push	{r1, r3, r7, lr}
   114da:	movs	r1, r0
   114dc:	push	{r3, r5, lr}
   114de:	movs	r1, r0
   114e0:	push	{r1, r2, r4, lr}
   114e2:	movs	r1, r0
   114e4:	ldr	r2, [pc, #108]	; (11554 <_ZdlPv@@Base+0x1100>)
   114e6:	ldr	r3, [pc, #112]	; (11558 <_ZdlPv@@Base+0x1104>)
   114e8:	add	r2, pc
   114ea:	push	{r4, r5, lr}
   114ec:	sub	sp, #20
   114ee:	ldr	r3, [r2, r3]
   114f0:	mov	r5, r1
   114f2:	ldr	r3, [r3, #0]
   114f4:	str	r3, [sp, #12]
   114f6:	mov.w	r3, #0
   114fa:	str	r0, [sp, #4]
   114fc:	blx	32a4 <strlen@plt>
   11500:	mov	r4, r0
   11502:	mov	r0, r5
   11504:	blx	32a4 <strlen@plt>
   11508:	add	r0, r4
   1150a:	adds	r0, #1
   1150c:	blx	3120 <_Znaj@plt+0x4>
   11510:	ldr	r1, [sp, #4]
   11512:	mov	r4, r0
   11514:	blx	30f8 <stpcpy@plt>
   11518:	mov	r1, r5
   1151a:	blx	3168 <strcpy@plt>
   1151e:	ldrb	r3, [r4, #0]
   11520:	cbz	r3, 11548 <_ZdlPv@@Base+0x10f4>
   11522:	add	r0, sp, #8
   11524:	movs	r2, #0
   11526:	mov	r1, r4
   11528:	bl	11214 <_ZdlPv@@Base+0xdc0>
   1152c:	mov	r0, r4
   1152e:	blx	31ec <_ZdaPv@plt+0x4>
   11532:	ldr	r2, [pc, #40]	; (1155c <_ZdlPv@@Base+0x1108>)
   11534:	ldr	r3, [pc, #32]	; (11558 <_ZdlPv@@Base+0x1104>)
   11536:	add	r2, pc
   11538:	ldr	r0, [sp, #8]
   1153a:	ldr	r3, [r2, r3]
   1153c:	ldr	r2, [r3, #0]
   1153e:	ldr	r3, [sp, #12]
   11540:	eors	r2, r3
   11542:	bne.n	11550 <_ZdlPv@@Base+0x10fc>
   11544:	add	sp, #20
   11546:	pop	{r4, r5, pc}
   11548:	ldr	r3, [pc, #20]	; (11560 <_ZdlPv@@Base+0x110c>)
   1154a:	add	r3, pc
   1154c:	str	r3, [sp, #8]
   1154e:	b.n	1152c <_ZdlPv@@Base+0x10d8>
   11550:	blx	3190 <__stack_chk_fail@plt>
   11554:	ldr	r4, [r2, #16]
   11556:	movs	r1, r0
   11558:	lsls	r4, r7, #4
   1155a:	movs	r0, r0
   1155c:	ldr	r6, [r0, #12]
   1155e:	movs	r1, r0
   11560:	cmp	r0, #26
   11562:	movs	r0, r0
   11564:	ldr	r3, [pc, #16]	; (11578 <_ZdlPv@@Base+0x1124>)
   11566:	push	{r4, lr}
   11568:	add	r3, pc
   1156a:	mov	r4, r0
   1156c:	ldr	r0, [r3, #0]
   1156e:	cbz	r0, 11574 <_ZdlPv@@Base+0x1120>
   11570:	blx	31ec <_ZdaPv@plt+0x4>
   11574:	mov	r0, r4
   11576:	pop	{r4, pc}
   11578:	push	{r3, r4, r6}
   1157a:	movs	r1, r0
   1157c:	ldr	r3, [pc, #148]	; (11614 <_ZdlPv@@Base+0x11c0>)
   1157e:	ldr	r1, [pc, #152]	; (11618 <_ZdlPv@@Base+0x11c4>)
   11580:	ldr	r2, [pc, #152]	; (1161c <_ZdlPv@@Base+0x11c8>)
   11582:	add	r3, pc
   11584:	add	r1, pc
   11586:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1158a:	sub	sp, #40	; 0x28
   1158c:	ldr	r4, [r3, #4]
   1158e:	mov	r9, r0
   11590:	ldr	r2, [r1, r2]
   11592:	ldr.w	r8, [pc, #140]	; 11620 <_ZdlPv@@Base+0x11cc>
   11596:	ldr	r2, [r2, #0]
   11598:	str	r2, [sp, #36]	; 0x24
   1159a:	mov.w	r2, #0
   1159e:	add	r8, pc
   115a0:	cbz	r4, 115f8 <_ZdlPv@@Base+0x11a4>
   115a2:	ldr.w	sl, [pc, #128]	; 11624 <_ZdlPv@@Base+0x11d0>
   115a6:	add	r6, sp, #16
   115a8:	mov	r7, sp
   115aa:	add	sl, pc
   115ac:	b.n	115c2 <_ZdlPv@@Base+0x116e>
   115ae:	ldrd	r0, r5, [r4]
   115b2:	cbz	r0, 115b8 <_ZdlPv@@Base+0x1164>
   115b4:	blx	31ec <_ZdaPv@plt+0x4>
   115b8:	mov	r0, r4
   115ba:	bl	10454 <_ZdlPv@@Base>
   115be:	cbz	r5, 115f8 <_ZdlPv@@Base+0x11a4>
   115c0:	mov	r4, r5
   115c2:	ldr	r0, [r4, #0]
   115c4:	blx	3150 <unlink@plt>
   115c8:	cmp	r0, #0
   115ca:	bge.n	115ae <_ZdlPv@@Base+0x115a>
   115cc:	ldr	r1, [r4, #0]
   115ce:	mov	r0, r7
   115d0:	bl	c214 <__printf_chk@plt+0x8e4c>
   115d4:	blx	3308 <__errno_location@plt>
   115d8:	ldr	r0, [r0, #0]
   115da:	blx	30ec <strerror@plt>
   115de:	mov	r1, r0
   115e0:	mov	r0, r6
   115e2:	bl	c214 <__printf_chk@plt+0x8e4c>
   115e6:	ldr	r3, [pc, #64]	; (11628 <_ZdlPv@@Base+0x11d4>)
   115e8:	mov	r2, r6
   115ea:	mov	r1, r7
   115ec:	mov	r0, sl
   115ee:	ldr.w	r3, [r8, r3]
   115f2:	bl	c510 <__printf_chk@plt+0x9148>
   115f6:	b.n	115ae <_ZdlPv@@Base+0x115a>
   115f8:	ldr	r2, [pc, #48]	; (1162c <_ZdlPv@@Base+0x11d8>)
   115fa:	ldr	r3, [pc, #32]	; (1161c <_ZdlPv@@Base+0x11c8>)
   115fc:	add	r2, pc
   115fe:	ldr	r3, [r2, r3]
   11600:	ldr	r2, [r3, #0]
   11602:	ldr	r3, [sp, #36]	; 0x24
   11604:	eors	r2, r3
   11606:	bne.n	11610 <_ZdlPv@@Base+0x11bc>
   11608:	mov	r0, r9
   1160a:	add	sp, #40	; 0x28
   1160c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11610:	blx	3190 <__stack_chk_fail@plt>
   11614:	push	{r1, r2, r3, r4, r5}
   11616:	movs	r1, r0
   11618:	ldr	r0, [r7, #4]
   1161a:	movs	r1, r0
   1161c:	lsls	r4, r7, #4
   1161e:	movs	r0, r0
   11620:	ldr	r6, [r3, #4]
   11622:	movs	r1, r0
   11624:	ldr	r7, [pc, #472]	; (11800 <_ZdlPv@@Base+0x13ac>)
   11626:	movs	r0, r0
   11628:	lsls	r0, r3, #6
   1162a:	movs	r0, r0
   1162c:	ldr	r0, [r0, #0]
   1162e:	movs	r1, r0
   11630:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11634:	mov	r6, r0
   11636:	ldr	r0, [pc, #176]	; (116e8 <_ZdlPv@@Base+0x1294>)
   11638:	add	r0, pc
   1163a:	blx	338c <getenv@plt>
   1163e:	mov	r5, r0
   11640:	cmp	r0, #0
   11642:	beq.n	116ce <_ZdlPv@@Base+0x127a>
   11644:	mov	r0, r5
   11646:	blx	32a4 <strlen@plt>
   1164a:	adds	r3, r5, r0
   1164c:	mov	r4, r0
   1164e:	ldr	r0, [pc, #156]	; (116ec <_ZdlPv@@Base+0x1298>)
   11650:	ldrb.w	r1, [r3, #-1]
   11654:	add	r0, pc
   11656:	blx	33b0 <strchr@plt>
   1165a:	adds	r3, r4, #1
   1165c:	cbz	r0, 116b4 <_ZdlPv@@Base+0x1260>
   1165e:	mov	r0, r3
   11660:	blx	3120 <_Znaj@plt+0x4>
   11664:	mov	r1, r5
   11666:	mov	r5, r0
   11668:	blx	3168 <strcpy@plt>
   1166c:	mov	r0, r5
   1166e:	bl	11940 <_ZdlPv@@Base+0x14ec>
   11672:	cmp	r0, #14
   11674:	bls.n	116a4 <_ZdlPv@@Base+0x1250>
   11676:	ldr.w	r8, [pc, #120]	; 116f0 <_ZdlPv@@Base+0x129c>
   1167a:	adds	r4, #5
   1167c:	add	r8, pc
   1167e:	ldr	r7, [pc, #116]	; (116f4 <_ZdlPv@@Base+0x12a0>)
   11680:	adds	r0, r4, #1
   11682:	add	r7, pc
   11684:	str	r4, [r7, #12]
   11686:	blx	3120 <_Znaj@plt+0x4>
   1168a:	mov	r1, r5
   1168c:	str	r0, [r7, #0]
   1168e:	blx	30f8 <stpcpy@plt>
   11692:	mov	r1, r8
   11694:	blx	3168 <strcpy@plt>
   11698:	mov	r0, r5
   1169a:	blx	31ec <_ZdaPv@plt+0x4>
   1169e:	mov	r0, r6
   116a0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   116a4:	ldr	r3, [pc, #80]	; (116f8 <_ZdlPv@@Base+0x12a4>)
   116a6:	movs	r2, #1
   116a8:	ldr.w	r8, [pc, #80]	; 116fc <_ZdlPv@@Base+0x12a8>
   116ac:	add	r3, pc
   116ae:	add	r8, pc
   116b0:	str	r2, [r3, #8]
   116b2:	b.n	1167e <_ZdlPv@@Base+0x122a>
   116b4:	adds	r0, r4, #2
   116b6:	mov	r4, r3
   116b8:	blx	3120 <_Znaj@plt+0x4>
   116bc:	mov	r1, r5
   116be:	mov	r5, r0
   116c0:	blx	30f8 <stpcpy@plt>
   116c4:	ldr	r3, [pc, #56]	; (11700 <_ZdlPv@@Base+0x12ac>)
   116c6:	add	r3, pc
   116c8:	ldrh	r3, [r3, #0]
   116ca:	strh	r3, [r0, #0]
   116cc:	b.n	1166c <_ZdlPv@@Base+0x1218>
   116ce:	ldr	r0, [pc, #52]	; (11704 <_ZdlPv@@Base+0x12b0>)
   116d0:	add	r0, pc
   116d2:	blx	338c <getenv@plt>
   116d6:	mov	r5, r0
   116d8:	cmp	r0, #0
   116da:	bne.n	11644 <_ZdlPv@@Base+0x11f0>
   116dc:	ldr	r5, [pc, #40]	; (11708 <_ZdlPv@@Base+0x12b4>)
   116de:	movs	r0, #6
   116e0:	movs	r4, #5
   116e2:	add	r5, pc
   116e4:	b.n	116b8 <_ZdlPv@@Base+0x1264>
   116e6:	nop
   116e8:	ldr	r7, [pc, #32]	; (1170c <_ZdlPv@@Base+0x12b8>)
   116ea:	movs	r0, r0
   116ec:	subs	r2, #32
   116ee:	movs	r0, r0
   116f0:	adds	r0, r2, #4
   116f2:	movs	r0, r0
   116f4:	cbz	r6, 11746 <_ZdlPv@@Base+0x12f2>
   116f6:	movs	r1, r0
   116f8:	cbz	r4, 11740 <_ZdlPv@@Base+0x12ec>
   116fa:	movs	r1, r0
   116fc:	movs	r6, #182	; 0xb6
   116fe:	movs	r0, r0
   11700:	subs	r1, #174	; 0xae
   11702:	movs	r0, r0
   11704:	ldr	r6, [pc, #512]	; (11908 <_ZdlPv@@Base+0x14b4>)
   11706:	movs	r0, r0
   11708:	ldr	r6, [pc, #344]	; (11864 <_ZdlPv@@Base+0x1410>)
   1170a:	movs	r0, r0
   1170c:	push	{r3, r4, r5, r6, r7, lr}
   1170e:	ldr	r4, [pc, #96]	; (11770 <_ZdlPv@@Base+0x131c>)
   11710:	add	r4, pc
   11712:	ldrd	r5, r3, [r4, #8]
   11716:	cmp	r5, #0
   11718:	ite	eq
   1171a:	moveq	r5, r0
   1171c:	movne	r5, r1
   1171e:	adds	r6, r3, #7
   11720:	cbz	r5, 11760 <_ZdlPv@@Base+0x130c>
   11722:	mov	r0, r5
   11724:	blx	32a4 <strlen@plt>
   11728:	mov	r7, r0
   1172a:	add	r0, r6
   1172c:	blx	3120 <_Znaj@plt+0x4>
   11730:	ldr	r1, [r4, #0]
   11732:	mov	r4, r0
   11734:	blx	30f8 <stpcpy@plt>
   11738:	cbnz	r7, 11758 <_ZdlPv@@Base+0x1304>
   1173a:	mov	r0, r4
   1173c:	blx	32a4 <strlen@plt>
   11740:	ldr	r3, [pc, #48]	; (11774 <_ZdlPv@@Base+0x1320>)
   11742:	add	r3, pc
   11744:	ldrh	r5, [r3, #4]
   11746:	adds	r1, r4, r0
   11748:	mov	r2, r0
   1174a:	ldr	r0, [r3, #0]
   1174c:	ldrb	r3, [r3, #6]
   1174e:	str	r0, [r4, r2]
   11750:	mov	r0, r4
   11752:	strh	r5, [r1, #4]
   11754:	strb	r3, [r1, #6]
   11756:	pop	{r3, r4, r5, r6, r7, pc}
   11758:	mov	r1, r5
   1175a:	blx	3168 <strcpy@plt>
   1175e:	b.n	1173a <_ZdlPv@@Base+0x12e6>
   11760:	mov	r0, r6
   11762:	blx	3120 <_Znaj@plt+0x4>
   11766:	ldr	r1, [r4, #0]
   11768:	mov	r4, r0
   1176a:	blx	3168 <strcpy@plt>
   1176e:	b.n	1173a <_ZdlPv@@Base+0x12e6>
   11770:	uxth	r0, r6
   11772:	movs	r1, r0
   11774:	ldr	r6, [pc, #88]	; (117d0 <_ZdlPv@@Base+0x137c>)
   11776:	movs	r0, r0
   11778:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1177c:	mov	r4, r1
   1177e:	mov	r1, r2
   11780:	ldr	r2, [pc, #240]	; (11874 <_ZdlPv@@Base+0x1420>)
   11782:	mov	r8, r3
   11784:	ldr	r3, [pc, #240]	; (11878 <_ZdlPv@@Base+0x1424>)
   11786:	add	r2, pc
   11788:	sub	sp, #24
   1178a:	mov	r7, r0
   1178c:	mov	r0, r4
   1178e:	ldr	r3, [r2, r3]
   11790:	ldr.w	r9, [pc, #232]	; 1187c <_ZdlPv@@Base+0x1428>
   11794:	ldr	r3, [r3, #0]
   11796:	str	r3, [sp, #20]
   11798:	mov.w	r3, #0
   1179c:	bl	1170c <_ZdlPv@@Base+0x12b8>
   117a0:	add	r9, pc
   117a2:	mov	r4, r0
   117a4:	blx	3308 <__errno_location@plt>
   117a8:	movs	r3, #0
   117aa:	mov	r5, r0
   117ac:	mov	r0, r4
   117ae:	str	r3, [r5, #0]
   117b0:	blx	3258 <mkstemp64@plt>
   117b4:	subs	r6, r0, #0
   117b6:	blt.n	11820 <_ZdlPv@@Base+0x13cc>
   117b8:	ldr	r1, [pc, #196]	; (11880 <_ZdlPv@@Base+0x142c>)
   117ba:	mov	r0, r6
   117bc:	movs	r3, #0
   117be:	str	r3, [r5, #0]
   117c0:	add	r1, pc
   117c2:	blx	3088 <fdopen@plt>
   117c6:	mov	r6, r0
   117c8:	cmp	r0, #0
   117ca:	beq.n	11844 <_ZdlPv@@Base+0x13f0>
   117cc:	cmp.w	r8, #0
   117d0:	bne.n	117ee <_ZdlPv@@Base+0x139a>
   117d2:	cbz	r7, 11818 <_ZdlPv@@Base+0x13c4>
   117d4:	str	r4, [r7, #0]
   117d6:	ldr	r2, [pc, #172]	; (11884 <_ZdlPv@@Base+0x1430>)
   117d8:	ldr	r3, [pc, #156]	; (11878 <_ZdlPv@@Base+0x1424>)
   117da:	add	r2, pc
   117dc:	ldr	r3, [r2, r3]
   117de:	ldr	r2, [r3, #0]
   117e0:	ldr	r3, [sp, #20]
   117e2:	eors	r2, r3
   117e4:	bne.n	1186e <_ZdlPv@@Base+0x141a>
   117e6:	mov	r0, r6
   117e8:	add	sp, #24
   117ea:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   117ee:	mov	r0, r4
   117f0:	blx	32a4 <strlen@plt>
   117f4:	adds	r0, #1
   117f6:	blx	3120 <_Znaj@plt+0x4>
   117fa:	mov	r1, r4
   117fc:	mov	r5, r0
   117fe:	blx	3168 <strcpy@plt>
   11802:	movs	r0, #8
   11804:	bl	1040c <_Znwj@@Base>
   11808:	ldr	r3, [pc, #124]	; (11888 <_ZdlPv@@Base+0x1434>)
   1180a:	add	r3, pc
   1180c:	ldr	r2, [r3, #4]
   1180e:	str	r5, [r0, #0]
   11810:	str	r0, [r3, #4]
   11812:	str	r2, [r0, #4]
   11814:	cmp	r7, #0
   11816:	bne.n	117d4 <_ZdlPv@@Base+0x1380>
   11818:	mov	r0, r4
   1181a:	blx	31ec <_ZdaPv@plt+0x4>
   1181e:	b.n	117d6 <_ZdlPv@@Base+0x1382>
   11820:	ldr	r0, [r5, #0]
   11822:	mov	sl, sp
   11824:	blx	30ec <strerror@plt>
   11828:	mov	r1, r0
   1182a:	mov	r0, sl
   1182c:	bl	c214 <__printf_chk@plt+0x8e4c>
   11830:	ldr	r3, [pc, #88]	; (1188c <_ZdlPv@@Base+0x1438>)
   11832:	ldr	r0, [pc, #92]	; (11890 <_ZdlPv@@Base+0x143c>)
   11834:	mov	r1, sl
   11836:	ldr.w	r3, [r9, r3]
   1183a:	add	r0, pc
   1183c:	mov	r2, r3
   1183e:	bl	c5b0 <__printf_chk@plt+0x91e8>
   11842:	b.n	117b8 <_ZdlPv@@Base+0x1364>
   11844:	ldr	r0, [r5, #0]
   11846:	mov	r5, sp
   11848:	blx	30ec <strerror@plt>
   1184c:	mov	r1, r0
   1184e:	mov	r0, r5
   11850:	bl	c214 <__printf_chk@plt+0x8e4c>
   11854:	ldr	r3, [pc, #52]	; (1188c <_ZdlPv@@Base+0x1438>)
   11856:	ldr	r0, [pc, #60]	; (11894 <_ZdlPv@@Base+0x1440>)
   11858:	mov	r1, r5
   1185a:	ldr.w	r3, [r9, r3]
   1185e:	add	r0, pc
   11860:	mov	r2, r3
   11862:	bl	c5b0 <__printf_chk@plt+0x91e8>
   11866:	cmp.w	r8, #0
   1186a:	beq.n	117d2 <_ZdlPv@@Base+0x137e>
   1186c:	b.n	117ee <_ZdlPv@@Base+0x139a>
   1186e:	blx	3190 <__stack_chk_fail@plt>
   11872:	nop
   11874:	str	r6, [r6, #100]	; 0x64
   11876:	movs	r1, r0
   11878:	lsls	r4, r7, #4
   1187a:	movs	r0, r0
   1187c:	str	r4, [r3, #100]	; 0x64
   1187e:	movs	r1, r0
   11880:	ldr	r5, [pc, #784]	; (11b94 <_ZdlPv@@Base+0x1740>)
   11882:	movs	r0, r0
   11884:	str	r2, [r4, #96]	; 0x60
   11886:	movs	r1, r0
   11888:	cbz	r6, 118b8 <_ZdlPv@@Base+0x1464>
   1188a:	movs	r1, r0
   1188c:	lsls	r0, r3, #6
   1188e:	movs	r0, r0
   11890:	ldr	r5, [pc, #152]	; (1192c <_ZdlPv@@Base+0x14d8>)
   11892:	movs	r0, r0
   11894:	ldr	r5, [pc, #168]	; (11940 <_ZdlPv@@Base+0x14ec>)
   11896:	movs	r0, r0
   11898:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1189c:	ldrb	r3, [r0, #0]
   1189e:	ldr	r6, [pc, #144]	; (11930 <_ZdlPv@@Base+0x14dc>)
   118a0:	cmp	r3, #117	; 0x75
   118a2:	add	r6, pc
   118a4:	bne.n	118fe <_ZdlPv@@Base+0x14aa>
   118a6:	ldr	r3, [pc, #140]	; (11934 <_ZdlPv@@Base+0x14e0>)
   118a8:	adds	r0, #1
   118aa:	mov	r8, r0
   118ac:	ldr.w	lr, [r6, r3]
   118b0:	ldrb.w	r9, [r8]
   118b4:	mov	r1, r8
   118b6:	movs	r2, #0
   118b8:	mov	r3, r9
   118ba:	b.n	118d4 <_ZdlPv@@Base+0x1480>
   118bc:	add.w	r2, sl, r2, lsl #4
   118c0:	cmp.w	r2, #1114112	; 0x110000
   118c4:	add.w	r4, r1, #1
   118c8:	bge.n	118fe <_ZdlPv@@Base+0x14aa>
   118ca:	ldrb	r3, [r1, #1]
   118cc:	cbz	r3, 11904 <_ZdlPv@@Base+0x14b0>
   118ce:	cmp	r3, #95	; 0x5f
   118d0:	beq.n	11904 <_ZdlPv@@Base+0x14b0>
   118d2:	mov	r1, r4
   118d4:	ldrb.w	r4, [lr, r3]
   118d8:	sub.w	r7, r3, #55	; 0x37
   118dc:	ldr	r5, [pc, #88]	; (11938 <_ZdlPv@@Base+0x14e4>)
   118de:	sub.w	sl, r3, #48	; 0x30
   118e2:	ldr.w	ip, [pc, #88]	; 1193c <_ZdlPv@@Base+0x14e8>
   118e6:	cbz	r4, 118fe <_ZdlPv@@Base+0x14aa>
   118e8:	ldr	r4, [r6, r5]
   118ea:	ldrb	r4, [r4, r3]
   118ec:	cmp	r4, #0
   118ee:	bne.n	118bc <_ZdlPv@@Base+0x1468>
   118f0:	ldr.w	r4, [r6, ip]
   118f4:	add.w	r2, r7, r2, lsl #4
   118f8:	ldrb	r3, [r4, r3]
   118fa:	cmp	r3, #0
   118fc:	bne.n	118c0 <_ZdlPv@@Base+0x146c>
   118fe:	movs	r0, #0
   11900:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11904:	sub.w	r5, r2, #55296	; 0xd800
   11908:	cmp.w	r5, #2048	; 0x800
   1190c:	bcc.n	118fe <_ZdlPv@@Base+0x14aa>
   1190e:	cmp.w	r2, #65536	; 0x10000
   11912:	blt.n	11924 <_ZdlPv@@Base+0x14d0>
   11914:	cmp.w	r9, #48	; 0x30
   11918:	beq.n	118fe <_ZdlPv@@Base+0x14aa>
   1191a:	cmp	r3, #0
   1191c:	beq.n	11900 <_ZdlPv@@Base+0x14ac>
   1191e:	add.w	r8, r1, #2
   11922:	b.n	118b0 <_ZdlPv@@Base+0x145c>
   11924:	sub.w	r8, r4, r8
   11928:	cmp.w	r8, #4
   1192c:	beq.n	1191a <_ZdlPv@@Base+0x14c6>
   1192e:	b.n	118fe <_ZdlPv@@Base+0x14aa>
   11930:	str	r2, [r3, #84]	; 0x54
   11932:	movs	r1, r0
   11934:	lsls	r4, r1, #7
   11936:	movs	r0, r0
   11938:	lsls	r0, r4, #6
   1193a:	movs	r0, r0
   1193c:	lsls	r4, r2, #6
   1193e:	movs	r0, r0
   11940:	movs	r1, #3
   11942:	b.w	3270 <pathconf@plt>
   11946:	nop
   11948:	push	{r1, r2, r3}
   1194a:	ldr.w	ip, [pc, #192]	; 11a0c <_ZdlPv@@Base+0x15b8>
   1194e:	push	{r4, r5, r6, r7, lr}
   11950:	sub.w	sp, sp, #2016	; 0x7e0
   11954:	addw	r3, sp, #2036	; 0x7f4
   11958:	ldr	r5, [pc, #180]	; (11a10 <_ZdlPv@@Base+0x15bc>)
   1195a:	add	ip, pc
   1195c:	add	r4, sp, #4
   1195e:	ldr.w	r2, [r3], #4
   11962:	add	r7, sp, #12
   11964:	ldr.w	r5, [ip, r5]
   11968:	mov	r1, r4
   1196a:	mov	r6, r0
   1196c:	mov	r0, r7
   1196e:	ldr	r5, [r5, #0]
   11970:	str.w	r5, [sp, #2012]	; 0x7dc
   11974:	mov.w	r5, #0
   11978:	mov.w	r5, #2000	; 0x7d0
   1197c:	str	r3, [sp, #8]
   1197e:	str	r5, [sp, #4]
   11980:	bl	11a24 <_ZdlPv@@Base+0x15d0>
   11984:	ldr	r4, [r4, #0]
   11986:	cbz	r0, 119e4 <_ZdlPv@@Base+0x1590>
   11988:	mov	r3, r6
   1198a:	mov	r2, r4
   1198c:	movs	r1, #1
   1198e:	mov	r5, r0
   11990:	blx	3264 <fwrite@plt>
   11994:	cmp	r0, r4
   11996:	bcc.n	119c4 <_ZdlPv@@Base+0x1570>
   11998:	cmp	r5, r7
   1199a:	beq.n	119a2 <_ZdlPv@@Base+0x154e>
   1199c:	mov	r0, r5
   1199e:	blx	30a4 <free@plt+0x4>
   119a2:	subs	r0, r4, #0
   119a4:	blt.n	119f0 <_ZdlPv@@Base+0x159c>
   119a6:	ldr	r2, [pc, #108]	; (11a14 <_ZdlPv@@Base+0x15c0>)
   119a8:	ldr	r3, [pc, #100]	; (11a10 <_ZdlPv@@Base+0x15bc>)
   119aa:	add	r2, pc
   119ac:	ldr	r3, [r2, r3]
   119ae:	ldr	r2, [r3, #0]
   119b0:	ldr.w	r3, [sp, #2012]	; 0x7dc
   119b4:	eors	r2, r3
   119b6:	bne.n	11a06 <_ZdlPv@@Base+0x15b2>
   119b8:	add.w	sp, sp, #2016	; 0x7e0
   119bc:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   119c0:	add	sp, #12
   119c2:	bx	lr
   119c4:	cmp	r5, r7
   119c6:	it	eq
   119c8:	moveq.w	r0, #4294967295	; 0xffffffff
   119cc:	beq.n	119a6 <_ZdlPv@@Base+0x1552>
   119ce:	blx	3308 <__errno_location@plt>
   119d2:	mov	r4, r0
   119d4:	mov	r0, r5
   119d6:	ldr	r5, [r4, #0]
   119d8:	blx	30a4 <free@plt+0x4>
   119dc:	mov.w	r0, #4294967295	; 0xffffffff
   119e0:	str	r5, [r4, #0]
   119e2:	b.n	119a6 <_ZdlPv@@Base+0x1552>
   119e4:	mov	r0, r6
   119e6:	bl	11a18 <_ZdlPv@@Base+0x15c4>
   119ea:	mov.w	r0, #4294967295	; 0xffffffff
   119ee:	b.n	119a6 <_ZdlPv@@Base+0x1552>
   119f0:	blx	3308 <__errno_location@plt>
   119f4:	movs	r2, #75	; 0x4b
   119f6:	mov	r3, r0
   119f8:	mov	r0, r6
   119fa:	str	r2, [r3, #0]
   119fc:	bl	11a18 <_ZdlPv@@Base+0x15c4>
   11a00:	mov.w	r0, #4294967295	; 0xffffffff
   11a04:	b.n	119a6 <_ZdlPv@@Base+0x1552>
   11a06:	blx	3190 <__stack_chk_fail@plt>
   11a0a:	nop
   11a0c:	str	r2, [r4, #72]	; 0x48
   11a0e:	movs	r1, r0
   11a10:	lsls	r4, r7, #4
   11a12:	movs	r0, r0
   11a14:	str	r2, [r2, #68]	; 0x44
   11a16:	movs	r1, r0
   11a18:	ldr	r3, [r0, #0]
   11a1a:	orr.w	r3, r3, #32
   11a1e:	str	r3, [r0, #0]
   11a20:	bx	lr
   11a22:	nop
   11a24:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a28:	sub.w	sp, sp, #572	; 0x23c
   11a2c:	add	r7, sp, #32
   11a2e:	mov	r6, r2
   11a30:	add.w	r5, r7, #208	; 0xd0
   11a34:	add.w	r4, r7, #88	; 0x58
   11a38:	str	r5, [r7, #28]
   11a3a:	mov	r5, r0
   11a3c:	str	r5, [r7, #40]	; 0x28
   11a3e:	mov	r0, r2
   11a40:	ldr.w	r5, [pc, #2556]	; 12440 <_ZdlPv@@Base+0x1fec>
   11a44:	str	r4, [r7, #60]	; 0x3c
   11a46:	mov	r4, r1
   11a48:	str	r4, [r7, #20]
   11a4a:	mov	r4, r3
   11a4c:	ldr.w	r3, [pc, #2548]	; 12444 <_ZdlPv@@Base+0x1ff0>
   11a50:	add	r5, pc
   11a52:	ldr.w	r8, [r7, #60]	; 0x3c
   11a56:	ldr	r1, [r7, #28]
   11a58:	ldr	r3, [r5, r3]
   11a5a:	mov	r2, r8
   11a5c:	ldr	r3, [r3, #0]
   11a5e:	str.w	r3, [r7, #532]	; 0x214
   11a62:	mov.w	r3, #0
   11a66:	bl	124fc <_ZdlPv@@Base+0x20a8>
   11a6a:	cmp	r0, #0
   11a6c:	blt.w	11ed0 <_ZdlPv@@Base+0x1a7c>
   11a70:	mov	r0, r4
   11a72:	mov	r1, r8
   11a74:	bl	1244c <_ZdlPv@@Base+0x1ff8>
   11a78:	ldr	r3, [r7, #28]
   11a7a:	cmp	r0, #0
   11a7c:	blt.w	12322 <_ZdlPv@@Base+0x1ece>
   11a80:	ldr	r2, [r3, #8]
   11a82:	ldr	r3, [r3, #12]
   11a84:	adds	r2, #7
   11a86:	it	cs
   11a88:	movcs.w	r2, #4294967295	; 0xffffffff
   11a8c:	adds	r3, r3, r2
   11a8e:	bcs.w	11eb6 <_ZdlPv@@Base+0x1a62>
   11a92:	movs	r0, #6
   11a94:	adds	r0, r3, r0
   11a96:	bcs.w	11eb6 <_ZdlPv@@Base+0x1a62>
   11a9a:	cmp.w	r0, #4000	; 0xfa0
   11a9e:	bcc.w	11c40 <_ZdlPv@@Base+0x17ec>
   11aa2:	adds	r5, r0, #1
   11aa4:	beq.w	11eb6 <_ZdlPv@@Base+0x1a62>
   11aa8:	blx	3298 <malloc@plt>
   11aac:	str	r0, [r7, #52]	; 0x34
   11aae:	cmp	r0, #0
   11ab0:	beq.w	11eb6 <_ZdlPv@@Base+0x1a62>
   11ab4:	ldr	r3, [r7, #40]	; 0x28
   11ab6:	str	r0, [r7, #16]
   11ab8:	cmp	r3, #0
   11aba:	beq.w	11c5a <_ZdlPv@@Base+0x1806>
   11abe:	ldr	r3, [r7, #20]
   11ac0:	ldr.w	r9, [r3]
   11ac4:	ldr	r3, [r7, #28]
   11ac6:	movs	r4, #0
   11ac8:	ldr	r5, [r7, #40]	; 0x28
   11aca:	str	r4, [r7, #24]
   11acc:	ldr.w	fp, [r3, #4]
   11ad0:	ldr.w	r3, [fp]
   11ad4:	cmp	r3, r6
   11ad6:	beq.w	11e2a <_ZdlPv@@Base+0x19d6>
   11ada:	sub.w	r8, r3, r6
   11ade:	adds.w	sl, r4, r8
   11ae2:	it	cs
   11ae4:	movcs.w	sl, #4294967295	; 0xffffffff
   11ae8:	cmp	r9, sl
   11aea:	bcs.n	11b46 <_ZdlPv@@Base+0x16f2>
   11aec:	cmp.w	r9, #0
   11af0:	beq.w	11e9e <_ZdlPv@@Base+0x1a4a>
   11af4:	blt.w	11e36 <_ZdlPv@@Base+0x19e2>
   11af8:	mov.w	r9, r9, lsl #1
   11afc:	cmp	r9, sl
   11afe:	it	cc
   11b00:	movcc	r9, sl
   11b02:	cmp.w	r9, #4294967295	; 0xffffffff
   11b06:	beq.w	11e36 <_ZdlPv@@Base+0x19e2>
   11b0a:	ldr	r2, [r7, #40]	; 0x28
   11b0c:	subs	r3, r5, r2
   11b0e:	cmp	r5, r2
   11b10:	it	ne
   11b12:	cmpne	r5, #0
   11b14:	clz	r3, r3
   11b18:	mov.w	r3, r3, lsr #5
   11b1c:	str	r3, [r7, #68]	; 0x44
   11b1e:	bne.w	11ea4 <_ZdlPv@@Base+0x1a50>
   11b22:	mov	r0, r9
   11b24:	blx	3298 <malloc@plt>
   11b28:	ldr	r3, [r7, #68]	; 0x44
   11b2a:	cmp	r0, #0
   11b2c:	beq.w	11e36 <_ZdlPv@@Base+0x19e2>
   11b30:	cmp	r4, #0
   11b32:	it	eq
   11b34:	moveq	r3, #0
   11b36:	cmp	r3, #0
   11b38:	beq.w	1231e <_ZdlPv@@Base+0x1eca>
   11b3c:	mov	r1, r5
   11b3e:	mov	r2, r4
   11b40:	mov	r5, r0
   11b42:	blx	3280 <memcpy@plt>
   11b46:	adds	r0, r5, r4
   11b48:	mov	r2, r8
   11b4a:	mov	r1, r6
   11b4c:	blx	3280 <memcpy@plt>
   11b50:	ldr	r3, [r7, #28]
   11b52:	ldr	r2, [r7, #24]
   11b54:	ldr	r3, [r3, #0]
   11b56:	cmp	r3, r2
   11b58:	beq.w	12360 <_ZdlPv@@Base+0x1f0c>
   11b5c:	ldrb.w	r2, [fp, #36]	; 0x24
   11b60:	ldr.w	r3, [fp, #40]	; 0x28
   11b64:	cmp	r2, #37	; 0x25
   11b66:	beq.w	11da8 <_ZdlPv@@Base+0x1954>
   11b6a:	adds	r4, r3, #1
   11b6c:	beq.w	1243c <_ZdlPv@@Base+0x1fe8>
   11b70:	ldr	r1, [r7, #60]	; 0x3c
   11b72:	lsls	r3, r3, #4
   11b74:	cmp	r2, #110	; 0x6e
   11b76:	ldr	r6, [r1, #4]
   11b78:	add.w	r1, r6, r3
   11b7c:	ldr	r4, [r6, r3]
   11b7e:	beq.w	11d96 <_ZdlPv@@Base+0x1942>
   11b82:	ldr.w	r3, [fp, #8]
   11b86:	movs	r2, #37	; 0x25
   11b88:	ldr	r1, [r7, #52]	; 0x34
   11b8a:	lsls	r0, r3, #31
   11b8c:	strb	r2, [r1, #0]
   11b8e:	itete	pl
   11b90:	addpl	r2, r1, #1
   11b92:	ldrmi	r1, [r7, #52]	; 0x34
   11b94:	strpl	r2, [r7, #64]	; 0x40
   11b96:	addmi	r2, r1, #2
   11b98:	ittt	mi
   11b9a:	strmi	r2, [r7, #64]	; 0x40
   11b9c:	movmi	r2, #39	; 0x27
   11b9e:	strbmi	r2, [r1, #1]
   11ba0:	lsls	r1, r3, #30
   11ba2:	itttt	mi
   11ba4:	ldrmi	r2, [r7, #64]	; 0x40
   11ba6:	movmi	r1, #45	; 0x2d
   11ba8:	strbmi.w	r1, [r2], #1
   11bac:	strmi	r2, [r7, #64]	; 0x40
   11bae:	lsls	r2, r3, #29
   11bb0:	itttt	mi
   11bb2:	ldrmi	r2, [r7, #64]	; 0x40
   11bb4:	movmi	r1, #43	; 0x2b
   11bb6:	strbmi.w	r1, [r2], #1
   11bba:	strmi	r2, [r7, #64]	; 0x40
   11bbc:	lsls	r0, r3, #28
   11bbe:	itttt	mi
   11bc0:	ldrmi	r2, [r7, #64]	; 0x40
   11bc2:	movmi	r1, #32
   11bc4:	strbmi.w	r1, [r2], #1
   11bc8:	strmi	r2, [r7, #64]	; 0x40
   11bca:	lsls	r1, r3, #27
   11bcc:	itttt	mi
   11bce:	ldrmi	r2, [r7, #64]	; 0x40
   11bd0:	movmi	r1, #35	; 0x23
   11bd2:	strbmi.w	r1, [r2], #1
   11bd6:	strmi	r2, [r7, #64]	; 0x40
   11bd8:	lsls	r2, r3, #25
   11bda:	itttt	mi
   11bdc:	ldrmi	r2, [r7, #64]	; 0x40
   11bde:	movmi	r1, #73	; 0x49
   11be0:	strbmi.w	r1, [r2], #1
   11be4:	strmi	r2, [r7, #64]	; 0x40
   11be6:	lsls	r0, r3, #26
   11be8:	ittt	mi
   11bea:	ldrmi	r3, [r7, #64]	; 0x40
   11bec:	movmi	r2, #48	; 0x30
   11bee:	strbmi.w	r2, [r3], #1
   11bf2:	ldrd	r1, r2, [fp, #12]
   11bf6:	it	mi
   11bf8:	strmi	r3, [r7, #64]	; 0x40
   11bfa:	cmp	r1, r2
   11bfc:	beq.n	11c0c <_ZdlPv@@Base+0x17b8>
   11bfe:	ldr	r3, [r7, #64]	; 0x40
   11c00:	subs	r2, r2, r1
   11c02:	mov	r0, r3
   11c04:	add	r3, r2
   11c06:	str	r3, [r7, #64]	; 0x40
   11c08:	blx	3280 <memcpy@plt>
   11c0c:	ldrd	r1, r2, [fp, #24]
   11c10:	cmp	r1, r2
   11c12:	beq.n	11c22 <_ZdlPv@@Base+0x17ce>
   11c14:	ldr	r3, [r7, #64]	; 0x40
   11c16:	subs	r2, r2, r1
   11c18:	mov	r0, r3
   11c1a:	add	r3, r2
   11c1c:	str	r3, [r7, #64]	; 0x40
   11c1e:	blx	3280 <memcpy@plt>
   11c22:	subs	r3, r4, #7
   11c24:	cmp	r3, #9
   11c26:	bhi.n	11c74 <_ZdlPv@@Base+0x1820>
   11c28:	tbh	[pc, r3, lsl #1]
   11c2c:	movs	r7, r3
   11c2e:	movs	r7, r3
   11c30:	movs	r2, r3
   11c32:	movs	r2, r3
   11c34:	movs	r4, r4
   11c36:	lsls	r6, r0, #11
   11c38:	movs	r4, r4
   11c3a:	movs	r7, r3
   11c3c:	movs	r4, r4
   11c3e:	movs	r7, r3
   11c40:	adds	r3, #13
   11c42:	movs	r2, #0
   11c44:	bic.w	r3, r3, #7
   11c48:	str	r2, [r7, #16]
   11c4a:	sub.w	sp, sp, r3
   11c4e:	add	r3, sp, #32
   11c50:	str	r3, [r7, #52]	; 0x34
   11c52:	ldr	r3, [r7, #40]	; 0x28
   11c54:	cmp	r3, #0
   11c56:	bne.w	11abe <_ZdlPv@@Base+0x166a>
   11c5a:	ldr.w	r9, [r7, #40]	; 0x28
   11c5e:	b.n	11ac4 <_ZdlPv@@Base+0x1670>
   11c60:	ldr	r3, [r7, #64]	; 0x40
   11c62:	movs	r2, #108	; 0x6c
   11c64:	strb.w	r2, [r3], #1
   11c68:	str	r3, [r7, #64]	; 0x40
   11c6a:	ldr	r3, [r7, #64]	; 0x40
   11c6c:	movs	r2, #108	; 0x6c
   11c6e:	strb.w	r2, [r3], #1
   11c72:	str	r3, [r7, #64]	; 0x40
   11c74:	ldrb.w	r3, [fp, #36]	; 0x24
   11c78:	mov.w	r0, #0
   11c7c:	ldr	r2, [r7, #64]	; 0x40
   11c7e:	strb	r0, [r2, #1]
   11c80:	strb	r3, [r2, #0]
   11c82:	ldr.w	r3, [fp, #20]
   11c86:	adds	r1, r3, #1
   11c88:	beq.w	11eca <_ZdlPv@@Base+0x1a76>
   11c8c:	lsls	r3, r3, #4
   11c8e:	adds	r2, r6, r3
   11c90:	ldr	r3, [r6, r3]
   11c92:	cmp	r3, #5
   11c94:	bne.w	1243c <_ZdlPv@@Base+0x1fe8>
   11c98:	ldr	r2, [r2, #8]
   11c9a:	mov.w	r8, #1
   11c9e:	str	r2, [r7, #80]	; 0x50
   11ca0:	ldr.w	r3, [fp, #32]
   11ca4:	adds	r2, r3, #1
   11ca6:	beq.n	11cc2 <_ZdlPv@@Base+0x186e>
   11ca8:	lsls	r3, r3, #4
   11caa:	adds	r2, r6, r3
   11cac:	ldr	r3, [r6, r3]
   11cae:	cmp	r3, #5
   11cb0:	bne.w	1243c <_ZdlPv@@Base+0x1fe8>
   11cb4:	ldr	r2, [r2, #8]
   11cb6:	add.w	r3, r7, #80	; 0x50
   11cba:	str.w	r2, [r3, r8, lsl #2]
   11cbe:	add.w	r8, r8, #1
   11cc2:	movs	r3, #2
   11cc4:	adds.w	r3, sl, r3
   11cc8:	str	r3, [r7, #36]	; 0x24
   11cca:	bcs.w	11e2e <_ZdlPv@@Base+0x19da>
   11cce:	cmp	r9, r3
   11cd0:	bcs.w	122b6 <_ZdlPv@@Base+0x1e62>
   11cd4:	cmp.w	r9, #0
   11cd8:	bne.w	12190 <_ZdlPv@@Base+0x1d3c>
   11cdc:	ldr	r3, [r7, #36]	; 0x24
   11cde:	cmp	r3, #12
   11ce0:	it	ls
   11ce2:	movls.w	r9, #12
   11ce6:	bhi.w	121a0 <_ZdlPv@@Base+0x1d4c>
   11cea:	ldr	r2, [r7, #40]	; 0x28
   11cec:	subs	r3, r5, r2
   11cee:	cmp	r5, r2
   11cf0:	it	ne
   11cf2:	cmpne	r5, #0
   11cf4:	clz	r3, r3
   11cf8:	mov.w	r3, r3, lsr #5
   11cfc:	str	r3, [r7, #68]	; 0x44
   11cfe:	bne.w	122a4 <_ZdlPv@@Base+0x1e50>
   11d02:	mov	r0, r9
   11d04:	blx	3298 <malloc@plt>
   11d08:	ldr	r3, [r7, #68]	; 0x44
   11d0a:	mov	r6, r0
   11d0c:	cmp	r0, #0
   11d0e:	beq.w	11e36 <_ZdlPv@@Base+0x19e2>
   11d12:	cmp.w	sl, #0
   11d16:	it	eq
   11d18:	moveq	r3, #0
   11d1a:	cbz	r3, 11d24 <_ZdlPv@@Base+0x18d0>
   11d1c:	mov	r1, r5
   11d1e:	mov	r2, sl
   11d20:	blx	3280 <memcpy@plt>
   11d24:	mov.w	r3, #0
   11d28:	strb.w	r3, [r6, sl]
   11d2c:	subs	r3, r4, #1
   11d2e:	str	r3, [r7, #44]	; 0x2c
   11d30:	blx	3308 <__errno_location@plt>
   11d34:	add.w	r4, r7, #76	; 0x4c
   11d38:	sub.w	r5, r9, sl
   11d3c:	str.w	fp, [r7, #48]	; 0x30
   11d40:	str	r5, [r7, #68]	; 0x44
   11d42:	ldr	r3, [r0, #0]
   11d44:	str	r0, [r7, #56]	; 0x38
   11d46:	str	r3, [r7, #12]
   11d48:	add.w	r3, r7, #80	; 0x50
   11d4c:	str	r3, [r7, #32]
   11d4e:	mov.w	r3, #4294967295	; 0xffffffff
   11d52:	str	r3, [r4, #0]
   11d54:	ldr	r3, [r7, #56]	; 0x38
   11d56:	ldr	r1, [r7, #68]	; 0x44
   11d58:	mov	r2, r3
   11d5a:	cmp	r1, #0
   11d5c:	mov.w	r3, #0
   11d60:	str	r3, [r2, #0]
   11d62:	ldr	r3, [r7, #44]	; 0x2c
   11d64:	it	lt
   11d66:	mvnlt.w	r1, #2147483648	; 0x80000000
   11d6a:	cmp	r3, #16
   11d6c:	bhi.w	1243c <_ZdlPv@@Base+0x1fe8>
   11d70:	tbh	[pc, r3, lsl #1]
   11d74:	lsls	r7, r7, #7
   11d76:	lsls	r1, r6, #7
   11d78:	lsls	r3, r1, #7
   11d7a:	lsls	r5, r5, #6
   11d7c:	lsls	r6, r0, #3
   11d7e:	lsls	r6, r0, #3
   11d80:	lsls	r6, r0, #3
   11d82:	lsls	r6, r0, #3
   11d84:	lsls	r0, r7, #4
   11d86:	lsls	r0, r7, #4
   11d88:	lsls	r6, r1, #6
   11d8a:	lsls	r6, r1, #6
   11d8c:	lsls	r6, r0, #3
   11d8e:	lsls	r6, r0, #3
   11d90:	lsls	r6, r0, #3
   11d92:	lsls	r6, r0, #3
   11d94:	lsls	r6, r0, #3
   11d96:	subs	r4, #18
   11d98:	cmp	r4, #4
   11d9a:	bhi.w	1243c <_ZdlPv@@Base+0x1fe8>
   11d9e:	tbb	[pc, r4]
   11da2:	add	r5, pc, #680	; (adr r5, 1204c <_ZdlPv@@Base+0x1bf8>)
   11da4:	ldr	r1, [sp, #612]	; 0x264
   11da6:	lsls	r6, r3, #2
   11da8:	adds	r3, #1
   11daa:	bne.w	1243c <_ZdlPv@@Base+0x1fe8>
   11dae:	movs	r4, #1
   11db0:	adds.w	r4, sl, r4
   11db4:	it	cs
   11db6:	movcs.w	r4, #4294967295	; 0xffffffff
   11dba:	cmp	r9, r4
   11dbc:	bcs.n	11e0c <_ZdlPv@@Base+0x19b8>
   11dbe:	cmp.w	r9, #0
   11dc2:	bne.w	121ae <_ZdlPv@@Base+0x1d5a>
   11dc6:	mov.w	r9, #12
   11dca:	cmp	r9, r4
   11dcc:	it	cc
   11dce:	movcc	r9, r4
   11dd0:	cmp.w	r9, #4294967295	; 0xffffffff
   11dd4:	beq.n	11e36 <_ZdlPv@@Base+0x19e2>
   11dd6:	ldr	r3, [r7, #40]	; 0x28
   11dd8:	subs	r6, r5, r3
   11dda:	cmp	r5, r3
   11ddc:	it	ne
   11dde:	cmpne	r5, #0
   11de0:	clz	r6, r6
   11de4:	mov.w	r6, r6, lsr #5
   11de8:	bne.w	1230c <_ZdlPv@@Base+0x1eb8>
   11dec:	mov	r0, r9
   11dee:	blx	3298 <malloc@plt>
   11df2:	cbz	r0, 11e36 <_ZdlPv@@Base+0x19e2>
   11df4:	cmp.w	sl, #0
   11df8:	it	eq
   11dfa:	moveq	r6, #0
   11dfc:	cmp	r6, #0
   11dfe:	beq.w	1235c <_ZdlPv@@Base+0x1f08>
   11e02:	mov	r1, r5
   11e04:	mov	r2, sl
   11e06:	mov	r5, r0
   11e08:	blx	3280 <memcpy@plt>
   11e0c:	movs	r3, #37	; 0x25
   11e0e:	strb.w	r3, [r5, sl]
   11e12:	ldr.w	r6, [fp, #4]
   11e16:	add.w	fp, fp, #44	; 0x2c
   11e1a:	ldr	r3, [r7, #24]
   11e1c:	adds	r3, #1
   11e1e:	str	r3, [r7, #24]
   11e20:	ldr.w	r3, [fp]
   11e24:	cmp	r3, r6
   11e26:	bne.w	11ada <_ZdlPv@@Base+0x1686>
   11e2a:	mov	sl, r4
   11e2c:	b.n	11b50 <_ZdlPv@@Base+0x16fc>
   11e2e:	cmp.w	r9, #4294967295	; 0xffffffff
   11e32:	beq.w	122b6 <_ZdlPv@@Base+0x1e62>
   11e36:	blx	3308 <__errno_location@plt>
   11e3a:	str	r0, [r7, #56]	; 0x38
   11e3c:	ldr	r3, [r7, #40]	; 0x28
   11e3e:	cmp	r5, r3
   11e40:	it	ne
   11e42:	cmpne	r5, #0
   11e44:	bne.w	121ca <_ZdlPv@@Base+0x1d76>
   11e48:	ldr	r3, [r7, #16]
   11e4a:	cbz	r3, 11e52 <_ZdlPv@@Base+0x19fe>
   11e4c:	mov	r0, r3
   11e4e:	blx	30a4 <free@plt+0x4>
   11e52:	ldr	r3, [r7, #28]
   11e54:	ldr	r0, [r3, #4]
   11e56:	add.w	r3, r7, #224	; 0xe0
   11e5a:	cmp	r0, r3
   11e5c:	beq.n	11e62 <_ZdlPv@@Base+0x1a0e>
   11e5e:	blx	30a4 <free@plt+0x4>
   11e62:	ldr	r3, [r7, #60]	; 0x3c
   11e64:	ldr	r0, [r3, #4]
   11e66:	add.w	r3, r7, #96	; 0x60
   11e6a:	cmp	r0, r3
   11e6c:	beq.n	11e72 <_ZdlPv@@Base+0x1a1e>
   11e6e:	blx	30a4 <free@plt+0x4>
   11e72:	ldr	r2, [r7, #56]	; 0x38
   11e74:	movs	r5, #0
   11e76:	movs	r3, #12
   11e78:	str	r3, [r2, #0]
   11e7a:	ldr.w	r2, [pc, #1484]	; 12448 <_ZdlPv@@Base+0x1ff4>
   11e7e:	ldr.w	r3, [pc, #1476]	; 12444 <_ZdlPv@@Base+0x1ff0>
   11e82:	add	r2, pc
   11e84:	ldr	r3, [r2, r3]
   11e86:	ldr	r2, [r3, #0]
   11e88:	ldr.w	r3, [r7, #532]	; 0x214
   11e8c:	eors	r2, r3
   11e8e:	bne.w	12438 <_ZdlPv@@Base+0x1fe4>
   11e92:	mov	r0, r5
   11e94:	add.w	r7, r7, #540	; 0x21c
   11e98:	mov	sp, r7
   11e9a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e9e:	mov.w	r9, #12
   11ea2:	b.n	11afc <_ZdlPv@@Base+0x16a8>
   11ea4:	mov	r1, r9
   11ea6:	mov	r0, r5
   11ea8:	blx	315c <realloc@plt>
   11eac:	cmp	r0, #0
   11eae:	beq.w	121c4 <_ZdlPv@@Base+0x1d70>
   11eb2:	mov	r5, r0
   11eb4:	b.n	11b46 <_ZdlPv@@Base+0x16f2>
   11eb6:	blx	3308 <__errno_location@plt>
   11eba:	ldr	r3, [r7, #28]
   11ebc:	str	r0, [r7, #56]	; 0x38
   11ebe:	ldr	r0, [r3, #4]
   11ec0:	add.w	r3, r7, #224	; 0xe0
   11ec4:	cmp	r0, r3
   11ec6:	bne.n	11e5e <_ZdlPv@@Base+0x1a0a>
   11ec8:	b.n	11e62 <_ZdlPv@@Base+0x1a0e>
   11eca:	mov.w	r8, #0
   11ece:	b.n	11ca0 <_ZdlPv@@Base+0x184c>
   11ed0:	movs	r5, #0
   11ed2:	b.n	11e7a <_ZdlPv@@Base+0x1a26>
   11ed4:	ldr	r3, [r1, #8]
   11ed6:	mov	r4, sl
   11ed8:	str.w	sl, [r3]
   11edc:	b.n	11e12 <_ZdlPv@@Base+0x19be>
   11ede:	ldr	r3, [r1, #8]
   11ee0:	movs	r2, #0
   11ee2:	mov	r4, sl
   11ee4:	str.w	sl, [r3]
   11ee8:	str	r2, [r3, #4]
   11eea:	b.n	11e12 <_ZdlPv@@Base+0x19be>
   11eec:	ldr	r3, [r1, #8]
   11eee:	mov	r4, sl
   11ef0:	strh.w	sl, [r3]
   11ef4:	b.n	11e12 <_ZdlPv@@Base+0x19be>
   11ef6:	ldr	r3, [r1, #8]
   11ef8:	mov	r4, sl
   11efa:	strb.w	sl, [r3]
   11efe:	b.n	11e12 <_ZdlPv@@Base+0x19be>
   11f00:	ldr	r3, [r7, #48]	; 0x30
   11f02:	cmp.w	r8, #1
   11f06:	add.w	r0, r6, sl
   11f0a:	ldr	r2, [r3, #40]	; 0x28
   11f0c:	ldr	r3, [r7, #60]	; 0x3c
   11f0e:	ldr	r3, [r3, #4]
   11f10:	add.w	r3, r3, r2, lsl #4
   11f14:	ldr	r2, [r3, #8]
   11f16:	beq.w	120e8 <_ZdlPv@@Base+0x1c94>
   11f1a:	cmp.w	r8, #2
   11f1e:	beq.w	1212c <_ZdlPv@@Base+0x1cd8>
   11f22:	strd	r2, r4, [sp, #4]
   11f26:	mov.w	r3, #4294967295	; 0xffffffff
   11f2a:	ldr	r2, [r7, #52]	; 0x34
   11f2c:	str	r1, [r7, #8]
   11f2e:	str	r2, [sp, #0]
   11f30:	movs	r2, #1
   11f32:	blx	32b0 <__snprintf_chk@plt>
   11f36:	ldr	r1, [r7, #8]
   11f38:	ldr	r2, [r4, #0]
   11f3a:	cmp	r2, #0
   11f3c:	blt.n	1202a <_ZdlPv@@Base+0x1bd6>
   11f3e:	cmp	r2, r1
   11f40:	mov	r3, r2
   11f42:	bcs.n	11f54 <_ZdlPv@@Base+0x1b00>
   11f44:	add.w	ip, r6, r2
   11f48:	ldrb.w	ip, [ip, sl]
   11f4c:	cmp.w	ip, #0
   11f50:	bne.w	1243c <_ZdlPv@@Base+0x1fe8>
   11f54:	cmp	r2, r0
   11f56:	bge.n	11f5c <_ZdlPv@@Base+0x1b08>
   11f58:	mov	r3, r0
   11f5a:	str	r0, [r4, #0]
   11f5c:	adds	r2, r3, #1
   11f5e:	cmp	r2, r1
   11f60:	bcc.w	122ba <_ZdlPv@@Base+0x1e66>
   11f64:	mvn.w	r2, #2147483648	; 0x80000000
   11f68:	cmp	r1, r2
   11f6a:	beq.w	122ce <_ZdlPv@@Base+0x1e7a>
   11f6e:	ldr	r2, [r7, #36]	; 0x24
   11f70:	add	r3, r2
   11f72:	cmp	sl, r3
   11f74:	it	hi
   11f76:	movhi.w	r3, #4294967295	; 0xffffffff
   11f7a:	cmp.w	r9, #0
   11f7e:	blt.w	121d2 <_ZdlPv@@Base+0x1d7e>
   11f82:	mov.w	r2, r9, lsl #1
   11f86:	cmp	r3, r2
   11f88:	it	cc
   11f8a:	movcc	r3, r2
   11f8c:	cmp	r9, r3
   11f8e:	bcs.w	11d4e <_ZdlPv@@Base+0x18fa>
   11f92:	cmp	r2, r3
   11f94:	it	cc
   11f96:	movcc	r2, r3
   11f98:	cmp.w	r2, #4294967295	; 0xffffffff
   11f9c:	mov	r9, r2
   11f9e:	beq.w	121da <_ZdlPv@@Base+0x1d86>
   11fa2:	ldr	r3, [r7, #40]	; 0x28
   11fa4:	subs	r5, r6, r3
   11fa6:	cmp	r6, r3
   11fa8:	it	ne
   11faa:	cmpne	r6, #0
   11fac:	clz	r5, r5
   11fb0:	mov.w	r5, r5, lsr #5
   11fb4:	bne.w	121de <_ZdlPv@@Base+0x1d8a>
   11fb8:	mov	r0, r2
   11fba:	blx	3298 <malloc@plt>
   11fbe:	cmp	r0, #0
   11fc0:	beq.w	121da <_ZdlPv@@Base+0x1d86>
   11fc4:	cmp.w	sl, #0
   11fc8:	it	eq
   11fca:	moveq	r5, #0
   11fcc:	cmp	r5, #0
   11fce:	beq.w	121fe <_ZdlPv@@Base+0x1daa>
   11fd2:	mov	r1, r6
   11fd4:	mov	r2, sl
   11fd6:	mov	r6, r0
   11fd8:	blx	3280 <memcpy@plt>
   11fdc:	sub.w	r3, r9, sl
   11fe0:	str	r3, [r7, #68]	; 0x44
   11fe2:	b.n	11d4e <_ZdlPv@@Base+0x18fa>
   11fe4:	ldr	r3, [r7, #48]	; 0x30
   11fe6:	cmp.w	r8, #1
   11fea:	add.w	r0, r6, sl
   11fee:	ldr	r2, [r3, #40]	; 0x28
   11ff0:	ldr	r3, [r7, #60]	; 0x3c
   11ff2:	ldr	r3, [r3, #4]
   11ff4:	add.w	r3, r3, r2, lsl #4
   11ff8:	ldrd	r2, r3, [r3, #8]
   11ffc:	mov	fp, r2
   11ffe:	mov	ip, r3
   12000:	beq.w	12280 <_ZdlPv@@Base+0x1e2c>
   12004:	cmp.w	r8, #2
   12008:	beq.w	12254 <_ZdlPv@@Base+0x1e00>
   1200c:	strd	r2, r3, [sp, #8]
   12010:	mov.w	r3, #4294967295	; 0xffffffff
   12014:	ldr	r2, [r7, #52]	; 0x34
   12016:	str	r4, [sp, #16]
   12018:	str	r1, [r7, #8]
   1201a:	str	r2, [sp, #0]
   1201c:	movs	r2, #1
   1201e:	blx	32b0 <__snprintf_chk@plt>
   12022:	ldr	r2, [r4, #0]
   12024:	ldr	r1, [r7, #8]
   12026:	cmp	r2, #0
   12028:	bge.n	11f3e <_ZdlPv@@Base+0x1aea>
   1202a:	ldr	r3, [r7, #64]	; 0x40
   1202c:	ldrb	r3, [r3, #1]
   1202e:	cmp	r3, #0
   12030:	bne.w	121f4 <_ZdlPv@@Base+0x1da0>
   12034:	cmp	r0, #0
   12036:	bge.n	11f58 <_ZdlPv@@Base+0x1b04>
   12038:	ldr	r3, [r7, #56]	; 0x38
   1203a:	ldr.w	fp, [r7, #48]	; 0x30
   1203e:	ldr	r4, [r3, #0]
   12040:	cbnz	r4, 12052 <_ZdlPv@@Base+0x1bfe>
   12042:	ldrb.w	r3, [fp, #36]	; 0x24
   12046:	and.w	r3, r3, #239	; 0xef
   1204a:	cmp	r3, #99	; 0x63
   1204c:	ite	eq
   1204e:	moveq	r4, #84	; 0x54
   12050:	movne	r4, #22
   12052:	ldr	r3, [r7, #40]	; 0x28
   12054:	cmp	r6, r3
   12056:	it	ne
   12058:	cmpne	r6, #0
   1205a:	bne.w	1234c <_ZdlPv@@Base+0x1ef8>
   1205e:	ldr	r3, [r7, #16]
   12060:	cbz	r3, 12068 <_ZdlPv@@Base+0x1c14>
   12062:	mov	r0, r3
   12064:	blx	30a4 <free@plt+0x4>
   12068:	ldr	r3, [r7, #28]
   1206a:	ldr	r0, [r3, #4]
   1206c:	add.w	r3, r7, #224	; 0xe0
   12070:	cmp	r0, r3
   12072:	beq.n	12078 <_ZdlPv@@Base+0x1c24>
   12074:	blx	30a4 <free@plt+0x4>
   12078:	ldr	r3, [r7, #60]	; 0x3c
   1207a:	ldr	r0, [r3, #4]
   1207c:	add.w	r3, r7, #96	; 0x60
   12080:	cmp	r0, r3
   12082:	beq.n	12088 <_ZdlPv@@Base+0x1c34>
   12084:	blx	30a4 <free@plt+0x4>
   12088:	ldr	r3, [r7, #56]	; 0x38
   1208a:	movs	r5, #0
   1208c:	str	r4, [r3, #0]
   1208e:	b.n	11e7a <_ZdlPv@@Base+0x1a26>
   12090:	ldr	r3, [r7, #48]	; 0x30
   12092:	cmp.w	r8, #1
   12096:	add.w	r0, r6, sl
   1209a:	ldr	r2, [r3, #40]	; 0x28
   1209c:	ldr	r3, [r7, #60]	; 0x3c
   1209e:	ldr	r3, [r3, #4]
   120a0:	add.w	r3, r3, r2, lsl #4
   120a4:	vldr	d7, [r3, #8]
   120a8:	beq.w	12230 <_ZdlPv@@Base+0x1ddc>
   120ac:	cmp.w	r8, #2
   120b0:	beq.w	12208 <_ZdlPv@@Base+0x1db4>
   120b4:	ldr	r2, [r7, #52]	; 0x34
   120b6:	mov.w	r3, #4294967295	; 0xffffffff
   120ba:	vstr	d7, [sp, #8]
   120be:	str	r4, [sp, #16]
   120c0:	str	r2, [sp, #0]
   120c2:	movs	r2, #1
   120c4:	str	r1, [r7, #8]
   120c6:	blx	32b0 <__snprintf_chk@plt>
   120ca:	ldr	r1, [r7, #8]
   120cc:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   120ce:	ldr	r3, [r7, #48]	; 0x30
   120d0:	cmp.w	r8, #1
   120d4:	add.w	r0, r6, sl
   120d8:	ldr	r2, [r3, #40]	; 0x28
   120da:	ldr	r3, [r7, #60]	; 0x3c
   120dc:	ldr	r3, [r3, #4]
   120de:	add.w	r3, r3, r2, lsl #4
   120e2:	ldrh	r2, [r3, #8]
   120e4:	bne.w	11f1a <_ZdlPv@@Base+0x1ac6>
   120e8:	ldr	r3, [r7, #32]
   120ea:	str	r1, [r7, #4]
   120ec:	ldr	r5, [r3, #0]
   120ee:	mov.w	r3, #4294967295	; 0xffffffff
   120f2:	str	r2, [sp, #8]
   120f4:	mov	r2, r8
   120f6:	str	r4, [sp, #12]
   120f8:	str	r5, [r7, #8]
   120fa:	ldr	r5, [r7, #52]	; 0x34
   120fc:	str	r5, [sp, #0]
   120fe:	ldr	r5, [r7, #8]
   12100:	str	r5, [sp, #4]
   12102:	blx	32b0 <__snprintf_chk@plt>
   12106:	ldr	r1, [r7, #4]
   12108:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   1210a:	ldr	r3, [r7, #48]	; 0x30
   1210c:	cmp.w	r8, #1
   12110:	add.w	r0, r6, sl
   12114:	ldr	r2, [r3, #40]	; 0x28
   12116:	ldr	r3, [r7, #60]	; 0x3c
   12118:	ldr	r3, [r3, #4]
   1211a:	add.w	r3, r3, r2, lsl #4
   1211e:	ldrsh.w	r2, [r3, #8]
   12122:	beq.n	120e8 <_ZdlPv@@Base+0x1c94>
   12124:	cmp.w	r8, #2
   12128:	bne.w	11f22 <_ZdlPv@@Base+0x1ace>
   1212c:	ldr	r3, [r7, #32]
   1212e:	ldr	r5, [r3, #4]
   12130:	ldr	r3, [r3, #0]
   12132:	strd	r2, r4, [sp, #12]
   12136:	movs	r2, #1
   12138:	str	r5, [r7, #8]
   1213a:	ldr	r5, [r7, #52]	; 0x34
   1213c:	str	r3, [r7, #4]
   1213e:	mov.w	r3, #4294967295	; 0xffffffff
   12142:	str	r5, [sp, #0]
   12144:	ldr	r5, [r7, #8]
   12146:	str	r1, [r7, #8]
   12148:	str	r5, [sp, #8]
   1214a:	ldr	r5, [r7, #4]
   1214c:	str	r5, [sp, #4]
   1214e:	blx	32b0 <__snprintf_chk@plt>
   12152:	ldr	r1, [r7, #8]
   12154:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   12156:	ldr	r3, [r7, #48]	; 0x30
   12158:	cmp.w	r8, #1
   1215c:	add.w	r0, r6, sl
   12160:	ldr	r2, [r3, #40]	; 0x28
   12162:	ldr	r3, [r7, #60]	; 0x3c
   12164:	ldr	r3, [r3, #4]
   12166:	add.w	r3, r3, r2, lsl #4
   1216a:	ldrb	r2, [r3, #8]
   1216c:	bne.w	11f1a <_ZdlPv@@Base+0x1ac6>
   12170:	b.n	120e8 <_ZdlPv@@Base+0x1c94>
   12172:	ldr	r3, [r7, #48]	; 0x30
   12174:	cmp.w	r8, #1
   12178:	add.w	r0, r6, sl
   1217c:	ldr	r2, [r3, #40]	; 0x28
   1217e:	ldr	r3, [r7, #60]	; 0x3c
   12180:	ldr	r3, [r3, #4]
   12182:	add.w	r3, r3, r2, lsl #4
   12186:	ldrsb.w	r2, [r3, #8]
   1218a:	bne.w	11f1a <_ZdlPv@@Base+0x1ac6>
   1218e:	b.n	120e8 <_ZdlPv@@Base+0x1c94>
   12190:	blt.w	11e36 <_ZdlPv@@Base+0x19e2>
   12194:	ldr	r3, [r7, #36]	; 0x24
   12196:	mov.w	r9, r9, lsl #1
   1219a:	cmp	r9, r3
   1219c:	bcs.w	11cea <_ZdlPv@@Base+0x1896>
   121a0:	ldr	r3, [r7, #36]	; 0x24
   121a2:	adds	r3, #1
   121a4:	beq.w	11e36 <_ZdlPv@@Base+0x19e2>
   121a8:	ldr.w	r9, [r7, #36]	; 0x24
   121ac:	b.n	11cea <_ZdlPv@@Base+0x1896>
   121ae:	blt.w	11e36 <_ZdlPv@@Base+0x19e2>
   121b2:	mov.w	r9, r9, lsl #1
   121b6:	b.n	11dca <_ZdlPv@@Base+0x1976>
   121b8:	ldr	r3, [r7, #64]	; 0x40
   121ba:	movs	r2, #76	; 0x4c
   121bc:	strb.w	r2, [r3], #1
   121c0:	str	r3, [r7, #64]	; 0x40
   121c2:	b.n	11c74 <_ZdlPv@@Base+0x1820>
   121c4:	blx	3308 <__errno_location@plt>
   121c8:	str	r0, [r7, #56]	; 0x38
   121ca:	mov	r0, r5
   121cc:	blx	30a4 <free@plt+0x4>
   121d0:	b.n	11e48 <_ZdlPv@@Base+0x19f4>
   121d2:	cmp.w	r9, #4294967295	; 0xffffffff
   121d6:	beq.w	11d4e <_ZdlPv@@Base+0x18fa>
   121da:	mov	r5, r6
   121dc:	b.n	11e3c <_ZdlPv@@Base+0x19e8>
   121de:	mov	r1, r9
   121e0:	mov	r0, r6
   121e2:	blx	315c <realloc@plt>
   121e6:	cmp	r0, #0
   121e8:	beq.n	121da <_ZdlPv@@Base+0x1d86>
   121ea:	sub.w	r3, r9, sl
   121ee:	mov	r6, r0
   121f0:	str	r3, [r7, #68]	; 0x44
   121f2:	b.n	11d4e <_ZdlPv@@Base+0x18fa>
   121f4:	ldr	r3, [r7, #64]	; 0x40
   121f6:	mov.w	r2, #0
   121fa:	strb	r2, [r3, #1]
   121fc:	b.n	11d4e <_ZdlPv@@Base+0x18fa>
   121fe:	sub.w	r3, r9, sl
   12202:	mov	r6, r0
   12204:	str	r3, [r7, #68]	; 0x44
   12206:	b.n	11d4e <_ZdlPv@@Base+0x18fa>
   12208:	ldr	r3, [r7, #32]
   1220a:	ldr	r2, [r7, #52]	; 0x34
   1220c:	str	r1, [r7, #4]
   1220e:	ldr	r5, [r3, #4]
   12210:	ldr	r3, [r3, #0]
   12212:	str	r2, [sp, #0]
   12214:	movs	r2, #1
   12216:	str	r5, [sp, #8]
   12218:	str	r3, [r7, #8]
   1221a:	mov.w	r3, #4294967295	; 0xffffffff
   1221e:	ldr	r5, [r7, #8]
   12220:	vstr	d7, [sp, #16]
   12224:	str	r4, [sp, #24]
   12226:	str	r5, [sp, #4]
   12228:	blx	32b0 <__snprintf_chk@plt>
   1222c:	ldr	r1, [r7, #4]
   1222e:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   12230:	ldr	r3, [r7, #32]
   12232:	mov	r2, r8
   12234:	str	r1, [r7, #4]
   12236:	ldr	r5, [r3, #0]
   12238:	mov.w	r3, #4294967295	; 0xffffffff
   1223c:	vstr	d7, [sp, #8]
   12240:	str	r4, [sp, #16]
   12242:	str	r5, [r7, #8]
   12244:	ldr	r5, [r7, #52]	; 0x34
   12246:	str	r5, [sp, #0]
   12248:	ldr	r5, [r7, #8]
   1224a:	str	r5, [sp, #4]
   1224c:	blx	32b0 <__snprintf_chk@plt>
   12250:	ldr	r1, [r7, #4]
   12252:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   12254:	ldr	r3, [r7, #32]
   12256:	mov	r2, fp
   12258:	str	r1, [r7, #4]
   1225a:	ldr	r5, [r3, #4]
   1225c:	ldr	r3, [r3, #0]
   1225e:	str	r4, [sp, #24]
   12260:	str	r5, [sp, #8]
   12262:	str	r3, [r7, #8]
   12264:	mov	r3, ip
   12266:	ldr	r5, [r7, #8]
   12268:	strd	r2, r3, [sp, #16]
   1226c:	mov.w	r3, #4294967295	; 0xffffffff
   12270:	ldr	r2, [r7, #52]	; 0x34
   12272:	str	r5, [sp, #4]
   12274:	str	r2, [sp, #0]
   12276:	movs	r2, #1
   12278:	blx	32b0 <__snprintf_chk@plt>
   1227c:	ldr	r1, [r7, #4]
   1227e:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   12280:	ldr	r3, [r7, #32]
   12282:	mov	r2, r8
   12284:	str	r1, [r7, #4]
   12286:	ldr	r5, [r3, #0]
   12288:	mov.w	r3, #4294967295	; 0xffffffff
   1228c:	str	r4, [sp, #16]
   1228e:	strd	fp, ip, [sp, #8]
   12292:	str	r5, [r7, #8]
   12294:	ldr	r5, [r7, #52]	; 0x34
   12296:	str	r5, [sp, #0]
   12298:	ldr	r5, [r7, #8]
   1229a:	str	r5, [sp, #4]
   1229c:	blx	32b0 <__snprintf_chk@plt>
   122a0:	ldr	r1, [r7, #4]
   122a2:	b.n	11f38 <_ZdlPv@@Base+0x1ae4>
   122a4:	mov	r1, r9
   122a6:	mov	r0, r5
   122a8:	blx	315c <realloc@plt>
   122ac:	mov	r6, r0
   122ae:	cmp	r0, #0
   122b0:	bne.w	11d24 <_ZdlPv@@Base+0x18d0>
   122b4:	b.n	11e36 <_ZdlPv@@Base+0x19e2>
   122b6:	mov	r6, r5
   122b8:	b.n	11d24 <_ZdlPv@@Base+0x18d0>
   122ba:	add.w	r4, sl, r3
   122be:	ldr	r3, [r7, #56]	; 0x38
   122c0:	ldr.w	fp, [r7, #48]	; 0x30
   122c4:	mov	r5, r6
   122c6:	mov	r2, r3
   122c8:	ldr	r3, [r7, #12]
   122ca:	str	r3, [r2, #0]
   122cc:	b.n	11e12 <_ZdlPv@@Base+0x19be>
   122ce:	ldr	r3, [r7, #40]	; 0x28
   122d0:	cmp	r6, r3
   122d2:	it	ne
   122d4:	cmpne	r6, #0
   122d6:	bne.n	12354 <_ZdlPv@@Base+0x1f00>
   122d8:	ldr	r3, [r7, #16]
   122da:	cbz	r3, 122e2 <_ZdlPv@@Base+0x1e8e>
   122dc:	mov	r0, r3
   122de:	blx	30a4 <free@plt+0x4>
   122e2:	ldr	r3, [r7, #28]
   122e4:	ldr	r0, [r3, #4]
   122e6:	add.w	r3, r7, #224	; 0xe0
   122ea:	cmp	r0, r3
   122ec:	beq.n	122f2 <_ZdlPv@@Base+0x1e9e>
   122ee:	blx	30a4 <free@plt+0x4>
   122f2:	ldr	r3, [r7, #60]	; 0x3c
   122f4:	ldr	r0, [r3, #4]
   122f6:	add.w	r3, r7, #96	; 0x60
   122fa:	cmp	r0, r3
   122fc:	beq.n	12302 <_ZdlPv@@Base+0x1eae>
   122fe:	blx	30a4 <free@plt+0x4>
   12302:	ldr	r2, [r7, #56]	; 0x38
   12304:	movs	r3, #75	; 0x4b
   12306:	movs	r5, #0
   12308:	str	r3, [r2, #0]
   1230a:	b.n	11e7a <_ZdlPv@@Base+0x1a26>
   1230c:	mov	r1, r9
   1230e:	mov	r0, r5
   12310:	blx	315c <realloc@plt>
   12314:	cmp	r0, #0
   12316:	beq.w	121c4 <_ZdlPv@@Base+0x1d70>
   1231a:	mov	r5, r0
   1231c:	b.n	11e0c <_ZdlPv@@Base+0x19b8>
   1231e:	mov	r5, r0
   12320:	b.n	11b46 <_ZdlPv@@Base+0x16f2>
   12322:	ldr	r0, [r3, #4]
   12324:	add.w	r3, r7, #224	; 0xe0
   12328:	cmp	r0, r3
   1232a:	beq.n	12330 <_ZdlPv@@Base+0x1edc>
   1232c:	blx	30a4 <free@plt+0x4>
   12330:	ldr	r3, [r7, #60]	; 0x3c
   12332:	ldr	r0, [r3, #4]
   12334:	add.w	r3, r7, #96	; 0x60
   12338:	cmp	r0, r3
   1233a:	beq.n	12340 <_ZdlPv@@Base+0x1eec>
   1233c:	blx	30a4 <free@plt+0x4>
   12340:	blx	3308 <__errno_location@plt>
   12344:	movs	r5, #0
   12346:	movs	r3, #22
   12348:	str	r3, [r0, #0]
   1234a:	b.n	11e7a <_ZdlPv@@Base+0x1a26>
   1234c:	mov	r0, r6
   1234e:	blx	30a4 <free@plt+0x4>
   12352:	b.n	1205e <_ZdlPv@@Base+0x1c0a>
   12354:	mov	r0, r6
   12356:	blx	30a4 <free@plt+0x4>
   1235a:	b.n	122d8 <_ZdlPv@@Base+0x1e84>
   1235c:	mov	r5, r0
   1235e:	b.n	11e0c <_ZdlPv@@Base+0x19b8>
   12360:	movs	r4, #1
   12362:	adds.w	r4, sl, r4
   12366:	bcs.n	12430 <_ZdlPv@@Base+0x1fdc>
   12368:	cmp	r9, r4
   1236a:	bcs.n	123b2 <_ZdlPv@@Base+0x1f5e>
   1236c:	cmp.w	r9, #0
   12370:	bne.n	12416 <_ZdlPv@@Base+0x1fc2>
   12372:	cmp	r4, #12
   12374:	it	ls
   12376:	movls.w	r9, #12
   1237a:	bhi.n	12422 <_ZdlPv@@Base+0x1fce>
   1237c:	ldr	r3, [r7, #40]	; 0x28
   1237e:	subs	r6, r5, r3
   12380:	cmp	r5, r3
   12382:	it	ne
   12384:	cmpne	r5, #0
   12386:	clz	r6, r6
   1238a:	mov.w	r6, r6, lsr #5
   1238e:	bne.n	12404 <_ZdlPv@@Base+0x1fb0>
   12390:	mov	r0, r9
   12392:	blx	3298 <malloc@plt>
   12396:	cmp	r0, #0
   12398:	beq.w	11e36 <_ZdlPv@@Base+0x19e2>
   1239c:	cmp.w	sl, #0
   123a0:	it	eq
   123a2:	moveq	r6, #0
   123a4:	cmp	r6, #0
   123a6:	beq.n	1242c <_ZdlPv@@Base+0x1fd8>
   123a8:	mov	r1, r5
   123aa:	mov	r2, sl
   123ac:	mov	r5, r0
   123ae:	blx	3280 <memcpy@plt>
   123b2:	movs	r3, #0
   123b4:	strb.w	r3, [r5, sl]
   123b8:	ldr	r3, [r7, #40]	; 0x28
   123ba:	cmp	r5, r3
   123bc:	it	ne
   123be:	cmpne	r9, r4
   123c0:	bhi.n	123f4 <_ZdlPv@@Base+0x1fa0>
   123c2:	ldr	r3, [r7, #16]
   123c4:	cbz	r3, 123cc <_ZdlPv@@Base+0x1f78>
   123c6:	mov	r0, r3
   123c8:	blx	30a4 <free@plt+0x4>
   123cc:	ldr	r3, [r7, #28]
   123ce:	ldr	r0, [r3, #4]
   123d0:	add.w	r3, r7, #224	; 0xe0
   123d4:	cmp	r0, r3
   123d6:	beq.n	123dc <_ZdlPv@@Base+0x1f88>
   123d8:	blx	30a4 <free@plt+0x4>
   123dc:	ldr	r3, [r7, #60]	; 0x3c
   123de:	ldr	r0, [r3, #4]
   123e0:	add.w	r3, r7, #96	; 0x60
   123e4:	cmp	r0, r3
   123e6:	beq.n	123ec <_ZdlPv@@Base+0x1f98>
   123e8:	blx	30a4 <free@plt+0x4>
   123ec:	ldr	r3, [r7, #20]
   123ee:	str.w	sl, [r3]
   123f2:	b.n	11e7a <_ZdlPv@@Base+0x1a26>
   123f4:	mov	r0, r5
   123f6:	mov	r1, r4
   123f8:	blx	315c <realloc@plt>
   123fc:	cmp	r0, #0
   123fe:	it	ne
   12400:	movne	r5, r0
   12402:	b.n	123c2 <_ZdlPv@@Base+0x1f6e>
   12404:	mov	r1, r9
   12406:	mov	r0, r5
   12408:	blx	315c <realloc@plt>
   1240c:	cmp	r0, #0
   1240e:	beq.w	121c4 <_ZdlPv@@Base+0x1d70>
   12412:	mov	r5, r0
   12414:	b.n	123b2 <_ZdlPv@@Base+0x1f5e>
   12416:	blt.w	11e36 <_ZdlPv@@Base+0x19e2>
   1241a:	mov.w	r9, r9, lsl #1
   1241e:	cmp	r9, r4
   12420:	bcs.n	1237c <_ZdlPv@@Base+0x1f28>
   12422:	adds	r3, r4, #1
   12424:	it	ne
   12426:	movne	r9, r4
   12428:	bne.n	1237c <_ZdlPv@@Base+0x1f28>
   1242a:	b.n	11e36 <_ZdlPv@@Base+0x19e2>
   1242c:	mov	r5, r0
   1242e:	b.n	123b2 <_ZdlPv@@Base+0x1f5e>
   12430:	cmp.w	r9, #4294967295	; 0xffffffff
   12434:	beq.n	123b2 <_ZdlPv@@Base+0x1f5e>
   12436:	b.n	11e36 <_ZdlPv@@Base+0x19e2>
   12438:	blx	3190 <__stack_chk_fail@plt>
   1243c:	blx	312c <abort@plt>
   12440:	str	r4, [r5, #56]	; 0x38
   12442:	movs	r1, r0
   12444:	lsls	r4, r7, #4
   12446:	movs	r0, r0
   12448:	ldrsh	r2, [r7, r5]
   1244a:	movs	r1, r0
   1244c:	ldrd	r3, r2, [r1]
   12450:	cmp	r3, #0
   12452:	beq.n	124e8 <_ZdlPv@@Base+0x2094>
   12454:	push	{r4, r5, r6, r7}
   12456:	adds	r2, #8
   12458:	ldr	r5, [pc, #152]	; (124f4 <_ZdlPv@@Base+0x20a0>)
   1245a:	movs	r4, #0
   1245c:	ldr.w	ip, [pc, #152]	; 124f8 <_ZdlPv@@Base+0x20a4>
   12460:	add	r5, pc
   12462:	add	ip, pc
   12464:	ldr.w	r3, [r2, #-8]
   12468:	subs	r3, #1
   1246a:	cmp	r3, #21
   1246c:	bhi.n	124ec <_ZdlPv@@Base+0x2098>
   1246e:	tbb	[pc, r3]
   12472:	movs	r2, #34	; 0x22
   12474:	subs	r6, r3, #0
   12476:	lsrs	r3, r1, #12
   12478:	lsrs	r3, r1, #12
   1247a:	asrs	r6, r2, #24
   1247c:	movs	r6, #38	; 0x26
   1247e:	lsrs	r3, r1, #12
   12480:	adds	r5, #46	; 0x2e
   12482:	lsrs	r3, r1, #12
   12484:	lsrs	r3, r1, #12
   12486:	lsrs	r3, r1, #12
   12488:	ldr.w	r3, [r0], #4
   1248c:	str	r3, [r2, #0]
   1248e:	ldr	r3, [r1, #0]
   12490:	adds	r4, #1
   12492:	adds	r2, #16
   12494:	cmp	r3, r4
   12496:	bhi.n	12464 <_ZdlPv@@Base+0x2010>
   12498:	movs	r0, #0
   1249a:	pop	{r4, r5, r6, r7}
   1249c:	bx	lr
   1249e:	adds	r0, #7
   124a0:	bic.w	r0, r0, #7
   124a4:	ldrd	r6, r7, [r0], #8
   124a8:	strd	r6, r7, [r2]
   124ac:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124ae:	ldr.w	r3, [r0], #4
   124b2:	strh	r3, [r2, #0]
   124b4:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124b6:	ldr.w	r3, [r0], #4
   124ba:	strb	r3, [r2, #0]
   124bc:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124be:	adds	r0, #7
   124c0:	bic.w	r0, r0, #7
   124c4:	ldrd	r6, r7, [r0], #8
   124c8:	strd	r6, r7, [r2]
   124cc:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124ce:	ldr.w	r3, [r0], #4
   124d2:	cmp	r3, #0
   124d4:	bne.n	1248c <_ZdlPv@@Base+0x2038>
   124d6:	str.w	ip, [r2]
   124da:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124dc:	ldr.w	r3, [r0], #4
   124e0:	cmp	r3, #0
   124e2:	bne.n	1248c <_ZdlPv@@Base+0x2038>
   124e4:	str	r5, [r2, #0]
   124e6:	b.n	1248e <_ZdlPv@@Base+0x203a>
   124e8:	movs	r0, #0
   124ea:	bx	lr
   124ec:	mov.w	r0, #4294967295	; 0xffffffff
   124f0:	b.n	1249a <_ZdlPv@@Base+0x2046>
   124f2:	nop
   124f4:	adcs	r4, r1
   124f6:	movs	r0, r0
   124f8:	adcs	r2, r0
   124fa:	movs	r0, r0
   124fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12500:	mov	fp, r2
   12502:	sub	sp, #52	; 0x34
   12504:	movs	r2, #0
   12506:	mov	r3, r1
   12508:	mov	r7, r1
   1250a:	mov	r8, r0
   1250c:	mov	r0, fp
   1250e:	str.w	r2, [r3], #16
   12512:	movs	r1, #7
   12514:	str	r3, [r7, #4]
   12516:	mov	r6, r2
   12518:	str.w	r2, [r0], #8
   1251c:	mov	sl, r2
   1251e:	str	r1, [sp, #4]
   12520:	str	r2, [sp, #24]
   12522:	strd	r0, r2, [sp, #8]
   12526:	str	r2, [sp, #28]
   12528:	movw	r2, #39321	; 0x9999
   1252c:	str	r1, [sp, #20]
   1252e:	movt	r2, #6553	; 0x1999
   12532:	movw	r1, #29789	; 0x745d
   12536:	str	r3, [sp, #32]
   12538:	movt	r1, #1489	; 0x5d1
   1253c:	str.w	r0, [fp, #4]
   12540:	str	r2, [sp, #36]	; 0x24
   12542:	str	r1, [sp, #40]	; 0x28
   12544:	b.n	1254a <_ZdlPv@@Base+0x20f6>
   12546:	cmp	r0, #37	; 0x25
   12548:	beq.n	1256c <_ZdlPv@@Base+0x2118>
   1254a:	mov	r2, r8
   1254c:	ldrb.w	r0, [r8], #1
   12550:	mov	r5, r8
   12552:	cmp	r0, #0
   12554:	bne.n	12546 <_ZdlPv@@Base+0x20f2>
   12556:	movs	r1, #44	; 0x2c
   12558:	mul.w	r1, r1, r6
   1255c:	str	r2, [r3, r1]
   1255e:	ldr	r3, [sp, #12]
   12560:	str	r3, [r7, #8]
   12562:	ldr	r3, [sp, #24]
   12564:	str	r3, [r7, #12]
   12566:	add	sp, #52	; 0x34
   12568:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1256c:	movs	r1, #44	; 0x2c
   1256e:	mul.w	r0, r1, r6
   12572:	mov.w	r1, #4294967295	; 0xffffffff
   12576:	adds	r6, r3, r0
   12578:	str	r2, [r3, r0]
   1257a:	strd	sl, sl, [r6, #8]
   1257e:	str.w	sl, [r6, #16]
   12582:	strd	sl, sl, [r6, #24]
   12586:	str	r1, [r6, #20]
   12588:	str	r1, [r6, #32]
   1258a:	str	r1, [r6, #40]	; 0x28
   1258c:	ldrb.w	r4, [r8]
   12590:	sub.w	r0, r4, #48	; 0x30
   12594:	uxtb	r3, r0
   12596:	cmp	r3, #9
   12598:	bls.w	1290a <_ZdlPv@@Base+0x24b6>
   1259c:	mov.w	r9, #4294967295	; 0xffffffff
   125a0:	b.n	125c6 <_ZdlPv@@Base+0x2172>
   125a2:	cmp	r4, #45	; 0x2d
   125a4:	beq.n	125d8 <_ZdlPv@@Base+0x2184>
   125a6:	cmp	r4, #43	; 0x2b
   125a8:	beq.n	125e2 <_ZdlPv@@Base+0x218e>
   125aa:	cmp	r4, #32
   125ac:	beq.n	125ec <_ZdlPv@@Base+0x2198>
   125ae:	cmp	r4, #35	; 0x23
   125b0:	beq.n	125f6 <_ZdlPv@@Base+0x21a2>
   125b2:	cmp	r4, #48	; 0x30
   125b4:	beq.n	12600 <_ZdlPv@@Base+0x21ac>
   125b6:	cmp	r4, #73	; 0x49
   125b8:	bne.n	1260a <_ZdlPv@@Base+0x21b6>
   125ba:	ldr	r3, [r6, #8]
   125bc:	orr.w	r3, r3, #64	; 0x40
   125c0:	str	r3, [r6, #8]
   125c2:	ldrb	r4, [r1, #0]
   125c4:	mov	r5, r1
   125c6:	cmp	r4, #39	; 0x27
   125c8:	add.w	r1, r5, #1
   125cc:	bne.n	125a2 <_ZdlPv@@Base+0x214e>
   125ce:	ldr	r3, [r6, #8]
   125d0:	orr.w	r3, r3, #1
   125d4:	str	r3, [r6, #8]
   125d6:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   125d8:	ldr	r3, [r6, #8]
   125da:	orr.w	r3, r3, #2
   125de:	str	r3, [r6, #8]
   125e0:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   125e2:	ldr	r3, [r6, #8]
   125e4:	orr.w	r3, r3, #4
   125e8:	str	r3, [r6, #8]
   125ea:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   125ec:	ldr	r3, [r6, #8]
   125ee:	orr.w	r3, r3, #8
   125f2:	str	r3, [r6, #8]
   125f4:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   125f6:	ldr	r3, [r6, #8]
   125f8:	orr.w	r3, r3, #16
   125fc:	str	r3, [r6, #8]
   125fe:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   12600:	ldr	r3, [r6, #8]
   12602:	orr.w	r3, r3, #32
   12606:	str	r3, [r6, #8]
   12608:	b.n	125c2 <_ZdlPv@@Base+0x216e>
   1260a:	cmp	r4, #42	; 0x2a
   1260c:	beq.w	1271a <_ZdlPv@@Base+0x22c6>
   12610:	sub.w	r3, r4, #48	; 0x30
   12614:	cmp	r3, #9
   12616:	bls.w	12b22 <_ZdlPv@@Base+0x26ce>
   1261a:	cmp	r4, #46	; 0x2e
   1261c:	beq.w	127ca <_ZdlPv@@Base+0x2376>
   12620:	adds	r5, #1
   12622:	movs	r3, #0
   12624:	movs	r1, #1
   12626:	b.n	1262c <_ZdlPv@@Base+0x21d8>
   12628:	ldrb.w	r4, [r5], #1
   1262c:	cmp	r4, #104	; 0x68
   1262e:	mov	r8, r5
   12630:	ittt	eq
   12632:	andeq.w	r2, r3, #1
   12636:	lsleq.w	r2, r1, r2
   1263a:	orreq	r3, r2
   1263c:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   1263e:	cmp	r4, #76	; 0x4c
   12640:	it	eq
   12642:	orreq.w	r3, r3, #4
   12646:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   12648:	cmp	r4, #108	; 0x6c
   1264a:	it	eq
   1264c:	addeq	r3, #8
   1264e:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   12650:	cmp	r4, #106	; 0x6a
   12652:	it	eq
   12654:	addeq	r3, #16
   12656:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   12658:	and.w	r2, r4, #223	; 0xdf
   1265c:	cmp	r2, #90	; 0x5a
   1265e:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   12660:	cmp	r4, #116	; 0x74
   12662:	beq.n	12628 <_ZdlPv@@Base+0x21d4>
   12664:	sub.w	r2, r4, #37	; 0x25
   12668:	cmp	r2, #83	; 0x53
   1266a:	bhi.w	1295a <_ZdlPv@@Base+0x2506>
   1266e:	tbh	[pc, r2, lsl #1]
   12672:	lsls	r6, r3, #4
   12674:	lsls	r4, r6, #5
   12676:	lsls	r4, r6, #5
   12678:	lsls	r4, r6, #5
   1267a:	lsls	r4, r6, #5
   1267c:	lsls	r4, r6, #5
   1267e:	lsls	r4, r6, #5
   12680:	lsls	r4, r6, #5
   12682:	lsls	r4, r6, #5
   12684:	lsls	r4, r6, #5
   12686:	lsls	r4, r6, #5
   12688:	lsls	r4, r6, #5
   1268a:	lsls	r4, r6, #5
   1268c:	lsls	r4, r6, #5
   1268e:	lsls	r4, r6, #5
   12690:	lsls	r4, r6, #5
   12692:	lsls	r4, r6, #5
   12694:	lsls	r4, r6, #5
   12696:	lsls	r4, r6, #5
   12698:	lsls	r4, r6, #5
   1269a:	lsls	r4, r6, #5
   1269c:	lsls	r4, r6, #5
   1269e:	lsls	r4, r6, #5
   126a0:	lsls	r4, r6, #5
   126a2:	lsls	r4, r6, #5
   126a4:	lsls	r4, r6, #5
   126a6:	lsls	r4, r6, #5
   126a8:	lsls	r4, r6, #5
   126aa:	lsls	r6, r3, #6
   126ac:	lsls	r4, r6, #5
   126ae:	lsls	r6, r3, #8
   126b0:	lsls	r4, r6, #5
   126b2:	lsls	r6, r3, #6
   126b4:	lsls	r6, r3, #6
   126b6:	lsls	r6, r3, #6
   126b8:	lsls	r4, r6, #5
   126ba:	lsls	r4, r6, #5
   126bc:	lsls	r4, r6, #5
   126be:	lsls	r4, r6, #5
   126c0:	lsls	r4, r6, #5
   126c2:	lsls	r4, r6, #5
   126c4:	lsls	r4, r6, #5
   126c6:	lsls	r4, r6, #5
   126c8:	lsls	r4, r6, #5
   126ca:	lsls	r4, r6, #5
   126cc:	lsls	r4, r6, #5
   126ce:	lsls	r1, r4, #11
   126d0:	lsls	r4, r6, #5
   126d2:	lsls	r4, r6, #5
   126d4:	lsls	r4, r6, #5
   126d6:	lsls	r4, r6, #5
   126d8:	lsls	r6, r4, #7
   126da:	lsls	r4, r6, #5
   126dc:	lsls	r4, r6, #5
   126de:	lsls	r4, r6, #5
   126e0:	lsls	r4, r6, #5
   126e2:	lsls	r4, r6, #5
   126e4:	lsls	r4, r6, #5
   126e6:	lsls	r4, r6, #5
   126e8:	lsls	r4, r6, #5
   126ea:	lsls	r6, r3, #6
   126ec:	lsls	r4, r6, #5
   126ee:	lsls	r0, r3, #8
   126f0:	lsls	r7, r7, #7
   126f2:	lsls	r6, r3, #6
   126f4:	lsls	r6, r3, #6
   126f6:	lsls	r6, r3, #6
   126f8:	lsls	r4, r6, #5
   126fa:	lsls	r7, r7, #7
   126fc:	lsls	r4, r6, #5
   126fe:	lsls	r4, r6, #5
   12700:	lsls	r4, r6, #5
   12702:	lsls	r4, r6, #5
   12704:	lsls	r3, r4, #3
   12706:	lsls	r6, r4, #7
   12708:	lsls	r6, r3, #11
   1270a:	lsls	r4, r6, #5
   1270c:	lsls	r4, r6, #5
   1270e:	lsls	r2, r4, #8
   12710:	lsls	r4, r6, #5
   12712:	lsls	r6, r4, #7
   12714:	lsls	r4, r6, #5
   12716:	lsls	r4, r6, #5
   12718:	lsls	r6, r4, #7
   1271a:	ldr	r3, [sp, #12]
   1271c:	str	r5, [r6, #12]
   1271e:	str	r1, [r6, #16]
   12720:	cmp	r3, #1
   12722:	ldrb	r2, [r5, #1]
   12724:	it	cc
   12726:	movcc	r3, #1
   12728:	str	r3, [sp, #12]
   1272a:	subs	r2, #48	; 0x30
   1272c:	uxtb	r3, r2
   1272e:	cmp	r3, #9
   12730:	bls.w	129ea <_ZdlPv@@Base+0x2596>
   12734:	ldr	r2, [sp, #28]
   12736:	adds	r3, r2, #1
   12738:	str	r2, [r6, #20]
   1273a:	adds	r2, #1
   1273c:	beq.w	1295a <_ZdlPv@@Base+0x2506>
   12740:	mov	r5, r1
   12742:	ldr	r4, [sp, #28]
   12744:	str	r3, [sp, #28]
   12746:	ldr	r2, [sp, #4]
   12748:	ldr.w	r3, [fp, #4]
   1274c:	cmp	r2, r4
   1274e:	bhi.w	12bf4 <_ZdlPv@@Base+0x27a0>
   12752:	ldr	r2, [sp, #4]
   12754:	lsls	r2, r2, #1
   12756:	str	r2, [sp, #4]
   12758:	cmp	r2, r4
   1275a:	itt	ls
   1275c:	addls	r2, r4, #1
   1275e:	strls	r2, [sp, #4]
   12760:	ldr	r2, [sp, #4]
   12762:	cmp.w	r2, #268435456	; 0x10000000
   12766:	bcs.w	12cae <_ZdlPv@@Base+0x285a>
   1276a:	lsls	r1, r2, #4
   1276c:	ldr	r2, [sp, #8]
   1276e:	cmp	r2, r3
   12770:	beq.w	12bfa <_ZdlPv@@Base+0x27a6>
   12774:	mov	r0, r3
   12776:	blx	315c <realloc@plt>
   1277a:	ldr.w	r1, [fp, #4]
   1277e:	mov	r3, r0
   12780:	cmp	r0, #0
   12782:	beq.w	12cac <_ZdlPv@@Base+0x2858>
   12786:	ldr	r0, [sp, #8]
   12788:	ldr.w	r2, [fp]
   1278c:	cmp	r0, r1
   1278e:	beq.w	12c0c <_ZdlPv@@Base+0x27b8>
   12792:	str.w	r3, [fp, #4]
   12796:	cmp	r2, r4
   12798:	bhi.n	127b0 <_ZdlPv@@Base+0x235c>
   1279a:	sub.w	r0, r3, #16
   1279e:	adds	r2, #1
   127a0:	cmp	r2, r4
   127a2:	mov.w	r1, r2, lsl #4
   127a6:	str.w	sl, [r0, r1]
   127aa:	bls.n	1279e <_ZdlPv@@Base+0x234a>
   127ac:	str.w	r2, [fp]
   127b0:	lsls	r4, r4, #4
   127b2:	ldr	r2, [r3, r4]
   127b4:	cmp	r2, #0
   127b6:	bne.w	12b50 <_ZdlPv@@Base+0x26fc>
   127ba:	mov	r1, r5
   127bc:	movs	r2, #5
   127be:	str	r2, [r3, r4]
   127c0:	ldrb.w	r4, [r1], #1
   127c4:	cmp	r4, #46	; 0x2e
   127c6:	bne.w	12620 <_ZdlPv@@Base+0x21cc>
   127ca:	ldrb	r3, [r5, #1]
   127cc:	str	r5, [r6, #24]
   127ce:	cmp	r3, #42	; 0x2a
   127d0:	bne.w	12986 <_ZdlPv@@Base+0x2532>
   127d4:	ldr	r3, [sp, #24]
   127d6:	adds	r1, r5, #2
   127d8:	str	r1, [r6, #28]
   127da:	cmp	r3, #2
   127dc:	mov	r8, r1
   127de:	it	cc
   127e0:	movcc	r3, #2
   127e2:	str	r3, [sp, #24]
   127e4:	ldrb	r3, [r5, #2]
   127e6:	subs	r3, #48	; 0x30
   127e8:	uxtb	r2, r3
   127ea:	cmp	r2, #9
   127ec:	bls.w	12c4e <_ZdlPv@@Base+0x27fa>
   127f0:	ldr	r4, [r6, #32]
   127f2:	adds	r5, r4, #1
   127f4:	beq.w	12c3c <_ZdlPv@@Base+0x27e8>
   127f8:	ldr	r2, [sp, #4]
   127fa:	ldr.w	r3, [fp, #4]
   127fe:	cmp	r2, r4
   12800:	bls.w	12bb8 <_ZdlPv@@Base+0x2764>
   12804:	ldr.w	r2, [fp]
   12808:	cmp	r2, r4
   1280a:	bhi.n	12822 <_ZdlPv@@Base+0x23ce>
   1280c:	sub.w	r0, r3, #16
   12810:	adds	r2, #1
   12812:	cmp	r2, r4
   12814:	mov.w	r1, r2, lsl #4
   12818:	str.w	sl, [r0, r1]
   1281c:	bls.n	12810 <_ZdlPv@@Base+0x23bc>
   1281e:	str.w	r2, [fp]
   12822:	lsls	r4, r4, #4
   12824:	ldr	r2, [r3, r4]
   12826:	cmp	r2, #0
   12828:	bne.w	12baa <_ZdlPv@@Base+0x2756>
   1282c:	movs	r2, #5
   1282e:	mov	r5, r8
   12830:	str	r2, [r3, r4]
   12832:	ldrb.w	r4, [r8]
   12836:	b.n	12620 <_ZdlPv@@Base+0x21cc>
   12838:	cmp	r3, #15
   1283a:	bgt.w	12c22 <_ZdlPv@@Base+0x27ce>
   1283e:	lsls	r1, r3, #29
   12840:	bmi.w	12c22 <_ZdlPv@@Base+0x27ce>
   12844:	cmp	r3, #7
   12846:	itt	gt
   12848:	movgt	r3, #21
   1284a:	strgt	r3, [sp, #16]
   1284c:	bgt.n	12862 <_ZdlPv@@Base+0x240e>
   1284e:	lsls	r2, r3, #30
   12850:	itt	mi
   12852:	movmi	r3, #18
   12854:	strmi	r3, [sp, #16]
   12856:	bmi.n	12862 <_ZdlPv@@Base+0x240e>
   12858:	and.w	r3, r3, #1
   1285c:	rsb	r3, r3, #20
   12860:	str	r3, [sp, #16]
   12862:	cmp.w	r9, #4294967295	; 0xffffffff
   12866:	it	ne
   12868:	strne.w	r9, [r6, #40]	; 0x28
   1286c:	beq.w	12b0e <_ZdlPv@@Base+0x26ba>
   12870:	ldr	r2, [sp, #4]
   12872:	ldr.w	r3, [fp, #4]
   12876:	cmp	r2, r9
   12878:	bls.w	12ac2 <_ZdlPv@@Base+0x266e>
   1287c:	ldr.w	r2, [fp]
   12880:	cmp	r2, r9
   12882:	bhi.n	1289a <_ZdlPv@@Base+0x2446>
   12884:	sub.w	r0, r3, #16
   12888:	adds	r2, #1
   1288a:	cmp	r2, r9
   1288c:	mov.w	r1, r2, lsl #4
   12890:	str.w	sl, [r0, r1]
   12894:	bls.n	12888 <_ZdlPv@@Base+0x2434>
   12896:	str.w	r2, [fp]
   1289a:	mov.w	r9, r9, lsl #4
   1289e:	ldr.w	r2, [r3, r9]
   128a2:	cmp	r2, #0
   128a4:	bne.w	12b04 <_ZdlPv@@Base+0x26b0>
   128a8:	ldr	r2, [sp, #16]
   128aa:	str.w	r2, [r3, r9]
   128ae:	strb.w	r4, [r6, #36]	; 0x24
   128b2:	ldr	r3, [r7, #0]
   128b4:	str	r5, [r6, #4]
   128b6:	adds	r6, r3, #1
   128b8:	ldr	r3, [sp, #20]
   128ba:	str	r6, [r7, #0]
   128bc:	cmp	r3, r6
   128be:	it	hi
   128c0:	ldrhi	r3, [r7, #4]
   128c2:	bhi.w	1254a <_ZdlPv@@Base+0x20f6>
   128c6:	ldr	r3, [sp, #20]
   128c8:	cmp	r3, #0
   128ca:	blt.w	12cd8 <_ZdlPv@@Base+0x2884>
   128ce:	ldr	r3, [sp, #20]
   128d0:	ldr	r2, [sp, #40]	; 0x28
   128d2:	cmp.w	r2, r3, lsl #1
   128d6:	mov.w	r4, r3, lsl #1
   128da:	bcc.w	12cd8 <_ZdlPv@@Base+0x2884>
   128de:	movs	r1, #88	; 0x58
   128e0:	ldr	r5, [r7, #4]
   128e2:	mul.w	r1, r1, r3
   128e6:	ldr	r3, [sp, #32]
   128e8:	cmp	r3, r5
   128ea:	beq.n	129c8 <_ZdlPv@@Base+0x2574>
   128ec:	mov	r0, r5
   128ee:	blx	315c <realloc@plt>
   128f2:	mov	r3, r0
   128f4:	cmp	r0, #0
   128f6:	beq.w	12cd8 <_ZdlPv@@Base+0x2884>
   128fa:	ldrd	r6, r5, [r7]
   128fe:	ldr	r2, [sp, #32]
   12900:	cmp	r2, r5
   12902:	beq.n	129d6 <_ZdlPv@@Base+0x2582>
   12904:	str	r4, [sp, #20]
   12906:	str	r3, [r7, #4]
   12908:	b.n	1254a <_ZdlPv@@Base+0x20f6>
   1290a:	mov	r2, r8
   1290c:	ldrb.w	r3, [r2, #1]!
   12910:	sub.w	r1, r3, #48	; 0x30
   12914:	cmp	r1, #9
   12916:	bls.n	1290c <_ZdlPv@@Base+0x24b8>
   12918:	cmp	r3, #36	; 0x24
   1291a:	bne.w	1259c <_ZdlPv@@Base+0x2148>
   1291e:	ldr	r5, [sp, #36]	; 0x24
   12920:	movs	r3, #0
   12922:	movs	r1, #10
   12924:	b.n	1292e <_ZdlPv@@Base+0x24da>
   12926:	uxtb	r4, r0
   12928:	cmp	r4, #9
   1292a:	bhi.w	12c9a <_ZdlPv@@Base+0x2846>
   1292e:	cmp	r3, r5
   12930:	mov	r2, r8
   12932:	ite	ls
   12934:	mulls	r3, r1
   12936:	movhi.w	r3, #4294967295	; 0xffffffff
   1293a:	adds.w	r9, r0, r3
   1293e:	ldrb.w	r0, [r8, #1]
   12942:	add.w	r8, r8, #1
   12946:	sub.w	r0, r0, #48	; 0x30
   1294a:	mov	r3, r9
   1294c:	bcc.n	12926 <_ZdlPv@@Base+0x24d2>
   1294e:	uxtb	r4, r0
   12950:	mov.w	r3, #4294967295	; 0xffffffff
   12954:	cmp	r4, #9
   12956:	mov	r2, r8
   12958:	bls.n	1293a <_ZdlPv@@Base+0x24e6>
   1295a:	ldr.w	r3, [fp, #4]
   1295e:	ldr	r2, [sp, #8]
   12960:	cmp	r2, r3
   12962:	beq.n	1296a <_ZdlPv@@Base+0x2516>
   12964:	mov	r0, r3
   12966:	blx	30a4 <free@plt+0x4>
   1296a:	ldr	r0, [r7, #4]
   1296c:	ldr	r3, [sp, #32]
   1296e:	cmp	r3, r0
   12970:	beq.n	12976 <_ZdlPv@@Base+0x2522>
   12972:	blx	30a4 <free@plt+0x4>
   12976:	blx	3308 <__errno_location@plt>
   1297a:	movs	r2, #22
   1297c:	mov	r3, r0
   1297e:	mov.w	r0, #4294967295	; 0xffffffff
   12982:	str	r2, [r3, #0]
   12984:	b.n	12566 <_ZdlPv@@Base+0x2112>
   12986:	ldrb	r3, [r5, #1]
   12988:	subs	r3, #48	; 0x30
   1298a:	cmp	r3, #9
   1298c:	bhi.w	12cec <_ZdlPv@@Base+0x2898>
   12990:	ldrb.w	r3, [r1, #1]!
   12994:	subs	r3, #48	; 0x30
   12996:	cmp	r3, #9
   12998:	bls.n	12990 <_ZdlPv@@Base+0x253c>
   1299a:	subs	r3, r1, r5
   1299c:	mov	r5, r1
   1299e:	ldr	r2, [sp, #24]
   129a0:	str	r1, [r6, #28]
   129a2:	cmp	r2, r3
   129a4:	ldrb	r4, [r1, #0]
   129a6:	it	cc
   129a8:	movcc	r2, r3
   129aa:	str	r2, [sp, #24]
   129ac:	b.n	12620 <_ZdlPv@@Base+0x21cc>
   129ae:	cmp	r3, #15
   129b0:	itt	gt
   129b2:	movgt	r3, #12
   129b4:	strgt	r3, [sp, #16]
   129b6:	bgt.w	12862 <_ZdlPv@@Base+0x240e>
   129ba:	tst.w	r3, #4
   129be:	ite	ne
   129c0:	movne	r3, #12
   129c2:	moveq	r3, #11
   129c4:	str	r3, [sp, #16]
   129c6:	b.n	12862 <_ZdlPv@@Base+0x240e>
   129c8:	mov	r0, r1
   129ca:	blx	3298 <malloc@plt>
   129ce:	mov	r3, r0
   129d0:	cmp	r0, #0
   129d2:	beq.w	12b7a <_ZdlPv@@Base+0x2726>
   129d6:	movs	r2, #44	; 0x2c
   129d8:	mov	r0, r3
   129da:	mul.w	r2, r2, r6
   129de:	mov	r1, r5
   129e0:	blx	3280 <memcpy@plt>
   129e4:	ldr	r6, [r7, #0]
   129e6:	mov	r3, r0
   129e8:	b.n	12904 <_ZdlPv@@Base+0x24b0>
   129ea:	mov	r0, r1
   129ec:	ldrb.w	r3, [r0, #1]!
   129f0:	sub.w	r4, r3, #48	; 0x30
   129f4:	cmp	r4, #9
   129f6:	bls.n	129ec <_ZdlPv@@Base+0x2598>
   129f8:	cmp	r3, #36	; 0x24
   129fa:	bne.w	12734 <_ZdlPv@@Base+0x22e0>
   129fe:	mov	r3, r1
   12a00:	movs	r0, #10
   12a02:	movs	r1, #0
   12a04:	b.n	12a12 <_ZdlPv@@Base+0x25be>
   12a06:	uxtb.w	ip, r2
   12a0a:	cmp.w	ip, #9
   12a0e:	bhi.w	12cde <_ZdlPv@@Base+0x288a>
   12a12:	ldr	r4, [sp, #36]	; 0x24
   12a14:	mov	r5, r3
   12a16:	cmp	r1, r4
   12a18:	ite	ls
   12a1a:	mulls	r1, r0
   12a1c:	movhi.w	r1, #4294967295	; 0xffffffff
   12a20:	adds	r4, r2, r1
   12a22:	ldrb	r2, [r3, #1]
   12a24:	add.w	r3, r3, #1
   12a28:	sub.w	r2, r2, #48	; 0x30
   12a2c:	mov	r1, r4
   12a2e:	bcc.n	12a06 <_ZdlPv@@Base+0x25b2>
   12a30:	uxtb	r4, r2
   12a32:	mov.w	r1, #4294967295	; 0xffffffff
   12a36:	cmp	r4, #9
   12a38:	mov	r5, r3
   12a3a:	bls.n	12a20 <_ZdlPv@@Base+0x25cc>
   12a3c:	b.n	1295a <_ZdlPv@@Base+0x2506>
   12a3e:	cmp	r3, #15
   12a40:	bgt.w	12c1c <_ZdlPv@@Base+0x27c8>
   12a44:	lsls	r2, r3, #29
   12a46:	bmi.w	12c1c <_ZdlPv@@Base+0x27c8>
   12a4a:	cmp	r3, #7
   12a4c:	itt	gt
   12a4e:	movgt	r3, #8
   12a50:	strgt	r3, [sp, #16]
   12a52:	bgt.w	12862 <_ZdlPv@@Base+0x240e>
   12a56:	lsls	r0, r3, #30
   12a58:	itt	mi
   12a5a:	movmi	r3, #2
   12a5c:	strmi	r3, [sp, #16]
   12a5e:	bmi.w	12862 <_ZdlPv@@Base+0x240e>
   12a62:	tst.w	r3, #1
   12a66:	ite	ne
   12a68:	movne	r3, #4
   12a6a:	moveq	r3, #6
   12a6c:	str	r3, [sp, #16]
   12a6e:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12a70:	cmp	r3, #15
   12a72:	bgt.w	12c28 <_ZdlPv@@Base+0x27d4>
   12a76:	lsls	r0, r3, #29
   12a78:	bmi.w	12c28 <_ZdlPv@@Base+0x27d4>
   12a7c:	cmp	r3, #7
   12a7e:	itt	gt
   12a80:	movgt	r3, #7
   12a82:	strgt	r3, [sp, #16]
   12a84:	bgt.w	12862 <_ZdlPv@@Base+0x240e>
   12a88:	lsls	r1, r3, #30
   12a8a:	itt	mi
   12a8c:	movmi	r3, #1
   12a8e:	strmi	r3, [sp, #16]
   12a90:	bmi.w	12862 <_ZdlPv@@Base+0x240e>
   12a94:	tst.w	r3, #1
   12a98:	ite	ne
   12a9a:	movne	r3, #3
   12a9c:	moveq	r3, #5
   12a9e:	str	r3, [sp, #16]
   12aa0:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12aa2:	cmp	r3, #7
   12aa4:	ite	gt
   12aa6:	movgt	r3, #14
   12aa8:	movle	r3, #13
   12aaa:	str	r3, [sp, #16]
   12aac:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12aae:	movs	r3, #14
   12ab0:	movs	r4, #99	; 0x63
   12ab2:	str	r3, [sp, #16]
   12ab4:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12ab6:	cmp	r3, #7
   12ab8:	ite	gt
   12aba:	movgt	r3, #16
   12abc:	movle	r3, #15
   12abe:	str	r3, [sp, #16]
   12ac0:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12ac2:	ldr	r2, [sp, #4]
   12ac4:	lsls	r2, r2, #1
   12ac6:	str	r2, [sp, #4]
   12ac8:	cmp	r2, r9
   12aca:	itt	ls
   12acc:	addls.w	r2, r9, #1
   12ad0:	strls	r2, [sp, #4]
   12ad2:	ldr	r2, [sp, #4]
   12ad4:	cmp.w	r2, #268435456	; 0x10000000
   12ad8:	bcs.w	12cae <_ZdlPv@@Base+0x285a>
   12adc:	lsls	r1, r2, #4
   12ade:	ldr	r2, [sp, #8]
   12ae0:	cmp	r2, r3
   12ae2:	beq.n	12b5e <_ZdlPv@@Base+0x270a>
   12ae4:	mov	r0, r3
   12ae6:	blx	315c <realloc@plt>
   12aea:	mov	r3, r0
   12aec:	cmp	r0, #0
   12aee:	beq.w	12cd8 <_ZdlPv@@Base+0x2884>
   12af2:	ldr.w	r2, [fp, #4]
   12af6:	ldr	r1, [sp, #8]
   12af8:	cmp	r1, r2
   12afa:	beq.w	12d06 <_ZdlPv@@Base+0x28b2>
   12afe:	str.w	r3, [fp, #4]
   12b02:	b.n	1287c <_ZdlPv@@Base+0x2428>
   12b04:	ldr	r1, [sp, #16]
   12b06:	cmp	r2, r1
   12b08:	beq.w	128ae <_ZdlPv@@Base+0x245a>
   12b0c:	b.n	1295e <_ZdlPv@@Base+0x250a>
   12b0e:	ldr	r2, [sp, #28]
   12b10:	adds	r3, r2, #1
   12b12:	str	r2, [r6, #40]	; 0x28
   12b14:	adds	r2, #1
   12b16:	beq.w	1295a <_ZdlPv@@Base+0x2506>
   12b1a:	ldr.w	r9, [sp, #28]
   12b1e:	str	r3, [sp, #28]
   12b20:	b.n	12870 <_ZdlPv@@Base+0x241c>
   12b22:	str	r5, [r6, #12]
   12b24:	mov	r0, r5
   12b26:	ldrb	r3, [r5, #0]
   12b28:	subs	r3, #48	; 0x30
   12b2a:	cmp	r3, #9
   12b2c:	bhi.n	12b3c <_ZdlPv@@Base+0x26e8>
   12b2e:	mov	r3, r0
   12b30:	ldrb.w	r2, [r0, #1]!
   12b34:	subs	r2, #48	; 0x30
   12b36:	cmp	r2, #9
   12b38:	bls.n	12b2e <_ZdlPv@@Base+0x26da>
   12b3a:	adds	r1, r3, #2
   12b3c:	ldr	r3, [sp, #12]
   12b3e:	subs	r5, r0, r5
   12b40:	str	r0, [r6, #16]
   12b42:	cmp	r3, r5
   12b44:	ldrb	r4, [r0, #0]
   12b46:	it	cc
   12b48:	movcc	r3, r5
   12b4a:	mov	r5, r0
   12b4c:	str	r3, [sp, #12]
   12b4e:	b.n	1261a <_ZdlPv@@Base+0x21c6>
   12b50:	cmp	r2, #5
   12b52:	bne.w	1295e <_ZdlPv@@Base+0x250a>
   12b56:	mov	r1, r5
   12b58:	ldrb.w	r4, [r1], #1
   12b5c:	b.n	1261a <_ZdlPv@@Base+0x21c6>
   12b5e:	mov	r0, r1
   12b60:	str	r3, [sp, #44]	; 0x2c
   12b62:	blx	3298 <malloc@plt>
   12b66:	ldr	r3, [sp, #44]	; 0x2c
   12b68:	cbz	r0, 12b8a <_ZdlPv@@Base+0x2736>
   12b6a:	ldr.w	r2, [fp]
   12b6e:	mov	r1, r3
   12b70:	lsls	r2, r2, #4
   12b72:	blx	3280 <memcpy@plt>
   12b76:	mov	r3, r0
   12b78:	b.n	12afe <_ZdlPv@@Base+0x26aa>
   12b7a:	ldr.w	r3, [fp, #4]
   12b7e:	ldr	r2, [sp, #8]
   12b80:	cmp	r2, r3
   12b82:	beq.n	12b96 <_ZdlPv@@Base+0x2742>
   12b84:	mov	r0, r3
   12b86:	blx	30a4 <free@plt+0x4>
   12b8a:	ldr	r0, [r7, #4]
   12b8c:	ldr	r3, [sp, #32]
   12b8e:	cmp	r3, r0
   12b90:	beq.n	12b96 <_ZdlPv@@Base+0x2742>
   12b92:	blx	30a4 <free@plt+0x4>
   12b96:	blx	3308 <__errno_location@plt>
   12b9a:	movs	r2, #12
   12b9c:	mov	r3, r0
   12b9e:	mov.w	r0, #4294967295	; 0xffffffff
   12ba2:	str	r2, [r3, #0]
   12ba4:	add	sp, #52	; 0x34
   12ba6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12baa:	cmp	r2, #5
   12bac:	bne.w	1295e <_ZdlPv@@Base+0x250a>
   12bb0:	ldrb.w	r4, [r8]
   12bb4:	mov	r5, r8
   12bb6:	b.n	12620 <_ZdlPv@@Base+0x21cc>
   12bb8:	ldr	r2, [sp, #4]
   12bba:	lsls	r2, r2, #1
   12bbc:	str	r2, [sp, #4]
   12bbe:	cmp	r2, r4
   12bc0:	itt	ls
   12bc2:	addls	r2, r4, #1
   12bc4:	strls	r2, [sp, #4]
   12bc6:	ldr	r2, [sp, #4]
   12bc8:	cmp.w	r2, #268435456	; 0x10000000
   12bcc:	bcs.n	12cae <_ZdlPv@@Base+0x285a>
   12bce:	lsls	r1, r2, #4
   12bd0:	ldr	r2, [sp, #8]
   12bd2:	cmp	r2, r3
   12bd4:	beq.n	12cb8 <_ZdlPv@@Base+0x2864>
   12bd6:	mov	r0, r3
   12bd8:	blx	315c <realloc@plt>
   12bdc:	mov	r3, r0
   12bde:	cmp	r0, #0
   12be0:	beq.n	12cd8 <_ZdlPv@@Base+0x2884>
   12be2:	ldr.w	r2, [fp, #4]
   12be6:	ldr	r1, [sp, #8]
   12be8:	cmp	r1, r2
   12bea:	beq.w	12d02 <_ZdlPv@@Base+0x28ae>
   12bee:	str.w	r3, [fp, #4]
   12bf2:	b.n	12804 <_ZdlPv@@Base+0x23b0>
   12bf4:	ldr.w	r2, [fp]
   12bf8:	b.n	12796 <_ZdlPv@@Base+0x2342>
   12bfa:	mov	r0, r1
   12bfc:	blx	3298 <malloc@plt>
   12c00:	cmp	r0, #0
   12c02:	beq.n	12b8a <_ZdlPv@@Base+0x2736>
   12c04:	ldr.w	r2, [fp]
   12c08:	mov	r3, r0
   12c0a:	ldr	r1, [sp, #8]
   12c0c:	lsls	r2, r2, #4
   12c0e:	mov	r0, r3
   12c10:	blx	3280 <memcpy@plt>
   12c14:	ldr.w	r2, [fp]
   12c18:	mov	r3, r0
   12c1a:	b.n	12792 <_ZdlPv@@Base+0x233e>
   12c1c:	movs	r3, #10
   12c1e:	str	r3, [sp, #16]
   12c20:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12c22:	movs	r3, #22
   12c24:	str	r3, [sp, #16]
   12c26:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12c28:	movs	r3, #9
   12c2a:	str	r3, [sp, #16]
   12c2c:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12c2e:	movs	r3, #17
   12c30:	str	r3, [sp, #16]
   12c32:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12c34:	movs	r3, #16
   12c36:	movs	r4, #115	; 0x73
   12c38:	str	r3, [sp, #16]
   12c3a:	b.n	12862 <_ZdlPv@@Base+0x240e>
   12c3c:	ldr	r2, [sp, #28]
   12c3e:	adds	r3, r2, #1
   12c40:	str	r2, [r6, #32]
   12c42:	adds	r2, #1
   12c44:	beq.w	1295a <_ZdlPv@@Base+0x2506>
   12c48:	ldr	r4, [sp, #28]
   12c4a:	str	r3, [sp, #28]
   12c4c:	b.n	127f8 <_ZdlPv@@Base+0x23a4>
   12c4e:	mov	r0, r1
   12c50:	ldrb.w	r2, [r0, #1]!
   12c54:	sub.w	r4, r2, #48	; 0x30
   12c58:	cmp	r4, #9
   12c5a:	bls.n	12c50 <_ZdlPv@@Base+0x27fc>
   12c5c:	cmp	r2, #36	; 0x24
   12c5e:	bne.w	127f0 <_ZdlPv@@Base+0x239c>
   12c62:	movs	r2, #0
   12c64:	movs	r0, #10
   12c66:	b.n	12c6e <_ZdlPv@@Base+0x281a>
   12c68:	uxtb	r5, r3
   12c6a:	cmp	r5, #9
   12c6c:	bhi.n	12cf2 <_ZdlPv@@Base+0x289e>
   12c6e:	ldr	r4, [sp, #36]	; 0x24
   12c70:	mov	ip, r1
   12c72:	cmp	r2, r4
   12c74:	ite	ls
   12c76:	mulls	r2, r0
   12c78:	movhi.w	r2, #4294967295	; 0xffffffff
   12c7c:	adds	r4, r3, r2
   12c7e:	ldrb	r3, [r1, #1]
   12c80:	add.w	r1, r1, #1
   12c84:	sub.w	r3, r3, #48	; 0x30
   12c88:	mov	r2, r4
   12c8a:	bcc.n	12c68 <_ZdlPv@@Base+0x2814>
   12c8c:	uxtb	r4, r3
   12c8e:	mov.w	r2, #4294967295	; 0xffffffff
   12c92:	cmp	r4, #9
   12c94:	mov	ip, r1
   12c96:	bls.n	12c7c <_ZdlPv@@Base+0x2828>
   12c98:	b.n	1295a <_ZdlPv@@Base+0x2506>
   12c9a:	add.w	r9, r9, #4294967295	; 0xffffffff
   12c9e:	cmn.w	r9, #3
   12ca2:	bhi.w	1295a <_ZdlPv@@Base+0x2506>
   12ca6:	ldrb	r4, [r2, #2]
   12ca8:	adds	r5, r2, #2
   12caa:	b.n	125c6 <_ZdlPv@@Base+0x2172>
   12cac:	mov	r3, r1
   12cae:	ldr	r2, [sp, #8]
   12cb0:	cmp	r2, r3
   12cb2:	bne.w	12b84 <_ZdlPv@@Base+0x2730>
   12cb6:	b.n	12b8a <_ZdlPv@@Base+0x2736>
   12cb8:	mov	r0, r1
   12cba:	str	r3, [sp, #16]
   12cbc:	blx	3298 <malloc@plt>
   12cc0:	ldr	r3, [sp, #16]
   12cc2:	cmp	r0, #0
   12cc4:	beq.w	12b8a <_ZdlPv@@Base+0x2736>
   12cc8:	ldr.w	r2, [fp]
   12ccc:	mov	r1, r3
   12cce:	lsls	r2, r2, #4
   12cd0:	blx	3280 <memcpy@plt>
   12cd4:	mov	r3, r0
   12cd6:	b.n	12bee <_ZdlPv@@Base+0x279a>
   12cd8:	ldr.w	r3, [fp, #4]
   12cdc:	b.n	12cae <_ZdlPv@@Base+0x285a>
   12cde:	subs	r4, #1
   12ce0:	adds	r2, r4, #3
   12ce2:	bhi.w	1295a <_ZdlPv@@Base+0x2506>
   12ce6:	adds	r5, #2
   12ce8:	str	r4, [r6, #20]
   12cea:	b.n	12746 <_ZdlPv@@Base+0x22f2>
   12cec:	mov	r5, r1
   12cee:	movs	r3, #1
   12cf0:	b.n	1299e <_ZdlPv@@Base+0x254a>
   12cf2:	subs	r4, #1
   12cf4:	adds	r3, r4, #3
   12cf6:	bhi.w	1295a <_ZdlPv@@Base+0x2506>
   12cfa:	add.w	r8, ip, #2
   12cfe:	str	r4, [r6, #32]
   12d00:	b.n	127f8 <_ZdlPv@@Base+0x23a4>
   12d02:	mov	r3, r1
   12d04:	b.n	12cc8 <_ZdlPv@@Base+0x2874>
   12d06:	mov	r3, r1
   12d08:	b.n	12b6a <_ZdlPv@@Base+0x2716>
   12d0a:	nop
   12d0c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   12d10:	mov	r7, r0
   12d12:	ldr	r6, [pc, #48]	; (12d44 <_ZdlPv@@Base+0x28f0>)
   12d14:	mov	r8, r1
   12d16:	ldr	r5, [pc, #48]	; (12d48 <_ZdlPv@@Base+0x28f4>)
   12d18:	mov	r9, r2
   12d1a:	add	r6, pc
   12d1c:	blx	3040 <sqrt@plt-0x20>
   12d20:	add	r5, pc
   12d22:	subs	r6, r6, r5
   12d24:	asrs	r6, r6, #2
   12d26:	beq.n	12d3e <_ZdlPv@@Base+0x28ea>
   12d28:	subs	r5, #4
   12d2a:	movs	r4, #0
   12d2c:	ldr.w	r3, [r5, #4]!
   12d30:	adds	r4, #1
   12d32:	mov	r2, r9
   12d34:	mov	r1, r8
   12d36:	mov	r0, r7
   12d38:	blx	r3
   12d3a:	cmp	r6, r4
   12d3c:	bne.n	12d2c <_ZdlPv@@Base+0x28d8>
   12d3e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   12d42:	nop
   12d44:	ldr	r5, [pc, #296]	; (12e70 <_ZdlPv@@Base+0x2a1c>)
   12d46:	movs	r1, r0
   12d48:	ldr	r5, [pc, #48]	; (12d7c <_ZdlPv@@Base+0x2928>)
   12d4a:	movs	r1, r0
   12d4c:	bx	lr
   12d4e:	nop

Disassembly of section .fini:

00012d50 <.fini>:
   12d50:	push	{r3, lr}
   12d54:	pop	{r3, pc}
