## Project Objective:
To design and implement a digital circuit in VHDL to compute and display
the four roots of a quartic equation on an FPGA, utilizing time-multiplexed
7-segment displays and the Xilinx Vivado environment.
