
PID_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e74  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08007144  08007144  00008144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080071b0  080071b0  000081b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080071b4  080071b4  000081b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  080071b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000036c  24000010  080071c8  00009010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2400037c  080071c8  0000937c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00016a7e  00000000  00000000  0000903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002817  00000000  00000000  0001fabc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001398  00000000  00000000  000222d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000f37  00000000  00000000  00023670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000344fe  00000000  00000000  000245a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001878b  00000000  00000000  00058aa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00155180  00000000  00000000  00071230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001c63b0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000054d0  00000000  00000000  001c63f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005e  00000000  00000000  001cb8c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000010 	.word	0x24000010
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800712c 	.word	0x0800712c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000014 	.word	0x24000014
 800030c:	0800712c 	.word	0x0800712c

08000310 <omni_init>:
	orien->y_orien=0.0f;
	orien->theta_orien=0.0f;
}// for odom

void omni_init(OMNIWHEEL *omni)
{
 8000310:	b480      	push	{r7}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	omni->r = 0.065f;//unit as m
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4a08      	ldr	r2, [pc, #32]	@ (800033c <omni_init+0x2c>)
 800031c:	601a      	str	r2, [r3, #0]
	omni->l = 0.57f;//unit as m
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a07      	ldr	r2, [pc, #28]	@ (8000340 <omni_init+0x30>)
 8000322:	605a      	str	r2, [r3, #4]
	omni->motor_max_speed = 600.0f;//full speed  rpm
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	4a07      	ldr	r2, [pc, #28]	@ (8000344 <omni_init+0x34>)
 8000328:	609a      	str	r2, [r3, #8]
	omni->wheel_speed_max = 90.0f;//robot max speed rpm
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	4a06      	ldr	r2, [pc, #24]	@ (8000348 <omni_init+0x38>)
 800032e:	60da      	str	r2, [r3, #12]

}
 8000330:	bf00      	nop
 8000332:	370c      	adds	r7, #12
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	3d851eb8 	.word	0x3d851eb8
 8000340:	3f11eb85 	.word	0x3f11eb85
 8000344:	44160000 	.word	0x44160000
 8000348:	42b40000 	.word	0x42b40000
 800034c:	00000000 	.word	0x00000000

08000350 <omni45_kinematic>:

}

// for konolomic xdrive
void omni45_kinematic(CONTROLLER *data,OMNIWHEEL *omni, float *wheel_speed) // remeber this
{
 8000350:	b480      	push	{r7}
 8000352:	b085      	sub	sp, #20
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	607a      	str	r2, [r7, #4]
        wheel_speed[0] = (((1* (data->vx + data->vy)) - ((data->omega) * omni->l)) / omni->r)*60.0f / (2.0f * M_PI) ;//fl
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	ed93 7a00 	vldr	s14, [r3]
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	edd3 7a01 	vldr	s15, [r3, #4]
 8000368:	ee37 7a27 	vadd.f32	s14, s14, s15
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	edd3 6a02 	vldr	s13, [r3, #8]
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	edd3 7a01 	vldr	s15, [r3, #4]
 8000378:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800037c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000380:	68bb      	ldr	r3, [r7, #8]
 8000382:	ed93 7a00 	vldr	s14, [r3]
 8000386:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800038a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80004b0 <omni45_kinematic+0x160>
 800038e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000392:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000396:	ed9f 5b44 	vldr	d5, [pc, #272]	@ 80004a8 <omni45_kinematic+0x158>
 800039a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800039e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	edc3 7a00 	vstr	s15, [r3]
	    wheel_speed[1] = (((1 * (data->vx - data->vy)) + ((data->omega) * omni->l)) / omni->r)*60.0f / (2.0f * M_PI) ;//fr
 80003a8:	68fb      	ldr	r3, [r7, #12]
 80003aa:	ed93 7a00 	vldr	s14, [r3]
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80003b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	edd3 6a02 	vldr	s13, [r3, #8]
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80003c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80003c8:	ee77 6a27 	vadd.f32	s13, s14, s15
 80003cc:	68bb      	ldr	r3, [r7, #8]
 80003ce:	ed93 7a00 	vldr	s14, [r3]
 80003d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80003d6:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80004b0 <omni45_kinematic+0x160>
 80003da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80003de:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80003e2:	ed9f 5b31 	vldr	d5, [pc, #196]	@ 80004a8 <omni45_kinematic+0x158>
 80003e6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	3304      	adds	r3, #4
 80003ee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80003f2:	edc3 7a00 	vstr	s15, [r3]
	    wheel_speed[2] = (((1 * (-data->vx + data->vy)) + ((data->omega) * omni->l)) / omni->r)*60.0f / (2.0f * M_PI);//rl
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	edd3 7a00 	vldr	s15, [r3]
 8000402:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	edd3 6a02 	vldr	s13, [r3, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
 800040e:	edd3 7a01 	vldr	s15, [r3, #4]
 8000412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000416:	ee77 6a27 	vadd.f32	s13, s14, s15
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	ed93 7a00 	vldr	s14, [r3]
 8000420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000424:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80004b0 <omni45_kinematic+0x160>
 8000428:	ee67 7a87 	vmul.f32	s15, s15, s14
 800042c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000430:	ed9f 5b1d 	vldr	d5, [pc, #116]	@ 80004a8 <omni45_kinematic+0x158>
 8000434:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	3308      	adds	r3, #8
 800043c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000440:	edc3 7a00 	vstr	s15, [r3]
	    wheel_speed[3] = -(((1 * (-data->vx - data->vy)) - ((data->omega) * omni->l)) / omni->r)*60.0f / (2.0f * M_PI);//rr
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	edd3 7a00 	vldr	s15, [r3]
 800044a:	eeb1 7a67 	vneg.f32	s14, s15
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	edd3 7a01 	vldr	s15, [r3, #4]
 8000454:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	edd3 6a02 	vldr	s13, [r3, #8]
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	edd3 7a01 	vldr	s15, [r3, #4]
 8000464:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000468:	ee77 6a67 	vsub.f32	s13, s14, s15
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	ed93 7a00 	vldr	s14, [r3]
 8000472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000476:	eef1 7a67 	vneg.f32	s15, s15
 800047a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80004b0 <omni45_kinematic+0x160>
 800047e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000482:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000486:	ed9f 5b08 	vldr	d5, [pc, #32]	@ 80004a8 <omni45_kinematic+0x158>
 800048a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	330c      	adds	r3, #12
 8000492:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000496:	edc3 7a00 	vstr	s15, [r3]
}
 800049a:	bf00      	nop
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	54442d18 	.word	0x54442d18
 80004ac:	401921fb 	.word	0x401921fb
 80004b0:	42700000 	.word	0x42700000

080004b4 <HAL_SPI_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
    X5_SPI_RxCpltCallback(hspi);
 80004bc:	6878      	ldr	r0, [r7, #4]
 80004be:	f001 f903 	bl	80016c8 <X5_SPI_RxCpltCallback>
    countSPI++;
 80004c2:	4b04      	ldr	r3, [pc, #16]	@ (80004d4 <HAL_SPI_RxCpltCallback+0x20>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	3301      	adds	r3, #1
 80004c8:	4a02      	ldr	r2, [pc, #8]	@ (80004d4 <HAL_SPI_RxCpltCallback+0x20>)
 80004ca:	6013      	str	r3, [r2, #0]
}
 80004cc:	bf00      	nop
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	24000334 	.word	0x24000334

080004d8 <convertTo32bitX>:

void convertTo32bitX() {
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
  theta16X = TIM4->CNT;  // Read current 16-bit timer value
 80004de:	4b34      	ldr	r3, [pc, #208]	@ (80005b0 <convertTo32bitX+0xd8>)
 80004e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004e2:	b29a      	uxth	r2, r3
 80004e4:	4b33      	ldr	r3, [pc, #204]	@ (80005b4 <convertTo32bitX+0xdc>)
 80004e6:	801a      	strh	r2, [r3, #0]
  int32_t DeltaX = (int16_t)(theta16X - theta16_1X);  // Handle wrap-around correctly
 80004e8:	4b32      	ldr	r3, [pc, #200]	@ (80005b4 <convertTo32bitX+0xdc>)
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	b29a      	uxth	r2, r3
 80004ee:	4b32      	ldr	r3, [pc, #200]	@ (80005b8 <convertTo32bitX+0xe0>)
 80004f0:	881b      	ldrh	r3, [r3, #0]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	1ad3      	subs	r3, r2, r3
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	b21b      	sxth	r3, r3
 80004fa:	607b      	str	r3, [r7, #4]
  if (DeltaX > 30000) {  // Overflow detected
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000502:	4293      	cmp	r3, r2
 8000504:	dd06      	ble.n	8000514 <convertTo32bitX+0x3c>
      theta32bitX += 65536;
 8000506:	4b2d      	ldr	r3, [pc, #180]	@ (80005bc <convertTo32bitX+0xe4>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800050e:	4a2b      	ldr	r2, [pc, #172]	@ (80005bc <convertTo32bitX+0xe4>)
 8000510:	6013      	str	r3, [r2, #0]
 8000512:	e009      	b.n	8000528 <convertTo32bitX+0x50>
    }
    else if (DeltaX < -30000) {  // Underflow detected
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	4a2a      	ldr	r2, [pc, #168]	@ (80005c0 <convertTo32bitX+0xe8>)
 8000518:	4293      	cmp	r3, r2
 800051a:	da05      	bge.n	8000528 <convertTo32bitX+0x50>
    theta32bitX -= 65536;
 800051c:	4b27      	ldr	r3, [pc, #156]	@ (80005bc <convertTo32bitX+0xe4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8000524:	4a25      	ldr	r2, [pc, #148]	@ (80005bc <convertTo32bitX+0xe4>)
 8000526:	6013      	str	r3, [r2, #0]
    }
  // Update 32-bit position
  theta32bitX += DeltaX;
 8000528:	4b24      	ldr	r3, [pc, #144]	@ (80005bc <convertTo32bitX+0xe4>)
 800052a:	681a      	ldr	r2, [r3, #0]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	4413      	add	r3, r2
 8000530:	4a22      	ldr	r2, [pc, #136]	@ (80005bc <convertTo32bitX+0xe4>)
 8000532:	6013      	str	r3, [r2, #0]
  theta16_1X = theta16X;  // Store previous value for next iteration
 8000534:	4b1f      	ldr	r3, [pc, #124]	@ (80005b4 <convertTo32bitX+0xdc>)
 8000536:	881b      	ldrh	r3, [r3, #0]
 8000538:	b29a      	uxth	r2, r3
 800053a:	4b1f      	ldr	r3, [pc, #124]	@ (80005b8 <convertTo32bitX+0xe0>)
 800053c:	801a      	strh	r2, [r3, #0]
  wheelCircuim = WHEEL * M_PI;
 800053e:	4b21      	ldr	r3, [pc, #132]	@ (80005c4 <convertTo32bitX+0xec>)
 8000540:	4a21      	ldr	r2, [pc, #132]	@ (80005c8 <convertTo32bitX+0xf0>)
 8000542:	601a      	str	r2, [r3, #0]
  pulseX = theta32bitX/4;
 8000544:	4b1d      	ldr	r3, [pc, #116]	@ (80005bc <convertTo32bitX+0xe4>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2b00      	cmp	r3, #0
 800054a:	da00      	bge.n	800054e <convertTo32bitX+0x76>
 800054c:	3303      	adds	r3, #3
 800054e:	109b      	asrs	r3, r3, #2
 8000550:	461a      	mov	r2, r3
 8000552:	4b1e      	ldr	r3, [pc, #120]	@ (80005cc <convertTo32bitX+0xf4>)
 8000554:	601a      	str	r2, [r3, #0]
  distant_per1CX = wheelCircuim/(360);// 0.1527163095    1440/0.219453335
 8000556:	4b1b      	ldr	r3, [pc, #108]	@ (80005c4 <convertTo32bitX+0xec>)
 8000558:	ed93 7a00 	vldr	s14, [r3]
 800055c:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80005d0 <convertTo32bitX+0xf8>
 8000560:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000564:	4b1b      	ldr	r3, [pc, #108]	@ (80005d4 <convertTo32bitX+0xfc>)
 8000566:	edc3 7a00 	vstr	s15, [r3]
  distantX = -(pulseX) * (distant_per1CX * 0.001);
 800056a:	4b18      	ldr	r3, [pc, #96]	@ (80005cc <convertTo32bitX+0xf4>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	425b      	negs	r3, r3
 8000570:	ee07 3a90 	vmov	s15, r3
 8000574:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000578:	4b16      	ldr	r3, [pc, #88]	@ (80005d4 <convertTo32bitX+0xfc>)
 800057a:	edd3 7a00 	vldr	s15, [r3]
 800057e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000582:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80005a8 <convertTo32bitX+0xd0>
 8000586:	ee27 7b05 	vmul.f64	d7, d7, d5
 800058a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800058e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000592:	4b11      	ldr	r3, [pc, #68]	@ (80005d8 <convertTo32bitX+0x100>)
 8000594:	edc3 7a00 	vstr	s15, [r3]
  //errorX_per=(errorX/DESIRED)*100;
  //0.0001527163
  }
 8000598:	bf00      	nop
 800059a:	370c      	adds	r7, #12
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr
 80005a4:	f3af 8000 	nop.w
 80005a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80005ac:	3f50624d 	.word	0x3f50624d
 80005b0:	40000800 	.word	0x40000800
 80005b4:	24000308 	.word	0x24000308
 80005b8:	2400030a 	.word	0x2400030a
 80005bc:	2400030c 	.word	0x2400030c
 80005c0:	ffff8ad0 	.word	0xffff8ad0
 80005c4:	24000328 	.word	0x24000328
 80005c8:	435be957 	.word	0x435be957
 80005cc:	24000318 	.word	0x24000318
 80005d0:	43b40000 	.word	0x43b40000
 80005d4:	24000324 	.word	0x24000324
 80005d8:	24000320 	.word	0x24000320
 80005dc:	00000000 	.word	0x00000000

080005e0 <convertTo32bitY>:

void convertTo32bitY() {
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
  theta16Y = TIM3->CNT;  // Read current 16-bit timer value
 80005e6:	4b32      	ldr	r3, [pc, #200]	@ (80006b0 <convertTo32bitY+0xd0>)
 80005e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005ea:	b29a      	uxth	r2, r3
 80005ec:	4b31      	ldr	r3, [pc, #196]	@ (80006b4 <convertTo32bitY+0xd4>)
 80005ee:	801a      	strh	r2, [r3, #0]
  int32_t DeltaY = (int16_t)(theta16Y - theta16_1Y);  // Handle wrap-around correctly
 80005f0:	4b30      	ldr	r3, [pc, #192]	@ (80006b4 <convertTo32bitY+0xd4>)
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	4b30      	ldr	r3, [pc, #192]	@ (80006b8 <convertTo32bitY+0xd8>)
 80005f8:	881b      	ldrh	r3, [r3, #0]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	1ad3      	subs	r3, r2, r3
 80005fe:	b29b      	uxth	r3, r3
 8000600:	b21b      	sxth	r3, r3
 8000602:	607b      	str	r3, [r7, #4]
  if (DeltaY > 30000) {  // Overflow detected
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f247 5230 	movw	r2, #30000	@ 0x7530
 800060a:	4293      	cmp	r3, r2
 800060c:	dd06      	ble.n	800061c <convertTo32bitY+0x3c>
      theta32bitY += 65536;
 800060e:	4b2b      	ldr	r3, [pc, #172]	@ (80006bc <convertTo32bitY+0xdc>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8000616:	4a29      	ldr	r2, [pc, #164]	@ (80006bc <convertTo32bitY+0xdc>)
 8000618:	6013      	str	r3, [r2, #0]
 800061a:	e009      	b.n	8000630 <convertTo32bitY+0x50>
    }
    else if (DeltaY < -30000) {  // Underflow detected
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a28      	ldr	r2, [pc, #160]	@ (80006c0 <convertTo32bitY+0xe0>)
 8000620:	4293      	cmp	r3, r2
 8000622:	da05      	bge.n	8000630 <convertTo32bitY+0x50>
    theta32bitY -= 65536;
 8000624:	4b25      	ldr	r3, [pc, #148]	@ (80006bc <convertTo32bitY+0xdc>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 800062c:	4a23      	ldr	r2, [pc, #140]	@ (80006bc <convertTo32bitY+0xdc>)
 800062e:	6013      	str	r3, [r2, #0]
    }
  // Update 32-bit position
  theta32bitY += DeltaY;
 8000630:	4b22      	ldr	r3, [pc, #136]	@ (80006bc <convertTo32bitY+0xdc>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4413      	add	r3, r2
 8000638:	4a20      	ldr	r2, [pc, #128]	@ (80006bc <convertTo32bitY+0xdc>)
 800063a:	6013      	str	r3, [r2, #0]
  theta16_1Y = theta16Y;  // Store previous value for next iteration
 800063c:	4b1d      	ldr	r3, [pc, #116]	@ (80006b4 <convertTo32bitY+0xd4>)
 800063e:	881b      	ldrh	r3, [r3, #0]
 8000640:	b29a      	uxth	r2, r3
 8000642:	4b1d      	ldr	r3, [pc, #116]	@ (80006b8 <convertTo32bitY+0xd8>)
 8000644:	801a      	strh	r2, [r3, #0]
  pulseY = theta32bitY/4;
 8000646:	4b1d      	ldr	r3, [pc, #116]	@ (80006bc <convertTo32bitY+0xdc>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b00      	cmp	r3, #0
 800064c:	da00      	bge.n	8000650 <convertTo32bitY+0x70>
 800064e:	3303      	adds	r3, #3
 8000650:	109b      	asrs	r3, r3, #2
 8000652:	461a      	mov	r2, r3
 8000654:	4b1b      	ldr	r3, [pc, #108]	@ (80006c4 <convertTo32bitY+0xe4>)
 8000656:	601a      	str	r2, [r3, #0]
  distant_per1CY = wheelCircuim/(360);
 8000658:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <convertTo32bitY+0xe8>)
 800065a:	ed93 7a00 	vldr	s14, [r3]
 800065e:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80006cc <convertTo32bitY+0xec>
 8000662:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <convertTo32bitY+0xf0>)
 8000668:	edc3 7a00 	vstr	s15, [r3]
  distantY = (pulseY) * (distant_per1CY * 0.001);
 800066c:	4b15      	ldr	r3, [pc, #84]	@ (80006c4 <convertTo32bitY+0xe4>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	ee07 3a90 	vmov	s15, r3
 8000674:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000678:	4b15      	ldr	r3, [pc, #84]	@ (80006d0 <convertTo32bitY+0xf0>)
 800067a:	edd3 7a00 	vldr	s15, [r3]
 800067e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000682:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 80006a8 <convertTo32bitY+0xc8>
 8000686:	ee27 7b05 	vmul.f64	d7, d7, d5
 800068a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800068e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <convertTo32bitY+0xf4>)
 8000694:	edc3 7a00 	vstr	s15, [r3]
  //errorY_per=(errorY/DESIRED)*100;
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	f3af 8000 	nop.w
 80006a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80006ac:	3f50624d 	.word	0x3f50624d
 80006b0:	40000400 	.word	0x40000400
 80006b4:	24000310 	.word	0x24000310
 80006b8:	24000312 	.word	0x24000312
 80006bc:	24000314 	.word	0x24000314
 80006c0:	ffff8ad0 	.word	0xffff8ad0
 80006c4:	2400031c 	.word	0x2400031c
 80006c8:	24000328 	.word	0x24000328
 80006cc:	43b40000 	.word	0x43b40000
 80006d0:	24000330 	.word	0x24000330
 80006d4:	2400032c 	.word	0x2400032c

080006d8 <update_odom>:
  if (out > 2.0f)  out = 2.0f;
  if (out < -2.0f) out = -2.0f;

  return out;
}
void update_odom(){
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	convertTo32bitX();
 80006dc:	f7ff fefc 	bl	80004d8 <convertTo32bitX>
	convertTo32bitY();
 80006e0:	f7ff ff7e 	bl	80005e0 <convertTo32bitY>
}
 80006e4:	bf00      	nop
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <can_data_send>:

    if (*vx > 1.5f) *vx = 1.5f;
    if (*vy > 1.5f) *vy = 1.5f;

}
void can_data_send(void){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
	Dwheel can ={
		.FL =(int8_t)(wheel_speedT[0]/6),
 80006ee:	4b2f      	ldr	r3, [pc, #188]	@ (80007ac <can_data_send+0xc4>)
 80006f0:	ed93 7a00 	vldr	s14, [r3]
 80006f4:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 80006f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000700:	edc7 7a01 	vstr	s15, [r7, #4]
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	b25b      	sxtb	r3, r3
	Dwheel can ={
 8000708:	733b      	strb	r3, [r7, #12]
		.RL =(int8_t)(wheel_speedT[1]/6),
		.FR =(int8_t)(wheel_speedT[2]/6),
 800070a:	4b28      	ldr	r3, [pc, #160]	@ (80007ac <can_data_send+0xc4>)
 800070c:	ed93 7a02 	vldr	s14, [r3, #8]
 8000710:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 8000714:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000718:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800071c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000720:	793b      	ldrb	r3, [r7, #4]
 8000722:	b25b      	sxtb	r3, r3
	Dwheel can ={
 8000724:	737b      	strb	r3, [r7, #13]
		.RL =(int8_t)(wheel_speedT[1]/6),
 8000726:	4b21      	ldr	r3, [pc, #132]	@ (80007ac <can_data_send+0xc4>)
 8000728:	ed93 7a01 	vldr	s14, [r3, #4]
 800072c:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 8000730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000734:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000738:	edc7 7a01 	vstr	s15, [r7, #4]
 800073c:	793b      	ldrb	r3, [r7, #4]
 800073e:	b25b      	sxtb	r3, r3
	Dwheel can ={
 8000740:	73bb      	strb	r3, [r7, #14]
		.RR =(int8_t)(wheel_speedT[3]/6),
 8000742:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <can_data_send+0xc4>)
 8000744:	ed93 7a03 	vldr	s14, [r3, #12]
 8000748:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800074c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000754:	edc7 7a01 	vstr	s15, [r7, #4]
 8000758:	793b      	ldrb	r3, [r7, #4]
 800075a:	b25b      	sxtb	r3, r3
	Dwheel can ={
 800075c:	73fb      	strb	r3, [r7, #15]
	};
	memcpy(can_tx, &can, sizeof(Dwheel));
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4a13      	ldr	r2, [pc, #76]	@ (80007b0 <can_data_send+0xc8>)
 8000762:	6013      	str	r3, [r2, #0]
	txHeader.Identifier = 0x001;
 8000764:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <can_data_send+0xcc>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
	txHeader.IdType = FDCAN_STANDARD_ID;
 800076a:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <can_data_send+0xcc>)
 800076c:	2200      	movs	r2, #0
 800076e:	605a      	str	r2, [r3, #4]
	txHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000770:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <can_data_send+0xcc>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
	txHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000776:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <can_data_send+0xcc>)
 8000778:	2208      	movs	r2, #8
 800077a:	60da      	str	r2, [r3, #12]
	txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800077c:	4b0d      	ldr	r3, [pc, #52]	@ (80007b4 <can_data_send+0xcc>)
 800077e:	2200      	movs	r2, #0
 8000780:	611a      	str	r2, [r3, #16]
	txHeader.BitRateSwitch = FDCAN_BRS_OFF;  // TJA1050
 8000782:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <can_data_send+0xcc>)
 8000784:	2200      	movs	r2, #0
 8000786:	615a      	str	r2, [r3, #20]
	txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000788:	4b0a      	ldr	r3, [pc, #40]	@ (80007b4 <can_data_send+0xcc>)
 800078a:	2200      	movs	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
	txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800078e:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <can_data_send+0xcc>)
 8000790:	2200      	movs	r2, #0
 8000792:	61da      	str	r2, [r3, #28]
	txHeader.MessageMarker = 0;
 8000794:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <can_data_send+0xcc>)
 8000796:	2200      	movs	r2, #0
 8000798:	621a      	str	r2, [r3, #32]
	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, can_tx);}
 800079a:	4a05      	ldr	r2, [pc, #20]	@ (80007b0 <can_data_send+0xc8>)
 800079c:	4905      	ldr	r1, [pc, #20]	@ (80007b4 <can_data_send+0xcc>)
 800079e:	4806      	ldr	r0, [pc, #24]	@ (80007b8 <can_data_send+0xd0>)
 80007a0:	f001 ff9f 	bl	80026e2 <HAL_FDCAN_AddMessageToTxFifoQ>
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	24000058 	.word	0x24000058
 80007b0:	24000098 	.word	0x24000098
 80007b4:	24000074 	.word	0x24000074
 80007b8:	240000b0 	.word	0x240000b0

080007bc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b087      	sub	sp, #28
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a80      	ldr	r2, [pc, #512]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x210>)
 80007ca:	4293      	cmp	r3, r2
 80007cc:	f040 8096 	bne.w	80008fc <HAL_TIM_PeriodElapsedCallback+0x140>
	{
	 //control(&vx ,&vy, &omega);
     X5_Joy(&rx,&ry,&lx,&ly);
 80007d0:	4b7f      	ldr	r3, [pc, #508]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80007d2:	4a80      	ldr	r2, [pc, #512]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80007d4:	4980      	ldr	r1, [pc, #512]	@ (80009d8 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80007d6:	4881      	ldr	r0, [pc, #516]	@ (80009dc <HAL_TIM_PeriodElapsedCallback+0x220>)
 80007d8:	f001 f854 	bl	8001884 <X5_Joy>

		 a = (lx);
 80007dc:	4b7d      	ldr	r3, [pc, #500]	@ (80009d4 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80007de:	f993 2000 	ldrsb.w	r2, [r3]
 80007e2:	4b7f      	ldr	r3, [pc, #508]	@ (80009e0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80007e4:	701a      	strb	r2, [r3, #0]
		 B = (ly );
 80007e6:	4b7a      	ldr	r3, [pc, #488]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80007e8:	f993 2000 	ldrsb.w	r2, [r3]
 80007ec:	4b7d      	ldr	r3, [pc, #500]	@ (80009e4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80007ee:	701a      	strb	r2, [r3, #0]
		 c = -(rx );
 80007f0:	4b7a      	ldr	r3, [pc, #488]	@ (80009dc <HAL_TIM_PeriodElapsedCallback+0x220>)
 80007f2:	f993 3000 	ldrsb.w	r3, [r3]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	425b      	negs	r3, r3
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	b25a      	sxtb	r2, r3
 80007fe:	4b7a      	ldr	r3, [pc, #488]	@ (80009e8 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8000800:	701a      	strb	r2, [r3, #0]

		 if (countSPI >0){
 8000802:	4b7a      	ldr	r3, [pc, #488]	@ (80009ec <HAL_TIM_PeriodElapsedCallback+0x230>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	dd78      	ble.n	80008fc <HAL_TIM_PeriodElapsedCallback+0x140>

		 vx_js =a/50.f;
 800080a:	4b75      	ldr	r3, [pc, #468]	@ (80009e0 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800080c:	f993 3000 	ldrsb.w	r3, [r3]
 8000810:	ee07 3a90 	vmov	s15, r3
 8000814:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000818:	eddf 6a75 	vldr	s13, [pc, #468]	@ 80009f0 <HAL_TIM_PeriodElapsedCallback+0x234>
 800081c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000820:	4b74      	ldr	r3, [pc, #464]	@ (80009f4 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8000822:	edc3 7a00 	vstr	s15, [r3]
		 vy_js =B/50.0f;
 8000826:	4b6f      	ldr	r3, [pc, #444]	@ (80009e4 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8000828:	f993 3000 	ldrsb.w	r3, [r3]
 800082c:	ee07 3a90 	vmov	s15, r3
 8000830:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000834:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80009f0 <HAL_TIM_PeriodElapsedCallback+0x234>
 8000838:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800083c:	4b6e      	ldr	r3, [pc, #440]	@ (80009f8 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800083e:	edc3 7a00 	vstr	s15, [r3]
		 w_js = c /50.0f;
 8000842:	4b69      	ldr	r3, [pc, #420]	@ (80009e8 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8000844:	f993 3000 	ldrsb.w	r3, [r3]
 8000848:	ee07 3a90 	vmov	s15, r3
 800084c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000850:	eddf 6a67 	vldr	s13, [pc, #412]	@ 80009f0 <HAL_TIM_PeriodElapsedCallback+0x234>
 8000854:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000858:	4b68      	ldr	r3, [pc, #416]	@ (80009fc <HAL_TIM_PeriodElapsedCallback+0x240>)
 800085a:	edc3 7a00 	vstr	s15, [r3]
 		float alpha =0.0f;
 800085e:	f04f 0300 	mov.w	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
		controller.vx    = alpha * vx + (1.0f - alpha) * vx_js;
 8000864:	4b66      	ldr	r3, [pc, #408]	@ (8000a00 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8000866:	ed93 7a00 	vldr	s14, [r3]
 800086a:	edd7 7a05 	vldr	s15, [r7, #20]
 800086e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000876:	edd7 7a05 	vldr	s15, [r7, #20]
 800087a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800087e:	4b5d      	ldr	r3, [pc, #372]	@ (80009f4 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8000880:	edd3 7a00 	vldr	s15, [r3]
 8000884:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800088c:	4b5d      	ldr	r3, [pc, #372]	@ (8000a04 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800088e:	edc3 7a00 	vstr	s15, [r3]
		controller.vy    = alpha * vy + (1.0f - alpha) * vy_js;
 8000892:	4b5d      	ldr	r3, [pc, #372]	@ (8000a08 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8000894:	ed93 7a00 	vldr	s14, [r3]
 8000898:	edd7 7a05 	vldr	s15, [r7, #20]
 800089c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80008a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80008a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80008ac:	4b52      	ldr	r3, [pc, #328]	@ (80009f8 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80008ae:	edd3 7a00 	vldr	s15, [r3]
 80008b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008ba:	4b52      	ldr	r3, [pc, #328]	@ (8000a04 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80008bc:	edc3 7a01 	vstr	s15, [r3, #4]
		controller.omega = alpha * omega  + (1.0f - alpha) * w_js;
 80008c0:	4b52      	ldr	r3, [pc, #328]	@ (8000a0c <HAL_TIM_PeriodElapsedCallback+0x250>)
 80008c2:	ed93 7a00 	vldr	s14, [r3]
 80008c6:	edd7 7a05 	vldr	s15, [r7, #20]
 80008ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80008d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80008d6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80008da:	4b48      	ldr	r3, [pc, #288]	@ (80009fc <HAL_TIM_PeriodElapsedCallback+0x240>)
 80008dc:	edd3 7a00 	vldr	s15, [r3]
 80008e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008e8:	4b46      	ldr	r3, [pc, #280]	@ (8000a04 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80008ea:	edc3 7a02 	vstr	s15, [r3, #8]

		omni45_kinematic(&controller , &omni,wheel_speedT);
 80008ee:	4a48      	ldr	r2, [pc, #288]	@ (8000a10 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80008f0:	4948      	ldr	r1, [pc, #288]	@ (8000a14 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80008f2:	4844      	ldr	r0, [pc, #272]	@ (8000a04 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80008f4:	f7ff fd2c 	bl	8000350 <omni45_kinematic>
		can_data_send();
 80008f8:	f7ff fef6 	bl	80006e8 <can_data_send>
	}}
	if(htim->Instance == TIM8){
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a45      	ldr	r2, [pc, #276]	@ (8000a18 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d15d      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	update_odom();
 8000906:	f7ff fee7 	bl	80006d8 <update_odom>
     	X5_UpdateButtons();
 800090a:	f000 fefd 	bl	8001708 <X5_UpdateButtons>

     	if (Meihua.start_b){
 800090e:	4b43      	ldr	r3, [pc, #268]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000910:	7b1b      	ldrb	r3, [r3, #12]
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b00      	cmp	r3, #0
 8000916:	d011      	beq.n	800093c <HAL_TIM_PeriodElapsedCallback+0x180>
     		//state1
     	target_t Dise_pose={
 8000918:	f04f 0300 	mov.w	r3, #0
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	f04f 0300 	mov.w	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	f04f 0300 	mov.w	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
     		  	.x = 0,
     		  	.y =0,
     		  	.theta =0
     		  };
     		  	target = Dise_pose;
 800092a:	4b3d      	ldr	r3, [pc, #244]	@ (8000a20 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800092c:	461c      	mov	r4, r3
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000936:	e884 0007 	stmia.w	r4, {r0, r1, r2}

     	}


	}
}
 800093a:	e042      	b.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.retry_b){
 800093c:	4b37      	ldr	r3, [pc, #220]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800093e:	7b5b      	ldrb	r3, [r3, #13]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	2b00      	cmp	r3, #0
 8000944:	d13d      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b0){
 8000946:	4b35      	ldr	r3, [pc, #212]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d138      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b1){
 8000950:	4b32      	ldr	r3, [pc, #200]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2b00      	cmp	r3, #0
 8000958:	d133      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b2){
 800095a:	4b30      	ldr	r3, [pc, #192]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800095c:	789b      	ldrb	r3, [r3, #2]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2b00      	cmp	r3, #0
 8000962:	d12e      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b3){
 8000964:	4b2d      	ldr	r3, [pc, #180]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000966:	78db      	ldrb	r3, [r3, #3]
 8000968:	b2db      	uxtb	r3, r3
 800096a:	2b00      	cmp	r3, #0
 800096c:	d129      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b4){
 800096e:	4b2b      	ldr	r3, [pc, #172]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000970:	791b      	ldrb	r3, [r3, #4]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	2b00      	cmp	r3, #0
 8000976:	d124      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b5){
 8000978:	4b28      	ldr	r3, [pc, #160]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800097a:	795b      	ldrb	r3, [r3, #5]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d11f      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b6){
 8000982:	4b26      	ldr	r3, [pc, #152]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000984:	799b      	ldrb	r3, [r3, #6]
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b00      	cmp	r3, #0
 800098a:	d11a      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b7){
 800098c:	4b23      	ldr	r3, [pc, #140]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800098e:	79db      	ldrb	r3, [r3, #7]
 8000990:	b2db      	uxtb	r3, r3
 8000992:	2b00      	cmp	r3, #0
 8000994:	d115      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b8){
 8000996:	4b21      	ldr	r3, [pc, #132]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000998:	7a1b      	ldrb	r3, [r3, #8]
 800099a:	b2db      	uxtb	r3, r3
 800099c:	2b00      	cmp	r3, #0
 800099e:	d110      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b9){
 80009a0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80009a2:	7a5b      	ldrb	r3, [r3, #9]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d10b      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b10){
 80009aa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80009ac:	7a9b      	ldrb	r3, [r3, #10]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d106      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(Meihua.b11){
 80009b4:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <HAL_TIM_PeriodElapsedCallback+0x260>)
 80009b6:	7adb      	ldrb	r3, [r3, #11]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d101      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x206>
     	else if(x5_button.a){
 80009be:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80009c0:	781b      	ldrb	r3, [r3, #0]
}
 80009c2:	bf00      	nop
 80009c4:	371c      	adds	r7, #28
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd90      	pop	{r4, r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40001400 	.word	0x40001400
 80009d0:	2400003b 	.word	0x2400003b
 80009d4:	2400003a 	.word	0x2400003a
 80009d8:	24000039 	.word	0x24000039
 80009dc:	24000038 	.word	0x24000038
 80009e0:	240000ac 	.word	0x240000ac
 80009e4:	240000ad 	.word	0x240000ad
 80009e8:	240000ae 	.word	0x240000ae
 80009ec:	24000334 	.word	0x24000334
 80009f0:	42480000 	.word	0x42480000
 80009f4:	240000a0 	.word	0x240000a0
 80009f8:	240000a4 	.word	0x240000a4
 80009fc:	240000a8 	.word	0x240000a8
 8000a00:	24000068 	.word	0x24000068
 8000a04:	2400004c 	.word	0x2400004c
 8000a08:	2400006c 	.word	0x2400006c
 8000a0c:	24000070 	.word	0x24000070
 8000a10:	24000058 	.word	0x24000058
 8000a14:	2400003c 	.word	0x2400003c
 8000a18:	40010400 	.word	0x40010400
 8000a1c:	24000368 	.word	0x24000368
 8000a20:	2400002c 	.word	0x2400002c
 8000a24:	24000354 	.word	0x24000354

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a2c:	f000 fb0a 	bl	8001044 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a30:	f000 ff78 	bl	8001924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a34:	f000 f836 	bl	8000aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a38:	f000 faa8 	bl	8000f8c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000a3c:	f000 f8a4 	bl	8000b88 <MX_FDCAN1_Init>
  MX_TIM3_Init();
 8000a40:	f000 f96c 	bl	8000d1c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a44:	f000 f9c0 	bl	8000dc8 <MX_TIM4_Init>
  MX_TIM7_Init();
 8000a48:	f000 fa14 	bl	8000e74 <MX_TIM7_Init>
  MX_TIM8_Init();
 8000a4c:	f000 fa4a 	bl	8000ee4 <MX_TIM8_Init>
  MX_SPI1_Init();
 8000a50:	f000 f912 	bl	8000c78 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  omni_init(&omni);
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <main+0x60>)
 8000a56:	f7ff fc5b 	bl	8000310 <omni_init>
  X5_Init(&hspi1);
 8000a5a:	480c      	ldr	r0, [pc, #48]	@ (8000a8c <main+0x64>)
 8000a5c:	f000 fe1e 	bl	800169c <X5_Init>
  HAL_FDCAN_Start(&hfdcan1);
 8000a60:	480b      	ldr	r0, [pc, #44]	@ (8000a90 <main+0x68>)
 8000a62:	f001 fe13 	bl	800268c <HAL_FDCAN_Start>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000a66:	213c      	movs	r1, #60	@ 0x3c
 8000a68:	480a      	ldr	r0, [pc, #40]	@ (8000a94 <main+0x6c>)
 8000a6a:	f005 fe45 	bl	80066f8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000a6e:	213c      	movs	r1, #60	@ 0x3c
 8000a70:	4809      	ldr	r0, [pc, #36]	@ (8000a98 <main+0x70>)
 8000a72:	f005 fe41 	bl	80066f8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 8000a76:	4809      	ldr	r0, [pc, #36]	@ (8000a9c <main+0x74>)
 8000a78:	f005 fd12 	bl	80064a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 8000a7c:	4808      	ldr	r0, [pc, #32]	@ (8000aa0 <main+0x78>)
 8000a7e:	f005 fd0f 	bl	80064a0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a82:	bf00      	nop
 8000a84:	e7fd      	b.n	8000a82 <main+0x5a>
 8000a86:	bf00      	nop
 8000a88:	2400003c 	.word	0x2400003c
 8000a8c:	24000150 	.word	0x24000150
 8000a90:	240000b0 	.word	0x240000b0
 8000a94:	240001d8 	.word	0x240001d8
 8000a98:	24000224 	.word	0x24000224
 8000a9c:	24000270 	.word	0x24000270
 8000aa0:	240002bc 	.word	0x240002bc

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b09c      	sub	sp, #112	@ 0x70
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aae:	224c      	movs	r2, #76	@ 0x4c
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f006 fb00 	bl	80070b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	2220      	movs	r2, #32
 8000abc:	2100      	movs	r1, #0
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f006 fafa 	bl	80070b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ac4:	2002      	movs	r0, #2
 8000ac6:	f002 fd27 	bl	8003518 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000aca:	2300      	movs	r3, #0
 8000acc:	603b      	str	r3, [r7, #0]
 8000ace:	4b2d      	ldr	r3, [pc, #180]	@ (8000b84 <SystemClock_Config+0xe0>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	4a2c      	ldr	r2, [pc, #176]	@ (8000b84 <SystemClock_Config+0xe0>)
 8000ad4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ad8:	6193      	str	r3, [r2, #24]
 8000ada:	4b2a      	ldr	r3, [pc, #168]	@ (8000b84 <SystemClock_Config+0xe0>)
 8000adc:	699b      	ldr	r3, [r3, #24]
 8000ade:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ae6:	bf00      	nop
 8000ae8:	4b26      	ldr	r3, [pc, #152]	@ (8000b84 <SystemClock_Config+0xe0>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000af0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000af4:	d1f8      	bne.n	8000ae8 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000af6:	2303      	movs	r3, #3
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000afa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000afe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b00:	2301      	movs	r3, #1
 8000b02:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000b04:	2340      	movs	r3, #64	@ 0x40
 8000b06:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b10:	2304      	movs	r3, #4
 8000b12:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 8000b14:	2322      	movs	r3, #34	@ 0x22
 8000b16:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b1c:	2304      	movs	r3, #4
 8000b1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b24:	230c      	movs	r3, #12
 8000b26:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 8000b2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 fd28 	bl	800358c <HAL_RCC_OscConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b42:	f000 faab 	bl	800109c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b46:	233f      	movs	r3, #63	@ 0x3f
 8000b48:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b52:	2308      	movs	r3, #8
 8000b54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b56:	2340      	movs	r3, #64	@ 0x40
 8000b58:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b5a:	2340      	movs	r3, #64	@ 0x40
 8000b5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b62:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b64:	2340      	movs	r3, #64	@ 0x40
 8000b66:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2103      	movs	r1, #3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f003 f8e7 	bl	8003d40 <HAL_RCC_ClockConfig>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000b78:	f000 fa90 	bl	800109c <Error_Handler>
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	3770      	adds	r7, #112	@ 0x70
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	58024800 	.word	0x58024800

08000b88 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b8e:	4b38      	ldr	r3, [pc, #224]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000b90:	4a38      	ldr	r2, [pc, #224]	@ (8000c74 <MX_FDCAN1_Init+0xec>)
 8000b92:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b94:	4b36      	ldr	r3, [pc, #216]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b9a:	4b35      	ldr	r3, [pc, #212]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ba0:	4b33      	ldr	r3, [pc, #204]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8000ba6:	4b32      	ldr	r3, [pc, #200]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000ba8:	2201      	movs	r2, #1
 8000baa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000bac:	4b30      	ldr	r3, [pc, #192]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8000bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bb4:	2205      	movs	r2, #5
 8000bb6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bc6:	2202      	movs	r2, #2
 8000bc8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000bca:	4b29      	ldr	r3, [pc, #164]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000bd0:	4b27      	ldr	r3, [pc, #156]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000bd6:	4b26      	ldr	r3, [pc, #152]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000bdc:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000be2:	4b23      	ldr	r3, [pc, #140]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000be8:	4b21      	ldr	r3, [pc, #132]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bee:	4b20      	ldr	r3, [pc, #128]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000bfc:	2204      	movs	r2, #4
 8000bfe:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c08:	2204      	movs	r2, #4
 8000c0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c0c:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c12:	4b17      	ldr	r3, [pc, #92]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c18:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c24:	4b12      	ldr	r3, [pc, #72]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c2a:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c32:	2204      	movs	r2, #4
 8000c34:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c36:	480e      	ldr	r0, [pc, #56]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c38:	f001 fad4 	bl	80021e4 <HAL_FDCAN_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000c42:	f000 fa2b 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  // Accept-all filter
      FDCAN_FilterTypeDef filter;
      filter.IdType = FDCAN_STANDARD_ID;
 8000c46:	2300      	movs	r3, #0
 8000c48:	603b      	str	r3, [r7, #0]
      filter.FilterIndex = 0;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
      filter.FilterType = FDCAN_FILTER_MASK;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	60bb      	str	r3, [r7, #8]
      filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000c52:	2301      	movs	r3, #1
 8000c54:	60fb      	str	r3, [r7, #12]
      filter.FilterID1 = 0x000;
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
      filter.FilterID2 = 0x000;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
      HAL_FDCAN_ConfigFilter(&hfdcan1, &filter);
 8000c5e:	463b      	mov	r3, r7
 8000c60:	4619      	mov	r1, r3
 8000c62:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <MX_FDCAN1_Init+0xe8>)
 8000c64:	f001 fc9c 	bl	80025a0 <HAL_FDCAN_ConfigFilter>

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c68:	bf00      	nop
 8000c6a:	3720      	adds	r7, #32
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	240000b0 	.word	0x240000b0
 8000c74:	4000a000 	.word	0x4000a000

08000c78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c7c:	4b25      	ldr	r3, [pc, #148]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c7e:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <MX_SPI1_Init+0xa0>)
 8000c80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000c82:	4b24      	ldr	r3, [pc, #144]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000c88:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c8a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c92:	2207      	movs	r2, #7
 8000c94:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000ca4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000ca8:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cb0:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb6:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000cbc:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000cc2:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000cc8:	4b12      	ldr	r3, [pc, #72]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_SPI1_Init+0x9c>)
 8000d00:	f004 fe52 	bl	80059a8 <HAL_SPI_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_SPI1_Init+0x96>
  {
    Error_Handler();
 8000d0a:	f000 f9c7 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	24000150 	.word	0x24000150
 8000d18:	40013000 	.word	0x40013000

08000d1c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	@ 0x30
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000d22:	f107 030c 	add.w	r3, r7, #12
 8000d26:	2224      	movs	r2, #36	@ 0x24
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f006 f9c4 	bl	80070b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d30:	463b      	mov	r3, r7
 8000d32:	2200      	movs	r2, #0
 8000d34:	601a      	str	r2, [r3, #0]
 8000d36:	605a      	str	r2, [r3, #4]
 8000d38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d3a:	4b21      	ldr	r3, [pc, #132]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d3c:	4a21      	ldr	r2, [pc, #132]	@ (8000dc4 <MX_TIM3_Init+0xa8>)
 8000d3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d40:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d46:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d52:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d54:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5a:	4b19      	ldr	r3, [pc, #100]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000d60:	2303      	movs	r3, #3
 8000d62:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d74:	2300      	movs	r3, #0
 8000d76:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	4619      	mov	r1, r3
 8000d8a:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000d8c:	f005 fc0e 	bl	80065ac <HAL_TIM_Encoder_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000d96:	f000 f981 	bl	800109c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	4619      	mov	r1, r3
 8000da6:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <MX_TIM3_Init+0xa4>)
 8000da8:	f006 f8cc 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000db2:	f000 f973 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000db6:	bf00      	nop
 8000db8:	3730      	adds	r7, #48	@ 0x30
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	240001d8 	.word	0x240001d8
 8000dc4:	40000400 	.word	0x40000400

08000dc8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000dce:	f107 030c 	add.w	r3, r7, #12
 8000dd2:	2224      	movs	r2, #36	@ 0x24
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f006 f96e 	bl	80070b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	463b      	mov	r3, r7
 8000dde:	2200      	movs	r2, #0
 8000de0:	601a      	str	r2, [r3, #0]
 8000de2:	605a      	str	r2, [r3, #4]
 8000de4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000de6:	4b21      	ldr	r3, [pc, #132]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000de8:	4a21      	ldr	r2, [pc, #132]	@ (8000e70 <MX_TIM4_Init+0xa8>)
 8000dea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000dec:	4b1f      	ldr	r3, [pc, #124]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000df8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000dfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dfe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e00:	4b1a      	ldr	r3, [pc, #104]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e06:	4b19      	ldr	r3, [pc, #100]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000e14:	2301      	movs	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000e20:	2300      	movs	r3, #0
 8000e22:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000e24:	2301      	movs	r3, #1
 8000e26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	4619      	mov	r1, r3
 8000e36:	480d      	ldr	r0, [pc, #52]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000e38:	f005 fbb8 	bl	80065ac <HAL_TIM_Encoder_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000e42:	f000 f92b 	bl	800109c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e46:	2300      	movs	r3, #0
 8000e48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e4e:	463b      	mov	r3, r7
 8000e50:	4619      	mov	r1, r3
 8000e52:	4806      	ldr	r0, [pc, #24]	@ (8000e6c <MX_TIM4_Init+0xa4>)
 8000e54:	f006 f876 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000e5e:	f000 f91d 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e62:	bf00      	nop
 8000e64:	3730      	adds	r7, #48	@ 0x30
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	24000224 	.word	0x24000224
 8000e70:	40000800 	.word	0x40000800

08000e74 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	605a      	str	r2, [r3, #4]
 8000e82:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000e84:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000e86:	4a16      	ldr	r2, [pc, #88]	@ (8000ee0 <MX_TIM7_Init+0x6c>)
 8000e88:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 550-1;
 8000e8a:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000e8c:	f240 2225 	movw	r2, #549	@ 0x225
 8000e90:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e92:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 8000e98:	4b10      	ldr	r3, [pc, #64]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000e9a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000e9e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ea6:	480d      	ldr	r0, [pc, #52]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000ea8:	f005 faa3 	bl	80063f2 <HAL_TIM_Base_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000eb2:	f000 f8f3 	bl	800109c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4806      	ldr	r0, [pc, #24]	@ (8000edc <MX_TIM7_Init+0x68>)
 8000ec4:	f006 f83e 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8000ece:	f000 f8e5 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	24000270 	.word	0x24000270
 8000ee0:	40001400 	.word	0x40001400

08000ee4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eea:	f107 0310 	add.w	r3, r7, #16
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f02:	4b20      	ldr	r3, [pc, #128]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f04:	4a20      	ldr	r2, [pc, #128]	@ (8000f88 <MX_TIM8_Init+0xa4>)
 8000f06:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 550-1;
 8000f08:	4b1e      	ldr	r3, [pc, #120]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f0a:	f240 2225 	movw	r2, #549	@ 0x225
 8000f0e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b1c      	ldr	r3, [pc, #112]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 5000-1;
 8000f16:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f18:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000f1c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f1e:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f24:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f2a:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000f30:	4814      	ldr	r0, [pc, #80]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f32:	f005 fa5e 	bl	80063f2 <HAL_TIM_Base_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_TIM8_Init+0x5c>
  {
    Error_Handler();
 8000f3c:	f000 f8ae 	bl	800109c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000f46:	f107 0310 	add.w	r3, r7, #16
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	480d      	ldr	r0, [pc, #52]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f4e:	f005 fd69 	bl	8006a24 <HAL_TIM_ConfigClockSource>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8000f58:	f000 f8a0 	bl	800109c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4805      	ldr	r0, [pc, #20]	@ (8000f84 <MX_TIM8_Init+0xa0>)
 8000f6e:	f005 ffe9 	bl	8006f44 <HAL_TIMEx_MasterConfigSynchronization>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8000f78:	f000 f890 	bl	800109c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000f7c:	bf00      	nop
 8000f7e:	3720      	adds	r7, #32
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	240002bc 	.word	0x240002bc
 8000f88:	40010400 	.word	0x40010400

08000f8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	@ 0x28
 8000f90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa2:	4b26      	ldr	r3, [pc, #152]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa8:	4a24      	ldr	r2, [pc, #144]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000faa:	f043 0304 	orr.w	r3, r3, #4
 8000fae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb2:	4b22      	ldr	r3, [pc, #136]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	4b17      	ldr	r3, [pc, #92]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe4:	4a15      	ldr	r2, [pc, #84]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <MX_GPIO_Init+0xb0>)
 8000ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001002:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <MX_GPIO_Init+0xb0>)
 8001004:	f043 0308 	orr.w	r3, r3, #8
 8001008:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800100c:	4b0b      	ldr	r3, [pc, #44]	@ (800103c <MX_GPIO_Init+0xb0>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	f003 0308 	and.w	r3, r3, #8
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800101a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001028:	f107 0314 	add.w	r3, r7, #20
 800102c:	4619      	mov	r1, r3
 800102e:	4804      	ldr	r0, [pc, #16]	@ (8001040 <MX_GPIO_Init+0xb4>)
 8001030:	f002 f8ca 	bl	80031c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	@ 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	58024400 	.word	0x58024400
 8001040:	58020800 	.word	0x58020800

08001044 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800104a:	463b      	mov	r3, r7
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001056:	f000 fe07 	bl	8001c68 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800105a:	2301      	movs	r3, #1
 800105c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800105e:	2300      	movs	r3, #0
 8001060:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001066:	231f      	movs	r3, #31
 8001068:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800106a:	2387      	movs	r3, #135	@ 0x87
 800106c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800106e:	2300      	movs	r3, #0
 8001070:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001072:	2300      	movs	r3, #0
 8001074:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001076:	2301      	movs	r3, #1
 8001078:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800107a:	2301      	movs	r3, #1
 800107c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800107e:	2300      	movs	r3, #0
 8001080:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001086:	463b      	mov	r3, r7
 8001088:	4618      	mov	r0, r3
 800108a:	f000 fe25 	bl	8001cd8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800108e:	2004      	movs	r0, #4
 8001090:	f000 fe02 	bl	8001c98 <HAL_MPU_Enable>

}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a0:	b672      	cpsid	i
}
 80010a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <Error_Handler+0x8>

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010b4:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_MspInit+0x30>)
 80010c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	58024400 	.word	0x58024400

080010dc <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b0b8      	sub	sp, #224	@ 0xe0
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	22b8      	movs	r2, #184	@ 0xb8
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f005 ffdb 	bl	80070b8 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a2a      	ldr	r2, [pc, #168]	@ (80011b0 <HAL_FDCAN_MspInit+0xd4>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d14d      	bne.n	80011a8 <HAL_FDCAN_MspInit+0xcc>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800110c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001118:	2300      	movs	r3, #0
 800111a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800111c:	f107 0310 	add.w	r3, r7, #16
 8001120:	4618      	mov	r0, r3
 8001122:	f003 f93d 	bl	80043a0 <HAL_RCCEx_PeriphCLKConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_FDCAN_MspInit+0x54>
    {
      Error_Handler();
 800112c:	f7ff ffb6 	bl	800109c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001130:	4b20      	ldr	r3, [pc, #128]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001132:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001136:	4a1f      	ldr	r2, [pc, #124]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800113c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001140:	4b1c      	ldr	r3, [pc, #112]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001142:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001146:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4b19      	ldr	r3, [pc, #100]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001154:	4a17      	ldr	r2, [pc, #92]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115e:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <HAL_FDCAN_MspInit+0xd8>)
 8001160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800116c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001186:	2309      	movs	r3, #9
 8001188:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001190:	4619      	mov	r1, r3
 8001192:	4809      	ldr	r0, [pc, #36]	@ (80011b8 <HAL_FDCAN_MspInit+0xdc>)
 8001194:	f002 f818 	bl	80031c8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	2100      	movs	r1, #0
 800119c:	2013      	movs	r0, #19
 800119e:	f000 fd2e 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80011a2:	2013      	movs	r0, #19
 80011a4:	f000 fd45 	bl	8001c32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80011a8:	bf00      	nop
 80011aa:	37e0      	adds	r7, #224	@ 0xe0
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	4000a000 	.word	0x4000a000
 80011b4:	58024400 	.word	0x58024400
 80011b8:	58020000 	.word	0x58020000

080011bc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b0b8      	sub	sp, #224	@ 0xe0
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011d4:	f107 0310 	add.w	r3, r7, #16
 80011d8:	22b8      	movs	r2, #184	@ 0xb8
 80011da:	2100      	movs	r1, #0
 80011dc:	4618      	mov	r0, r3
 80011de:	f005 ff6b 	bl	80070b8 <memset>
  if(hspi->Instance==SPI1)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a2a      	ldr	r2, [pc, #168]	@ (8001290 <HAL_SPI_MspInit+0xd4>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d14c      	bne.n	8001286 <HAL_SPI_MspInit+0xca>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80011ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011f0:	f04f 0300 	mov.w	r3, #0
 80011f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	4618      	mov	r0, r3
 8001202:	f003 f8cd 	bl	80043a0 <HAL_RCCEx_PeriphCLKConfig>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800120c:	f7ff ff46 	bl	800109c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001210:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001216:	4a1f      	ldr	r2, [pc, #124]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001218:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800121c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001220:	4b1c      	ldr	r3, [pc, #112]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001222:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001226:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	4b19      	ldr	r3, [pc, #100]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001234:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001236:	f043 0301 	orr.w	r3, r3, #1
 800123a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_SPI_MspInit+0xd8>)
 8001240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	60bb      	str	r3, [r7, #8]
 800124a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800124c:	23a0      	movs	r3, #160	@ 0xa0
 800124e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2300      	movs	r3, #0
 8001260:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001264:	2305      	movs	r3, #5
 8001266:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800126e:	4619      	mov	r1, r3
 8001270:	4809      	ldr	r0, [pc, #36]	@ (8001298 <HAL_SPI_MspInit+0xdc>)
 8001272:	f001 ffa9 	bl	80031c8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	2023      	movs	r0, #35	@ 0x23
 800127c:	f000 fcbf 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001280:	2023      	movs	r0, #35	@ 0x23
 8001282:	f000 fcd6 	bl	8001c32 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001286:	bf00      	nop
 8001288:	37e0      	adds	r7, #224	@ 0xe0
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40013000 	.word	0x40013000
 8001294:	58024400 	.word	0x58024400
 8001298:	58020000 	.word	0x58020000

0800129c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	@ 0x30
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a34      	ldr	r2, [pc, #208]	@ (800138c <HAL_TIM_Encoder_MspInit+0xf0>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d12e      	bne.n	800131c <HAL_TIM_Encoder_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012be:	4b34      	ldr	r3, [pc, #208]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012c4:	4a32      	ldr	r2, [pc, #200]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	61bb      	str	r3, [r7, #24]
 80012da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ec:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 80012ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f2:	f003 0304 	and.w	r3, r3, #4
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012fa:	23c0      	movs	r3, #192	@ 0xc0
 80012fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800130a:	2302      	movs	r3, #2
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800130e:	f107 031c 	add.w	r3, r7, #28
 8001312:	4619      	mov	r1, r3
 8001314:	481f      	ldr	r0, [pc, #124]	@ (8001394 <HAL_TIM_Encoder_MspInit+0xf8>)
 8001316:	f001 ff57 	bl	80031c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800131a:	e033      	b.n	8001384 <HAL_TIM_Encoder_MspInit+0xe8>
  else if(htim_encoder->Instance==TIM4)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a1d      	ldr	r2, [pc, #116]	@ (8001398 <HAL_TIM_Encoder_MspInit+0xfc>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d12e      	bne.n	8001384 <HAL_TIM_Encoder_MspInit+0xe8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001326:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001328:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800132c:	4a18      	ldr	r2, [pc, #96]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 800132e:	f043 0304 	orr.w	r3, r3, #4
 8001332:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001336:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001338:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134a:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 800134c:	f043 0308 	orr.w	r3, r3, #8
 8001350:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001354:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001362:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001366:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001368:	2302      	movs	r3, #2
 800136a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001370:	2300      	movs	r3, #0
 8001372:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001374:	2302      	movs	r3, #2
 8001376:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001378:	f107 031c 	add.w	r3, r7, #28
 800137c:	4619      	mov	r1, r3
 800137e:	4807      	ldr	r0, [pc, #28]	@ (800139c <HAL_TIM_Encoder_MspInit+0x100>)
 8001380:	f001 ff22 	bl	80031c8 <HAL_GPIO_Init>
}
 8001384:	bf00      	nop
 8001386:	3730      	adds	r7, #48	@ 0x30
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40000400 	.word	0x40000400
 8001390:	58024400 	.word	0x58024400
 8001394:	58020800 	.word	0x58020800
 8001398:	40000800 	.word	0x40000800
 800139c:	58020c00 	.word	0x58020c00

080013a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a29      	ldr	r2, [pc, #164]	@ (8001454 <HAL_TIM_Base_MspInit+0xb4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d117      	bne.n	80013e2 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80013b2:	4b29      	ldr	r3, [pc, #164]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013b8:	4a27      	ldr	r2, [pc, #156]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013ba:	f043 0320 	orr.w	r3, r3, #32
 80013be:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013c2:	4b25      	ldr	r3, [pc, #148]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013c8:	f003 0320 	and.w	r3, r3, #32
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2100      	movs	r1, #0
 80013d4:	2037      	movs	r0, #55	@ 0x37
 80013d6:	f000 fc12 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80013da:	2037      	movs	r0, #55	@ 0x37
 80013dc:	f000 fc29 	bl	8001c32 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80013e0:	e033      	b.n	800144a <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM8)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <HAL_TIM_Base_MspInit+0xbc>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d12e      	bne.n	800144a <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80013ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013f2:	4a19      	ldr	r2, [pc, #100]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80013fc:	4b16      	ldr	r3, [pc, #88]	@ (8001458 <HAL_TIM_Base_MspInit+0xb8>)
 80013fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	60bb      	str	r3, [r7, #8]
 8001408:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2100      	movs	r1, #0
 800140e:	202b      	movs	r0, #43	@ 0x2b
 8001410:	f000 fbf5 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001414:	202b      	movs	r0, #43	@ 0x2b
 8001416:	f000 fc0c 	bl	8001c32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	2100      	movs	r1, #0
 800141e:	202c      	movs	r0, #44	@ 0x2c
 8001420:	f000 fbed 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001424:	202c      	movs	r0, #44	@ 0x2c
 8001426:	f000 fc04 	bl	8001c32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800142a:	2200      	movs	r2, #0
 800142c:	2100      	movs	r1, #0
 800142e:	202d      	movs	r0, #45	@ 0x2d
 8001430:	f000 fbe5 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001434:	202d      	movs	r0, #45	@ 0x2d
 8001436:	f000 fbfc 	bl	8001c32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800143a:	2200      	movs	r2, #0
 800143c:	2100      	movs	r1, #0
 800143e:	202e      	movs	r0, #46	@ 0x2e
 8001440:	f000 fbdd 	bl	8001bfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8001444:	202e      	movs	r0, #46	@ 0x2e
 8001446:	f000 fbf4 	bl	8001c32 <HAL_NVIC_EnableIRQ>
}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40001400 	.word	0x40001400
 8001458:	58024400 	.word	0x58024400
 800145c:	40010400 	.word	0x40010400

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <NMI_Handler+0x4>

08001468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <MemManage_Handler+0x4>

08001478 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <BusFault_Handler+0x4>

08001480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <UsageFault_Handler+0x4>

08001488 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b6:	f000 faa7 	bl	8001a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <FDCAN1_IT0_IRQHandler+0x10>)
 80014c6:	f001 f967 	bl	8002798 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	240000b0 	.word	0x240000b0

080014d4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <SPI1_IRQHandler+0x10>)
 80014da:	f004 fc33 	bl	8005d44 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	24000150 	.word	0x24000150

080014e8 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80014ee:	f005 f991 	bl	8006814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	240002bc 	.word	0x240002bc

080014fc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001500:	4802      	ldr	r0, [pc, #8]	@ (800150c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001502:	f005 f987 	bl	8006814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	240002bc 	.word	0x240002bc

08001510 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001514:	4802      	ldr	r0, [pc, #8]	@ (8001520 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001516:	f005 f97d 	bl	8006814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	240002bc 	.word	0x240002bc

08001524 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001528:	4802      	ldr	r0, [pc, #8]	@ (8001534 <TIM8_CC_IRQHandler+0x10>)
 800152a:	f005 f973 	bl	8006814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	240002bc 	.word	0x240002bc

08001538 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800153c:	4802      	ldr	r0, [pc, #8]	@ (8001548 <TIM7_IRQHandler+0x10>)
 800153e:	f005 f969 	bl	8006814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	24000270 	.word	0x24000270

0800154c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001550:	4b3e      	ldr	r3, [pc, #248]	@ (800164c <SystemInit+0x100>)
 8001552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001556:	4a3d      	ldr	r2, [pc, #244]	@ (800164c <SystemInit+0x100>)
 8001558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800155c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001560:	4b3b      	ldr	r3, [pc, #236]	@ (8001650 <SystemInit+0x104>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 030f 	and.w	r3, r3, #15
 8001568:	2b06      	cmp	r3, #6
 800156a:	d807      	bhi.n	800157c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800156c:	4b38      	ldr	r3, [pc, #224]	@ (8001650 <SystemInit+0x104>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 030f 	bic.w	r3, r3, #15
 8001574:	4a36      	ldr	r2, [pc, #216]	@ (8001650 <SystemInit+0x104>)
 8001576:	f043 0307 	orr.w	r3, r3, #7
 800157a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800157c:	4b35      	ldr	r3, [pc, #212]	@ (8001654 <SystemInit+0x108>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a34      	ldr	r2, [pc, #208]	@ (8001654 <SystemInit+0x108>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001588:	4b32      	ldr	r3, [pc, #200]	@ (8001654 <SystemInit+0x108>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800158e:	4b31      	ldr	r3, [pc, #196]	@ (8001654 <SystemInit+0x108>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4930      	ldr	r1, [pc, #192]	@ (8001654 <SystemInit+0x108>)
 8001594:	4b30      	ldr	r3, [pc, #192]	@ (8001658 <SystemInit+0x10c>)
 8001596:	4013      	ands	r3, r2
 8001598:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <SystemInit+0x104>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0308 	and.w	r3, r3, #8
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <SystemInit+0x104>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f023 030f 	bic.w	r3, r3, #15
 80015ae:	4a28      	ldr	r2, [pc, #160]	@ (8001650 <SystemInit+0x104>)
 80015b0:	f043 0307 	orr.w	r3, r3, #7
 80015b4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80015b6:	4b27      	ldr	r3, [pc, #156]	@ (8001654 <SystemInit+0x108>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80015bc:	4b25      	ldr	r3, [pc, #148]	@ (8001654 <SystemInit+0x108>)
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80015c2:	4b24      	ldr	r3, [pc, #144]	@ (8001654 <SystemInit+0x108>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80015c8:	4b22      	ldr	r3, [pc, #136]	@ (8001654 <SystemInit+0x108>)
 80015ca:	4a24      	ldr	r2, [pc, #144]	@ (800165c <SystemInit+0x110>)
 80015cc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80015ce:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <SystemInit+0x108>)
 80015d0:	4a23      	ldr	r2, [pc, #140]	@ (8001660 <SystemInit+0x114>)
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80015d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <SystemInit+0x108>)
 80015d6:	4a23      	ldr	r2, [pc, #140]	@ (8001664 <SystemInit+0x118>)
 80015d8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80015da:	4b1e      	ldr	r3, [pc, #120]	@ (8001654 <SystemInit+0x108>)
 80015dc:	2200      	movs	r2, #0
 80015de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80015e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <SystemInit+0x108>)
 80015e2:	4a20      	ldr	r2, [pc, #128]	@ (8001664 <SystemInit+0x118>)
 80015e4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80015e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001654 <SystemInit+0x108>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80015ec:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <SystemInit+0x108>)
 80015ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001664 <SystemInit+0x118>)
 80015f0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <SystemInit+0x108>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015f8:	4b16      	ldr	r3, [pc, #88]	@ (8001654 <SystemInit+0x108>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a15      	ldr	r2, [pc, #84]	@ (8001654 <SystemInit+0x108>)
 80015fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001602:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <SystemInit+0x108>)
 8001606:	2200      	movs	r2, #0
 8001608:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800160a:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <SystemInit+0x108>)
 800160c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001610:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d113      	bne.n	8001640 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001618:	4b0e      	ldr	r3, [pc, #56]	@ (8001654 <SystemInit+0x108>)
 800161a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800161e:	4a0d      	ldr	r2, [pc, #52]	@ (8001654 <SystemInit+0x108>)
 8001620:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001624:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001628:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <SystemInit+0x11c>)
 800162a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800162e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <SystemInit+0x108>)
 8001632:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001636:	4a07      	ldr	r2, [pc, #28]	@ (8001654 <SystemInit+0x108>)
 8001638:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800163c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00
 8001650:	52002000 	.word	0x52002000
 8001654:	58024400 	.word	0x58024400
 8001658:	eaf6ed7f 	.word	0xeaf6ed7f
 800165c:	02020200 	.word	0x02020200
 8001660:	01ff0000 	.word	0x01ff0000
 8001664:	01010280 	.word	0x01010280
 8001668:	52004000 	.word	0x52004000

0800166c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001670:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <ExitRun0Mode+0x2c>)
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <ExitRun0Mode+0x2c>)
 8001676:	f043 0302 	orr.w	r3, r3, #2
 800167a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800167c:	bf00      	nop
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <ExitRun0Mode+0x2c>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f9      	beq.n	800167e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800168a:	bf00      	nop
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	58024800 	.word	0x58024800

0800169c <X5_Init>:
volatile x5_Maihua Meihua;

/* ================= Functions ================= */

void X5_Init(SPI_HandleTypeDef *hspi)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
    x5_hspi = hspi;
 80016a4:	4a06      	ldr	r2, [pc, #24]	@ (80016c0 <X5_Init+0x24>)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6013      	str	r3, [r2, #0]
    HAL_SPI_Receive_IT(x5_hspi, rxBuf, sizeof(rxBuf));
 80016aa:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <X5_Init+0x24>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	220a      	movs	r2, #10
 80016b0:	4904      	ldr	r1, [pc, #16]	@ (80016c4 <X5_Init+0x28>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f004 fa9c 	bl	8005bf0 <HAL_SPI_Receive_IT>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	24000338 	.word	0x24000338
 80016c4:	2400033c 	.word	0x2400033c

080016c8 <X5_SPI_RxCpltCallback>:

void X5_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
    if (hspi == x5_hspi)
 80016d0:	4b0a      	ldr	r3, [pc, #40]	@ (80016fc <X5_SPI_RxCpltCallback+0x34>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d10b      	bne.n	80016f2 <X5_SPI_RxCpltCallback+0x2a>
    {
        memcpy((void *)&x5_data, rxBuf, sizeof(X5_RawData));
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <X5_SPI_RxCpltCallback+0x38>)
 80016dc:	4a09      	ldr	r2, [pc, #36]	@ (8001704 <X5_SPI_RxCpltCallback+0x3c>)
 80016de:	ca07      	ldmia	r2, {r0, r1, r2}
 80016e0:	c303      	stmia	r3!, {r0, r1}
 80016e2:	801a      	strh	r2, [r3, #0]
        HAL_SPI_Receive_IT(x5_hspi, rxBuf, sizeof(rxBuf));
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <X5_SPI_RxCpltCallback+0x34>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	220a      	movs	r2, #10
 80016ea:	4906      	ldr	r1, [pc, #24]	@ (8001704 <X5_SPI_RxCpltCallback+0x3c>)
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 fa7f 	bl	8005bf0 <HAL_SPI_Receive_IT>
    }
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	24000338 	.word	0x24000338
 8001700:	24000348 	.word	0x24000348
 8001704:	2400033c 	.word	0x2400033c

08001708 <X5_UpdateButtons>:

void X5_UpdateButtons(void)
{
 8001708:	b4b0      	push	{r4, r5, r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
    X5_Button tmp = {
        .a      = (x5_data.button & X5_A),
 800170e:	4b5b      	ldr	r3, [pc, #364]	@ (800187c <X5_UpdateButtons+0x174>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	bf14      	ite	ne
 800171a:	2301      	movne	r3, #1
 800171c:	2300      	moveq	r3, #0
 800171e:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001720:	713b      	strb	r3, [r7, #4]
        .b      = (x5_data.button & X5_B),
 8001722:	4b56      	ldr	r3, [pc, #344]	@ (800187c <X5_UpdateButtons+0x174>)
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	bf14      	ite	ne
 800172e:	2301      	movne	r3, #1
 8001730:	2300      	moveq	r3, #0
 8001732:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001734:	717b      	strb	r3, [r7, #5]
        .x      = (x5_data.button & X5_X),
 8001736:	4b51      	ldr	r3, [pc, #324]	@ (800187c <X5_UpdateButtons+0x174>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	2b00      	cmp	r3, #0
 8001740:	bf14      	ite	ne
 8001742:	2301      	movne	r3, #1
 8001744:	2300      	moveq	r3, #0
 8001746:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001748:	71bb      	strb	r3, [r7, #6]
        .y      = (x5_data.button & X5_Y),
 800174a:	4b4c      	ldr	r3, [pc, #304]	@ (800187c <X5_UpdateButtons+0x174>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f003 0308 	and.w	r3, r3, #8
 8001752:	2b00      	cmp	r3, #0
 8001754:	bf14      	ite	ne
 8001756:	2301      	movne	r3, #1
 8001758:	2300      	moveq	r3, #0
 800175a:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 800175c:	71fb      	strb	r3, [r7, #7]
        .rb     = (x5_data.button & X5_RB),
        .lt     = (x5_data.button & X5_LT),
        .rt     = (x5_data.button & X5_RT),
        .l3     = (x5_data.button & X5_L3),
        .r3     = (x5_data.button & X5_R3),
        .shere  = (x5_data.button & X5_SHERE),
 800175e:	4b47      	ldr	r3, [pc, #284]	@ (800187c <X5_UpdateButtons+0x174>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	2b00      	cmp	r3, #0
 8001768:	bf14      	ite	ne
 800176a:	2301      	movne	r3, #1
 800176c:	2300      	moveq	r3, #0
 800176e:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001770:	723b      	strb	r3, [r7, #8]
        .chiken = (x5_data.button & X5_CHIKEN),
 8001772:	4b42      	ldr	r3, [pc, #264]	@ (800187c <X5_UpdateButtons+0x174>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	2b00      	cmp	r3, #0
 800177c:	bf14      	ite	ne
 800177e:	2301      	movne	r3, #1
 8001780:	2300      	moveq	r3, #0
 8001782:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001784:	727b      	strb	r3, [r7, #9]
        .menu   = (x5_data.button & X5_MENU)
 8001786:	4b3d      	ldr	r3, [pc, #244]	@ (800187c <X5_UpdateButtons+0x174>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800178e:	2b00      	cmp	r3, #0
 8001790:	bf14      	ite	ne
 8001792:	2301      	movne	r3, #1
 8001794:	2300      	moveq	r3, #0
 8001796:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001798:	72bb      	strb	r3, [r7, #10]
        .l3     = (x5_data.button & X5_L3),
 800179a:	4b38      	ldr	r3, [pc, #224]	@ (800187c <X5_UpdateButtons+0x174>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	bf14      	ite	ne
 80017a6:	2301      	movne	r3, #1
 80017a8:	2300      	moveq	r3, #0
 80017aa:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 80017ac:	72fb      	strb	r3, [r7, #11]
        .r3     = (x5_data.button & X5_R3),
 80017ae:	4b33      	ldr	r3, [pc, #204]	@ (800187c <X5_UpdateButtons+0x174>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	bf14      	ite	ne
 80017ba:	2301      	movne	r3, #1
 80017bc:	2300      	moveq	r3, #0
 80017be:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 80017c0:	733b      	strb	r3, [r7, #12]
        .lb     = (x5_data.button & X5_LB),
 80017c2:	4b2e      	ldr	r3, [pc, #184]	@ (800187c <X5_UpdateButtons+0x174>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	bf14      	ite	ne
 80017ce:	2301      	movne	r3, #1
 80017d0:	2300      	moveq	r3, #0
 80017d2:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 80017d4:	737b      	strb	r3, [r7, #13]
        .rb     = (x5_data.button & X5_RB),
 80017d6:	4b29      	ldr	r3, [pc, #164]	@ (800187c <X5_UpdateButtons+0x174>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017de:	2b00      	cmp	r3, #0
 80017e0:	bf14      	ite	ne
 80017e2:	2301      	movne	r3, #1
 80017e4:	2300      	moveq	r3, #0
 80017e6:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 80017e8:	73bb      	strb	r3, [r7, #14]
        .up     = (x5_data.button & X5_UP),
 80017ea:	4b24      	ldr	r3, [pc, #144]	@ (800187c <X5_UpdateButtons+0x174>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	bf14      	ite	ne
 80017f6:	2301      	movne	r3, #1
 80017f8:	2300      	moveq	r3, #0
 80017fa:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 80017fc:	73fb      	strb	r3, [r7, #15]
        .down   = (x5_data.button & X5_DOWN),
 80017fe:	4b1f      	ldr	r3, [pc, #124]	@ (800187c <X5_UpdateButtons+0x174>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001806:	2b00      	cmp	r3, #0
 8001808:	bf14      	ite	ne
 800180a:	2301      	movne	r3, #1
 800180c:	2300      	moveq	r3, #0
 800180e:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001810:	743b      	strb	r3, [r7, #16]
        .left   = (x5_data.button & X5_LEFT),
 8001812:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <X5_UpdateButtons+0x174>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800181a:	2b00      	cmp	r3, #0
 800181c:	bf14      	ite	ne
 800181e:	2301      	movne	r3, #1
 8001820:	2300      	moveq	r3, #0
 8001822:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001824:	747b      	strb	r3, [r7, #17]
        .right  =(x5_data.button & X5_RIGHT),
 8001826:	4b15      	ldr	r3, [pc, #84]	@ (800187c <X5_UpdateButtons+0x174>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800182e:	2b00      	cmp	r3, #0
 8001830:	bf14      	ite	ne
 8001832:	2301      	movne	r3, #1
 8001834:	2300      	moveq	r3, #0
 8001836:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001838:	74bb      	strb	r3, [r7, #18]
        .lt     = (x5_data.button & X5_LT),
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <X5_UpdateButtons+0x174>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001842:	2b00      	cmp	r3, #0
 8001844:	bf14      	ite	ne
 8001846:	2301      	movne	r3, #1
 8001848:	2300      	moveq	r3, #0
 800184a:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 800184c:	74fb      	strb	r3, [r7, #19]
        .rt     = (x5_data.button & X5_RT),
 800184e:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <X5_UpdateButtons+0x174>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf14      	ite	ne
 800185a:	2301      	movne	r3, #1
 800185c:	2300      	moveq	r3, #0
 800185e:	b2db      	uxtb	r3, r3
    X5_Button tmp = {
 8001860:	753b      	strb	r3, [r7, #20]
    };

    x5_button = tmp;
 8001862:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <X5_UpdateButtons+0x178>)
 8001864:	461d      	mov	r5, r3
 8001866:	1d3c      	adds	r4, r7, #4
 8001868:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800186a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800186c:	6823      	ldr	r3, [r4, #0]
 800186e:	702b      	strb	r3, [r5, #0]
}
 8001870:	bf00      	nop
 8001872:	371c      	adds	r7, #28
 8001874:	46bd      	mov	sp, r7
 8001876:	bcb0      	pop	{r4, r5, r7}
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	24000348 	.word	0x24000348
 8001880:	24000354 	.word	0x24000354

08001884 <X5_Joy>:
	};
	Meihua = data_m;

}
void X5_Joy(int8_t *rx, int8_t *ry, int8_t *lx, int8_t *ly)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
 8001890:	603b      	str	r3, [r7, #0]
    *rx = x5_data.rx;
 8001892:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <X5_Joy+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	b25a      	sxtb	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	701a      	strb	r2, [r3, #0]
    *ry = x5_data.ry;
 800189c:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <X5_Joy+0x44>)
 800189e:	785b      	ldrb	r3, [r3, #1]
 80018a0:	b25a      	sxtb	r2, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	701a      	strb	r2, [r3, #0]
    *lx = x5_data.lx;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <X5_Joy+0x44>)
 80018a8:	789b      	ldrb	r3, [r3, #2]
 80018aa:	b25a      	sxtb	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	701a      	strb	r2, [r3, #0]
    *ly = x5_data.ly;
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <X5_Joy+0x44>)
 80018b2:	78db      	ldrb	r3, [r3, #3]
 80018b4:	b25a      	sxtb	r2, r3
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	701a      	strb	r2, [r3, #0]
}
 80018ba:	bf00      	nop
 80018bc:	3714      	adds	r7, #20
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	24000348 	.word	0x24000348

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80018cc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001908 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80018d0:	f7ff fecc 	bl	800166c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80018d4:	f7ff fe3a 	bl	800154c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d8:	480c      	ldr	r0, [pc, #48]	@ (800190c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018da:	490d      	ldr	r1, [pc, #52]	@ (8001910 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001914 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018e0:	e002      	b.n	80018e8 <LoopCopyDataInit>

080018e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e6:	3304      	adds	r3, #4

080018e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ec:	d3f9      	bcc.n	80018e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018f0:	4c0a      	ldr	r4, [pc, #40]	@ (800191c <LoopFillZerobss+0x22>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f4:	e001      	b.n	80018fa <LoopFillZerobss>

080018f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f8:	3204      	adds	r2, #4

080018fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018fc:	d3fb      	bcc.n	80018f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fe:	f005 fbe3 	bl	80070c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001902:	f7ff f891 	bl	8000a28 <main>
  bx  lr
 8001906:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001908:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800190c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001910:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001914:	080071b8 	.word	0x080071b8
  ldr r2, =_sbss
 8001918:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800191c:	2400037c 	.word	0x2400037c

08001920 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001920:	e7fe      	b.n	8001920 <ADC3_IRQHandler>
	...

08001924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800192a:	2003      	movs	r0, #3
 800192c:	f000 f95c 	bl	8001be8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001930:	f002 fbbc 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 8001934:	4602      	mov	r2, r0
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_Init+0x68>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	f003 030f 	and.w	r3, r3, #15
 8001940:	4913      	ldr	r1, [pc, #76]	@ (8001990 <HAL_Init+0x6c>)
 8001942:	5ccb      	ldrb	r3, [r1, r3]
 8001944:	f003 031f 	and.w	r3, r3, #31
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <HAL_Init+0x68>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	4a0e      	ldr	r2, [pc, #56]	@ (8001990 <HAL_Init+0x6c>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	f003 031f 	and.w	r3, r3, #31
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
 8001964:	4a0b      	ldr	r2, [pc, #44]	@ (8001994 <HAL_Init+0x70>)
 8001966:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001968:	4a0b      	ldr	r2, [pc, #44]	@ (8001998 <HAL_Init+0x74>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800196e:	200f      	movs	r0, #15
 8001970:	f000 f814 	bl	800199c <HAL_InitTick>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e002      	b.n	8001984 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800197e:	f7ff fb93 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	58024400 	.word	0x58024400
 8001990:	08007190 	.word	0x08007190
 8001994:	24000004 	.word	0x24000004
 8001998:	24000000 	.word	0x24000000

0800199c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019a4:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <HAL_InitTick+0x60>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e021      	b.n	80019f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <HAL_InitTick+0x64>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <HAL_InitTick+0x60>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4619      	mov	r1, r3
 80019ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019be:	fbb3 f3f1 	udiv	r3, r3, r1
 80019c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 f941 	bl	8001c4e <HAL_SYSTICK_Config>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00e      	b.n	80019f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b0f      	cmp	r3, #15
 80019da:	d80a      	bhi.n	80019f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019dc:	2200      	movs	r2, #0
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019e4:	f000 f90b 	bl	8001bfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e8:	4a06      	ldr	r2, [pc, #24]	@ (8001a04 <HAL_InitTick+0x68>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e000      	b.n	80019f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	2400000c 	.word	0x2400000c
 8001a00:	24000000 	.word	0x24000000
 8001a04:	24000008 	.word	0x24000008

08001a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_IncTick+0x20>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a1a:	6013      	str	r3, [r2, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	2400000c 	.word	0x2400000c
 8001a2c:	24000378 	.word	0x24000378

08001a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return uwTick;
 8001a34:	4b03      	ldr	r3, [pc, #12]	@ (8001a44 <HAL_GetTick+0x14>)
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	24000378 	.word	0x24000378

08001a48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a58:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <__NVIC_SetPriorityGrouping+0x40>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a64:	4013      	ands	r3, r2
 8001a66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <__NVIC_SetPriorityGrouping+0x44>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a76:	4a04      	ldr	r2, [pc, #16]	@ (8001a88 <__NVIC_SetPriorityGrouping+0x40>)
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	60d3      	str	r3, [r2, #12]
}
 8001a7c:	bf00      	nop
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	e000ed00 	.word	0xe000ed00
 8001a8c:	05fa0000 	.word	0x05fa0000

08001a90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a94:	4b04      	ldr	r3, [pc, #16]	@ (8001aa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	f003 0307 	and.w	r3, r3, #7
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ab6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	db0b      	blt.n	8001ad6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001abe:	88fb      	ldrh	r3, [r7, #6]
 8001ac0:	f003 021f 	and.w	r2, r3, #31
 8001ac4:	4907      	ldr	r1, [pc, #28]	@ (8001ae4 <__NVIC_EnableIRQ+0x38>)
 8001ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aca:	095b      	lsrs	r3, r3, #5
 8001acc:	2001      	movs	r0, #1
 8001ace:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ad6:	bf00      	nop
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	e000e100 	.word	0xe000e100

08001ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	6039      	str	r1, [r7, #0]
 8001af2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001af4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	db0a      	blt.n	8001b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	490c      	ldr	r1, [pc, #48]	@ (8001b34 <__NVIC_SetPriority+0x4c>)
 8001b02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b06:	0112      	lsls	r2, r2, #4
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b10:	e00a      	b.n	8001b28 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	4908      	ldr	r1, [pc, #32]	@ (8001b38 <__NVIC_SetPriority+0x50>)
 8001b18:	88fb      	ldrh	r3, [r7, #6]
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	3b04      	subs	r3, #4
 8001b20:	0112      	lsls	r2, r2, #4
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	440b      	add	r3, r1
 8001b26:	761a      	strb	r2, [r3, #24]
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000e100 	.word	0xe000e100
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b089      	sub	sp, #36	@ 0x24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f003 0307 	and.w	r3, r3, #7
 8001b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	f1c3 0307 	rsb	r3, r3, #7
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	bf28      	it	cs
 8001b5a:	2304      	movcs	r3, #4
 8001b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	3304      	adds	r3, #4
 8001b62:	2b06      	cmp	r3, #6
 8001b64:	d902      	bls.n	8001b6c <NVIC_EncodePriority+0x30>
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3b03      	subs	r3, #3
 8001b6a:	e000      	b.n	8001b6e <NVIC_EncodePriority+0x32>
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43da      	mvns	r2, r3
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	401a      	ands	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	43d9      	mvns	r1, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	4313      	orrs	r3, r2
         );
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3724      	adds	r7, #36	@ 0x24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bb4:	d301      	bcc.n	8001bba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e00f      	b.n	8001bda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bba:	4a0a      	ldr	r2, [pc, #40]	@ (8001be4 <SysTick_Config+0x40>)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bc2:	210f      	movs	r1, #15
 8001bc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bc8:	f7ff ff8e 	bl	8001ae8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bcc:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <SysTick_Config+0x40>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd2:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <SysTick_Config+0x40>)
 8001bd4:	2207      	movs	r2, #7
 8001bd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	e000e010 	.word	0xe000e010

08001be8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff ff29 	bl	8001a48 <__NVIC_SetPriorityGrouping>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	4603      	mov	r3, r0
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
 8001c0a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c0c:	f7ff ff40 	bl	8001a90 <__NVIC_GetPriorityGrouping>
 8001c10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	6978      	ldr	r0, [r7, #20]
 8001c18:	f7ff ff90 	bl	8001b3c <NVIC_EncodePriority>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff5f 	bl	8001ae8 <__NVIC_SetPriority>
}
 8001c2a:	bf00      	nop
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	4603      	mov	r3, r0
 8001c3a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff33 	bl	8001aac <__NVIC_EnableIRQ>
}
 8001c46:	bf00      	nop
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ffa4 	bl	8001ba4 <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001c6c:	f3bf 8f5f 	dmb	sy
}
 8001c70:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001c72:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <HAL_MPU_Disable+0x28>)
 8001c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c76:	4a06      	ldr	r2, [pc, #24]	@ (8001c90 <HAL_MPU_Disable+0x28>)
 8001c78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c7c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001c7e:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <HAL_MPU_Disable+0x2c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	605a      	str	r2, [r3, #4]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00
 8001c94:	e000ed90 	.word	0xe000ed90

08001c98 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001ca0:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd0 <HAL_MPU_Enable+0x38>)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_MPU_Enable+0x3c>)
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	4a09      	ldr	r2, [pc, #36]	@ (8001cd4 <HAL_MPU_Enable+0x3c>)
 8001cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001cb6:	f3bf 8f4f 	dsb	sy
}
 8001cba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cbc:	f3bf 8f6f 	isb	sy
}
 8001cc0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000ed90 	.word	0xe000ed90
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	785a      	ldrb	r2, [r3, #1]
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d54 <HAL_MPU_ConfigRegion+0x7c>)
 8001ce6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <HAL_MPU_ConfigRegion+0x7c>)
 8001cea:	691b      	ldr	r3, [r3, #16]
 8001cec:	4a19      	ldr	r2, [pc, #100]	@ (8001d54 <HAL_MPU_ConfigRegion+0x7c>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001cf4:	4a17      	ldr	r2, [pc, #92]	@ (8001d54 <HAL_MPU_ConfigRegion+0x7c>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	7b1b      	ldrb	r3, [r3, #12]
 8001d00:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	7adb      	ldrb	r3, [r3, #11]
 8001d06:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	7a9b      	ldrb	r3, [r3, #10]
 8001d0e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	7b5b      	ldrb	r3, [r3, #13]
 8001d16:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	7b9b      	ldrb	r3, [r3, #14]
 8001d1e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	7bdb      	ldrb	r3, [r3, #15]
 8001d26:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7a5b      	ldrb	r3, [r3, #9]
 8001d2e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	7a1b      	ldrb	r3, [r3, #8]
 8001d36:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d38:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	7812      	ldrb	r2, [r2, #0]
 8001d3e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d40:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d42:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d44:	6113      	str	r3, [r2, #16]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	e000ed90 	.word	0xe000ed90

08001d58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e237      	b.n	80021da <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d004      	beq.n	8001d80 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2280      	movs	r2, #128	@ 0x80
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e22c      	b.n	80021da <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a5c      	ldr	r2, [pc, #368]	@ (8001ef8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d04a      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a5b      	ldr	r2, [pc, #364]	@ (8001efc <HAL_DMA_Abort_IT+0x1a4>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d045      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a59      	ldr	r2, [pc, #356]	@ (8001f00 <HAL_DMA_Abort_IT+0x1a8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d040      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a58      	ldr	r2, [pc, #352]	@ (8001f04 <HAL_DMA_Abort_IT+0x1ac>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d03b      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a56      	ldr	r2, [pc, #344]	@ (8001f08 <HAL_DMA_Abort_IT+0x1b0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d036      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a55      	ldr	r2, [pc, #340]	@ (8001f0c <HAL_DMA_Abort_IT+0x1b4>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d031      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a53      	ldr	r2, [pc, #332]	@ (8001f10 <HAL_DMA_Abort_IT+0x1b8>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d02c      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a52      	ldr	r2, [pc, #328]	@ (8001f14 <HAL_DMA_Abort_IT+0x1bc>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d027      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a50      	ldr	r2, [pc, #320]	@ (8001f18 <HAL_DMA_Abort_IT+0x1c0>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d022      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a4f      	ldr	r2, [pc, #316]	@ (8001f1c <HAL_DMA_Abort_IT+0x1c4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d01d      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a4d      	ldr	r2, [pc, #308]	@ (8001f20 <HAL_DMA_Abort_IT+0x1c8>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d018      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a4c      	ldr	r2, [pc, #304]	@ (8001f24 <HAL_DMA_Abort_IT+0x1cc>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d013      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8001f28 <HAL_DMA_Abort_IT+0x1d0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d00e      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a49      	ldr	r2, [pc, #292]	@ (8001f2c <HAL_DMA_Abort_IT+0x1d4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d009      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a47      	ldr	r2, [pc, #284]	@ (8001f30 <HAL_DMA_Abort_IT+0x1d8>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d004      	beq.n	8001e20 <HAL_DMA_Abort_IT+0xc8>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a46      	ldr	r2, [pc, #280]	@ (8001f34 <HAL_DMA_Abort_IT+0x1dc>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d101      	bne.n	8001e24 <HAL_DMA_Abort_IT+0xcc>
 8001e20:	2301      	movs	r3, #1
 8001e22:	e000      	b.n	8001e26 <HAL_DMA_Abort_IT+0xce>
 8001e24:	2300      	movs	r3, #0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 8086 	beq.w	8001f38 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2204      	movs	r2, #4
 8001e30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a2f      	ldr	r2, [pc, #188]	@ (8001ef8 <HAL_DMA_Abort_IT+0x1a0>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d04a      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a2e      	ldr	r2, [pc, #184]	@ (8001efc <HAL_DMA_Abort_IT+0x1a4>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d045      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a2c      	ldr	r2, [pc, #176]	@ (8001f00 <HAL_DMA_Abort_IT+0x1a8>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d040      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a2b      	ldr	r2, [pc, #172]	@ (8001f04 <HAL_DMA_Abort_IT+0x1ac>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d03b      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a29      	ldr	r2, [pc, #164]	@ (8001f08 <HAL_DMA_Abort_IT+0x1b0>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d036      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a28      	ldr	r2, [pc, #160]	@ (8001f0c <HAL_DMA_Abort_IT+0x1b4>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d031      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a26      	ldr	r2, [pc, #152]	@ (8001f10 <HAL_DMA_Abort_IT+0x1b8>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d02c      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a25      	ldr	r2, [pc, #148]	@ (8001f14 <HAL_DMA_Abort_IT+0x1bc>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d027      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a23      	ldr	r2, [pc, #140]	@ (8001f18 <HAL_DMA_Abort_IT+0x1c0>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d022      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a22      	ldr	r2, [pc, #136]	@ (8001f1c <HAL_DMA_Abort_IT+0x1c4>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d01d      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a20      	ldr	r2, [pc, #128]	@ (8001f20 <HAL_DMA_Abort_IT+0x1c8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d018      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8001f24 <HAL_DMA_Abort_IT+0x1cc>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d013      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f28 <HAL_DMA_Abort_IT+0x1d0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d00e      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1c      	ldr	r2, [pc, #112]	@ (8001f2c <HAL_DMA_Abort_IT+0x1d4>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d009      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a1a      	ldr	r2, [pc, #104]	@ (8001f30 <HAL_DMA_Abort_IT+0x1d8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d004      	beq.n	8001ed4 <HAL_DMA_Abort_IT+0x17c>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a19      	ldr	r2, [pc, #100]	@ (8001f34 <HAL_DMA_Abort_IT+0x1dc>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d108      	bne.n	8001ee6 <HAL_DMA_Abort_IT+0x18e>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0201 	bic.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	e178      	b.n	80021d8 <HAL_DMA_Abort_IT+0x480>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f022 0201 	bic.w	r2, r2, #1
 8001ef4:	601a      	str	r2, [r3, #0]
 8001ef6:	e16f      	b.n	80021d8 <HAL_DMA_Abort_IT+0x480>
 8001ef8:	40020010 	.word	0x40020010
 8001efc:	40020028 	.word	0x40020028
 8001f00:	40020040 	.word	0x40020040
 8001f04:	40020058 	.word	0x40020058
 8001f08:	40020070 	.word	0x40020070
 8001f0c:	40020088 	.word	0x40020088
 8001f10:	400200a0 	.word	0x400200a0
 8001f14:	400200b8 	.word	0x400200b8
 8001f18:	40020410 	.word	0x40020410
 8001f1c:	40020428 	.word	0x40020428
 8001f20:	40020440 	.word	0x40020440
 8001f24:	40020458 	.word	0x40020458
 8001f28:	40020470 	.word	0x40020470
 8001f2c:	40020488 	.word	0x40020488
 8001f30:	400204a0 	.word	0x400204a0
 8001f34:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 020e 	bic.w	r2, r2, #14
 8001f46:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a6c      	ldr	r2, [pc, #432]	@ (8002100 <HAL_DMA_Abort_IT+0x3a8>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d04a      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a6b      	ldr	r2, [pc, #428]	@ (8002104 <HAL_DMA_Abort_IT+0x3ac>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d045      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a69      	ldr	r2, [pc, #420]	@ (8002108 <HAL_DMA_Abort_IT+0x3b0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d040      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a68      	ldr	r2, [pc, #416]	@ (800210c <HAL_DMA_Abort_IT+0x3b4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d03b      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a66      	ldr	r2, [pc, #408]	@ (8002110 <HAL_DMA_Abort_IT+0x3b8>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d036      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a65      	ldr	r2, [pc, #404]	@ (8002114 <HAL_DMA_Abort_IT+0x3bc>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d031      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a63      	ldr	r2, [pc, #396]	@ (8002118 <HAL_DMA_Abort_IT+0x3c0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d02c      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a62      	ldr	r2, [pc, #392]	@ (800211c <HAL_DMA_Abort_IT+0x3c4>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d027      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a60      	ldr	r2, [pc, #384]	@ (8002120 <HAL_DMA_Abort_IT+0x3c8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d022      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a5f      	ldr	r2, [pc, #380]	@ (8002124 <HAL_DMA_Abort_IT+0x3cc>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d01d      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a5d      	ldr	r2, [pc, #372]	@ (8002128 <HAL_DMA_Abort_IT+0x3d0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d018      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a5c      	ldr	r2, [pc, #368]	@ (800212c <HAL_DMA_Abort_IT+0x3d4>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d013      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a5a      	ldr	r2, [pc, #360]	@ (8002130 <HAL_DMA_Abort_IT+0x3d8>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00e      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a59      	ldr	r2, [pc, #356]	@ (8002134 <HAL_DMA_Abort_IT+0x3dc>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d009      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a57      	ldr	r2, [pc, #348]	@ (8002138 <HAL_DMA_Abort_IT+0x3e0>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d004      	beq.n	8001fe8 <HAL_DMA_Abort_IT+0x290>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a56      	ldr	r2, [pc, #344]	@ (800213c <HAL_DMA_Abort_IT+0x3e4>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d108      	bne.n	8001ffa <HAL_DMA_Abort_IT+0x2a2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 0201 	bic.w	r2, r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e007      	b.n	800200a <HAL_DMA_Abort_IT+0x2b2>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0201 	bic.w	r2, r2, #1
 8002008:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a3c      	ldr	r2, [pc, #240]	@ (8002100 <HAL_DMA_Abort_IT+0x3a8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d072      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a3a      	ldr	r2, [pc, #232]	@ (8002104 <HAL_DMA_Abort_IT+0x3ac>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d06d      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a39      	ldr	r2, [pc, #228]	@ (8002108 <HAL_DMA_Abort_IT+0x3b0>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d068      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a37      	ldr	r2, [pc, #220]	@ (800210c <HAL_DMA_Abort_IT+0x3b4>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d063      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a36      	ldr	r2, [pc, #216]	@ (8002110 <HAL_DMA_Abort_IT+0x3b8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d05e      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a34      	ldr	r2, [pc, #208]	@ (8002114 <HAL_DMA_Abort_IT+0x3bc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d059      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a33      	ldr	r2, [pc, #204]	@ (8002118 <HAL_DMA_Abort_IT+0x3c0>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d054      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a31      	ldr	r2, [pc, #196]	@ (800211c <HAL_DMA_Abort_IT+0x3c4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d04f      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a30      	ldr	r2, [pc, #192]	@ (8002120 <HAL_DMA_Abort_IT+0x3c8>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d04a      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a2e      	ldr	r2, [pc, #184]	@ (8002124 <HAL_DMA_Abort_IT+0x3cc>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d045      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a2d      	ldr	r2, [pc, #180]	@ (8002128 <HAL_DMA_Abort_IT+0x3d0>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d040      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2b      	ldr	r2, [pc, #172]	@ (800212c <HAL_DMA_Abort_IT+0x3d4>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d03b      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a2a      	ldr	r2, [pc, #168]	@ (8002130 <HAL_DMA_Abort_IT+0x3d8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d036      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a28      	ldr	r2, [pc, #160]	@ (8002134 <HAL_DMA_Abort_IT+0x3dc>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d031      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a27      	ldr	r2, [pc, #156]	@ (8002138 <HAL_DMA_Abort_IT+0x3e0>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d02c      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a25      	ldr	r2, [pc, #148]	@ (800213c <HAL_DMA_Abort_IT+0x3e4>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d027      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a24      	ldr	r2, [pc, #144]	@ (8002140 <HAL_DMA_Abort_IT+0x3e8>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d022      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a22      	ldr	r2, [pc, #136]	@ (8002144 <HAL_DMA_Abort_IT+0x3ec>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d01d      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a21      	ldr	r2, [pc, #132]	@ (8002148 <HAL_DMA_Abort_IT+0x3f0>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d018      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a1f      	ldr	r2, [pc, #124]	@ (800214c <HAL_DMA_Abort_IT+0x3f4>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d013      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002150 <HAL_DMA_Abort_IT+0x3f8>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d00e      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002154 <HAL_DMA_Abort_IT+0x3fc>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d009      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002158 <HAL_DMA_Abort_IT+0x400>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d004      	beq.n	80020fa <HAL_DMA_Abort_IT+0x3a2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a19      	ldr	r2, [pc, #100]	@ (800215c <HAL_DMA_Abort_IT+0x404>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d132      	bne.n	8002160 <HAL_DMA_Abort_IT+0x408>
 80020fa:	2301      	movs	r3, #1
 80020fc:	e031      	b.n	8002162 <HAL_DMA_Abort_IT+0x40a>
 80020fe:	bf00      	nop
 8002100:	40020010 	.word	0x40020010
 8002104:	40020028 	.word	0x40020028
 8002108:	40020040 	.word	0x40020040
 800210c:	40020058 	.word	0x40020058
 8002110:	40020070 	.word	0x40020070
 8002114:	40020088 	.word	0x40020088
 8002118:	400200a0 	.word	0x400200a0
 800211c:	400200b8 	.word	0x400200b8
 8002120:	40020410 	.word	0x40020410
 8002124:	40020428 	.word	0x40020428
 8002128:	40020440 	.word	0x40020440
 800212c:	40020458 	.word	0x40020458
 8002130:	40020470 	.word	0x40020470
 8002134:	40020488 	.word	0x40020488
 8002138:	400204a0 	.word	0x400204a0
 800213c:	400204b8 	.word	0x400204b8
 8002140:	58025408 	.word	0x58025408
 8002144:	5802541c 	.word	0x5802541c
 8002148:	58025430 	.word	0x58025430
 800214c:	58025444 	.word	0x58025444
 8002150:	58025458 	.word	0x58025458
 8002154:	5802546c 	.word	0x5802546c
 8002158:	58025480 	.word	0x58025480
 800215c:	58025494 	.word	0x58025494
 8002160:	2300      	movs	r3, #0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d028      	beq.n	80021b8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002170:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002174:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002180:	f003 031f 	and.w	r3, r3, #31
 8002184:	2201      	movs	r2, #1
 8002186:	409a      	lsls	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002194:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00c      	beq.n	80021b8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80021a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021ac:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80021b6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop

080021e4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b098      	sub	sp, #96	@ 0x60
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80021ec:	4a84      	ldr	r2, [pc, #528]	@ (8002400 <HAL_FDCAN_Init+0x21c>)
 80021ee:	f107 030c 	add.w	r3, r7, #12
 80021f2:	4611      	mov	r1, r2
 80021f4:	224c      	movs	r2, #76	@ 0x4c
 80021f6:	4618      	mov	r0, r3
 80021f8:	f004 ff8a 	bl	8007110 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e1c6      	b.n	8002594 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a7e      	ldr	r2, [pc, #504]	@ (8002404 <HAL_FDCAN_Init+0x220>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d106      	bne.n	800221e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002218:	461a      	mov	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe ff52 	bl	80010dc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	699a      	ldr	r2, [r3, #24]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f022 0210 	bic.w	r2, r2, #16
 8002246:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002248:	f7ff fbf2 	bl	8001a30 <HAL_GetTick>
 800224c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800224e:	e014      	b.n	800227a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002250:	f7ff fbee 	bl	8001a30 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b0a      	cmp	r3, #10
 800225c:	d90d      	bls.n	800227a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002264:	f043 0201 	orr.w	r2, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2203      	movs	r2, #3
 8002272:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e18c      	b.n	8002594 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b08      	cmp	r3, #8
 8002286:	d0e3      	beq.n	8002250 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699a      	ldr	r2, [r3, #24]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002298:	f7ff fbca 	bl	8001a30 <HAL_GetTick>
 800229c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800229e:	e014      	b.n	80022ca <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80022a0:	f7ff fbc6 	bl	8001a30 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b0a      	cmp	r3, #10
 80022ac:	d90d      	bls.n	80022ca <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80022b4:	f043 0201 	orr.w	r2, r3, #1
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2203      	movs	r2, #3
 80022c2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e164      	b.n	8002594 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0e3      	beq.n	80022a0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699a      	ldr	r2, [r3, #24]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f042 0202 	orr.w	r2, r2, #2
 80022e6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	7c1b      	ldrb	r3, [r3, #16]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d108      	bne.n	8002302 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699a      	ldr	r2, [r3, #24]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022fe:	619a      	str	r2, [r3, #24]
 8002300:	e007      	b.n	8002312 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	699a      	ldr	r2, [r3, #24]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002310:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	7c5b      	ldrb	r3, [r3, #17]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d108      	bne.n	800232c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699a      	ldr	r2, [r3, #24]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002328:	619a      	str	r2, [r3, #24]
 800232a:	e007      	b.n	800233c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	699a      	ldr	r2, [r3, #24]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800233a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7c9b      	ldrb	r3, [r3, #18]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d108      	bne.n	8002356 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699a      	ldr	r2, [r3, #24]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002352:	619a      	str	r2, [r3, #24]
 8002354:	e007      	b.n	8002366 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	699a      	ldr	r2, [r3, #24]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002364:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	699a      	ldr	r2, [r3, #24]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800238a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	691a      	ldr	r2, [r3, #16]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0210 	bic.w	r2, r2, #16
 800239a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d108      	bne.n	80023b6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699a      	ldr	r2, [r3, #24]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0204 	orr.w	r2, r2, #4
 80023b2:	619a      	str	r2, [r3, #24]
 80023b4:	e030      	b.n	8002418 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d02c      	beq.n	8002418 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d020      	beq.n	8002408 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	699a      	ldr	r2, [r3, #24]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80023d4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	691a      	ldr	r2, [r3, #16]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f042 0210 	orr.w	r2, r2, #16
 80023e4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	d114      	bne.n	8002418 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	699a      	ldr	r2, [r3, #24]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0220 	orr.w	r2, r2, #32
 80023fc:	619a      	str	r2, [r3, #24]
 80023fe:	e00b      	b.n	8002418 <HAL_FDCAN_Init+0x234>
 8002400:	08007144 	.word	0x08007144
 8002404:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699a      	ldr	r2, [r3, #24]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f042 0220 	orr.w	r2, r2, #32
 8002416:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	3b01      	subs	r3, #1
 800241e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	3b01      	subs	r3, #1
 8002426:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002428:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002430:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	3b01      	subs	r3, #1
 800243a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002440:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002442:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800244c:	d115      	bne.n	800247a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002458:	3b01      	subs	r3, #1
 800245a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800245c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	3b01      	subs	r3, #1
 8002464:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002466:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	3b01      	subs	r3, #1
 8002470:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002476:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002478:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800247e:	2b00      	cmp	r3, #0
 8002480:	d00a      	beq.n	8002498 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024a0:	4413      	add	r3, r2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d011      	beq.n	80024ca <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80024ae:	f023 0107 	bic.w	r1, r3, #7
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	3360      	adds	r3, #96	@ 0x60
 80024ba:	443b      	add	r3, r7
 80024bc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d011      	beq.n	80024f6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80024da:	f023 0107 	bic.w	r1, r3, #7
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	3360      	adds	r3, #96	@ 0x60
 80024e6:	443b      	add	r3, r7
 80024e8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d012      	beq.n	8002524 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002506:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	3360      	adds	r3, #96	@ 0x60
 8002512:	443b      	add	r3, r7
 8002514:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002518:	011a      	lsls	r2, r3, #4
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002528:	2b00      	cmp	r3, #0
 800252a:	d012      	beq.n	8002552 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002534:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	3360      	adds	r3, #96	@ 0x60
 8002540:	443b      	add	r3, r7
 8002542:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002546:	021a      	lsls	r2, r3, #8
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a11      	ldr	r2, [pc, #68]	@ (800259c <HAL_FDCAN_Init+0x3b8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d107      	bne.n	800256c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	f022 0203 	bic.w	r2, r2, #3
 800256a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 fc1b 	bl	8002dc0 <FDCAN_CalcultateRamBlockAddresses>
 800258a:	4603      	mov	r3, r0
 800258c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002590:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002594:	4618      	mov	r0, r3
 8002596:	3760      	adds	r7, #96	@ 0x60
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	4000a000 	.word	0x4000a000

080025a0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b087      	sub	sp, #28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80025b0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d002      	beq.n	80025be <HAL_FDCAN_ConfigFilter+0x1e>
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d157      	bne.n	800266e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d12b      	bne.n	800261e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	2b07      	cmp	r3, #7
 80025cc:	d10d      	bne.n	80025ea <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80025da:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80025e0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80025e2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80025e6:	617b      	str	r3, [r7, #20]
 80025e8:	e00e      	b.n	8002608 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80025f6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80025fe:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002604:	4313      	orrs	r3, r2
 8002606:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4413      	add	r3, r2
 8002614:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	697a      	ldr	r2, [r7, #20]
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	e025      	b.n	800266a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	075a      	lsls	r2, r3, #29
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	2b07      	cmp	r3, #7
 8002632:	d103      	bne.n	800263c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	e006      	b.n	800264a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	079a      	lsls	r2, r3, #30
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	4313      	orrs	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3304      	adds	r3, #4
 8002662:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	e008      	b.n	8002680 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002674:	f043 0202 	orr.w	r2, r3, #2
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
  }
}
 8002680:	4618      	mov	r0, r3
 8002682:	371c      	adds	r7, #28
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b01      	cmp	r3, #1
 800269e:	d111      	bne.n	80026c4 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	699a      	ldr	r2, [r3, #24]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0201 	bic.w	r2, r2, #1
 80026b6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e008      	b.n	80026d6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026ca:	f043 0204 	orr.w	r2, r3, #4
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
  }
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b086      	sub	sp, #24
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d141      	bne.n	800277e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002702:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002710:	f043 0220 	orr.w	r2, r3, #32
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e038      	b.n	8002790 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002726:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d009      	beq.n	8002742 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002734:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e026      	b.n	8002790 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800274a:	0c1b      	lsrs	r3, r3, #16
 800274c:	f003 031f 	and.w	r3, r3, #31
 8002750:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	68b9      	ldr	r1, [r7, #8]
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fcb7 	bl	80030cc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2101      	movs	r1, #1
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	fa01 f202 	lsl.w	r2, r1, r2
 800276a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800276e:	2201      	movs	r2, #1
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	409a      	lsls	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	e008      	b.n	8002790 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002784:	f043 0208 	orr.w	r2, r3, #8
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
  }
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b096      	sub	sp, #88	@ 0x58
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80027a0:	4b9a      	ldr	r3, [pc, #616]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	079b      	lsls	r3, r3, #30
 80027a6:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80027a8:	4b98      	ldr	r3, [pc, #608]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	079b      	lsls	r3, r3, #30
 80027ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80027b0:	4013      	ands	r3, r2
 80027b2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ba:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80027be:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80027c8:	4013      	ands	r3, r2
 80027ca:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027d2:	f003 030f 	and.w	r3, r3, #15
 80027d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027e0:	4013      	ands	r3, r2
 80027e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027f8:	4013      	ands	r3, r2
 80027fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002802:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8002806:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002810:	4013      	ands	r3, r2
 8002812:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800281e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002826:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002828:	4013      	ands	r3, r2
 800282a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002832:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800283a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800283c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800283e:	0a1b      	lsrs	r3, r3, #8
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d010      	beq.n	800286a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800284a:	0a1b      	lsrs	r3, r3, #8
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00a      	beq.n	800286a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800285c:	651a      	str	r2, [r3, #80]	@ 0x50
 800285e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 8002860:	2200      	movs	r2, #0
 8002862:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f000 fa5f 	bl	8002d28 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800286a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800286c:	0a9b      	lsrs	r3, r3, #10
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	d01d      	beq.n	80028b2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002878:	0a9b      	lsrs	r3, r3, #10
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d017      	beq.n	80028b2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800288a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002894:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002896:	4013      	ands	r3, r2
 8002898:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80028a4:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80028aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f000 fa12 	bl	8002cd6 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80028b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00d      	beq.n	80028d4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028be:	4b54      	ldr	r3, [pc, #336]	@ (8002a10 <HAL_FDCAN_IRQHandler+0x278>)
 80028c0:	400b      	ands	r3, r1
 80028c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80028c4:	4a51      	ldr	r2, [pc, #324]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80028c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028c8:	0f9b      	lsrs	r3, r3, #30
 80028ca:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80028cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f9c0 	bl	8002c54 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80028d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00d      	beq.n	80028f6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80028e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002a10 <HAL_FDCAN_IRQHandler+0x278>)
 80028e2:	400b      	ands	r3, r1
 80028e4:	6513      	str	r3, [r2, #80]	@ 0x50
 80028e6:	4a49      	ldr	r2, [pc, #292]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80028e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028ea:	0f9b      	lsrs	r3, r3, #30
 80028ec:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80028ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f9ba 	bl	8002c6a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80028f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00d      	beq.n	8002918 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002902:	4b43      	ldr	r3, [pc, #268]	@ (8002a10 <HAL_FDCAN_IRQHandler+0x278>)
 8002904:	400b      	ands	r3, r1
 8002906:	6513      	str	r3, [r2, #80]	@ 0x50
 8002908:	4a40      	ldr	r2, [pc, #256]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 800290a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800290c:	0f9b      	lsrs	r3, r3, #30
 800290e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002910:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f9b4 	bl	8002c80 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002918:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00d      	beq.n	800293a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002924:	4b3a      	ldr	r3, [pc, #232]	@ (8002a10 <HAL_FDCAN_IRQHandler+0x278>)
 8002926:	400b      	ands	r3, r1
 8002928:	6513      	str	r3, [r2, #80]	@ 0x50
 800292a:	4a38      	ldr	r2, [pc, #224]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 800292c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800292e:	0f9b      	lsrs	r3, r3, #30
 8002930:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002932:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f9ae 	bl	8002c96 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800293a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800293c:	0adb      	lsrs	r3, r3, #11
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d010      	beq.n	8002968 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002948:	0adb      	lsrs	r3, r3, #11
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00a      	beq.n	8002968 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800295a:	651a      	str	r2, [r3, #80]	@ 0x50
 800295c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f9a2 	bl	8002cac <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8002968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800296a:	0a5b      	lsrs	r3, r3, #9
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01d      	beq.n	80029b0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002976:	0a5b      	lsrs	r3, r3, #9
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d017      	beq.n	80029b0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002988:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002994:	4013      	ands	r3, r2
 8002996:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80029a2:	4b1a      	ldr	r3, [pc, #104]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80029a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f988 	bl	8002cc0 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80029b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029b2:	0cdb      	lsrs	r3, r3, #19
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d010      	beq.n	80029de <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80029bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029be:	0cdb      	lsrs	r3, r3, #19
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00a      	beq.n	80029de <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80029d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80029d2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f987 	bl	8002cec <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80029de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e0:	0c1b      	lsrs	r3, r3, #16
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d016      	beq.n	8002a18 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80029ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d010      	beq.n	8002a18 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80029fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a00:	4b02      	ldr	r3, [pc, #8]	@ (8002a0c <HAL_FDCAN_IRQHandler+0x274>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	e004      	b.n	8002a14 <HAL_FDCAN_IRQHandler+0x27c>
 8002a0a:	bf00      	nop
 8002a0c:	4000a800 	.word	0x4000a800
 8002a10:	3fcfffff 	.word	0x3fcfffff
 8002a14:	f000 f974 	bl	8002d00 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a1a:	0c9b      	lsrs	r3, r3, #18
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d010      	beq.n	8002a46 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a26:	0c9b      	lsrs	r3, r3, #18
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00a      	beq.n	8002a46 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002a38:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a3a:	4b83      	ldr	r3, [pc, #524]	@ (8002c48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f967 	bl	8002d14 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002a46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a48:	0c5b      	lsrs	r3, r3, #17
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d015      	beq.n	8002a7e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a54:	0c5b      	lsrs	r3, r3, #17
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d00f      	beq.n	8002a7e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a66:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a68:	4b77      	ldr	r3, [pc, #476]	@ (8002c48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002a74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00d      	beq.n	8002aa0 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a8a:	4b70      	ldr	r3, [pc, #448]	@ (8002c4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8002a8c:	400b      	ands	r3, r1
 8002a8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a90:	4a6d      	ldr	r2, [pc, #436]	@ (8002c48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a94:	0f9b      	lsrs	r3, r3, #30
 8002a96:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002a98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f000 f958 	bl	8002d50 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d011      	beq.n	8002aca <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002aac:	4b67      	ldr	r3, [pc, #412]	@ (8002c4c <HAL_FDCAN_IRQHandler+0x4b4>)
 8002aae:	400b      	ands	r3, r1
 8002ab0:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ab2:	4a65      	ldr	r2, [pc, #404]	@ (8002c48 <HAL_FDCAN_IRQHandler+0x4b0>)
 8002ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ab6:	0f9b      	lsrs	r3, r3, #30
 8002ab8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a60      	ldr	r2, [pc, #384]	@ (8002c50 <HAL_FDCAN_IRQHandler+0x4b8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	f040 80ac 	bne.w	8002c2e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f000 80a4 	beq.w	8002c2e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	f003 030f 	and.w	r3, r3, #15
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002afa:	4013      	ands	r3, r2
 8002afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b08:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b12:	4013      	ands	r3, r2
 8002b14:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8002b38:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b40:	6a3a      	ldr	r2, [r7, #32]
 8002b42:	4013      	ands	r3, r2
 8002b44:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8002b50:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	69fa      	ldr	r2, [r7, #28]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b64:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8002b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d007      	beq.n	8002b84 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b7a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8002b7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8f1 	bl	8002d66 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8002b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b90:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8002b92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8f1 	bl	8002d7c <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	099b      	lsrs	r3, r3, #6
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01a      	beq.n	8002bdc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	099b      	lsrs	r3, r3, #6
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d014      	beq.n	8002bdc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb8:	0c1b      	lsrs	r3, r3, #16
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bc8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	2240      	movs	r2, #64	@ 0x40
 8002bd0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	6939      	ldr	r1, [r7, #16]
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f8db 	bl	8002d92 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8002bea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f000 f8dc 	bl	8002daa <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	6a3a      	ldr	r2, [r7, #32]
 8002bfe:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00b      	beq.n	8002c2e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	69fa      	ldr	r2, [r7, #28]
 8002c1c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 f87f 	bl	8002d3c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002c3e:	bf00      	nop
 8002c40:	3758      	adds	r7, #88	@ 0x58
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	4000a800 	.word	0x4000a800
 8002c4c:	3fcfffff 	.word	0x3fcfffff
 8002c50:	4000a000 	.word	0x4000a000

08002c54 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
 8002c9e:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
 8002cde:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002d1c:	bf00      	nop
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b085      	sub	sp, #20
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dcc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002dd6:	4ba7      	ldr	r3, [pc, #668]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	0091      	lsls	r1, r2, #2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6812      	ldr	r2, [r2, #0]
 8002de2:	430b      	orrs	r3, r1
 8002de4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002df0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	041a      	lsls	r2, r3, #16
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002e16:	4b97      	ldr	r3, [pc, #604]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	0091      	lsls	r1, r2, #2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	430b      	orrs	r3, r1
 8002e24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e30:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e38:	041a      	lsls	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	4413      	add	r3, r2
 8002e4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002e58:	4b86      	ldr	r3, [pc, #536]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	0091      	lsls	r1, r2, #2
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002e72:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	041a      	lsls	r2, r3, #16
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	4413      	add	r3, r2
 8002e96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002ea0:	4b74      	ldr	r3, [pc, #464]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	0091      	lsls	r1, r2, #2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	430b      	orrs	r3, r1
 8002eae:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002eba:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec2:	041a      	lsls	r2, r3, #16
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002ed6:	fb02 f303 	mul.w	r3, r2, r3
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	4413      	add	r3, r2
 8002ede:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002ee8:	4b62      	ldr	r3, [pc, #392]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002eea:	4013      	ands	r3, r2
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	0091      	lsls	r1, r2, #2
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002f02:	fb02 f303 	mul.w	r3, r2, r3
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	4413      	add	r3, r2
 8002f0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002f14:	4b57      	ldr	r3, [pc, #348]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002f16:	4013      	ands	r3, r2
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	0091      	lsls	r1, r2, #2
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	430b      	orrs	r3, r1
 8002f22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002f2e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f36:	041a      	lsls	r2, r3, #16
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002f56:	4b47      	ldr	r3, [pc, #284]	@ (8003074 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	0091      	lsls	r1, r2, #2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6812      	ldr	r2, [r2, #0]
 8002f62:	430b      	orrs	r3, r1
 8002f64:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f70:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f78:	041a      	lsls	r2, r3, #16
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f8c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f94:	061a      	lsls	r2, r3, #24
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fa4:	4b34      	ldr	r3, [pc, #208]	@ (8003078 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002fa6:	4413      	add	r3, r2
 8002fa8:	009a      	lsls	r2, r3, #2
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	441a      	add	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	441a      	add	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd6:	6879      	ldr	r1, [r7, #4]
 8002fd8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002fda:	fb01 f303 	mul.w	r3, r1, r3
 8002fde:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002fe0:	441a      	add	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002ff2:	fb01 f303 	mul.w	r3, r1, r3
 8002ff6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002ff8:	441a      	add	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800300a:	fb01 f303 	mul.w	r3, r1, r3
 800300e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003010:	441a      	add	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	441a      	add	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800303a:	fb01 f303 	mul.w	r3, r1, r3
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	441a      	add	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003056:	fb01 f303 	mul.w	r3, r1, r3
 800305a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800305c:	441a      	add	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306a:	4a04      	ldr	r2, [pc, #16]	@ (800307c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d915      	bls.n	800309c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003070:	e006      	b.n	8003080 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003072:	bf00      	nop
 8003074:	ffff0003 	.word	0xffff0003
 8003078:	10002b00 	.word	0x10002b00
 800307c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003086:	f043 0220 	orr.w	r2, r3, #32
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2203      	movs	r2, #3
 8003094:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e010      	b.n	80030be <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	e005      	b.n	80030b0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3304      	adds	r3, #4
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d3f3      	bcc.n	80030a4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop

080030cc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b089      	sub	sp, #36	@ 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
 80030d8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80030ea:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	e00a      	b.n	800310e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003100:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003106:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003108:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800310c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003118:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800311e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003124:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800313a:	6839      	ldr	r1, [r7, #0]
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	4413      	add	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	69fa      	ldr	r2, [r7, #28]
 800314a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	3304      	adds	r3, #4
 8003150:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	3304      	adds	r3, #4
 800315c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	e020      	b.n	80031a6 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	3303      	adds	r3, #3
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	4413      	add	r3, r2
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	3302      	adds	r3, #2
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	440b      	add	r3, r1
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800317c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	3301      	adds	r3, #1
 8003182:	6879      	ldr	r1, [r7, #4]
 8003184:	440b      	add	r3, r1
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800318a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800318c:	6879      	ldr	r1, [r7, #4]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	440a      	add	r2, r1
 8003192:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003194:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	3304      	adds	r3, #4
 800319e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	3304      	adds	r3, #4
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	4a06      	ldr	r2, [pc, #24]	@ (80031c4 <FDCAN_CopyMessageToRAM+0xf8>)
 80031ac:	5cd3      	ldrb	r3, [r2, r3]
 80031ae:	461a      	mov	r2, r3
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d3d6      	bcc.n	8003164 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80031b6:	bf00      	nop
 80031b8:	bf00      	nop
 80031ba:	3724      	adds	r7, #36	@ 0x24
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	080071a0 	.word	0x080071a0

080031c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b089      	sub	sp, #36	@ 0x24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80031d6:	4b86      	ldr	r3, [pc, #536]	@ (80033f0 <HAL_GPIO_Init+0x228>)
 80031d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80031da:	e18c      	b.n	80034f6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	2101      	movs	r1, #1
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	4013      	ands	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 817e 	beq.w	80034f0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d005      	beq.n	800320c <HAL_GPIO_Init+0x44>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d130      	bne.n	800326e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	2203      	movs	r2, #3
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003242:	2201      	movs	r2, #1
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	43db      	mvns	r3, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	4013      	ands	r3, r2
 8003250:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	091b      	lsrs	r3, r3, #4
 8003258:	f003 0201 	and.w	r2, r3, #1
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4313      	orrs	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f003 0303 	and.w	r3, r3, #3
 8003276:	2b03      	cmp	r3, #3
 8003278:	d017      	beq.n	80032aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	2203      	movs	r2, #3
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d123      	bne.n	80032fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	08da      	lsrs	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	3208      	adds	r2, #8
 80032be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	220f      	movs	r2, #15
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	691a      	ldr	r2, [r3, #16]
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	08da      	lsrs	r2, r3, #3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3208      	adds	r2, #8
 80032f8:	69b9      	ldr	r1, [r7, #24]
 80032fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	2203      	movs	r2, #3
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	43db      	mvns	r3, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4013      	ands	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f003 0203 	and.w	r2, r3, #3
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 80d8 	beq.w	80034f0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003340:	4b2c      	ldr	r3, [pc, #176]	@ (80033f4 <HAL_GPIO_Init+0x22c>)
 8003342:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003346:	4a2b      	ldr	r2, [pc, #172]	@ (80033f4 <HAL_GPIO_Init+0x22c>)
 8003348:	f043 0302 	orr.w	r3, r3, #2
 800334c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003350:	4b28      	ldr	r3, [pc, #160]	@ (80033f4 <HAL_GPIO_Init+0x22c>)
 8003352:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800335e:	4a26      	ldr	r2, [pc, #152]	@ (80033f8 <HAL_GPIO_Init+0x230>)
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	089b      	lsrs	r3, r3, #2
 8003364:	3302      	adds	r3, #2
 8003366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	220f      	movs	r2, #15
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a1d      	ldr	r2, [pc, #116]	@ (80033fc <HAL_GPIO_Init+0x234>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d04a      	beq.n	8003420 <HAL_GPIO_Init+0x258>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a1c      	ldr	r2, [pc, #112]	@ (8003400 <HAL_GPIO_Init+0x238>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d02b      	beq.n	80033ea <HAL_GPIO_Init+0x222>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_GPIO_Init+0x23c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d025      	beq.n	80033e6 <HAL_GPIO_Init+0x21e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a1a      	ldr	r2, [pc, #104]	@ (8003408 <HAL_GPIO_Init+0x240>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01f      	beq.n	80033e2 <HAL_GPIO_Init+0x21a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a19      	ldr	r2, [pc, #100]	@ (800340c <HAL_GPIO_Init+0x244>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d019      	beq.n	80033de <HAL_GPIO_Init+0x216>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a18      	ldr	r2, [pc, #96]	@ (8003410 <HAL_GPIO_Init+0x248>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d013      	beq.n	80033da <HAL_GPIO_Init+0x212>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a17      	ldr	r2, [pc, #92]	@ (8003414 <HAL_GPIO_Init+0x24c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d00d      	beq.n	80033d6 <HAL_GPIO_Init+0x20e>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a16      	ldr	r2, [pc, #88]	@ (8003418 <HAL_GPIO_Init+0x250>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d007      	beq.n	80033d2 <HAL_GPIO_Init+0x20a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a15      	ldr	r2, [pc, #84]	@ (800341c <HAL_GPIO_Init+0x254>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d101      	bne.n	80033ce <HAL_GPIO_Init+0x206>
 80033ca:	2309      	movs	r3, #9
 80033cc:	e029      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033ce:	230a      	movs	r3, #10
 80033d0:	e027      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033d2:	2307      	movs	r3, #7
 80033d4:	e025      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033d6:	2306      	movs	r3, #6
 80033d8:	e023      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033da:	2305      	movs	r3, #5
 80033dc:	e021      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033de:	2304      	movs	r3, #4
 80033e0:	e01f      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e01d      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e01b      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e019      	b.n	8003422 <HAL_GPIO_Init+0x25a>
 80033ee:	bf00      	nop
 80033f0:	58000080 	.word	0x58000080
 80033f4:	58024400 	.word	0x58024400
 80033f8:	58000400 	.word	0x58000400
 80033fc:	58020000 	.word	0x58020000
 8003400:	58020400 	.word	0x58020400
 8003404:	58020800 	.word	0x58020800
 8003408:	58020c00 	.word	0x58020c00
 800340c:	58021000 	.word	0x58021000
 8003410:	58021400 	.word	0x58021400
 8003414:	58021800 	.word	0x58021800
 8003418:	58021c00 	.word	0x58021c00
 800341c:	58022400 	.word	0x58022400
 8003420:	2300      	movs	r3, #0
 8003422:	69fa      	ldr	r2, [r7, #28]
 8003424:	f002 0203 	and.w	r2, r2, #3
 8003428:	0092      	lsls	r2, r2, #2
 800342a:	4093      	lsls	r3, r2
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003432:	4938      	ldr	r1, [pc, #224]	@ (8003514 <HAL_GPIO_Init+0x34c>)
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	089b      	lsrs	r3, r3, #2
 8003438:	3302      	adds	r3, #2
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	43db      	mvns	r3, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4013      	ands	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003466:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800346e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003494:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d003      	beq.n	80034c0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	43db      	mvns	r3, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	4013      	ands	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80034e2:	69ba      	ldr	r2, [r7, #24]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	3301      	adds	r3, #1
 80034f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	f47f ae6b 	bne.w	80031dc <HAL_GPIO_Init+0x14>
  }
}
 8003506:	bf00      	nop
 8003508:	bf00      	nop
 800350a:	3724      	adds	r7, #36	@ 0x24
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr
 8003514:	58000400 	.word	0x58000400

08003518 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003520:	4b19      	ldr	r3, [pc, #100]	@ (8003588 <HAL_PWREx_ConfigSupply+0x70>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b04      	cmp	r3, #4
 800352a:	d00a      	beq.n	8003542 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800352c:	4b16      	ldr	r3, [pc, #88]	@ (8003588 <HAL_PWREx_ConfigSupply+0x70>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	429a      	cmp	r2, r3
 8003538:	d001      	beq.n	800353e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e01f      	b.n	800357e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	e01d      	b.n	800357e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003542:	4b11      	ldr	r3, [pc, #68]	@ (8003588 <HAL_PWREx_ConfigSupply+0x70>)
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f023 0207 	bic.w	r2, r3, #7
 800354a:	490f      	ldr	r1, [pc, #60]	@ (8003588 <HAL_PWREx_ConfigSupply+0x70>)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4313      	orrs	r3, r2
 8003550:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003552:	f7fe fa6d 	bl	8001a30 <HAL_GetTick>
 8003556:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003558:	e009      	b.n	800356e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800355a:	f7fe fa69 	bl	8001a30 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003568:	d901      	bls.n	800356e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e007      	b.n	800357e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_PWREx_ConfigSupply+0x70>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800357a:	d1ee      	bne.n	800355a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	58024800 	.word	0x58024800

0800358c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b08c      	sub	sp, #48	@ 0x30
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e3c8      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 8087 	beq.w	80036ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035ac:	4b88      	ldr	r3, [pc, #544]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80035b6:	4b86      	ldr	r3, [pc, #536]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80035bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035be:	2b10      	cmp	r3, #16
 80035c0:	d007      	beq.n	80035d2 <HAL_RCC_OscConfig+0x46>
 80035c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c4:	2b18      	cmp	r3, #24
 80035c6:	d110      	bne.n	80035ea <HAL_RCC_OscConfig+0x5e>
 80035c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d10b      	bne.n	80035ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d2:	4b7f      	ldr	r3, [pc, #508]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d06c      	beq.n	80036b8 <HAL_RCC_OscConfig+0x12c>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d168      	bne.n	80036b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e3a2      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f2:	d106      	bne.n	8003602 <HAL_RCC_OscConfig+0x76>
 80035f4:	4b76      	ldr	r3, [pc, #472]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a75      	ldr	r2, [pc, #468]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80035fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035fe:	6013      	str	r3, [r2, #0]
 8003600:	e02e      	b.n	8003660 <HAL_RCC_OscConfig+0xd4>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10c      	bne.n	8003624 <HAL_RCC_OscConfig+0x98>
 800360a:	4b71      	ldr	r3, [pc, #452]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a70      	ldr	r2, [pc, #448]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003610:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003614:	6013      	str	r3, [r2, #0]
 8003616:	4b6e      	ldr	r3, [pc, #440]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a6d      	ldr	r2, [pc, #436]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800361c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	e01d      	b.n	8003660 <HAL_RCC_OscConfig+0xd4>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800362c:	d10c      	bne.n	8003648 <HAL_RCC_OscConfig+0xbc>
 800362e:	4b68      	ldr	r3, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a67      	ldr	r2, [pc, #412]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	4b65      	ldr	r3, [pc, #404]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a64      	ldr	r2, [pc, #400]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	e00b      	b.n	8003660 <HAL_RCC_OscConfig+0xd4>
 8003648:	4b61      	ldr	r3, [pc, #388]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a60      	ldr	r2, [pc, #384]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800364e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	4b5e      	ldr	r3, [pc, #376]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a5d      	ldr	r2, [pc, #372]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800365a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800365e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d013      	beq.n	8003690 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003668:	f7fe f9e2 	bl	8001a30 <HAL_GetTick>
 800366c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003670:	f7fe f9de 	bl	8001a30 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	@ 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e356      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003682:	4b53      	ldr	r3, [pc, #332]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0xe4>
 800368e:	e014      	b.n	80036ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003690:	f7fe f9ce 	bl	8001a30 <HAL_GetTick>
 8003694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003698:	f7fe f9ca 	bl	8001a30 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b64      	cmp	r3, #100	@ 0x64
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e342      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80036aa:	4b49      	ldr	r3, [pc, #292]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0x10c>
 80036b6:	e000      	b.n	80036ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 808c 	beq.w	80037e0 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c8:	4b41      	ldr	r3, [pc, #260]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036d2:	4b3f      	ldr	r3, [pc, #252]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80036d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80036d8:	6a3b      	ldr	r3, [r7, #32]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <HAL_RCC_OscConfig+0x162>
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	2b18      	cmp	r3, #24
 80036e2:	d137      	bne.n	8003754 <HAL_RCC_OscConfig+0x1c8>
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d132      	bne.n	8003754 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036ee:	4b38      	ldr	r3, [pc, #224]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0304 	and.w	r3, r3, #4
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x17a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e314      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003706:	4b32      	ldr	r3, [pc, #200]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 0219 	bic.w	r2, r3, #25
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	492f      	ldr	r1, [pc, #188]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003714:	4313      	orrs	r3, r2
 8003716:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003718:	f7fe f98a 	bl	8001a30 <HAL_GetTick>
 800371c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003720:	f7fe f986 	bl	8001a30 <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e2fe      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003732:	4b27      	ldr	r3, [pc, #156]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373e:	4b24      	ldr	r3, [pc, #144]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	061b      	lsls	r3, r3, #24
 800374c:	4920      	ldr	r1, [pc, #128]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800374e:	4313      	orrs	r3, r2
 8003750:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003752:	e045      	b.n	80037e0 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d026      	beq.n	80037aa <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800375c:	4b1c      	ldr	r3, [pc, #112]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f023 0219 	bic.w	r2, r3, #25
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4919      	ldr	r1, [pc, #100]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800376a:	4313      	orrs	r3, r2
 800376c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376e:	f7fe f95f 	bl	8001a30 <HAL_GetTick>
 8003772:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003776:	f7fe f95b 	bl	8001a30 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e2d3      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003788:	4b11      	ldr	r3, [pc, #68]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003794:	4b0e      	ldr	r3, [pc, #56]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	061b      	lsls	r3, r3, #24
 80037a2:	490b      	ldr	r1, [pc, #44]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	604b      	str	r3, [r1, #4]
 80037a8:	e01a      	b.n	80037e0 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037aa:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a08      	ldr	r2, [pc, #32]	@ (80037d0 <HAL_RCC_OscConfig+0x244>)
 80037b0:	f023 0301 	bic.w	r3, r3, #1
 80037b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b6:	f7fe f93b 	bl	8001a30 <HAL_GetTick>
 80037ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037bc:	e00a      	b.n	80037d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037be:	f7fe f937 	bl	8001a30 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d903      	bls.n	80037d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e2af      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
 80037d0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80037d4:	4b96      	ldr	r3, [pc, #600]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1ee      	bne.n	80037be <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d06a      	beq.n	80038c2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ec:	4b90      	ldr	r3, [pc, #576]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037f4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80037f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fa:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2b08      	cmp	r3, #8
 8003800:	d007      	beq.n	8003812 <HAL_RCC_OscConfig+0x286>
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	2b18      	cmp	r3, #24
 8003806:	d11b      	bne.n	8003840 <HAL_RCC_OscConfig+0x2b4>
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003812:	4b87      	ldr	r3, [pc, #540]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x29e>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	2b80      	cmp	r3, #128	@ 0x80
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e282      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800382a:	4b81      	ldr	r3, [pc, #516]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	061b      	lsls	r3, r3, #24
 8003838:	497d      	ldr	r1, [pc, #500]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800383a:	4313      	orrs	r3, r2
 800383c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800383e:	e040      	b.n	80038c2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d023      	beq.n	8003890 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003848:	4b79      	ldr	r3, [pc, #484]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a78      	ldr	r2, [pc, #480]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800384e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003854:	f7fe f8ec 	bl	8001a30 <HAL_GetTick>
 8003858:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800385c:	f7fe f8e8 	bl	8001a30 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e260      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800386e:	4b70      	ldr	r3, [pc, #448]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800387a:	4b6d      	ldr	r3, [pc, #436]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	061b      	lsls	r3, r3, #24
 8003888:	4969      	ldr	r1, [pc, #420]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800388a:	4313      	orrs	r3, r2
 800388c:	60cb      	str	r3, [r1, #12]
 800388e:	e018      	b.n	80038c2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003890:	4b67      	ldr	r3, [pc, #412]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a66      	ldr	r2, [pc, #408]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003896:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800389a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7fe f8c8 	bl	8001a30 <HAL_GetTick>
 80038a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80038a4:	f7fe f8c4 	bl	8001a30 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e23c      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80038b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d036      	beq.n	800393c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d019      	beq.n	800390a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d6:	4b56      	ldr	r3, [pc, #344]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80038d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038da:	4a55      	ldr	r2, [pc, #340]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e2:	f7fe f8a5 	bl	8001a30 <HAL_GetTick>
 80038e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038ea:	f7fe f8a1 	bl	8001a30 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e219      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80038fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x35e>
 8003908:	e018      	b.n	800393c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390a:	4b49      	ldr	r3, [pc, #292]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800390c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800390e:	4a48      	ldr	r2, [pc, #288]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003916:	f7fe f88b 	bl	8001a30 <HAL_GetTick>
 800391a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391e:	f7fe f887 	bl	8001a30 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e1ff      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003930:	4b3f      	ldr	r3, [pc, #252]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d1f0      	bne.n	800391e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	d036      	beq.n	80039b6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d019      	beq.n	8003984 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003950:	4b37      	ldr	r3, [pc, #220]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a36      	ldr	r2, [pc, #216]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003956:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800395a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800395c:	f7fe f868 	bl	8001a30 <HAL_GetTick>
 8003960:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003964:	f7fe f864 	bl	8001a30 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e1dc      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003976:	4b2e      	ldr	r3, [pc, #184]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0f0      	beq.n	8003964 <HAL_RCC_OscConfig+0x3d8>
 8003982:	e018      	b.n	80039b6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003984:	4b2a      	ldr	r3, [pc, #168]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a29      	ldr	r2, [pc, #164]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 800398a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800398e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003990:	f7fe f84e 	bl	8001a30 <HAL_GetTick>
 8003994:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003996:	e008      	b.n	80039aa <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003998:	f7fe f84a 	bl	8001a30 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e1c2      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039aa:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1f0      	bne.n	8003998 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0304 	and.w	r3, r3, #4
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 8086 	beq.w	8003ad0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80039c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a34 <HAL_RCC_OscConfig+0x4a8>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1a      	ldr	r2, [pc, #104]	@ (8003a34 <HAL_RCC_OscConfig+0x4a8>)
 80039ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039d0:	f7fe f82e 	bl	8001a30 <HAL_GetTick>
 80039d4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d8:	f7fe f82a 	bl	8001a30 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b64      	cmp	r3, #100	@ 0x64
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e1a2      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <HAL_RCC_OscConfig+0x4a8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d106      	bne.n	8003a0c <HAL_RCC_OscConfig+0x480>
 80039fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a0b      	ldr	r2, [pc, #44]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0a:	e032      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e6>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d111      	bne.n	8003a38 <HAL_RCC_OscConfig+0x4ac>
 8003a14:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a18:	4a05      	ldr	r2, [pc, #20]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a1a:	f023 0301 	bic.w	r3, r3, #1
 8003a1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a20:	4b03      	ldr	r3, [pc, #12]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a24:	4a02      	ldr	r2, [pc, #8]	@ (8003a30 <HAL_RCC_OscConfig+0x4a4>)
 8003a26:	f023 0304 	bic.w	r3, r3, #4
 8003a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2c:	e021      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e6>
 8003a2e:	bf00      	nop
 8003a30:	58024400 	.word	0x58024400
 8003a34:	58024800 	.word	0x58024800
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b05      	cmp	r3, #5
 8003a3e:	d10c      	bne.n	8003a5a <HAL_RCC_OscConfig+0x4ce>
 8003a40:	4b83      	ldr	r3, [pc, #524]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a44:	4a82      	ldr	r2, [pc, #520]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a46:	f043 0304 	orr.w	r3, r3, #4
 8003a4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a4c:	4b80      	ldr	r3, [pc, #512]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	4a7f      	ldr	r2, [pc, #508]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a52:	f043 0301 	orr.w	r3, r3, #1
 8003a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a58:	e00b      	b.n	8003a72 <HAL_RCC_OscConfig+0x4e6>
 8003a5a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a60:	f023 0301 	bic.w	r3, r3, #1
 8003a64:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a66:	4b7a      	ldr	r3, [pc, #488]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6a:	4a79      	ldr	r2, [pc, #484]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a6c:	f023 0304 	bic.w	r3, r3, #4
 8003a70:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d015      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7a:	f7fd ffd9 	bl	8001a30 <HAL_GetTick>
 8003a7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a80:	e00a      	b.n	8003a98 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a82:	f7fd ffd5 	bl	8001a30 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d901      	bls.n	8003a98 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e14b      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a98:	4b6d      	ldr	r3, [pc, #436]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0ee      	beq.n	8003a82 <HAL_RCC_OscConfig+0x4f6>
 8003aa4:	e014      	b.n	8003ad0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa6:	f7fd ffc3 	bl	8001a30 <HAL_GetTick>
 8003aaa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003aac:	e00a      	b.n	8003ac4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aae:	f7fd ffbf 	bl	8001a30 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e135      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ac4:	4b62      	ldr	r3, [pc, #392]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1ee      	bne.n	8003aae <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 812a 	beq.w	8003d2e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003ada:	4b5d      	ldr	r3, [pc, #372]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ae2:	2b18      	cmp	r3, #24
 8003ae4:	f000 80ba 	beq.w	8003c5c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	f040 8095 	bne.w	8003c1c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003af2:	4b57      	ldr	r3, [pc, #348]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a56      	ldr	r2, [pc, #344]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003af8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003afe:	f7fd ff97 	bl	8001a30 <HAL_GetTick>
 8003b02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b06:	f7fd ff93 	bl	8001a30 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e10b      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003b18:	4b4d      	ldr	r3, [pc, #308]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1f0      	bne.n	8003b06 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b24:	4b4a      	ldr	r3, [pc, #296]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b28:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <HAL_RCC_OscConfig+0x6c8>)
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003b34:	0112      	lsls	r2, r2, #4
 8003b36:	430a      	orrs	r2, r1
 8003b38:	4945      	ldr	r1, [pc, #276]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	628b      	str	r3, [r1, #40]	@ 0x28
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	3b01      	subs	r3, #1
 8003b44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	025b      	lsls	r3, r3, #9
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	041b      	lsls	r3, r3, #16
 8003b5c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b66:	3b01      	subs	r3, #1
 8003b68:	061b      	lsls	r3, r3, #24
 8003b6a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b6e:	4938      	ldr	r1, [pc, #224]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b74:	4b36      	ldr	r3, [pc, #216]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b78:	4a35      	ldr	r2, [pc, #212]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b7a:	f023 0301 	bic.w	r3, r3, #1
 8003b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b80:	4b33      	ldr	r3, [pc, #204]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b84:	4b34      	ldr	r3, [pc, #208]	@ (8003c58 <HAL_RCC_OscConfig+0x6cc>)
 8003b86:	4013      	ands	r3, r2
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b8c:	00d2      	lsls	r2, r2, #3
 8003b8e:	4930      	ldr	r1, [pc, #192]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b94:	4b2e      	ldr	r3, [pc, #184]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	f023 020c 	bic.w	r2, r3, #12
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	492b      	ldr	r1, [pc, #172]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003baa:	f023 0202 	bic.w	r2, r3, #2
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	4927      	ldr	r1, [pc, #156]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003bb8:	4b25      	ldr	r3, [pc, #148]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	4a24      	ldr	r2, [pc, #144]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc4:	4b22      	ldr	r3, [pc, #136]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc8:	4a21      	ldr	r2, [pc, #132]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003bd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003be8:	4b19      	ldr	r3, [pc, #100]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a18      	ldr	r2, [pc, #96]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003bee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf4:	f7fd ff1c 	bl	8001a30 <HAL_GetTick>
 8003bf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bfa:	e008      	b.n	8003c0e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bfc:	f7fd ff18 	bl	8001a30 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e090      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003c0e:	4b10      	ldr	r3, [pc, #64]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d0f0      	beq.n	8003bfc <HAL_RCC_OscConfig+0x670>
 8003c1a:	e088      	b.n	8003d2e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a0b      	ldr	r2, [pc, #44]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003c22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c28:	f7fd ff02 	bl	8001a30 <HAL_GetTick>
 8003c2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c30:	f7fd fefe 	bl	8001a30 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e076      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c42:	4b03      	ldr	r3, [pc, #12]	@ (8003c50 <HAL_RCC_OscConfig+0x6c4>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0x6a4>
 8003c4e:	e06e      	b.n	8003d2e <HAL_RCC_OscConfig+0x7a2>
 8003c50:	58024400 	.word	0x58024400
 8003c54:	fffffc0c 	.word	0xfffffc0c
 8003c58:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c5c:	4b36      	ldr	r3, [pc, #216]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c62:	4b35      	ldr	r3, [pc, #212]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c66:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d031      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f003 0203 	and.w	r2, r3, #3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d12a      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	091b      	lsrs	r3, r3, #4
 8003c82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d122      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c98:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d11a      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	0a5b      	lsrs	r3, r3, #9
 8003ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003caa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d111      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	0c1b      	lsrs	r3, r3, #16
 8003cb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cbc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d108      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	0e1b      	lsrs	r3, r3, #24
 8003cc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cce:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d001      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e02b      	b.n	8003d30 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003cd8:	4b17      	ldr	r3, [pc, #92]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cdc:	08db      	lsrs	r3, r3, #3
 8003cde:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ce2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d01f      	beq.n	8003d2e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003cee:	4b12      	ldr	r3, [pc, #72]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf2:	4a11      	ldr	r2, [pc, #68]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003cf4:	f023 0301 	bic.w	r3, r3, #1
 8003cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cfa:	f7fd fe99 	bl	8001a30 <HAL_GetTick>
 8003cfe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003d00:	bf00      	nop
 8003d02:	f7fd fe95 	bl	8001a30 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d0f9      	beq.n	8003d02 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d12:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <HAL_RCC_OscConfig+0x7b0>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003d1a:	00d2      	lsls	r2, r2, #3
 8003d1c:	4906      	ldr	r1, [pc, #24]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003d22:	4b05      	ldr	r3, [pc, #20]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d26:	4a04      	ldr	r2, [pc, #16]	@ (8003d38 <HAL_RCC_OscConfig+0x7ac>)
 8003d28:	f043 0301 	orr.w	r3, r3, #1
 8003d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3730      	adds	r7, #48	@ 0x30
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	58024400 	.word	0x58024400
 8003d3c:	ffff0007 	.word	0xffff0007

08003d40 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e19c      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d54:	4b8a      	ldr	r3, [pc, #552]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 030f 	and.w	r3, r3, #15
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d910      	bls.n	8003d84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d62:	4b87      	ldr	r3, [pc, #540]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f023 020f 	bic.w	r2, r3, #15
 8003d6a:	4985      	ldr	r1, [pc, #532]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d72:	4b83      	ldr	r3, [pc, #524]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d001      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e184      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d010      	beq.n	8003db2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	4b7b      	ldr	r3, [pc, #492]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d908      	bls.n	8003db2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003da0:	4b78      	ldr	r3, [pc, #480]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	4975      	ldr	r1, [pc, #468]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d010      	beq.n	8003de0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695a      	ldr	r2, [r3, #20]
 8003dc2:	4b70      	ldr	r3, [pc, #448]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d908      	bls.n	8003de0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003dce:	4b6d      	ldr	r3, [pc, #436]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	496a      	ldr	r1, [pc, #424]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d010      	beq.n	8003e0e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699a      	ldr	r2, [r3, #24]
 8003df0:	4b64      	ldr	r3, [pc, #400]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d908      	bls.n	8003e0e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003dfc:	4b61      	ldr	r3, [pc, #388]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003dfe:	69db      	ldr	r3, [r3, #28]
 8003e00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	495e      	ldr	r1, [pc, #376]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d010      	beq.n	8003e3c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69da      	ldr	r2, [r3, #28]
 8003e1e:	4b59      	ldr	r3, [pc, #356]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d908      	bls.n	8003e3c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e2a:	4b56      	ldr	r3, [pc, #344]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	4953      	ldr	r1, [pc, #332]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d010      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68da      	ldr	r2, [r3, #12]
 8003e4c:	4b4d      	ldr	r3, [pc, #308]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d908      	bls.n	8003e6a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e58:	4b4a      	ldr	r3, [pc, #296]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f023 020f 	bic.w	r2, r3, #15
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4947      	ldr	r1, [pc, #284]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d055      	beq.n	8003f22 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e76:	4b43      	ldr	r3, [pc, #268]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	4940      	ldr	r1, [pc, #256]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d107      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e90:	4b3c      	ldr	r3, [pc, #240]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d121      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0f6      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d107      	bne.n	8003eb8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ea8:	4b36      	ldr	r3, [pc, #216]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d115      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0ea      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d107      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ec0:	4b30      	ldr	r3, [pc, #192]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d109      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0de      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ed0:	4b2c      	ldr	r3, [pc, #176]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d101      	bne.n	8003ee0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e0d6      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ee0:	4b28      	ldr	r3, [pc, #160]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f023 0207 	bic.w	r2, r3, #7
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4925      	ldr	r1, [pc, #148]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef2:	f7fd fd9d 	bl	8001a30 <HAL_GetTick>
 8003ef6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef8:	e00a      	b.n	8003f10 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003efa:	f7fd fd99 	bl	8001a30 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e0be      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f10:	4b1c      	ldr	r3, [pc, #112]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	00db      	lsls	r3, r3, #3
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d1eb      	bne.n	8003efa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d010      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	4b14      	ldr	r3, [pc, #80]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d208      	bcs.n	8003f50 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f3e:	4b11      	ldr	r3, [pc, #68]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	f023 020f 	bic.w	r2, r3, #15
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	490e      	ldr	r1, [pc, #56]	@ (8003f84 <HAL_RCC_ClockConfig+0x244>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f50:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 030f 	and.w	r3, r3, #15
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d214      	bcs.n	8003f88 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5e:	4b08      	ldr	r3, [pc, #32]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f023 020f 	bic.w	r2, r3, #15
 8003f66:	4906      	ldr	r1, [pc, #24]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6e:	4b04      	ldr	r3, [pc, #16]	@ (8003f80 <HAL_RCC_ClockConfig+0x240>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e086      	b.n	800408e <HAL_RCC_ClockConfig+0x34e>
 8003f80:	52002000 	.word	0x52002000
 8003f84:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d010      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691a      	ldr	r2, [r3, #16]
 8003f98:	4b3f      	ldr	r3, [pc, #252]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d208      	bcs.n	8003fb6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	4939      	ldr	r1, [pc, #228]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0308 	and.w	r3, r3, #8
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d010      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	695a      	ldr	r2, [r3, #20]
 8003fc6:	4b34      	ldr	r3, [pc, #208]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d208      	bcs.n	8003fe4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003fd2:	4b31      	ldr	r3, [pc, #196]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003fd4:	69db      	ldr	r3, [r3, #28]
 8003fd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	492e      	ldr	r1, [pc, #184]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0310 	and.w	r3, r3, #16
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d010      	beq.n	8004012 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699a      	ldr	r2, [r3, #24]
 8003ff4:	4b28      	ldr	r3, [pc, #160]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8003ff6:	69db      	ldr	r3, [r3, #28]
 8003ff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d208      	bcs.n	8004012 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004000:	4b25      	ldr	r3, [pc, #148]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	4922      	ldr	r1, [pc, #136]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 800400e:	4313      	orrs	r3, r2
 8004010:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b00      	cmp	r3, #0
 800401c:	d010      	beq.n	8004040 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69da      	ldr	r2, [r3, #28]
 8004022:	4b1d      	ldr	r3, [pc, #116]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800402a:	429a      	cmp	r2, r3
 800402c:	d208      	bcs.n	8004040 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800402e:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	4917      	ldr	r1, [pc, #92]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 800403c:	4313      	orrs	r3, r2
 800403e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004040:	f000 f834 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 8004044:	4602      	mov	r2, r0
 8004046:	4b14      	ldr	r3, [pc, #80]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	0a1b      	lsrs	r3, r3, #8
 800404c:	f003 030f 	and.w	r3, r3, #15
 8004050:	4912      	ldr	r1, [pc, #72]	@ (800409c <HAL_RCC_ClockConfig+0x35c>)
 8004052:	5ccb      	ldrb	r3, [r1, r3]
 8004054:	f003 031f 	and.w	r3, r3, #31
 8004058:	fa22 f303 	lsr.w	r3, r2, r3
 800405c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800405e:	4b0e      	ldr	r3, [pc, #56]	@ (8004098 <HAL_RCC_ClockConfig+0x358>)
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	4a0d      	ldr	r2, [pc, #52]	@ (800409c <HAL_RCC_ClockConfig+0x35c>)
 8004068:	5cd3      	ldrb	r3, [r2, r3]
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
 8004074:	4a0a      	ldr	r2, [pc, #40]	@ (80040a0 <HAL_RCC_ClockConfig+0x360>)
 8004076:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004078:	4a0a      	ldr	r2, [pc, #40]	@ (80040a4 <HAL_RCC_ClockConfig+0x364>)
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800407e:	4b0a      	ldr	r3, [pc, #40]	@ (80040a8 <HAL_RCC_ClockConfig+0x368>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f7fd fc8a 	bl	800199c <HAL_InitTick>
 8004088:	4603      	mov	r3, r0
 800408a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800408c:	7bfb      	ldrb	r3, [r7, #15]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3718      	adds	r7, #24
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	58024400 	.word	0x58024400
 800409c:	08007190 	.word	0x08007190
 80040a0:	24000004 	.word	0x24000004
 80040a4:	24000000 	.word	0x24000000
 80040a8:	24000008 	.word	0x24000008

080040ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b089      	sub	sp, #36	@ 0x24
 80040b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040b2:	4bb3      	ldr	r3, [pc, #716]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040ba:	2b18      	cmp	r3, #24
 80040bc:	f200 8155 	bhi.w	800436a <HAL_RCC_GetSysClockFreq+0x2be>
 80040c0:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	0800412d 	.word	0x0800412d
 80040cc:	0800436b 	.word	0x0800436b
 80040d0:	0800436b 	.word	0x0800436b
 80040d4:	0800436b 	.word	0x0800436b
 80040d8:	0800436b 	.word	0x0800436b
 80040dc:	0800436b 	.word	0x0800436b
 80040e0:	0800436b 	.word	0x0800436b
 80040e4:	0800436b 	.word	0x0800436b
 80040e8:	08004153 	.word	0x08004153
 80040ec:	0800436b 	.word	0x0800436b
 80040f0:	0800436b 	.word	0x0800436b
 80040f4:	0800436b 	.word	0x0800436b
 80040f8:	0800436b 	.word	0x0800436b
 80040fc:	0800436b 	.word	0x0800436b
 8004100:	0800436b 	.word	0x0800436b
 8004104:	0800436b 	.word	0x0800436b
 8004108:	08004159 	.word	0x08004159
 800410c:	0800436b 	.word	0x0800436b
 8004110:	0800436b 	.word	0x0800436b
 8004114:	0800436b 	.word	0x0800436b
 8004118:	0800436b 	.word	0x0800436b
 800411c:	0800436b 	.word	0x0800436b
 8004120:	0800436b 	.word	0x0800436b
 8004124:	0800436b 	.word	0x0800436b
 8004128:	0800415f 	.word	0x0800415f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800412c:	4b94      	ldr	r3, [pc, #592]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0320 	and.w	r3, r3, #32
 8004134:	2b00      	cmp	r3, #0
 8004136:	d009      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004138:	4b91      	ldr	r3, [pc, #580]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	08db      	lsrs	r3, r3, #3
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	4a90      	ldr	r2, [pc, #576]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
 8004148:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800414a:	e111      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800414c:	4b8d      	ldr	r3, [pc, #564]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800414e:	61bb      	str	r3, [r7, #24]
      break;
 8004150:	e10e      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004152:	4b8d      	ldr	r3, [pc, #564]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004154:	61bb      	str	r3, [r7, #24]
      break;
 8004156:	e10b      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004158:	4b8c      	ldr	r3, [pc, #560]	@ (800438c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800415a:	61bb      	str	r3, [r7, #24]
      break;
 800415c:	e108      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800415e:	4b88      	ldr	r3, [pc, #544]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004168:	4b85      	ldr	r3, [pc, #532]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	091b      	lsrs	r3, r3, #4
 800416e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004172:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004174:	4b82      	ldr	r3, [pc, #520]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800417e:	4b80      	ldr	r3, [pc, #512]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004182:	08db      	lsrs	r3, r3, #3
 8004184:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	fb02 f303 	mul.w	r3, r2, r3
 800418e:	ee07 3a90 	vmov	s15, r3
 8004192:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004196:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 80e1 	beq.w	8004364 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	f000 8083 	beq.w	80042b0 <HAL_RCC_GetSysClockFreq+0x204>
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	f200 80a1 	bhi.w	80042f4 <HAL_RCC_GetSysClockFreq+0x248>
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_RCC_GetSysClockFreq+0x114>
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d056      	beq.n	800426c <HAL_RCC_GetSysClockFreq+0x1c0>
 80041be:	e099      	b.n	80042f4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041c0:	4b6f      	ldr	r3, [pc, #444]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0320 	and.w	r3, r3, #32
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d02d      	beq.n	8004228 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	4a6b      	ldr	r2, [pc, #428]	@ (8004384 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80041d8:	fa22 f303 	lsr.w	r3, r2, r3
 80041dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	ee07 3a90 	vmov	s15, r3
 80041e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	ee07 3a90 	vmov	s15, r3
 80041ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041f6:	4b62      	ldr	r3, [pc, #392]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041fe:	ee07 3a90 	vmov	s15, r3
 8004202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004206:	ed97 6a02 	vldr	s12, [r7, #8]
 800420a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004390 <HAL_RCC_GetSysClockFreq+0x2e4>
 800420e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800421a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800421e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004222:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004226:	e087      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	ee07 3a90 	vmov	s15, r3
 800422e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004232:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004394 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800423a:	4b51      	ldr	r3, [pc, #324]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800423c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004242:	ee07 3a90 	vmov	s15, r3
 8004246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800424a:	ed97 6a02 	vldr	s12, [r7, #8]
 800424e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004390 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800425a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800425e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800426a:	e065      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	ee07 3a90 	vmov	s15, r3
 8004272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004276:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004398 <HAL_RCC_GetSysClockFreq+0x2ec>
 800427a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800427e:	4b40      	ldr	r3, [pc, #256]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004286:	ee07 3a90 	vmov	s15, r3
 800428a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800428e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004292:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004390 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800429a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800429e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042ae:	e043      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	ee07 3a90 	vmov	s15, r3
 80042b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800439c <HAL_RCC_GetSysClockFreq+0x2f0>
 80042be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ca:	ee07 3a90 	vmov	s15, r3
 80042ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80042d6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004390 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042f2:	e021      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	ee07 3a90 	vmov	s15, r3
 80042fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042fe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004398 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004306:	4b1e      	ldr	r3, [pc, #120]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800430e:	ee07 3a90 	vmov	s15, r3
 8004312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004316:	ed97 6a02 	vldr	s12, [r7, #8]
 800431a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004390 <HAL_RCC_GetSysClockFreq+0x2e4>
 800431e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800432a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800432e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004332:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004336:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004338:	4b11      	ldr	r3, [pc, #68]	@ (8004380 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800433a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433c:	0a5b      	lsrs	r3, r3, #9
 800433e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004342:	3301      	adds	r3, #1
 8004344:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	ee07 3a90 	vmov	s15, r3
 800434c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004350:	edd7 6a07 	vldr	s13, [r7, #28]
 8004354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004358:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800435c:	ee17 3a90 	vmov	r3, s15
 8004360:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004362:	e005      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	61bb      	str	r3, [r7, #24]
      break;
 8004368:	e002      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800436a:	4b07      	ldr	r3, [pc, #28]	@ (8004388 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800436c:	61bb      	str	r3, [r7, #24]
      break;
 800436e:	bf00      	nop
  }

  return sysclockfreq;
 8004370:	69bb      	ldr	r3, [r7, #24]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3724      	adds	r7, #36	@ 0x24
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	58024400 	.word	0x58024400
 8004384:	03d09000 	.word	0x03d09000
 8004388:	003d0900 	.word	0x003d0900
 800438c:	01312d00 	.word	0x01312d00
 8004390:	46000000 	.word	0x46000000
 8004394:	4c742400 	.word	0x4c742400
 8004398:	4a742400 	.word	0x4a742400
 800439c:	4b989680 	.word	0x4b989680

080043a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043a4:	b0c6      	sub	sp, #280	@ 0x118
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043ac:	2300      	movs	r3, #0
 80043ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043b2:	2300      	movs	r3, #0
 80043b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80043b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80043c4:	2500      	movs	r5, #0
 80043c6:	ea54 0305 	orrs.w	r3, r4, r5
 80043ca:	d049      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80043cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043d6:	d02f      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80043d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043dc:	d828      	bhi.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80043de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043e2:	d01a      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043e8:	d822      	bhi.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80043ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043f2:	d007      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80043f4:	e01c      	b.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043f6:	4bab      	ldr	r3, [pc, #684]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fa:	4aaa      	ldr	r2, [pc, #680]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80043fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004400:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004402:	e01a      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004408:	3308      	adds	r3, #8
 800440a:	2102      	movs	r1, #2
 800440c:	4618      	mov	r0, r3
 800440e:	f001 f967 	bl	80056e0 <RCCEx_PLL2_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004418:	e00f      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800441a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800441e:	3328      	adds	r3, #40	@ 0x28
 8004420:	2102      	movs	r1, #2
 8004422:	4618      	mov	r0, r3
 8004424:	f001 fa0e 	bl	8005844 <RCCEx_PLL3_Config>
 8004428:	4603      	mov	r3, r0
 800442a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800442e:	e004      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004436:	e000      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800443a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10a      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004442:	4b98      	ldr	r3, [pc, #608]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004446:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800444a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800444e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004450:	4a94      	ldr	r2, [pc, #592]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004452:	430b      	orrs	r3, r1
 8004454:	6513      	str	r3, [r2, #80]	@ 0x50
 8004456:	e003      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004458:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800445c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004460:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004468:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800446c:	f04f 0900 	mov.w	r9, #0
 8004470:	ea58 0309 	orrs.w	r3, r8, r9
 8004474:	d047      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800447a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447c:	2b04      	cmp	r3, #4
 800447e:	d82a      	bhi.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004480:	a201      	add	r2, pc, #4	@ (adr r2, 8004488 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	0800449d 	.word	0x0800449d
 800448c:	080044ab 	.word	0x080044ab
 8004490:	080044c1 	.word	0x080044c1
 8004494:	080044df 	.word	0x080044df
 8004498:	080044df 	.word	0x080044df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800449c:	4b81      	ldr	r3, [pc, #516]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800449e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a0:	4a80      	ldr	r2, [pc, #512]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044a8:	e01a      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ae:	3308      	adds	r3, #8
 80044b0:	2100      	movs	r1, #0
 80044b2:	4618      	mov	r0, r3
 80044b4:	f001 f914 	bl	80056e0 <RCCEx_PLL2_Config>
 80044b8:	4603      	mov	r3, r0
 80044ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044be:	e00f      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044c4:	3328      	adds	r3, #40	@ 0x28
 80044c6:	2100      	movs	r1, #0
 80044c8:	4618      	mov	r0, r3
 80044ca:	f001 f9bb 	bl	8005844 <RCCEx_PLL3_Config>
 80044ce:	4603      	mov	r3, r0
 80044d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044d4:	e004      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80044dc:	e000      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80044de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10a      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044e8:	4b6e      	ldr	r3, [pc, #440]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ec:	f023 0107 	bic.w	r1, r3, #7
 80044f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f6:	4a6b      	ldr	r2, [pc, #428]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80044f8:	430b      	orrs	r3, r1
 80044fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80044fc:	e003      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004502:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800450a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800450e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8004512:	f04f 0b00 	mov.w	fp, #0
 8004516:	ea5a 030b 	orrs.w	r3, sl, fp
 800451a:	d05b      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800451c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004520:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004524:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004528:	d03b      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800452a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800452e:	d834      	bhi.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004530:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004534:	d037      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004536:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800453a:	d82e      	bhi.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800453c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004540:	d033      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004542:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004546:	d828      	bhi.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004548:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800454c:	d01a      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800454e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004552:	d822      	bhi.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004558:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800455c:	d007      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800455e:	e01c      	b.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004560:	4b50      	ldr	r3, [pc, #320]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004564:	4a4f      	ldr	r2, [pc, #316]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800456a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800456c:	e01e      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800456e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004572:	3308      	adds	r3, #8
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f001 f8b2 	bl	80056e0 <RCCEx_PLL2_Config>
 800457c:	4603      	mov	r3, r0
 800457e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004582:	e013      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004588:	3328      	adds	r3, #40	@ 0x28
 800458a:	2100      	movs	r1, #0
 800458c:	4618      	mov	r0, r3
 800458e:	f001 f959 	bl	8005844 <RCCEx_PLL3_Config>
 8004592:	4603      	mov	r3, r0
 8004594:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004598:	e008      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80045a0:	e004      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80045a2:	bf00      	nop
 80045a4:	e002      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80045a6:	bf00      	nop
 80045a8:	e000      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80045aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10b      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80045b4:	4b3b      	ldr	r3, [pc, #236]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80045bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045c4:	4a37      	ldr	r2, [pc, #220]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80045c6:	430b      	orrs	r3, r1
 80045c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ca:	e003      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80045d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045dc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80045e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80045e4:	2300      	movs	r3, #0
 80045e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80045ea:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80045ee:	460b      	mov	r3, r1
 80045f0:	4313      	orrs	r3, r2
 80045f2:	d05d      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80045f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045f8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80045fc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004600:	d03b      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004602:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004606:	d834      	bhi.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004608:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800460c:	d037      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800460e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004612:	d82e      	bhi.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004614:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004618:	d033      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800461a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800461e:	d828      	bhi.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004620:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004624:	d01a      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004626:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800462a:	d822      	bhi.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004634:	d007      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004636:	e01c      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004638:	4b1a      	ldr	r3, [pc, #104]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800463a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463c:	4a19      	ldr	r2, [pc, #100]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800463e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004642:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004644:	e01e      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464a:	3308      	adds	r3, #8
 800464c:	2100      	movs	r1, #0
 800464e:	4618      	mov	r0, r3
 8004650:	f001 f846 	bl	80056e0 <RCCEx_PLL2_Config>
 8004654:	4603      	mov	r3, r0
 8004656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800465a:	e013      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800465c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004660:	3328      	adds	r3, #40	@ 0x28
 8004662:	2100      	movs	r1, #0
 8004664:	4618      	mov	r0, r3
 8004666:	f001 f8ed 	bl	8005844 <RCCEx_PLL3_Config>
 800466a:	4603      	mov	r3, r0
 800466c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004670:	e008      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004678:	e004      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800467a:	bf00      	nop
 800467c:	e002      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800467e:	bf00      	nop
 8004680:	e000      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004684:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10d      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800468c:	4b05      	ldr	r3, [pc, #20]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800468e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004690:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004698:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800469c:	4a01      	ldr	r2, [pc, #4]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800469e:	430b      	orrs	r3, r1
 80046a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80046a2:	e005      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80046a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80046b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80046bc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80046c6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d03a      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80046d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046d6:	2b30      	cmp	r3, #48	@ 0x30
 80046d8:	d01f      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80046da:	2b30      	cmp	r3, #48	@ 0x30
 80046dc:	d819      	bhi.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d00c      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	d815      	bhi.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d019      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80046ea:	2b10      	cmp	r3, #16
 80046ec:	d111      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046ee:	4baa      	ldr	r3, [pc, #680]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80046f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f2:	4aa9      	ldr	r2, [pc, #676]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80046f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80046fa:	e011      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80046fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004700:	3308      	adds	r3, #8
 8004702:	2102      	movs	r1, #2
 8004704:	4618      	mov	r0, r3
 8004706:	f000 ffeb 	bl	80056e0 <RCCEx_PLL2_Config>
 800470a:	4603      	mov	r3, r0
 800470c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004710:	e006      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004718:	e002      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800471a:	bf00      	nop
 800471c:	e000      	b.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800471e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004724:	2b00      	cmp	r3, #0
 8004726:	d10a      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004728:	4b9b      	ldr	r3, [pc, #620]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800472a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004736:	4a98      	ldr	r2, [pc, #608]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004738:	430b      	orrs	r3, r1
 800473a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800473c:	e003      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004742:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800474a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004752:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004756:	2300      	movs	r3, #0
 8004758:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800475c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004760:	460b      	mov	r3, r1
 8004762:	4313      	orrs	r3, r2
 8004764:	d051      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800476a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004770:	d035      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004772:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004776:	d82e      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004778:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800477c:	d031      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800477e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004782:	d828      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004788:	d01a      	beq.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800478a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800478e:	d822      	bhi.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004798:	d007      	beq.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800479a:	e01c      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800479c:	4b7e      	ldr	r3, [pc, #504]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a0:	4a7d      	ldr	r2, [pc, #500]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80047a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047a8:	e01c      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047ae:	3308      	adds	r3, #8
 80047b0:	2100      	movs	r1, #0
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 ff94 	bl	80056e0 <RCCEx_PLL2_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047be:	e011      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c4:	3328      	adds	r3, #40	@ 0x28
 80047c6:	2100      	movs	r1, #0
 80047c8:	4618      	mov	r0, r3
 80047ca:	f001 f83b 	bl	8005844 <RCCEx_PLL3_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047d4:	e006      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80047dc:	e002      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80047de:	bf00      	nop
 80047e0:	e000      	b.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80047e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10a      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80047ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80047ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80047f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047fa:	4a67      	ldr	r2, [pc, #412]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80047fc:	430b      	orrs	r3, r1
 80047fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8004800:	e003      	b.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004802:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004806:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800480a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800480e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004812:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004816:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800481a:	2300      	movs	r3, #0
 800481c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004820:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004824:	460b      	mov	r3, r1
 8004826:	4313      	orrs	r3, r2
 8004828:	d053      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800482a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800482e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004834:	d033      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004836:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800483a:	d82c      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800483c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004840:	d02f      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004842:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004846:	d826      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004848:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800484c:	d02b      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800484e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004852:	d820      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004854:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004858:	d012      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800485a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800485e:	d81a      	bhi.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d022      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004868:	d115      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800486a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800486e:	3308      	adds	r3, #8
 8004870:	2101      	movs	r1, #1
 8004872:	4618      	mov	r0, r3
 8004874:	f000 ff34 	bl	80056e0 <RCCEx_PLL2_Config>
 8004878:	4603      	mov	r3, r0
 800487a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800487e:	e015      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004884:	3328      	adds	r3, #40	@ 0x28
 8004886:	2101      	movs	r1, #1
 8004888:	4618      	mov	r0, r3
 800488a:	f000 ffdb 	bl	8005844 <RCCEx_PLL3_Config>
 800488e:	4603      	mov	r3, r0
 8004890:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004894:	e00a      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800489c:	e006      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800489e:	bf00      	nop
 80048a0:	e004      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80048a2:	bf00      	nop
 80048a4:	e002      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80048a6:	bf00      	nop
 80048a8:	e000      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80048aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10a      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048b4:	4b38      	ldr	r3, [pc, #224]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80048b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80048bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c2:	4a35      	ldr	r2, [pc, #212]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80048c4:	430b      	orrs	r3, r1
 80048c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80048c8:	e003      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80048d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048da:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80048de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048e2:	2300      	movs	r3, #0
 80048e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80048e8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048ec:	460b      	mov	r3, r1
 80048ee:	4313      	orrs	r3, r2
 80048f0:	d058      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80048f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048fe:	d033      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004900:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004904:	d82c      	bhi.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004906:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800490a:	d02f      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800490c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004910:	d826      	bhi.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004912:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004916:	d02b      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004918:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800491c:	d820      	bhi.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800491e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004922:	d012      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004928:	d81a      	bhi.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800492a:	2b00      	cmp	r3, #0
 800492c:	d022      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800492e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004932:	d115      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004938:	3308      	adds	r3, #8
 800493a:	2101      	movs	r1, #1
 800493c:	4618      	mov	r0, r3
 800493e:	f000 fecf 	bl	80056e0 <RCCEx_PLL2_Config>
 8004942:	4603      	mov	r3, r0
 8004944:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004948:	e015      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800494a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800494e:	3328      	adds	r3, #40	@ 0x28
 8004950:	2101      	movs	r1, #1
 8004952:	4618      	mov	r0, r3
 8004954:	f000 ff76 	bl	8005844 <RCCEx_PLL3_Config>
 8004958:	4603      	mov	r3, r0
 800495a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800495e:	e00a      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004966:	e006      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004968:	bf00      	nop
 800496a:	e004      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800496c:	bf00      	nop
 800496e:	e002      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004970:	bf00      	nop
 8004972:	e000      	b.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004976:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10e      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800497e:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004982:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800498a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800498e:	4a02      	ldr	r2, [pc, #8]	@ (8004998 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004990:	430b      	orrs	r3, r1
 8004992:	6593      	str	r3, [r2, #88]	@ 0x58
 8004994:	e006      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004996:	bf00      	nop
 8004998:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800499c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049b4:	2300      	movs	r3, #0
 80049b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80049ba:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80049be:	460b      	mov	r3, r1
 80049c0:	4313      	orrs	r3, r2
 80049c2:	d037      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80049c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ce:	d00e      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80049d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d4:	d816      	bhi.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d018      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80049da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049de:	d111      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049e0:	4bc4      	ldr	r3, [pc, #784]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80049e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e4:	4ac3      	ldr	r2, [pc, #780]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80049e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80049ec:	e00f      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f2:	3308      	adds	r3, #8
 80049f4:	2101      	movs	r1, #1
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fe72 	bl	80056e0 <RCCEx_PLL2_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a02:	e004      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a0a:	e000      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d10a      	bne.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a16:	4bb7      	ldr	r3, [pc, #732]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a24:	4ab3      	ldr	r2, [pc, #716]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a26:	430b      	orrs	r3, r1
 8004a28:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a2a:	e003      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004a40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a44:	2300      	movs	r3, #0
 8004a46:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a4a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004a4e:	460b      	mov	r3, r1
 8004a50:	4313      	orrs	r3, r2
 8004a52:	d039      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d81c      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a64:	08004aa1 	.word	0x08004aa1
 8004a68:	08004a75 	.word	0x08004a75
 8004a6c:	08004a83 	.word	0x08004a83
 8004a70:	08004aa1 	.word	0x08004aa1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a74:	4b9f      	ldr	r3, [pc, #636]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a78:	4a9e      	ldr	r2, [pc, #632]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a80:	e00f      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a86:	3308      	adds	r3, #8
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fe28 	bl	80056e0 <RCCEx_PLL2_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004a96:	e004      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004aaa:	4b92      	ldr	r3, [pc, #584]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	f023 0103 	bic.w	r1, r3, #3
 8004ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ab8:	4a8e      	ldr	r2, [pc, #568]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004aba:	430b      	orrs	r3, r1
 8004abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004abe:	e003      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ac4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004ad4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ade:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	f000 8099 	beq.w	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004aea:	4b83      	ldr	r3, [pc, #524]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a82      	ldr	r2, [pc, #520]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004af6:	f7fc ff9b 	bl	8001a30 <HAL_GetTick>
 8004afa:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004afe:	e00b      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b00:	f7fc ff96 	bl	8001a30 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b64      	cmp	r3, #100	@ 0x64
 8004b0e:	d903      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b16:	e005      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b18:	4b77      	ldr	r3, [pc, #476]	@ (8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ed      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004b24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d173      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b2c:	4b71      	ldr	r3, [pc, #452]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b2e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004b38:	4053      	eors	r3, r2
 8004b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d015      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b42:	4b6c      	ldr	r3, [pc, #432]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b4a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b4e:	4b69      	ldr	r3, [pc, #420]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b52:	4a68      	ldr	r2, [pc, #416]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b58:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b5a:	4b66      	ldr	r3, [pc, #408]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5e:	4a65      	ldr	r2, [pc, #404]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b64:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004b66:	4a63      	ldr	r2, [pc, #396]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004b68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b6c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b72:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b7a:	d118      	bne.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fc ff58 	bl	8001a30 <HAL_GetTick>
 8004b80:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b84:	e00d      	b.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b86:	f7fc ff53 	bl	8001a30 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004b90:	1ad2      	subs	r2, r2, r3
 8004b92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d903      	bls.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004ba0:	e005      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ba2:	4b54      	ldr	r3, [pc, #336]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0eb      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8004bae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d129      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bc6:	d10e      	bne.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004bc8:	4b4a      	ldr	r3, [pc, #296]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004bd8:	091a      	lsrs	r2, r3, #4
 8004bda:	4b48      	ldr	r3, [pc, #288]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	4a45      	ldr	r2, [pc, #276]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004be0:	430b      	orrs	r3, r1
 8004be2:	6113      	str	r3, [r2, #16]
 8004be4:	e005      	b.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004be6:	4b43      	ldr	r3, [pc, #268]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	4a42      	ldr	r2, [pc, #264]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004bf0:	6113      	str	r3, [r2, #16]
 8004bf2:	4b40      	ldr	r3, [pc, #256]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004bf4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004bfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c02:	4a3c      	ldr	r2, [pc, #240]	@ (8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004c04:	430b      	orrs	r3, r1
 8004c06:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c08:	e008      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c0e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004c12:	e003      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c24:	f002 0301 	and.w	r3, r2, #1
 8004c28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004c32:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004c36:	460b      	mov	r3, r1
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f000 808f 	beq.w	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c44:	2b28      	cmp	r3, #40	@ 0x28
 8004c46:	d871      	bhi.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004c48:	a201      	add	r2, pc, #4	@ (adr r2, 8004c50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4e:	bf00      	nop
 8004c50:	08004d35 	.word	0x08004d35
 8004c54:	08004d2d 	.word	0x08004d2d
 8004c58:	08004d2d 	.word	0x08004d2d
 8004c5c:	08004d2d 	.word	0x08004d2d
 8004c60:	08004d2d 	.word	0x08004d2d
 8004c64:	08004d2d 	.word	0x08004d2d
 8004c68:	08004d2d 	.word	0x08004d2d
 8004c6c:	08004d2d 	.word	0x08004d2d
 8004c70:	08004d01 	.word	0x08004d01
 8004c74:	08004d2d 	.word	0x08004d2d
 8004c78:	08004d2d 	.word	0x08004d2d
 8004c7c:	08004d2d 	.word	0x08004d2d
 8004c80:	08004d2d 	.word	0x08004d2d
 8004c84:	08004d2d 	.word	0x08004d2d
 8004c88:	08004d2d 	.word	0x08004d2d
 8004c8c:	08004d2d 	.word	0x08004d2d
 8004c90:	08004d17 	.word	0x08004d17
 8004c94:	08004d2d 	.word	0x08004d2d
 8004c98:	08004d2d 	.word	0x08004d2d
 8004c9c:	08004d2d 	.word	0x08004d2d
 8004ca0:	08004d2d 	.word	0x08004d2d
 8004ca4:	08004d2d 	.word	0x08004d2d
 8004ca8:	08004d2d 	.word	0x08004d2d
 8004cac:	08004d2d 	.word	0x08004d2d
 8004cb0:	08004d35 	.word	0x08004d35
 8004cb4:	08004d2d 	.word	0x08004d2d
 8004cb8:	08004d2d 	.word	0x08004d2d
 8004cbc:	08004d2d 	.word	0x08004d2d
 8004cc0:	08004d2d 	.word	0x08004d2d
 8004cc4:	08004d2d 	.word	0x08004d2d
 8004cc8:	08004d2d 	.word	0x08004d2d
 8004ccc:	08004d2d 	.word	0x08004d2d
 8004cd0:	08004d35 	.word	0x08004d35
 8004cd4:	08004d2d 	.word	0x08004d2d
 8004cd8:	08004d2d 	.word	0x08004d2d
 8004cdc:	08004d2d 	.word	0x08004d2d
 8004ce0:	08004d2d 	.word	0x08004d2d
 8004ce4:	08004d2d 	.word	0x08004d2d
 8004ce8:	08004d2d 	.word	0x08004d2d
 8004cec:	08004d2d 	.word	0x08004d2d
 8004cf0:	08004d35 	.word	0x08004d35
 8004cf4:	58024400 	.word	0x58024400
 8004cf8:	58024800 	.word	0x58024800
 8004cfc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d04:	3308      	adds	r3, #8
 8004d06:	2101      	movs	r1, #1
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 fce9 	bl	80056e0 <RCCEx_PLL2_Config>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d14:	e00f      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d1a:	3328      	adds	r3, #40	@ 0x28
 8004d1c:	2101      	movs	r1, #1
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 fd90 	bl	8005844 <RCCEx_PLL3_Config>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d2a:	e004      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d32:	e000      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004d34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10a      	bne.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d3e:	4bbf      	ldr	r3, [pc, #764]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d42:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d4c:	4abb      	ldr	r2, [pc, #748]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004d4e:	430b      	orrs	r3, r1
 8004d50:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d52:	e003      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d64:	f002 0302 	and.w	r3, r2, #2
 8004d68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d72:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	d041      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d82:	2b05      	cmp	r3, #5
 8004d84:	d824      	bhi.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8004d86:	a201      	add	r2, pc, #4	@ (adr r2, 8004d8c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8004d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d8c:	08004dd9 	.word	0x08004dd9
 8004d90:	08004da5 	.word	0x08004da5
 8004d94:	08004dbb 	.word	0x08004dbb
 8004d98:	08004dd9 	.word	0x08004dd9
 8004d9c:	08004dd9 	.word	0x08004dd9
 8004da0:	08004dd9 	.word	0x08004dd9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004da8:	3308      	adds	r3, #8
 8004daa:	2101      	movs	r1, #1
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 fc97 	bl	80056e0 <RCCEx_PLL2_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004db8:	e00f      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004dba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dbe:	3328      	adds	r3, #40	@ 0x28
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fd3e 	bl	8005844 <RCCEx_PLL3_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004dce:	e004      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004dd6:	e000      	b.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004de2:	4b96      	ldr	r3, [pc, #600]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	f023 0107 	bic.w	r1, r3, #7
 8004dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004df0:	4a92      	ldr	r2, [pc, #584]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004df2:	430b      	orrs	r3, r1
 8004df4:	6553      	str	r3, [r2, #84]	@ 0x54
 8004df6:	e003      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f002 0304 	and.w	r3, r2, #4
 8004e0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e10:	2300      	movs	r3, #0
 8004e12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e16:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	d044      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e28:	2b05      	cmp	r3, #5
 8004e2a:	d825      	bhi.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e34 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e32:	bf00      	nop
 8004e34:	08004e81 	.word	0x08004e81
 8004e38:	08004e4d 	.word	0x08004e4d
 8004e3c:	08004e63 	.word	0x08004e63
 8004e40:	08004e81 	.word	0x08004e81
 8004e44:	08004e81 	.word	0x08004e81
 8004e48:	08004e81 	.word	0x08004e81
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e50:	3308      	adds	r3, #8
 8004e52:	2101      	movs	r1, #1
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 fc43 	bl	80056e0 <RCCEx_PLL2_Config>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e60:	e00f      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e66:	3328      	adds	r3, #40	@ 0x28
 8004e68:	2101      	movs	r1, #1
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fcea 	bl	8005844 <RCCEx_PLL3_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004e76:	e004      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e7e:	e000      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8004e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10b      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e8a:	4b6c      	ldr	r3, [pc, #432]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8e:	f023 0107 	bic.w	r1, r3, #7
 8004e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	4a68      	ldr	r2, [pc, #416]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ea0:	e003      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ea2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ea6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb2:	f002 0320 	and.w	r3, r2, #32
 8004eb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004eba:	2300      	movs	r3, #0
 8004ebc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004ec0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	d055      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ece:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ed2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ed6:	d033      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004ed8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004edc:	d82c      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee2:	d02f      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee8:	d826      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004eea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004eee:	d02b      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004ef0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ef4:	d820      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004efa:	d012      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004efc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f00:	d81a      	bhi.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d022      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004f06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f0a:	d115      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f10:	3308      	adds	r3, #8
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 fbe3 	bl	80056e0 <RCCEx_PLL2_Config>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f20:	e015      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f26:	3328      	adds	r3, #40	@ 0x28
 8004f28:	2102      	movs	r1, #2
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fc8a 	bl	8005844 <RCCEx_PLL3_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f36:	e00a      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f3e:	e006      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004f40:	bf00      	nop
 8004f42:	e004      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004f44:	bf00      	nop
 8004f46:	e002      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004f48:	bf00      	nop
 8004f4a:	e000      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f4e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f56:	4b39      	ldr	r3, [pc, #228]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f66:	4a35      	ldr	r2, [pc, #212]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f6c:	e003      	b.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f72:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004f76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004f82:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f86:	2300      	movs	r3, #0
 8004f88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f8c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004f90:	460b      	mov	r3, r1
 8004f92:	4313      	orrs	r3, r2
 8004f94:	d058      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f9e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fa2:	d033      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004fa4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fa8:	d82c      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fae:	d02f      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004fb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fb4:	d826      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004fb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fba:	d02b      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004fbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fc0:	d820      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004fc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fc6:	d012      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004fc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fcc:	d81a      	bhi.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d022      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fd6:	d115      	bne.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fdc:	3308      	adds	r3, #8
 8004fde:	2100      	movs	r1, #0
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fb7d 	bl	80056e0 <RCCEx_PLL2_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004fec:	e015      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff2:	3328      	adds	r3, #40	@ 0x28
 8004ff4:	2102      	movs	r1, #2
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fc24 	bl	8005844 <RCCEx_PLL3_Config>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005002:	e00a      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800500a:	e006      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800500c:	bf00      	nop
 800500e:	e004      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005010:	bf00      	nop
 8005012:	e002      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005014:	bf00      	nop
 8005016:	e000      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005018:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10e      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005022:	4b06      	ldr	r3, [pc, #24]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005026:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800502a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005032:	4a02      	ldr	r2, [pc, #8]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005034:	430b      	orrs	r3, r1
 8005036:	6593      	str	r3, [r2, #88]	@ 0x58
 8005038:	e006      	b.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800503a:	bf00      	nop
 800503c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005044:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800504c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005050:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005058:	2300      	movs	r3, #0
 800505a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800505e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005062:	460b      	mov	r3, r1
 8005064:	4313      	orrs	r3, r2
 8005066:	d055      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800506c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005070:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005074:	d033      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8005076:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800507a:	d82c      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800507c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005080:	d02f      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d826      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005088:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800508c:	d02b      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800508e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005092:	d820      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005094:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005098:	d012      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800509a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800509e:	d81a      	bhi.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d022      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80050a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050a8:	d115      	bne.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ae:	3308      	adds	r3, #8
 80050b0:	2100      	movs	r1, #0
 80050b2:	4618      	mov	r0, r3
 80050b4:	f000 fb14 	bl	80056e0 <RCCEx_PLL2_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050be:	e015      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050c4:	3328      	adds	r3, #40	@ 0x28
 80050c6:	2102      	movs	r1, #2
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fbbb 	bl	8005844 <RCCEx_PLL3_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80050d4:	e00a      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050dc:	e006      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80050de:	bf00      	nop
 80050e0:	e004      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80050e2:	bf00      	nop
 80050e4:	e002      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80050e6:	bf00      	nop
 80050e8:	e000      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80050ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10b      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80050f4:	4ba0      	ldr	r3, [pc, #640]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80050f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80050fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005100:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005104:	4a9c      	ldr	r2, [pc, #624]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005106:	430b      	orrs	r3, r1
 8005108:	6593      	str	r3, [r2, #88]	@ 0x58
 800510a:	e003      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005110:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005114:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511c:	f002 0308 	and.w	r3, r2, #8
 8005120:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800512a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800512e:	460b      	mov	r3, r1
 8005130:	4313      	orrs	r3, r2
 8005132:	d01e      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8005134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800513c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005140:	d10c      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005146:	3328      	adds	r3, #40	@ 0x28
 8005148:	2102      	movs	r1, #2
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fb7a 	bl	8005844 <RCCEx_PLL3_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800515c:	4b86      	ldr	r3, [pc, #536]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800515e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005160:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005168:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800516c:	4a82      	ldr	r2, [pc, #520]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800516e:	430b      	orrs	r3, r1
 8005170:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517a:	f002 0310 	and.w	r3, r2, #16
 800517e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005182:	2300      	movs	r3, #0
 8005184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005188:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800518c:	460b      	mov	r3, r1
 800518e:	4313      	orrs	r3, r2
 8005190:	d01e      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005192:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005196:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800519a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800519e:	d10c      	bne.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051a4:	3328      	adds	r3, #40	@ 0x28
 80051a6:	2102      	movs	r1, #2
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fb4b 	bl	8005844 <RCCEx_PLL3_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051ca:	4a6b      	ldr	r2, [pc, #428]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80051dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051de:	2300      	movs	r3, #0
 80051e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80051e2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80051e6:	460b      	mov	r3, r1
 80051e8:	4313      	orrs	r3, r2
 80051ea:	d03e      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80051ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051f8:	d022      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80051fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051fe:	d81b      	bhi.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005208:	d00b      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800520a:	e015      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800520c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005210:	3308      	adds	r3, #8
 8005212:	2100      	movs	r1, #0
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fa63 	bl	80056e0 <RCCEx_PLL2_Config>
 800521a:	4603      	mov	r3, r0
 800521c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005220:	e00f      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005226:	3328      	adds	r3, #40	@ 0x28
 8005228:	2102      	movs	r1, #2
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fb0a 	bl	8005844 <RCCEx_PLL3_Config>
 8005230:	4603      	mov	r3, r0
 8005232:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005236:	e004      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800523e:	e000      	b.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8005240:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005242:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10b      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800524a:	4b4b      	ldr	r3, [pc, #300]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800524c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800524e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005256:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800525a:	4a47      	ldr	r2, [pc, #284]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800525c:	430b      	orrs	r3, r1
 800525e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005260:	e003      	b.n	800526a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005266:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800526a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800526e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005272:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005276:	673b      	str	r3, [r7, #112]	@ 0x70
 8005278:	2300      	movs	r3, #0
 800527a:	677b      	str	r3, [r7, #116]	@ 0x74
 800527c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005280:	460b      	mov	r3, r1
 8005282:	4313      	orrs	r3, r2
 8005284:	d03b      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005286:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800528a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800528e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005292:	d01f      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005294:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005298:	d818      	bhi.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800529a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800529e:	d003      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80052a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052a4:	d007      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80052a6:	e011      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a8:	4b33      	ldr	r3, [pc, #204]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	4a32      	ldr	r2, [pc, #200]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80052b4:	e00f      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ba:	3328      	adds	r3, #40	@ 0x28
 80052bc:	2101      	movs	r1, #1
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fac0 	bl	8005844 <RCCEx_PLL3_Config>
 80052c4:	4603      	mov	r3, r0
 80052c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80052ca:	e004      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052d2:	e000      	b.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80052d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10b      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052de:	4b26      	ldr	r3, [pc, #152]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052ee:	4a22      	ldr	r2, [pc, #136]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80052f4:	e003      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80052fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800530a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800530c:	2300      	movs	r3, #0
 800530e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005310:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005314:	460b      	mov	r3, r1
 8005316:	4313      	orrs	r3, r2
 8005318:	d034      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800531a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005328:	d007      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800532a:	e011      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800532c:	4b12      	ldr	r3, [pc, #72]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	4a11      	ldr	r2, [pc, #68]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005338:	e00e      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800533a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800533e:	3308      	adds	r3, #8
 8005340:	2102      	movs	r1, #2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 f9cc 	bl	80056e0 <RCCEx_PLL2_Config>
 8005348:	4603      	mov	r3, r0
 800534a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800534e:	e003      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10d      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005360:	4b05      	ldr	r3, [pc, #20]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005364:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800536c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536e:	4a02      	ldr	r2, [pc, #8]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005370:	430b      	orrs	r3, r1
 8005372:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005374:	e006      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005376:	bf00      	nop
 8005378:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005380:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005390:	663b      	str	r3, [r7, #96]	@ 0x60
 8005392:	2300      	movs	r3, #0
 8005394:	667b      	str	r3, [r7, #100]	@ 0x64
 8005396:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800539a:	460b      	mov	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	d00c      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053a4:	3328      	adds	r3, #40	@ 0x28
 80053a6:	2102      	movs	r1, #2
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 fa4b 	bl	8005844 <RCCEx_PLL3_Config>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d002      	beq.n	80053ba <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80053ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80053c6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053c8:	2300      	movs	r3, #0
 80053ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053cc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80053d0:	460b      	mov	r3, r1
 80053d2:	4313      	orrs	r3, r2
 80053d4:	d036      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80053d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e0:	d018      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80053e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e6:	d811      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80053e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ec:	d014      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80053ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f2:	d80b      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d011      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80053f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053fc:	d106      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053fe:	4bb7      	ldr	r3, [pc, #732]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005402:	4ab6      	ldr	r2, [pc, #728]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005408:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800540a:	e008      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005412:	e004      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005414:	bf00      	nop
 8005416:	e002      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005418:	bf00      	nop
 800541a:	e000      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800541c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800541e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10a      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005426:	4bad      	ldr	r3, [pc, #692]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800542e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005432:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005434:	4aa9      	ldr	r2, [pc, #676]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005436:	430b      	orrs	r3, r1
 8005438:	6553      	str	r3, [r2, #84]	@ 0x54
 800543a:	e003      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800543c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005440:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005450:	653b      	str	r3, [r7, #80]	@ 0x50
 8005452:	2300      	movs	r3, #0
 8005454:	657b      	str	r3, [r7, #84]	@ 0x54
 8005456:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800545a:	460b      	mov	r3, r1
 800545c:	4313      	orrs	r3, r2
 800545e:	d009      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005460:	4b9e      	ldr	r3, [pc, #632]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005464:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800546c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546e:	4a9b      	ldr	r2, [pc, #620]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005470:	430b      	orrs	r3, r1
 8005472:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005474:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005480:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005482:	2300      	movs	r3, #0
 8005484:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005486:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800548a:	460b      	mov	r3, r1
 800548c:	4313      	orrs	r3, r2
 800548e:	d009      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005490:	4b92      	ldr	r3, [pc, #584]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005494:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800549c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800549e:	4a8f      	ldr	r2, [pc, #572]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054a0:	430b      	orrs	r3, r1
 80054a2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80054a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ac:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80054b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80054b2:	2300      	movs	r3, #0
 80054b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80054b6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80054ba:	460b      	mov	r3, r1
 80054bc:	4313      	orrs	r3, r2
 80054be:	d00e      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054c0:	4b86      	ldr	r3, [pc, #536]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	4a85      	ldr	r2, [pc, #532]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80054ca:	6113      	str	r3, [r2, #16]
 80054cc:	4b83      	ldr	r3, [pc, #524]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054ce:	6919      	ldr	r1, [r3, #16]
 80054d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80054d8:	4a80      	ldr	r2, [pc, #512]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80054de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80054ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054ec:	2300      	movs	r3, #0
 80054ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054f0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80054f4:	460b      	mov	r3, r1
 80054f6:	4313      	orrs	r3, r2
 80054f8:	d009      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80054fa:	4b78      	ldr	r3, [pc, #480]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80054fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054fe:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005508:	4a74      	ldr	r2, [pc, #464]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800550a:	430b      	orrs	r3, r1
 800550c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800550e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005516:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800551a:	633b      	str	r3, [r7, #48]	@ 0x30
 800551c:	2300      	movs	r3, #0
 800551e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005520:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005524:	460b      	mov	r3, r1
 8005526:	4313      	orrs	r3, r2
 8005528:	d00a      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800552a:	4b6c      	ldr	r3, [pc, #432]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800552c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005532:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553a:	4a68      	ldr	r2, [pc, #416]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800553c:	430b      	orrs	r3, r1
 800553e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005548:	2100      	movs	r1, #0
 800554a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005552:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005556:	460b      	mov	r3, r1
 8005558:	4313      	orrs	r3, r2
 800555a:	d011      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800555c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005560:	3308      	adds	r3, #8
 8005562:	2100      	movs	r1, #0
 8005564:	4618      	mov	r0, r3
 8005566:	f000 f8bb 	bl	80056e0 <RCCEx_PLL2_Config>
 800556a:	4603      	mov	r3, r0
 800556c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005570:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005574:	2b00      	cmp	r3, #0
 8005576:	d003      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800557c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005588:	2100      	movs	r1, #0
 800558a:	6239      	str	r1, [r7, #32]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	627b      	str	r3, [r7, #36]	@ 0x24
 8005592:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005596:	460b      	mov	r3, r1
 8005598:	4313      	orrs	r3, r2
 800559a:	d011      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800559c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a0:	3308      	adds	r3, #8
 80055a2:	2101      	movs	r1, #1
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 f89b 	bl	80056e0 <RCCEx_PLL2_Config>
 80055aa:	4603      	mov	r3, r0
 80055ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80055b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d003      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80055c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c8:	2100      	movs	r1, #0
 80055ca:	61b9      	str	r1, [r7, #24]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	61fb      	str	r3, [r7, #28]
 80055d2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80055d6:	460b      	mov	r3, r1
 80055d8:	4313      	orrs	r3, r2
 80055da:	d011      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80055dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055e0:	3308      	adds	r3, #8
 80055e2:	2102      	movs	r1, #2
 80055e4:	4618      	mov	r0, r3
 80055e6:	f000 f87b 	bl	80056e0 <RCCEx_PLL2_Config>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80055f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	2100      	movs	r1, #0
 800560a:	6139      	str	r1, [r7, #16]
 800560c:	f003 0308 	and.w	r3, r3, #8
 8005610:	617b      	str	r3, [r7, #20]
 8005612:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005616:	460b      	mov	r3, r1
 8005618:	4313      	orrs	r3, r2
 800561a:	d011      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800561c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005620:	3328      	adds	r3, #40	@ 0x28
 8005622:	2100      	movs	r1, #0
 8005624:	4618      	mov	r0, r3
 8005626:	f000 f90d 	bl	8005844 <RCCEx_PLL3_Config>
 800562a:	4603      	mov	r3, r0
 800562c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005630:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800563c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005648:	2100      	movs	r1, #0
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	60fb      	str	r3, [r7, #12]
 8005652:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005656:	460b      	mov	r3, r1
 8005658:	4313      	orrs	r3, r2
 800565a:	d011      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800565c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005660:	3328      	adds	r3, #40	@ 0x28
 8005662:	2101      	movs	r1, #1
 8005664:	4618      	mov	r0, r3
 8005666:	f000 f8ed 	bl	8005844 <RCCEx_PLL3_Config>
 800566a:	4603      	mov	r3, r0
 800566c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005670:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005674:	2b00      	cmp	r3, #0
 8005676:	d003      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005678:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800567c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005688:	2100      	movs	r1, #0
 800568a:	6039      	str	r1, [r7, #0]
 800568c:	f003 0320 	and.w	r3, r3, #32
 8005690:	607b      	str	r3, [r7, #4]
 8005692:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005696:	460b      	mov	r3, r1
 8005698:	4313      	orrs	r3, r2
 800569a:	d011      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800569c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a0:	3328      	adds	r3, #40	@ 0x28
 80056a2:	2102      	movs	r1, #2
 80056a4:	4618      	mov	r0, r3
 80056a6:	f000 f8cd 	bl	8005844 <RCCEx_PLL3_Config>
 80056aa:	4603      	mov	r3, r0
 80056ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80056b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d003      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80056c0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80056c8:	2300      	movs	r3, #0
 80056ca:	e000      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80056d4:	46bd      	mov	sp, r7
 80056d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056da:	bf00      	nop
 80056dc:	58024400 	.word	0x58024400

080056e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056ee:	4b53      	ldr	r3, [pc, #332]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80056f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d101      	bne.n	80056fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e099      	b.n	8005832 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80056fe:	4b4f      	ldr	r3, [pc, #316]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a4e      	ldr	r2, [pc, #312]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005704:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800570a:	f7fc f991 	bl	8001a30 <HAL_GetTick>
 800570e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005710:	e008      	b.n	8005724 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005712:	f7fc f98d 	bl	8001a30 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b02      	cmp	r3, #2
 800571e:	d901      	bls.n	8005724 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e086      	b.n	8005832 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005724:	4b45      	ldr	r3, [pc, #276]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1f0      	bne.n	8005712 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005730:	4b42      	ldr	r3, [pc, #264]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005734:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	031b      	lsls	r3, r3, #12
 800573e:	493f      	ldr	r1, [pc, #252]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005740:	4313      	orrs	r3, r2
 8005742:	628b      	str	r3, [r1, #40]	@ 0x28
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	3b01      	subs	r3, #1
 800574a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	3b01      	subs	r3, #1
 8005754:	025b      	lsls	r3, r3, #9
 8005756:	b29b      	uxth	r3, r3
 8005758:	431a      	orrs	r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	3b01      	subs	r3, #1
 8005760:	041b      	lsls	r3, r3, #16
 8005762:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005766:	431a      	orrs	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	3b01      	subs	r3, #1
 800576e:	061b      	lsls	r3, r3, #24
 8005770:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005774:	4931      	ldr	r1, [pc, #196]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005776:	4313      	orrs	r3, r2
 8005778:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800577a:	4b30      	ldr	r3, [pc, #192]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 800577c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800577e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	492d      	ldr	r1, [pc, #180]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005788:	4313      	orrs	r3, r2
 800578a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800578c:	4b2b      	ldr	r3, [pc, #172]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 800578e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005790:	f023 0220 	bic.w	r2, r3, #32
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	699b      	ldr	r3, [r3, #24]
 8005798:	4928      	ldr	r1, [pc, #160]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 800579a:	4313      	orrs	r3, r2
 800579c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800579e:	4b27      	ldr	r3, [pc, #156]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a2:	4a26      	ldr	r2, [pc, #152]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057a4:	f023 0310 	bic.w	r3, r3, #16
 80057a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80057aa:	4b24      	ldr	r3, [pc, #144]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ae:	4b24      	ldr	r3, [pc, #144]	@ (8005840 <RCCEx_PLL2_Config+0x160>)
 80057b0:	4013      	ands	r3, r2
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	69d2      	ldr	r2, [r2, #28]
 80057b6:	00d2      	lsls	r2, r2, #3
 80057b8:	4920      	ldr	r1, [pc, #128]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80057be:	4b1f      	ldr	r3, [pc, #124]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c2:	4a1e      	ldr	r2, [pc, #120]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057c4:	f043 0310 	orr.w	r3, r3, #16
 80057c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d106      	bne.n	80057de <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80057d0:	4b1a      	ldr	r3, [pc, #104]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d4:	4a19      	ldr	r2, [pc, #100]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80057da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057dc:	e00f      	b.n	80057fe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d106      	bne.n	80057f2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80057e4:	4b15      	ldr	r3, [pc, #84]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	4a14      	ldr	r2, [pc, #80]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057f0:	e005      	b.n	80057fe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80057f2:	4b12      	ldr	r3, [pc, #72]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f6:	4a11      	ldr	r2, [pc, #68]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 80057f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80057fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80057fe:	4b0f      	ldr	r3, [pc, #60]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a0e      	ldr	r2, [pc, #56]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005804:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005808:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800580a:	f7fc f911 	bl	8001a30 <HAL_GetTick>
 800580e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005810:	e008      	b.n	8005824 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005812:	f7fc f90d 	bl	8001a30 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e006      	b.n	8005832 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005824:	4b05      	ldr	r3, [pc, #20]	@ (800583c <RCCEx_PLL2_Config+0x15c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005830:	7bfb      	ldrb	r3, [r7, #15]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	58024400 	.word	0x58024400
 8005840:	ffff0007 	.word	0xffff0007

08005844 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005852:	4b53      	ldr	r3, [pc, #332]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	2b03      	cmp	r3, #3
 800585c:	d101      	bne.n	8005862 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e099      	b.n	8005996 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005862:	4b4f      	ldr	r3, [pc, #316]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a4e      	ldr	r2, [pc, #312]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005868:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800586c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800586e:	f7fc f8df 	bl	8001a30 <HAL_GetTick>
 8005872:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005874:	e008      	b.n	8005888 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005876:	f7fc f8db 	bl	8001a30 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d901      	bls.n	8005888 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e086      	b.n	8005996 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005888:	4b45      	ldr	r3, [pc, #276]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1f0      	bne.n	8005876 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005894:	4b42      	ldr	r3, [pc, #264]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	051b      	lsls	r3, r3, #20
 80058a2:	493f      	ldr	r1, [pc, #252]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	3b01      	subs	r3, #1
 80058ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	3b01      	subs	r3, #1
 80058b8:	025b      	lsls	r3, r3, #9
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	431a      	orrs	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	3b01      	subs	r3, #1
 80058d2:	061b      	lsls	r3, r3, #24
 80058d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80058d8:	4931      	ldr	r1, [pc, #196]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80058de:	4b30      	ldr	r3, [pc, #192]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	492d      	ldr	r1, [pc, #180]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80058f0:	4b2b      	ldr	r3, [pc, #172]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	699b      	ldr	r3, [r3, #24]
 80058fc:	4928      	ldr	r1, [pc, #160]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005902:	4b27      	ldr	r3, [pc, #156]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005906:	4a26      	ldr	r2, [pc, #152]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005908:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800590c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800590e:	4b24      	ldr	r3, [pc, #144]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005912:	4b24      	ldr	r3, [pc, #144]	@ (80059a4 <RCCEx_PLL3_Config+0x160>)
 8005914:	4013      	ands	r3, r2
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	69d2      	ldr	r2, [r2, #28]
 800591a:	00d2      	lsls	r2, r2, #3
 800591c:	4920      	ldr	r1, [pc, #128]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800591e:	4313      	orrs	r3, r2
 8005920:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005922:	4b1f      	ldr	r3, [pc, #124]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005926:	4a1e      	ldr	r2, [pc, #120]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800592c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d106      	bne.n	8005942 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005934:	4b1a      	ldr	r3, [pc, #104]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005938:	4a19      	ldr	r2, [pc, #100]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800593a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800593e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005940:	e00f      	b.n	8005962 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d106      	bne.n	8005956 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005948:	4b15      	ldr	r3, [pc, #84]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	4a14      	ldr	r2, [pc, #80]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800594e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005952:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005954:	e005      	b.n	8005962 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005956:	4b12      	ldr	r3, [pc, #72]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	4a11      	ldr	r2, [pc, #68]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800595c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005960:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005962:	4b0f      	ldr	r3, [pc, #60]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a0e      	ldr	r2, [pc, #56]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 8005968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800596c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800596e:	f7fc f85f 	bl	8001a30 <HAL_GetTick>
 8005972:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005974:	e008      	b.n	8005988 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005976:	f7fc f85b 	bl	8001a30 <HAL_GetTick>
 800597a:	4602      	mov	r2, r0
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	1ad3      	subs	r3, r2, r3
 8005980:	2b02      	cmp	r3, #2
 8005982:	d901      	bls.n	8005988 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e006      	b.n	8005996 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005988:	4b05      	ldr	r3, [pc, #20]	@ (80059a0 <RCCEx_PLL3_Config+0x15c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d0f0      	beq.n	8005976 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005994:	7bfb      	ldrb	r3, [r7, #15]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	58024400 	.word	0x58024400
 80059a4:	ffff0007 	.word	0xffff0007

080059a8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e10f      	b.n	8005bda <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a87      	ldr	r2, [pc, #540]	@ (8005be4 <HAL_SPI_Init+0x23c>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00f      	beq.n	80059ea <HAL_SPI_Init+0x42>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a86      	ldr	r2, [pc, #536]	@ (8005be8 <HAL_SPI_Init+0x240>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00a      	beq.n	80059ea <HAL_SPI_Init+0x42>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a84      	ldr	r2, [pc, #528]	@ (8005bec <HAL_SPI_Init+0x244>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d005      	beq.n	80059ea <HAL_SPI_Init+0x42>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d901      	bls.n	80059ea <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e0f7      	b.n	8005bda <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 fce6 	bl	80063bc <SPI_GetPacketSize>
 80059f0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a7b      	ldr	r2, [pc, #492]	@ (8005be4 <HAL_SPI_Init+0x23c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00c      	beq.n	8005a16 <HAL_SPI_Init+0x6e>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a79      	ldr	r2, [pc, #484]	@ (8005be8 <HAL_SPI_Init+0x240>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d007      	beq.n	8005a16 <HAL_SPI_Init+0x6e>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a78      	ldr	r2, [pc, #480]	@ (8005bec <HAL_SPI_Init+0x244>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d002      	beq.n	8005a16 <HAL_SPI_Init+0x6e>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b08      	cmp	r3, #8
 8005a14:	d811      	bhi.n	8005a3a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005a1a:	4a72      	ldr	r2, [pc, #456]	@ (8005be4 <HAL_SPI_Init+0x23c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d009      	beq.n	8005a34 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a70      	ldr	r2, [pc, #448]	@ (8005be8 <HAL_SPI_Init+0x240>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d004      	beq.n	8005a34 <HAL_SPI_Init+0x8c>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a6f      	ldr	r2, [pc, #444]	@ (8005bec <HAL_SPI_Init+0x244>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d104      	bne.n	8005a3e <HAL_SPI_Init+0x96>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2b10      	cmp	r3, #16
 8005a38:	d901      	bls.n	8005a3e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e0cd      	b.n	8005bda <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fb fbb2 	bl	80011bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0201 	bic.w	r2, r2, #1
 8005a6e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005a7a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a84:	d119      	bne.n	8005aba <HAL_SPI_Init+0x112>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a8e:	d103      	bne.n	8005a98 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10c      	bne.n	8005aba <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005aa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005aa8:	d107      	bne.n	8005aba <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ab8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00f      	beq.n	8005ae6 <HAL_SPI_Init+0x13e>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b06      	cmp	r3, #6
 8005acc:	d90b      	bls.n	8005ae6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	e007      	b.n	8005af6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005af4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	69da      	ldr	r2, [r3, #28]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afe:	431a      	orrs	r2, r3
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b08:	ea42 0103 	orr.w	r1, r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	431a      	orrs	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	431a      	orrs	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	695b      	ldr	r3, [r3, #20]
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b56:	ea42 0103 	orr.w	r1, r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d113      	bne.n	8005b96 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b80:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b94:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0201 	bic.w	r2, r2, #1
 8005ba4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3710      	adds	r7, #16
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	40013000 	.word	0x40013000
 8005be8:	40003800 	.word	0x40003800
 8005bec:	40003c00 	.word	0x40003c00

08005bf0 <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d001      	beq.n	8005c0e <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8005c0a:	2302      	movs	r3, #2
 8005c0c:	e08b      	b.n	8005d26 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d002      	beq.n	8005c1a <HAL_SPI_Receive_IT+0x2a>
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d101      	bne.n	8005c1e <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e083      	b.n	8005d26 <HAL_SPI_Receive_IT+0x136>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d101      	bne.n	8005c2c <HAL_SPI_Receive_IT+0x3c>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	e07c      	b.n	8005d26 <HAL_SPI_Receive_IT+0x136>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2204      	movs	r2, #4
 8005c38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	88fa      	ldrh	r2, [r7, #6]
 8005c4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	88fa      	ldrh	r2, [r7, #6]
 8005c56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxISR       = NULL;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->Reload.pRxBuffPtr  = NULL;
  hspi->Reload.RxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	2b0f      	cmp	r3, #15
 8005c7c:	d903      	bls.n	8005c86 <HAL_SPI_Receive_IT+0x96>
  {
    hspi->RxISR = SPI_RxISR_32BIT;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	4a2c      	ldr	r2, [pc, #176]	@ (8005d34 <HAL_SPI_Receive_IT+0x144>)
 8005c82:	671a      	str	r2, [r3, #112]	@ 0x70
 8005c84:	e00a      	b.n	8005c9c <HAL_SPI_Receive_IT+0xac>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	2b07      	cmp	r3, #7
 8005c8c:	d903      	bls.n	8005c96 <HAL_SPI_Receive_IT+0xa6>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	4a29      	ldr	r2, [pc, #164]	@ (8005d38 <HAL_SPI_Receive_IT+0x148>)
 8005c92:	671a      	str	r2, [r3, #112]	@ 0x70
 8005c94:	e002      	b.n	8005c9c <HAL_SPI_Receive_IT+0xac>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4a28      	ldr	r2, [pc, #160]	@ (8005d3c <HAL_SPI_Receive_IT+0x14c>)
 8005c9a:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005ca4:	d108      	bne.n	8005cb8 <HAL_SPI_Receive_IT+0xc8>
  {
    SPI_1LINE_RX(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	e009      	b.n	8005ccc <HAL_SPI_Receive_IT+0xdc>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005cca:	60da      	str	r2, [r3, #12]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d40 <HAL_SPI_Receive_IT+0x150>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	88f9      	ldrh	r1, [r7, #6]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	6812      	ldr	r2, [r2, #0]
 8005cdc:	430b      	orrs	r3, r1
 8005cde:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, RXP, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6919      	ldr	r1, [r3, #16]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	f240 7349 	movw	r3, #1865	@ 0x749
 8005d06:	430b      	orrs	r3, r1
 8005d08:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d12:	d107      	bne.n	8005d24 <HAL_SPI_Receive_IT+0x134>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	08006223 	.word	0x08006223
 8005d38:	080061c3 	.word	0x080061c3
 8005d3c:	08006165 	.word	0x08006165
 8005d40:	ffff0000 	.word	0xffff0000

08005d44 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08a      	sub	sp, #40	@ 0x28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8005d5c:	6a3a      	ldr	r2, [r7, #32]
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	4013      	ands	r3, r2
 8005d62:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d76:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3330      	adds	r3, #48	@ 0x30
 8005d7e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d010      	beq.n	8005dac <HAL_SPI_IRQHandler+0x68>
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	f003 0308 	and.w	r3, r3, #8
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00b      	beq.n	8005dac <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699a      	ldr	r2, [r3, #24]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005da2:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f9b9 	bl	800611c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8005daa:	e192      	b.n	80060d2 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d113      	bne.n	8005dde <HAL_SPI_IRQHandler+0x9a>
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	f003 0320 	and.w	r3, r3, #32
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d10e      	bne.n	8005dde <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005dc0:	69bb      	ldr	r3, [r7, #24]
 8005dc2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	4798      	blx	r3
    handled = 1UL;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10f      	bne.n	8005e08 <HAL_SPI_IRQHandler+0xc4>
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	f003 0301 	and.w	r3, r3, #1
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d105      	bne.n	8005e08 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
    handled = 1UL;
 8005e04:	2301      	movs	r3, #1
 8005e06:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	f003 0320 	and.w	r3, r3, #32
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10f      	bne.n	8005e32 <HAL_SPI_IRQHandler+0xee>
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00a      	beq.n	8005e32 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d105      	bne.n	8005e32 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	4798      	blx	r3
    handled = 1UL;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f040 8147 	bne.w	80060c8 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	f003 0308 	and.w	r3, r3, #8
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 808b 	beq.w	8005f5c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	699a      	ldr	r2, [r3, #24]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0208 	orr.w	r2, r2, #8
 8005e54:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	699a      	ldr	r2, [r3, #24]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f042 0210 	orr.w	r2, r2, #16
 8005e64:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	699a      	ldr	r2, [r3, #24]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e74:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	691a      	ldr	r2, [r3, #16]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 0208 	bic.w	r2, r2, #8
 8005e84:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d13d      	bne.n	8005f10 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8005e94:	e036      	b.n	8005f04 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	2b0f      	cmp	r3, #15
 8005e9c:	d90b      	bls.n	8005eb6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ea6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ea8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	665a      	str	r2, [r3, #100]	@ 0x64
 8005eb4:	e01d      	b.n	8005ef2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	2b07      	cmp	r3, #7
 8005ebc:	d90b      	bls.n	8005ed6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	8812      	ldrh	r2, [r2, #0]
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ece:	1c9a      	adds	r2, r3, #2
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	665a      	str	r2, [r3, #100]	@ 0x64
 8005ed4:	e00d      	b.n	8005ef2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ee2:	7812      	ldrb	r2, [r2, #0]
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	3b01      	subs	r3, #1
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1c2      	bne.n	8005e96 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f000 f9b3 	bl	800627c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d003      	beq.n	8005f30 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 f8ed 	bl	8006108 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005f2e:	e0d0      	b.n	80060d2 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005f30:	7cfb      	ldrb	r3, [r7, #19]
 8005f32:	2b05      	cmp	r3, #5
 8005f34:	d103      	bne.n	8005f3e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f8dc 	bl	80060f4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005f3c:	e0c6      	b.n	80060cc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005f3e:	7cfb      	ldrb	r3, [r7, #19]
 8005f40:	2b04      	cmp	r3, #4
 8005f42:	d103      	bne.n	8005f4c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f7fa fab5 	bl	80004b4 <HAL_SPI_RxCpltCallback>
    return;
 8005f4a:	e0bf      	b.n	80060cc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005f4c:	7cfb      	ldrb	r3, [r7, #19]
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	f040 80bc 	bne.w	80060cc <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 f8c3 	bl	80060e0 <HAL_SPI_TxCpltCallback>
    return;
 8005f5a:	e0b7      	b.n	80060cc <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f000 80b5 	beq.w	80060d2 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00f      	beq.n	8005f92 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f78:	f043 0204 	orr.w	r2, r3, #4
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	699a      	ldr	r2, [r3, #24]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f90:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00f      	beq.n	8005fbc <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fa2:	f043 0201 	orr.w	r2, r3, #1
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	699a      	ldr	r2, [r3, #24]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fba:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005fbc:	69bb      	ldr	r3, [r7, #24]
 8005fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00f      	beq.n	8005fe6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fcc:	f043 0208 	orr.w	r2, r3, #8
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fe4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	f003 0320 	and.w	r3, r3, #32
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00f      	beq.n	8006010 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ff6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699a      	ldr	r2, [r3, #24]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0220 	orr.w	r2, r2, #32
 800600e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006016:	2b00      	cmp	r3, #0
 8006018:	d05a      	beq.n	80060d0 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0201 	bic.w	r2, r2, #1
 8006028:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6919      	ldr	r1, [r3, #16]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	4b28      	ldr	r3, [pc, #160]	@ (80060d8 <HAL_SPI_IRQHandler+0x394>)
 8006036:	400b      	ands	r3, r1
 8006038:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006040:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006044:	d138      	bne.n	80060b8 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006054:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800605a:	2b00      	cmp	r3, #0
 800605c:	d013      	beq.n	8006086 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006062:	4a1e      	ldr	r2, [pc, #120]	@ (80060dc <HAL_SPI_IRQHandler+0x398>)
 8006064:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800606a:	4618      	mov	r0, r3
 800606c:	f7fb fe74 	bl	8001d58 <HAL_DMA_Abort_IT>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800607c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800608a:	2b00      	cmp	r3, #0
 800608c:	d020      	beq.n	80060d0 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006092:	4a12      	ldr	r2, [pc, #72]	@ (80060dc <HAL_SPI_IRQHandler+0x398>)
 8006094:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800609a:	4618      	mov	r0, r3
 800609c:	f7fb fe5c 	bl	8001d58 <HAL_DMA_Abort_IT>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d014      	beq.n	80060d0 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80060b6:	e00b      	b.n	80060d0 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f821 	bl	8006108 <HAL_SPI_ErrorCallback>
    return;
 80060c6:	e003      	b.n	80060d0 <HAL_SPI_IRQHandler+0x38c>
    return;
 80060c8:	bf00      	nop
 80060ca:	e002      	b.n	80060d2 <HAL_SPI_IRQHandler+0x38e>
    return;
 80060cc:	bf00      	nop
 80060ce:	e000      	b.n	80060d2 <HAL_SPI_IRQHandler+0x38e>
    return;
 80060d0:	bf00      	nop
  }
}
 80060d2:	3728      	adds	r7, #40	@ 0x28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	fffffc94 	.word	0xfffffc94
 80060dc:	08006131 	.word	0x08006131

080060e0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f7ff ffd6 	bl	8006108 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800615c:	bf00      	nop
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006178:	7812      	ldrb	r2, [r2, #0]
 800617a:	b2d2      	uxtb	r2, r2
 800617c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800618e:	b29b      	uxth	r3, r3
 8006190:	3b01      	subs	r3, #1
 8006192:	b29a      	uxth	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d107      	bne.n	80061b6 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	691a      	ldr	r2, [r3, #16]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0201 	bic.w	r2, r2, #1
 80061b4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b085      	sub	sp, #20
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3330      	adds	r3, #48	@ 0x30
 80061d0:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	8812      	ldrh	r2, [r2, #0]
 80061da:	b292      	uxth	r2, r2
 80061dc:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061e2:	1c9a      	adds	r2, r3, #2
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	3b01      	subs	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006200:	b29b      	uxth	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d107      	bne.n	8006216 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	691a      	ldr	r2, [r3, #16]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0201 	bic.w	r2, r2, #1
 8006214:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8006216:	bf00      	nop
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006232:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006234:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800623a:	1d1a      	adds	r2, r3, #4
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006246:	b29b      	uxth	r3, r3
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006258:	b29b      	uxth	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d107      	bne.n	800626e <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	691a      	ldr	r2, [r3, #16]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0201 	bic.w	r2, r2, #1
 800626c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
	...

0800627c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699a      	ldr	r2, [r3, #24]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f042 0208 	orr.w	r2, r2, #8
 800629a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f042 0210 	orr.w	r2, r2, #16
 80062aa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0201 	bic.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	6919      	ldr	r1, [r3, #16]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4b3c      	ldr	r3, [pc, #240]	@ (80063b8 <SPI_CloseTransfer+0x13c>)
 80062c8:	400b      	ands	r3, r1
 80062ca:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80062da:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d014      	beq.n	8006312 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f003 0320 	and.w	r3, r3, #32
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00f      	beq.n	8006312 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062f8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699a      	ldr	r2, [r3, #24]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f042 0220 	orr.w	r2, r2, #32
 8006310:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b03      	cmp	r3, #3
 800631c:	d014      	beq.n	8006348 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00f      	beq.n	8006348 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800632e:	f043 0204 	orr.w	r2, r3, #4
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699a      	ldr	r2, [r3, #24]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006346:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00f      	beq.n	8006372 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006358:	f043 0201 	orr.w	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	699a      	ldr	r2, [r3, #24]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006370:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00f      	beq.n	800639c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006382:	f043 0208 	orr.w	r2, r3, #8
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800639a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80063ac:	bf00      	nop
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	fffffc90 	.word	0xfffffc90

080063bc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063c8:	095b      	lsrs	r3, r3, #5
 80063ca:	3301      	adds	r3, #1
 80063cc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	3301      	adds	r3, #1
 80063d4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	3307      	adds	r3, #7
 80063da:	08db      	lsrs	r3, r3, #3
 80063dc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b082      	sub	sp, #8
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d101      	bne.n	8006404 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e049      	b.n	8006498 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b00      	cmp	r3, #0
 800640e:	d106      	bne.n	800641e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7fa ffc1 	bl	80013a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2202      	movs	r2, #2
 8006422:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	3304      	adds	r3, #4
 800642e:	4619      	mov	r1, r3
 8006430:	4610      	mov	r0, r2
 8006432:	f000 fc17 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006496:	2300      	movs	r3, #0
}
 8006498:	4618      	mov	r0, r3
 800649a:	3708      	adds	r7, #8
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d001      	beq.n	80064b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e05e      	b.n	8006576 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68da      	ldr	r2, [r3, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f042 0201 	orr.w	r2, r2, #1
 80064ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a2b      	ldr	r2, [pc, #172]	@ (8006584 <HAL_TIM_Base_Start_IT+0xe4>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d02c      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e2:	d027      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a27      	ldr	r2, [pc, #156]	@ (8006588 <HAL_TIM_Base_Start_IT+0xe8>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d022      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4a26      	ldr	r2, [pc, #152]	@ (800658c <HAL_TIM_Base_Start_IT+0xec>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d01d      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a24      	ldr	r2, [pc, #144]	@ (8006590 <HAL_TIM_Base_Start_IT+0xf0>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d018      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a23      	ldr	r2, [pc, #140]	@ (8006594 <HAL_TIM_Base_Start_IT+0xf4>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d013      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a21      	ldr	r2, [pc, #132]	@ (8006598 <HAL_TIM_Base_Start_IT+0xf8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d00e      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a20      	ldr	r2, [pc, #128]	@ (800659c <HAL_TIM_Base_Start_IT+0xfc>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d009      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a1e      	ldr	r2, [pc, #120]	@ (80065a0 <HAL_TIM_Base_Start_IT+0x100>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d004      	beq.n	8006534 <HAL_TIM_Base_Start_IT+0x94>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a1d      	ldr	r2, [pc, #116]	@ (80065a4 <HAL_TIM_Base_Start_IT+0x104>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d115      	bne.n	8006560 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	4b1b      	ldr	r3, [pc, #108]	@ (80065a8 <HAL_TIM_Base_Start_IT+0x108>)
 800653c:	4013      	ands	r3, r2
 800653e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2b06      	cmp	r3, #6
 8006544:	d015      	beq.n	8006572 <HAL_TIM_Base_Start_IT+0xd2>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800654c:	d011      	beq.n	8006572 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f042 0201 	orr.w	r2, r2, #1
 800655c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800655e:	e008      	b.n	8006572 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	601a      	str	r2, [r3, #0]
 8006570:	e000      	b.n	8006574 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006572:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40010000 	.word	0x40010000
 8006588:	40000400 	.word	0x40000400
 800658c:	40000800 	.word	0x40000800
 8006590:	40000c00 	.word	0x40000c00
 8006594:	40010400 	.word	0x40010400
 8006598:	40001800 	.word	0x40001800
 800659c:	40014000 	.word	0x40014000
 80065a0:	4000e000 	.word	0x4000e000
 80065a4:	4000e400 	.word	0x4000e400
 80065a8:	00010007 	.word	0x00010007

080065ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e08f      	b.n	80066e0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065c6:	b2db      	uxtb	r3, r3
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d106      	bne.n	80065da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f7fa fe61 	bl	800129c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2202      	movs	r2, #2
 80065de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6899      	ldr	r1, [r3, #8]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	4b3e      	ldr	r3, [pc, #248]	@ (80066e8 <HAL_TIM_Encoder_Init+0x13c>)
 80065ee:	400b      	ands	r3, r1
 80065f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	3304      	adds	r3, #4
 80065fa:	4619      	mov	r1, r3
 80065fc:	4610      	mov	r0, r2
 80065fe:	f000 fb31 	bl	8006c64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6a1b      	ldr	r3, [r3, #32]
 8006618:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	4313      	orrs	r3, r2
 8006622:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	4b31      	ldr	r3, [pc, #196]	@ (80066ec <HAL_TIM_Encoder_Init+0x140>)
 8006628:	4013      	ands	r3, r2
 800662a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	689a      	ldr	r2, [r3, #8]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	699b      	ldr	r3, [r3, #24]
 8006634:	021b      	lsls	r3, r3, #8
 8006636:	4313      	orrs	r3, r2
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	4313      	orrs	r3, r2
 800663c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4b2b      	ldr	r3, [pc, #172]	@ (80066f0 <HAL_TIM_Encoder_Init+0x144>)
 8006642:	4013      	ands	r3, r2
 8006644:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	4b2a      	ldr	r3, [pc, #168]	@ (80066f4 <HAL_TIM_Encoder_Init+0x148>)
 800664a:	4013      	ands	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	021b      	lsls	r3, r3, #8
 8006658:	4313      	orrs	r3, r2
 800665a:	693a      	ldr	r2, [r7, #16]
 800665c:	4313      	orrs	r3, r2
 800665e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	011a      	lsls	r2, r3, #4
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	031b      	lsls	r3, r3, #12
 800666c:	4313      	orrs	r3, r2
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	4313      	orrs	r3, r2
 8006672:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800667a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006682:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	011b      	lsls	r3, r3, #4
 800668e:	4313      	orrs	r3, r2
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	4313      	orrs	r3, r2
 8006694:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	697a      	ldr	r2, [r7, #20]
 800669c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	693a      	ldr	r2, [r7, #16]
 80066a4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	fffebff8 	.word	0xfffebff8
 80066ec:	fffffcfc 	.word	0xfffffcfc
 80066f0:	fffff3f3 	.word	0xfffff3f3
 80066f4:	ffff0f0f 	.word	0xffff0f0f

080066f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006708:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006710:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006718:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006720:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d110      	bne.n	800674a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006728:	7bfb      	ldrb	r3, [r7, #15]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d102      	bne.n	8006734 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800672e:	7b7b      	ldrb	r3, [r7, #13]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d001      	beq.n	8006738 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e069      	b.n	800680c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2202      	movs	r2, #2
 800673c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006748:	e031      	b.n	80067ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b04      	cmp	r3, #4
 800674e:	d110      	bne.n	8006772 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006750:	7bbb      	ldrb	r3, [r7, #14]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d102      	bne.n	800675c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006756:	7b3b      	ldrb	r3, [r7, #12]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e055      	b.n	800680c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2202      	movs	r2, #2
 8006764:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006770:	e01d      	b.n	80067ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d108      	bne.n	800678a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006778:	7bbb      	ldrb	r3, [r7, #14]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d105      	bne.n	800678a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800677e:	7b7b      	ldrb	r3, [r7, #13]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d102      	bne.n	800678a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006784:	7b3b      	ldrb	r3, [r7, #12]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d001      	beq.n	800678e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e03e      	b.n	800680c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2202      	movs	r2, #2
 8006792:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2202      	movs	r2, #2
 800679a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2202      	movs	r2, #2
 80067a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2202      	movs	r2, #2
 80067aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d003      	beq.n	80067bc <HAL_TIM_Encoder_Start+0xc4>
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	2b04      	cmp	r3, #4
 80067b8:	d008      	beq.n	80067cc <HAL_TIM_Encoder_Start+0xd4>
 80067ba:	e00f      	b.n	80067dc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2201      	movs	r2, #1
 80067c2:	2100      	movs	r1, #0
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 fb97 	bl	8006ef8 <TIM_CCxChannelCmd>
      break;
 80067ca:	e016      	b.n	80067fa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	2104      	movs	r1, #4
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 fb8f 	bl	8006ef8 <TIM_CCxChannelCmd>
      break;
 80067da:	e00e      	b.n	80067fa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2201      	movs	r2, #1
 80067e2:	2100      	movs	r1, #0
 80067e4:	4618      	mov	r0, r3
 80067e6:	f000 fb87 	bl	8006ef8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2201      	movs	r2, #1
 80067f0:	2104      	movs	r1, #4
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 fb80 	bl	8006ef8 <TIM_CCxChannelCmd>
      break;
 80067f8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f042 0201 	orr.w	r2, r2, #1
 8006808:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	3710      	adds	r7, #16
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d020      	beq.n	8006878 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b00      	cmp	r3, #0
 800683e:	d01b      	beq.n	8006878 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0202 	mvn.w	r2, #2
 8006848:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f9e2 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006864:	e005      	b.n	8006872 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f9d4 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 f9e5 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	f003 0304 	and.w	r3, r3, #4
 800687e:	2b00      	cmp	r3, #0
 8006880:	d020      	beq.n	80068c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01b      	beq.n	80068c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f06f 0204 	mvn.w	r2, #4
 8006894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2202      	movs	r2, #2
 800689a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d003      	beq.n	80068b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 f9bc 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 80068b0:	e005      	b.n	80068be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 f9ae 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 f9bf 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	f003 0308 	and.w	r3, r3, #8
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d020      	beq.n	8006910 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f003 0308 	and.w	r3, r3, #8
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d01b      	beq.n	8006910 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f06f 0208 	mvn.w	r2, #8
 80068e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2204      	movs	r2, #4
 80068e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 f996 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 80068fc:	e005      	b.n	800690a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f000 f988 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f000 f999 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f003 0310 	and.w	r3, r3, #16
 8006916:	2b00      	cmp	r3, #0
 8006918:	d020      	beq.n	800695c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f003 0310 	and.w	r3, r3, #16
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01b      	beq.n	800695c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f06f 0210 	mvn.w	r2, #16
 800692c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2208      	movs	r2, #8
 8006932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f970 	bl	8006c28 <HAL_TIM_IC_CaptureCallback>
 8006948:	e005      	b.n	8006956 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f962 	bl	8006c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f973 	bl	8006c3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00c      	beq.n	8006980 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	2b00      	cmp	r3, #0
 800696e:	d007      	beq.n	8006980 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f06f 0201 	mvn.w	r2, #1
 8006978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f7f9 ff1e 	bl	80007bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006986:	2b00      	cmp	r3, #0
 8006988:	d104      	bne.n	8006994 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00c      	beq.n	80069ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800699a:	2b00      	cmp	r3, #0
 800699c:	d007      	beq.n	80069ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80069a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fb71 	bl	8007090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00c      	beq.n	80069d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d007      	beq.n	80069d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80069ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 fb69 	bl	80070a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d00c      	beq.n	80069f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80069ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 f92d 	bl	8006c50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00c      	beq.n	8006a1a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d007      	beq.n	8006a1a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f06f 0220 	mvn.w	r2, #32
 8006a12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fb31 	bl	800707c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a1a:	bf00      	nop
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
	...

08006a24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d101      	bne.n	8006a40 <HAL_TIM_ConfigClockSource+0x1c>
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	e0dc      	b.n	8006bfa <HAL_TIM_ConfigClockSource+0x1d6>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	4b6a      	ldr	r3, [pc, #424]	@ (8006c04 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	68ba      	ldr	r2, [r7, #8]
 8006a6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a64      	ldr	r2, [pc, #400]	@ (8006c08 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	f000 80a9 	beq.w	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006a7c:	4a62      	ldr	r2, [pc, #392]	@ (8006c08 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	f200 80ae 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006a84:	4a61      	ldr	r2, [pc, #388]	@ (8006c0c <HAL_TIM_ConfigClockSource+0x1e8>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	f000 80a1 	beq.w	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006a8c:	4a5f      	ldr	r2, [pc, #380]	@ (8006c0c <HAL_TIM_ConfigClockSource+0x1e8>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	f200 80a6 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006a94:	4a5e      	ldr	r2, [pc, #376]	@ (8006c10 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	f000 8099 	beq.w	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006a9c:	4a5c      	ldr	r2, [pc, #368]	@ (8006c10 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	f200 809e 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006aa4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006aa8:	f000 8091 	beq.w	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006aac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006ab0:	f200 8096 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006ab4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ab8:	f000 8089 	beq.w	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006abc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ac0:	f200 808e 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006ac4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ac8:	d03e      	beq.n	8006b48 <HAL_TIM_ConfigClockSource+0x124>
 8006aca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ace:	f200 8087 	bhi.w	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ad6:	f000 8086 	beq.w	8006be6 <HAL_TIM_ConfigClockSource+0x1c2>
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ade:	d87f      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006ae0:	2b70      	cmp	r3, #112	@ 0x70
 8006ae2:	d01a      	beq.n	8006b1a <HAL_TIM_ConfigClockSource+0xf6>
 8006ae4:	2b70      	cmp	r3, #112	@ 0x70
 8006ae6:	d87b      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006ae8:	2b60      	cmp	r3, #96	@ 0x60
 8006aea:	d050      	beq.n	8006b8e <HAL_TIM_ConfigClockSource+0x16a>
 8006aec:	2b60      	cmp	r3, #96	@ 0x60
 8006aee:	d877      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006af0:	2b50      	cmp	r3, #80	@ 0x50
 8006af2:	d03c      	beq.n	8006b6e <HAL_TIM_ConfigClockSource+0x14a>
 8006af4:	2b50      	cmp	r3, #80	@ 0x50
 8006af6:	d873      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006af8:	2b40      	cmp	r3, #64	@ 0x40
 8006afa:	d058      	beq.n	8006bae <HAL_TIM_ConfigClockSource+0x18a>
 8006afc:	2b40      	cmp	r3, #64	@ 0x40
 8006afe:	d86f      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006b00:	2b30      	cmp	r3, #48	@ 0x30
 8006b02:	d064      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006b04:	2b30      	cmp	r3, #48	@ 0x30
 8006b06:	d86b      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006b08:	2b20      	cmp	r3, #32
 8006b0a:	d060      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d867      	bhi.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d05c      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006b14:	2b10      	cmp	r3, #16
 8006b16:	d05a      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x1aa>
 8006b18:	e062      	b.n	8006be0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b2a:	f000 f9c5 	bl	8006eb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	609a      	str	r2, [r3, #8]
      break;
 8006b46:	e04f      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b58:	f000 f9ae 	bl	8006eb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689a      	ldr	r2, [r3, #8]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b6a:	609a      	str	r2, [r3, #8]
      break;
 8006b6c:	e03c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	f000 f91e 	bl	8006dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2150      	movs	r1, #80	@ 0x50
 8006b86:	4618      	mov	r0, r3
 8006b88:	f000 f978 	bl	8006e7c <TIM_ITRx_SetConfig>
      break;
 8006b8c:	e02c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	f000 f93d 	bl	8006e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2160      	movs	r1, #96	@ 0x60
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f000 f968 	bl	8006e7c <TIM_ITRx_SetConfig>
      break;
 8006bac:	e01c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bba:	461a      	mov	r2, r3
 8006bbc:	f000 f8fe 	bl	8006dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2140      	movs	r1, #64	@ 0x40
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 f958 	bl	8006e7c <TIM_ITRx_SetConfig>
      break;
 8006bcc:	e00c      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	4610      	mov	r0, r2
 8006bda:	f000 f94f 	bl	8006e7c <TIM_ITRx_SetConfig>
      break;
 8006bde:	e003      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
      break;
 8006be4:	e000      	b.n	8006be8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8006be6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	ffceff88 	.word	0xffceff88
 8006c08:	00100040 	.word	0x00100040
 8006c0c:	00100030 	.word	0x00100030
 8006c10:	00100020 	.word	0x00100020

08006c14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a47      	ldr	r2, [pc, #284]	@ (8006d94 <TIM_Base_SetConfig+0x130>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d013      	beq.n	8006ca4 <TIM_Base_SetConfig+0x40>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c82:	d00f      	beq.n	8006ca4 <TIM_Base_SetConfig+0x40>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a44      	ldr	r2, [pc, #272]	@ (8006d98 <TIM_Base_SetConfig+0x134>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d00b      	beq.n	8006ca4 <TIM_Base_SetConfig+0x40>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	4a43      	ldr	r2, [pc, #268]	@ (8006d9c <TIM_Base_SetConfig+0x138>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d007      	beq.n	8006ca4 <TIM_Base_SetConfig+0x40>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	4a42      	ldr	r2, [pc, #264]	@ (8006da0 <TIM_Base_SetConfig+0x13c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d003      	beq.n	8006ca4 <TIM_Base_SetConfig+0x40>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	4a41      	ldr	r2, [pc, #260]	@ (8006da4 <TIM_Base_SetConfig+0x140>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d108      	bne.n	8006cb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006caa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a36      	ldr	r2, [pc, #216]	@ (8006d94 <TIM_Base_SetConfig+0x130>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d027      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc4:	d023      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a33      	ldr	r2, [pc, #204]	@ (8006d98 <TIM_Base_SetConfig+0x134>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d01f      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a32      	ldr	r2, [pc, #200]	@ (8006d9c <TIM_Base_SetConfig+0x138>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d01b      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a31      	ldr	r2, [pc, #196]	@ (8006da0 <TIM_Base_SetConfig+0x13c>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d017      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a30      	ldr	r2, [pc, #192]	@ (8006da4 <TIM_Base_SetConfig+0x140>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d013      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a2f      	ldr	r2, [pc, #188]	@ (8006da8 <TIM_Base_SetConfig+0x144>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d00f      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8006dac <TIM_Base_SetConfig+0x148>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00b      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8006db0 <TIM_Base_SetConfig+0x14c>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d007      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a2c      	ldr	r2, [pc, #176]	@ (8006db4 <TIM_Base_SetConfig+0x150>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d003      	beq.n	8006d0e <TIM_Base_SetConfig+0xaa>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a2b      	ldr	r2, [pc, #172]	@ (8006db8 <TIM_Base_SetConfig+0x154>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d108      	bne.n	8006d20 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	689a      	ldr	r2, [r3, #8]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a14      	ldr	r2, [pc, #80]	@ (8006d94 <TIM_Base_SetConfig+0x130>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00f      	beq.n	8006d66 <TIM_Base_SetConfig+0x102>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a16      	ldr	r2, [pc, #88]	@ (8006da4 <TIM_Base_SetConfig+0x140>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00b      	beq.n	8006d66 <TIM_Base_SetConfig+0x102>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a15      	ldr	r2, [pc, #84]	@ (8006da8 <TIM_Base_SetConfig+0x144>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d007      	beq.n	8006d66 <TIM_Base_SetConfig+0x102>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a14      	ldr	r2, [pc, #80]	@ (8006dac <TIM_Base_SetConfig+0x148>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d003      	beq.n	8006d66 <TIM_Base_SetConfig+0x102>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a13      	ldr	r2, [pc, #76]	@ (8006db0 <TIM_Base_SetConfig+0x14c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d103      	bne.n	8006d6e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	691a      	ldr	r2, [r3, #16]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f043 0204 	orr.w	r2, r3, #4
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	601a      	str	r2, [r3, #0]
}
 8006d86:	bf00      	nop
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40010000 	.word	0x40010000
 8006d98:	40000400 	.word	0x40000400
 8006d9c:	40000800 	.word	0x40000800
 8006da0:	40000c00 	.word	0x40000c00
 8006da4:	40010400 	.word	0x40010400
 8006da8:	40014000 	.word	0x40014000
 8006dac:	40014400 	.word	0x40014400
 8006db0:	40014800 	.word	0x40014800
 8006db4:	4000e000 	.word	0x4000e000
 8006db8:	4000e400 	.word	0x4000e400

08006dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	60f8      	str	r0, [r7, #12]
 8006dc4:	60b9      	str	r1, [r7, #8]
 8006dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	f023 0201 	bic.w	r2, r3, #1
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	011b      	lsls	r3, r3, #4
 8006dec:	693a      	ldr	r2, [r7, #16]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f023 030a 	bic.w	r3, r3, #10
 8006df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	621a      	str	r2, [r3, #32]
}
 8006e0e:	bf00      	nop
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b087      	sub	sp, #28
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	60f8      	str	r0, [r7, #12]
 8006e22:	60b9      	str	r1, [r7, #8]
 8006e24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6a1b      	ldr	r3, [r3, #32]
 8006e30:	f023 0210 	bic.w	r2, r3, #16
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	031b      	lsls	r3, r3, #12
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	011b      	lsls	r3, r3, #4
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	693a      	ldr	r2, [r7, #16]
 8006e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	621a      	str	r2, [r3, #32]
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
	...

08006e7c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	4b09      	ldr	r3, [pc, #36]	@ (8006eb4 <TIM_ITRx_SetConfig+0x38>)
 8006e90:	4013      	ands	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	f043 0307 	orr.w	r3, r3, #7
 8006e9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	609a      	str	r2, [r3, #8]
}
 8006ea6:	bf00      	nop
 8006ea8:	3714      	adds	r7, #20
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	ffcfff8f 	.word	0xffcfff8f

08006eb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ed2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	021a      	lsls	r2, r3, #8
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	431a      	orrs	r2, r3
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	697a      	ldr	r2, [r7, #20]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	697a      	ldr	r2, [r7, #20]
 8006eea:	609a      	str	r2, [r3, #8]
}
 8006eec:	bf00      	nop
 8006eee:	371c      	adds	r7, #28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	f003 031f 	and.w	r3, r3, #31
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	6a1a      	ldr	r2, [r3, #32]
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	43db      	mvns	r3, r3
 8006f1a:	401a      	ands	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a1a      	ldr	r2, [r3, #32]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f003 031f 	and.w	r3, r3, #31
 8006f2a:	6879      	ldr	r1, [r7, #4]
 8006f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006f30:	431a      	orrs	r2, r3
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	621a      	str	r2, [r3, #32]
}
 8006f36:	bf00      	nop
 8006f38:	371c      	adds	r7, #28
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
	...

08006f44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d101      	bne.n	8006f5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f58:	2302      	movs	r3, #2
 8006f5a:	e077      	b.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a35      	ldr	r2, [pc, #212]	@ (8007058 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d004      	beq.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a34      	ldr	r2, [pc, #208]	@ (800705c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d108      	bne.n	8006fa2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006f96:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fa8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a25      	ldr	r2, [pc, #148]	@ (8007058 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d02c      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fce:	d027      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a22      	ldr	r2, [pc, #136]	@ (8007060 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d022      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a21      	ldr	r2, [pc, #132]	@ (8007064 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d01d      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a1f      	ldr	r2, [pc, #124]	@ (8007068 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d018      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a1a      	ldr	r2, [pc, #104]	@ (800705c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d013      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800706c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00e      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a1a      	ldr	r2, [pc, #104]	@ (8007070 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d009      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a18      	ldr	r2, [pc, #96]	@ (8007074 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d004      	beq.n	8007020 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a17      	ldr	r2, [pc, #92]	@ (8007078 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d10c      	bne.n	800703a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007026:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	68ba      	ldr	r2, [r7, #8]
 800702e:	4313      	orrs	r3, r2
 8007030:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800704a:	2300      	movs	r3, #0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	40010000 	.word	0x40010000
 800705c:	40010400 	.word	0x40010400
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40001800 	.word	0x40001800
 8007070:	40014000 	.word	0x40014000
 8007074:	4000e000 	.word	0x4000e000
 8007078:	4000e400 	.word	0x4000e400

0800707c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <memset>:
 80070b8:	4402      	add	r2, r0
 80070ba:	4603      	mov	r3, r0
 80070bc:	4293      	cmp	r3, r2
 80070be:	d100      	bne.n	80070c2 <memset+0xa>
 80070c0:	4770      	bx	lr
 80070c2:	f803 1b01 	strb.w	r1, [r3], #1
 80070c6:	e7f9      	b.n	80070bc <memset+0x4>

080070c8 <__libc_init_array>:
 80070c8:	b570      	push	{r4, r5, r6, lr}
 80070ca:	4d0d      	ldr	r5, [pc, #52]	@ (8007100 <__libc_init_array+0x38>)
 80070cc:	4c0d      	ldr	r4, [pc, #52]	@ (8007104 <__libc_init_array+0x3c>)
 80070ce:	1b64      	subs	r4, r4, r5
 80070d0:	10a4      	asrs	r4, r4, #2
 80070d2:	2600      	movs	r6, #0
 80070d4:	42a6      	cmp	r6, r4
 80070d6:	d109      	bne.n	80070ec <__libc_init_array+0x24>
 80070d8:	4d0b      	ldr	r5, [pc, #44]	@ (8007108 <__libc_init_array+0x40>)
 80070da:	4c0c      	ldr	r4, [pc, #48]	@ (800710c <__libc_init_array+0x44>)
 80070dc:	f000 f826 	bl	800712c <_init>
 80070e0:	1b64      	subs	r4, r4, r5
 80070e2:	10a4      	asrs	r4, r4, #2
 80070e4:	2600      	movs	r6, #0
 80070e6:	42a6      	cmp	r6, r4
 80070e8:	d105      	bne.n	80070f6 <__libc_init_array+0x2e>
 80070ea:	bd70      	pop	{r4, r5, r6, pc}
 80070ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f0:	4798      	blx	r3
 80070f2:	3601      	adds	r6, #1
 80070f4:	e7ee      	b.n	80070d4 <__libc_init_array+0xc>
 80070f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80070fa:	4798      	blx	r3
 80070fc:	3601      	adds	r6, #1
 80070fe:	e7f2      	b.n	80070e6 <__libc_init_array+0x1e>
 8007100:	080071b0 	.word	0x080071b0
 8007104:	080071b0 	.word	0x080071b0
 8007108:	080071b0 	.word	0x080071b0
 800710c:	080071b4 	.word	0x080071b4

08007110 <memcpy>:
 8007110:	440a      	add	r2, r1
 8007112:	4291      	cmp	r1, r2
 8007114:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007118:	d100      	bne.n	800711c <memcpy+0xc>
 800711a:	4770      	bx	lr
 800711c:	b510      	push	{r4, lr}
 800711e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007122:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007126:	4291      	cmp	r1, r2
 8007128:	d1f9      	bne.n	800711e <memcpy+0xe>
 800712a:	bd10      	pop	{r4, pc}

0800712c <_init>:
 800712c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800712e:	bf00      	nop
 8007130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007132:	bc08      	pop	{r3}
 8007134:	469e      	mov	lr, r3
 8007136:	4770      	bx	lr

08007138 <_fini>:
 8007138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713a:	bf00      	nop
 800713c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800713e:	bc08      	pop	{r3}
 8007140:	469e      	mov	lr, r3
 8007142:	4770      	bx	lr
