{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1468420135170 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1468420135170 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1468420135217 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1468420135217 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v " "Source file: C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1468420135248 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1468420135248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1468420139326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468420139326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 10:28:59 2016 " "Processing started: Wed Jul 13 10:28:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468420139326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420139326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab5 -c eecs301_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab5 -c eecs301_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420139326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1468420139915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "PLL/pll.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "PLL/pll.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_position_sync.v(53) " "Verilog HDL information at video_position_sync.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_position_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_position_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_position_sync " "Found entity 1: video_position_sync" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/loader.v 1 1 " "Found 1 design units, including 1 entities, in source file v/loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "V/loader.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/input_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file v/input_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/char_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/char_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_ram " "Found entity 1: char_ram" {  } { { "V/char_ram.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/char_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/char_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_displayer " "Found entity 1: char_displayer" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/button_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/button_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_clock_generator " "Found entity 1: button_clock_generator" {  } { { "V/button_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/button_clock_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_provided/font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v_provided/font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "V_provided/font_rom.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V_provided/font_rom.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab5 " "Found entity 1: eecs301_lab5" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420151412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "edit video_controller.v(30) " "Verilog HDL Implicit Net warning at video_controller.v(30): created implicit net for \"edit\"" {  } { { "V/video_controller.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420151412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab5 " "Elaborating entity \"eecs301_lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1468420152022 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab5.v(20) " "Output port \"HEX0\" at eecs301_lab5.v(20) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab5.v(21) " "Output port \"HEX1\" at eecs301_lab5.v(21) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab5.v(22) " "Output port \"HEX2\" at eecs301_lab5.v(22) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab5.v(23) " "Output port \"HEX3\" at eecs301_lab5.v(23) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab5.v(24) " "Output port \"HEX4\" at eecs301_lab5.v(24) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab5.v(25) " "Output port \"HEX5\" at eecs301_lab5.v(25) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR eecs301_lab5.v(31) " "Output port \"LEDR\" at eecs301_lab5.v(31) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab5.v(37) " "Output port \"VGA_B\" at eecs301_lab5.v(37) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab5.v(40) " "Output port \"VGA_G\" at eecs301_lab5.v(40) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab5.v(42) " "Output port \"VGA_R\" at eecs301_lab5.v(42) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab5.v(8) " "Output port \"ADC_CONVST\" at eecs301_lab5.v(8) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab5.v(9) " "Output port \"ADC_DIN\" at eecs301_lab5.v(9) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab5.v(11) " "Output port \"ADC_SCLK\" at eecs301_lab5.v(11) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab5.v(38) " "Output port \"VGA_BLANK_N\" at eecs301_lab5.v(38) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab5.v(39) " "Output port \"VGA_CLK\" at eecs301_lab5.v(39) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab5.v(41) " "Output port \"VGA_HS\" at eecs301_lab5.v(41) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab5.v(43) " "Output port \"VGA_SYNC_N\" at eecs301_lab5.v(43) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152069 "|eecs301_lab5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab5.v(44) " "Output port \"VGA_VS\" at eecs301_lab5.v(44) has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1468420152084 "|eecs301_lab5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:video_freq_gen " "Elaborating entity \"pll\" for hierarchy \"pll:video_freq_gen\"" {  } { { "eecs301_lab5.v" "video_freq_gen" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:video_freq_gen\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:video_freq_gen\|pll_0002:pll_inst\"" {  } { { "PLL/pll.v" "pll_inst" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/pll/pll_0002.v" "altera_pll_i" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1468420152397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 9.000000 MHz " "Parameter \"output_clock_frequency0\" = \"9.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420152553 ""}  } { { "PLL/pll/pll_0002.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/PLL/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1468420152553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_position_sync video_position_sync:sync_display " "Elaborating entity \"video_position_sync\" for hierarchy \"video_position_sync:sync_display\"" {  } { { "eecs301_lab5.v" "sync_display" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_position_sync.v(96) " "Verilog HDL assignment warning at video_position_sync.v(96): truncated value with size 32 to match size of target (10)" {  } { { "V/video_position_sync.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_position_sync.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152569 "|eecs301_lab5|video_position_sync:sync_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:control " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:control\"" {  } { { "eecs301_lab5.v" "control" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_clock_generator video_controller:control\|button_clock_generator:gen " "Elaborating entity \"button_clock_generator\" for hierarchy \"video_controller:control\|button_clock_generator:gen\"" {  } { { "V/video_controller.v" "gen" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_clock_generator.v(14) " "Verilog HDL assignment warning at button_clock_generator.v(14): truncated value with size 32 to match size of target (21)" {  } { { "V/button_clock_generator.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/button_clock_generator.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152600 "|eecs301_lab5|video_controller:control|button_clock_generator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler video_controller:control\|input_handler:handle_input " "Elaborating entity \"input_handler\" for hierarchy \"video_controller:control\|input_handler:handle_input\"" {  } { { "V/video_controller.v" "handle_input" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 input_handler.v(34) " "Verilog HDL assignment warning at input_handler.v(34): truncated value with size 32 to match size of target (5)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 input_handler.v(36) " "Verilog HDL assignment warning at input_handler.v(36): truncated value with size 32 to match size of target (5)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 input_handler.v(43) " "Verilog HDL assignment warning at input_handler.v(43): truncated value with size 32 to match size of target (5)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 input_handler.v(52) " "Verilog HDL assignment warning at input_handler.v(52): truncated value with size 32 to match size of target (6)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 input_handler.v(54) " "Verilog HDL assignment warning at input_handler.v(54): truncated value with size 32 to match size of target (6)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 input_handler.v(61) " "Verilog HDL assignment warning at input_handler.v(61): truncated value with size 32 to match size of target (6)" {  } { { "V/input_handler.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/input_handler.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152616 "|eecs301_lab5|video_controller:control|input_handler:handle_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_ram video_controller:control\|char_ram:store " "Elaborating entity \"char_ram\" for hierarchy \"video_controller:control\|char_ram:store\"" {  } { { "V/video_controller.v" "store" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom video_controller:control\|font_rom:font " "Elaborating entity \"font_rom\" for hierarchy \"video_controller:control\|font_rom:font\"" {  } { { "V/video_controller.v" "font" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_displayer video_controller:control\|char_displayer:disp " "Elaborating entity \"char_displayer\" for hierarchy \"video_controller:control\|char_displayer:disp\"" {  } { { "V/video_controller.v" "disp" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 char_displayer.v(16) " "Verilog HDL assignment warning at char_displayer.v(16): truncated value with size 10 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152709 "|eecs301_lab5|video_controller:control|char_displayer:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 char_displayer.v(17) " "Verilog HDL assignment warning at char_displayer.v(17): truncated value with size 10 to match size of target (7)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152709 "|eecs301_lab5|video_controller:control|char_displayer:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 char_displayer.v(18) " "Verilog HDL assignment warning at char_displayer.v(18): truncated value with size 10 to match size of target (4)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152709 "|eecs301_lab5|video_controller:control|char_displayer:disp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 char_displayer.v(19) " "Verilog HDL assignment warning at char_displayer.v(19): truncated value with size 10 to match size of target (3)" {  } { { "V/char_displayer.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/char_displayer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1468420152709 "|eecs301_lab5|video_controller:control|char_displayer:disp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loader video_controller:control\|loader:ram_loader " "Elaborating entity \"loader\" for hierarchy \"video_controller:control\|loader:ram_loader\"" {  } { { "V/video_controller.v" "ram_loader" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/V/video_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420152709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8584 " "Found entity 1: altsyncram_8584" {  } { { "db/altsyncram_8584.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_8584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420155618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420155618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420156899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420156899 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420157321 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1468420157509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.07.13.10:29:24 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl " "2016.07.13.10:29:24 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420164230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420168047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420168312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420169978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420170025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420170072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420170118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420170165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420170165 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1468420170954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4209acef/alt_sld_fab.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171220 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420171251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420171251 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:control\|char_ram:store\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:control\|char_ram:store\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1468420173564 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1468420173564 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1468420173564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:control\|char_ram:store\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"video_controller:control\|char_ram:store\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420173611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:control\|char_ram:store\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"video_controller:control\|char_ram:store\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1468420173611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1468420173611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9n1 " "Found entity 1: altsyncram_e9n1" {  } { { "db/altsyncram_e9n1.tdf" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/db/altsyncram_e9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468420173673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420173673 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1468420174064 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1468420174064 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1468420174064 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1468420174064 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1468420174064 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1468420174064 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420174392 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1468420174392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174392 "|eecs301_lab5|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1468420174408 "|eecs301_lab5|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1468420174392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420174689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.map.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420175925 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 91 129 0 0 38 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 91 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 38 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1468420176894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1468420177051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468420177051 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1468420178270 ""}  } { { "altera_pll.v" "" { Text "d:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1468420178270 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420178613 "|eecs301_lab5|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420178613 "|eecs301_lab5|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420178613 "|eecs301_lab5|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420178613 "|eecs301_lab5|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1468420178613 "|eecs301_lab5|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1468420178613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1778 " "Implemented 1778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1468420178613 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1468420178613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1468420178613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1542 " "Implemented 1542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1468420178613 ""} { "Info" "ICUT_CUT_TM_RAMS" "55 " "Implemented 55 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1468420178613 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1468420178613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1468420178613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468420178645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 10:29:38 2016 " "Processing ended: Wed Jul 13 10:29:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468420178645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468420178645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468420178645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468420178645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1468420185376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468420185376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 10:29:43 2016 " "Processing started: Wed Jul 13 10:29:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468420185376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1468420185376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eecs301_lab5 -c eecs301_lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eecs301_lab5 -c eecs301_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1468420185376 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1468420187329 ""}
{ "Info" "0" "" "Project  = eecs301_lab5" {  } {  } 0 0 "Project  = eecs301_lab5" 0 0 "Fitter" 0 0 1468420187345 ""}
{ "Info" "0" "" "Revision = eecs301_lab5" {  } {  } 0 0 "Revision = eecs301_lab5" 0 0 "Fitter" 0 0 1468420187360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1468420187626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab5 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1468420187766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468420187923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468420187923 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1468420188063 ""}  } { { "altera_pll.v" "" { Text "d:/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1468420188063 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1468420188845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1468420190720 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1468420190876 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1468420205044 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 119 global CLKCTRL_G7 " "pll:video_freq_gen\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 119 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1468420205544 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1468420205544 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 532 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 532 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1468420205544 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1468420205544 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420205544 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420209060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420209060 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420209060 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1468420209060 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1468420209060 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab5.sdc " "Reading SDC File: 'eecs301_lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1468420209091 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1468420209091 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1468420209091 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1468420209091 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1468420209091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1468420209091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab5.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab5.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1468420209091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab5.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab5.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1468420209107 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468420209107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab5.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab5.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1468420209107 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1468420209107 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_controller:control\|button_clock_generator:gen\|count\[20\] " "Node: video_controller:control\|button_clock_generator:gen\|count\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] video_controller:control\|button_clock_generator:gen\|count\[20\] " "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] is being clocked by video_controller:control\|button_clock_generator:gen\|count\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1468420209107 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1468420209107 "|eecs301_lab5|video_controller:control|button_clock_generator:gen|count[20]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420209122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420209122 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420209122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1468420209122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1468420209154 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1468420209169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.777 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.777 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 111.111 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 111.111 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1468420209169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1468420209169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1468420209404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468420209419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468420209435 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1468420209435 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1468420209450 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1468420209450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1468420209669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 EC " "Packed 7 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1468420209669 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1468420209669 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420209935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1468420218369 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1468420219619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420240520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1468420253045 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1468420255268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420255268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1468420258598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1468420267363 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1468420267363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1468420270391 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1468420270391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420270395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.62 " "Total time spent on timing analysis during the Fitter is 4.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1468420278466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468420278707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468420280691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468420280825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468420282535 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468420292506 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 186 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 191 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 192 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 193 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 194 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 195 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 196 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 197 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 202 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 203 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 204 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 205 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 206 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 207 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 208 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 209 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 210 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 211 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 212 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 213 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 214 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 215 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 216 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 217 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 218 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 88 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 87 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 86 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 85 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 84 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 83 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 82 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 80 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 79 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 77 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 76 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 75 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 74 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 73 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 72 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 71 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab5.v" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1468420293317 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1468420293317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.fit.smsg " "Generated suppressed messages file C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1468420293803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2325 " "Peak virtual memory: 2325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468420295484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 10:31:35 2016 " "Processing ended: Wed Jul 13 10:31:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468420295484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468420295484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468420295484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1468420295484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1468420303122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468420303123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 10:31:42 2016 " "Processing started: Wed Jul 13 10:31:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468420303123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1468420303123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eecs301_lab5 -c eecs301_lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eecs301_lab5 -c eecs301_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1468420303123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1468420316548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "879 " "Peak virtual memory: 879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468420319978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 10:31:59 2016 " "Processing ended: Wed Jul 13 10:31:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468420319978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468420319978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468420319978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1468420319978 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1468420320738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1468420325279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468420325281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 10:32:04 2016 " "Processing started: Wed Jul 13 10:32:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468420325281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420325281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eecs301_lab5 -c eecs301_lab5 " "Command: quartus_sta eecs301_lab5 -c eecs301_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420325281 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420325536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420326382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420326442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420326442 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420327318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420327318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1468420327318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1468420327318 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327318 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab5.sdc " "Reading SDC File: 'eecs301_lab5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327332 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327333 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 36 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1468420327334 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1468420327334 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab5.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab5.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab5.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab5.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1468420327343 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab5.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab5.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1468420327343 ""}  } { { "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" "" { Text "C:/Users/Jonathan/Desktop/Dropbox/Lab 5/Lab 5 Code/eecs301_lab5.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_controller:control\|button_clock_generator:gen\|count\[20\] " "Node: video_controller:control\|button_clock_generator:gen\|count\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] video_controller:control\|button_clock_generator:gen\|count\[20\] " "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] is being clocked by video_controller:control\|button_clock_generator:gen\|count\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1468420327364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327364 "|eecs301_lab5|video_controller:control|button_clock_generator:gen|count[20]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420327368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420327368 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420327368 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420327368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328297 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420328345 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420328370 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1468420328454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.127 " "Worst-case setup slack is -3.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.127            -105.180 CLOCK_50  " "   -3.127            -105.180 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.172               0.000 altera_reserved_tck  " "   10.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  107.768               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  107.768               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 altera_reserved_tck  " "    0.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 CLOCK_50  " "    0.285               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.937 " "Worst-case recovery slack is 17.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.937               0.000 altera_reserved_tck  " "   17.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 altera_reserved_tck  " "    0.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 CLOCK_50  " "    8.884               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.530               0.000 altera_reserved_tck  " "   18.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.317               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.317               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420328492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.514 ns " "Worst Case Available Settling Time: 52.514 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420328536 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328536 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420328541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420328620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420331754 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_controller:control\|button_clock_generator:gen\|count\[20\] " "Node: video_controller:control\|button_clock_generator:gen\|count\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] video_controller:control\|button_clock_generator:gen\|count\[20\] " "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] is being clocked by video_controller:control\|button_clock_generator:gen\|count\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1468420331928 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420331928 "|eecs301_lab5|video_controller:control|button_clock_generator:gen|count[20]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420331932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420331932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420331932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420331932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420332756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1468420332794 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420332794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.035 " "Worst-case setup slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035            -101.597 CLOCK_50  " "   -3.035            -101.597 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  107.743               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  107.743               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 altera_reserved_tck  " "    0.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 CLOCK_50  " "    0.271               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.294               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.050 " "Worst-case recovery slack is 18.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.050               0.000 altera_reserved_tck  " "   18.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.742 " "Worst-case removal slack is 0.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 altera_reserved_tck  " "    0.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 CLOCK_50  " "    8.921               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.533               0.000 altera_reserved_tck  " "   18.533               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.292               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.292               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420333833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.650 ns " "Worst Case Available Settling Time: 52.650 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420333860 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420333860 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420333864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420334109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420337077 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_controller:control\|button_clock_generator:gen\|count\[20\] " "Node: video_controller:control\|button_clock_generator:gen\|count\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] video_controller:control\|button_clock_generator:gen\|count\[20\] " "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] is being clocked by video_controller:control\|button_clock_generator:gen\|count\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1468420337307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420337307 "|eecs301_lab5|video_controller:control|button_clock_generator:gen|count[20]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420337311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420337311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420337311 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420337311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1468420338207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.796 " "Worst-case setup slack is -0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796             -25.004 CLOCK_50  " "   -0.796             -25.004 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.290               0.000 altera_reserved_tck  " "   12.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  109.185               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  109.185               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 altera_reserved_tck  " "    0.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CLOCK_50  " "    0.165               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.088 " "Worst-case recovery slack is 19.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.088               0.000 altera_reserved_tck  " "   19.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.483               0.000 CLOCK_50  " "    8.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.196               0.000 altera_reserved_tck  " "   18.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.436               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.436               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420338257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.708 ns " "Worst Case Available Settling Time: 55.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420338296 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420338296 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1468420339302 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_controller:control\|button_clock_generator:gen\|count\[20\] " "Node: video_controller:control\|button_clock_generator:gen\|count\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] video_controller:control\|button_clock_generator:gen\|count\[20\] " "Register video_controller:control\|input_handler:handle_input\|cursor_h_pos\[0\] is being clocked by video_controller:control\|button_clock_generator:gen\|count\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1468420339571 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420339571 "|eecs301_lab5|video_controller:control|button_clock_generator:gen|count[20]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420339574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420339574 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1468420339574 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420339574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420340411 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1468420340423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420340423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.707 " "Worst-case setup slack is -0.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420340425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420340425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707             -21.950 CLOCK_50  " "   -0.707             -21.950 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420340425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420340425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  109.317               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  109.317               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420340425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420340425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 altera_reserved_tck  " "    0.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLOCK_50  " "    0.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.164               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420341443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.281 " "Worst-case recovery slack is 19.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.281               0.000 altera_reserved_tck  " "   19.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420341458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.325 " "Worst-case removal slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 altera_reserved_tck  " "    0.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420341466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.388 " "Worst-case minimum pulse width slack is 1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.388               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.438               0.000 CLOCK_50  " "    8.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.178               0.000 altera_reserved_tck  " "   18.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   54.435               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   54.435               0.000 video_freq_gen\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1468420341470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420341470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 63 " "Number of Synchronizer Chains Found: 63" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.162 ns " "Worst Case Available Settling Time: 56.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1468420341494 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420341494 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420344683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420344686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468420344808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 10:32:24 2016 " "Processing ended: Wed Jul 13 10:32:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468420344808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468420344808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468420344808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420344808 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Quartus Prime Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1468420345975 ""}
