Classic Timing Analyzer report for dac_b
Thu Oct 31 20:48:43 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 32.736 ns   ; vec[7] ; p7[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+--------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To    ;
+-------+-------------------+-----------------+--------+-------+
; N/A   ; None              ; 32.736 ns       ; vec[7] ; p7[3] ;
; N/A   ; None              ; 32.728 ns       ; vec[7] ; p7[0] ;
; N/A   ; None              ; 32.718 ns       ; vec[7] ; p7[6] ;
; N/A   ; None              ; 32.700 ns       ; vec[7] ; p7[4] ;
; N/A   ; None              ; 32.673 ns       ; vec[7] ; p7[5] ;
; N/A   ; None              ; 32.642 ns       ; vec[7] ; p7[2] ;
; N/A   ; None              ; 32.625 ns       ; vec[7] ; p7[1] ;
; N/A   ; None              ; 31.321 ns       ; vec[7] ; p2[6] ;
; N/A   ; None              ; 30.946 ns       ; vec[7] ; p2[1] ;
; N/A   ; None              ; 30.939 ns       ; vec[7] ; p2[4] ;
; N/A   ; None              ; 30.364 ns       ; vec[7] ; p2[2] ;
; N/A   ; None              ; 28.022 ns       ; vec[5] ; p7[3] ;
; N/A   ; None              ; 28.014 ns       ; vec[5] ; p7[0] ;
; N/A   ; None              ; 28.004 ns       ; vec[5] ; p7[6] ;
; N/A   ; None              ; 27.986 ns       ; vec[5] ; p7[4] ;
; N/A   ; None              ; 27.959 ns       ; vec[5] ; p7[5] ;
; N/A   ; None              ; 27.928 ns       ; vec[5] ; p7[2] ;
; N/A   ; None              ; 27.911 ns       ; vec[5] ; p7[1] ;
; N/A   ; None              ; 27.910 ns       ; vec[6] ; p7[3] ;
; N/A   ; None              ; 27.902 ns       ; vec[6] ; p7[0] ;
; N/A   ; None              ; 27.892 ns       ; vec[6] ; p7[6] ;
; N/A   ; None              ; 27.874 ns       ; vec[6] ; p7[4] ;
; N/A   ; None              ; 27.847 ns       ; vec[6] ; p7[5] ;
; N/A   ; None              ; 27.816 ns       ; vec[6] ; p7[2] ;
; N/A   ; None              ; 27.799 ns       ; vec[6] ; p7[1] ;
; N/A   ; None              ; 26.381 ns       ; vec[5] ; p2[6] ;
; N/A   ; None              ; 26.273 ns       ; vec[6] ; p2[6] ;
; N/A   ; None              ; 26.006 ns       ; vec[5] ; p2[1] ;
; N/A   ; None              ; 25.999 ns       ; vec[5] ; p2[4] ;
; N/A   ; None              ; 25.898 ns       ; vec[6] ; p2[1] ;
; N/A   ; None              ; 25.891 ns       ; vec[6] ; p2[4] ;
; N/A   ; None              ; 25.650 ns       ; vec[4] ; p7[3] ;
; N/A   ; None              ; 25.642 ns       ; vec[4] ; p7[0] ;
; N/A   ; None              ; 25.632 ns       ; vec[4] ; p7[6] ;
; N/A   ; None              ; 25.614 ns       ; vec[4] ; p7[4] ;
; N/A   ; None              ; 25.587 ns       ; vec[4] ; p7[5] ;
; N/A   ; None              ; 25.556 ns       ; vec[4] ; p7[2] ;
; N/A   ; None              ; 25.539 ns       ; vec[4] ; p7[1] ;
; N/A   ; None              ; 25.424 ns       ; vec[5] ; p2[2] ;
; N/A   ; None              ; 25.316 ns       ; vec[6] ; p2[2] ;
; N/A   ; None              ; 24.850 ns       ; vec[7] ; p2[3] ;
; N/A   ; None              ; 24.850 ns       ; vec[7] ; p2[0] ;
; N/A   ; None              ; 23.972 ns       ; vec[4] ; p2[6] ;
; N/A   ; None              ; 23.597 ns       ; vec[4] ; p2[1] ;
; N/A   ; None              ; 23.590 ns       ; vec[4] ; p2[4] ;
; N/A   ; None              ; 23.015 ns       ; vec[4] ; p2[2] ;
; N/A   ; None              ; 22.954 ns       ; vec[2] ; p7[3] ;
; N/A   ; None              ; 22.946 ns       ; vec[2] ; p7[0] ;
; N/A   ; None              ; 22.936 ns       ; vec[2] ; p7[6] ;
; N/A   ; None              ; 22.918 ns       ; vec[2] ; p7[4] ;
; N/A   ; None              ; 22.891 ns       ; vec[2] ; p7[5] ;
; N/A   ; None              ; 22.860 ns       ; vec[2] ; p7[2] ;
; N/A   ; None              ; 22.843 ns       ; vec[2] ; p7[1] ;
; N/A   ; None              ; 21.627 ns       ; vec[2] ; p2[6] ;
; N/A   ; None              ; 21.405 ns       ; vec[3] ; p7[3] ;
; N/A   ; None              ; 21.397 ns       ; vec[3] ; p7[0] ;
; N/A   ; None              ; 21.387 ns       ; vec[3] ; p7[6] ;
; N/A   ; None              ; 21.369 ns       ; vec[3] ; p7[4] ;
; N/A   ; None              ; 21.342 ns       ; vec[3] ; p7[5] ;
; N/A   ; None              ; 21.311 ns       ; vec[3] ; p7[2] ;
; N/A   ; None              ; 21.294 ns       ; vec[3] ; p7[1] ;
; N/A   ; None              ; 21.252 ns       ; vec[2] ; p2[1] ;
; N/A   ; None              ; 21.245 ns       ; vec[2] ; p2[4] ;
; N/A   ; None              ; 20.670 ns       ; vec[2] ; p2[2] ;
; N/A   ; None              ; 20.660 ns       ; vec[3] ; p2[6] ;
; N/A   ; None              ; 20.285 ns       ; vec[3] ; p2[1] ;
; N/A   ; None              ; 20.278 ns       ; vec[3] ; p2[4] ;
; N/A   ; None              ; 19.910 ns       ; vec[5] ; p2[3] ;
; N/A   ; None              ; 19.910 ns       ; vec[5] ; p2[0] ;
; N/A   ; None              ; 19.802 ns       ; vec[6] ; p2[3] ;
; N/A   ; None              ; 19.802 ns       ; vec[6] ; p2[0] ;
; N/A   ; None              ; 19.703 ns       ; vec[3] ; p2[2] ;
; N/A   ; None              ; 18.707 ns       ; vec[1] ; p7[3] ;
; N/A   ; None              ; 18.699 ns       ; vec[1] ; p7[0] ;
; N/A   ; None              ; 18.689 ns       ; vec[1] ; p7[6] ;
; N/A   ; None              ; 18.671 ns       ; vec[1] ; p7[4] ;
; N/A   ; None              ; 18.644 ns       ; vec[1] ; p7[5] ;
; N/A   ; None              ; 18.613 ns       ; vec[1] ; p7[2] ;
; N/A   ; None              ; 18.596 ns       ; vec[1] ; p7[1] ;
; N/A   ; None              ; 17.501 ns       ; vec[4] ; p2[3] ;
; N/A   ; None              ; 17.501 ns       ; vec[4] ; p2[0] ;
; N/A   ; None              ; 14.189 ns       ; vec[3] ; p2[3] ;
; N/A   ; None              ; 14.189 ns       ; vec[3] ; p2[0] ;
+-------+-------------------+-----------------+--------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 31 20:48:43 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dac_b -c dac_b --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "p0[0]$latch" is a latch
    Warning: Node "p0[1]$latch" is a latch
    Warning: Node "p0[2]$latch" is a latch
    Warning: Node "p0[3]$latch" is a latch
    Warning: Node "p0[4]$latch" is a latch
    Warning: Node "p0[5]$latch" is a latch
    Warning: Node "p0[6]$latch" is a latch
    Warning: Node "p1[0]$latch" is a latch
    Warning: Node "p1[1]$latch" is a latch
    Warning: Node "p1[2]$latch" is a latch
    Warning: Node "p1[3]$latch" is a latch
    Warning: Node "p1[4]$latch" is a latch
    Warning: Node "p1[5]$latch" is a latch
    Warning: Node "p1[6]$latch" is a latch
    Warning: Node "p5[0]$latch" is a latch
    Warning: Node "p5[1]$latch" is a latch
    Warning: Node "p5[2]$latch" is a latch
    Warning: Node "p5[3]$latch" is a latch
    Warning: Node "p5[4]$latch" is a latch
    Warning: Node "p5[5]$latch" is a latch
    Warning: Node "p6[0]$latch" is a latch
    Warning: Node "p6[1]$latch" is a latch
    Warning: Node "p6[2]$latch" is a latch
    Warning: Node "p6[3]$latch" is a latch
    Warning: Node "p6[4]$latch" is a latch
    Warning: Node "p6[5]$latch" is a latch
    Warning: Node "p6[6]$latch" is a latch
Info: Longest tpd from source pin "vec[7]" to destination pin "p7[3]" is 32.736 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_92; Fanout = 14; PIN Node = 'vec[7]'
    Info: 2: + IC(6.033 ns) + CELL(0.596 ns) = 7.574 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[3]~5'
    Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 8.080 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 17; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_3_result_int[4]~6'
    Info: 4: + IC(1.158 ns) + CELL(0.615 ns) = 9.853 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[15]~54'
    Info: 5: + IC(1.064 ns) + CELL(0.596 ns) = 11.513 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[1]~1'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 11.599 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[2]~3'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 11.685 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[3]~5'
    Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 11.771 ns; Loc. = LCCOMB_X24_Y7_N12; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[4]~7'
    Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 12.277 ns; Loc. = LCCOMB_X24_Y7_N14; Fanout = 18; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_4_result_int[5]~8'
    Info: 10: + IC(1.140 ns) + CELL(0.589 ns) = 14.006 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[20]~44'
    Info: 11: + IC(0.667 ns) + CELL(0.596 ns) = 15.269 ns; Loc. = LCCOMB_X24_Y6_N20; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[1]~1'
    Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 15.355 ns; Loc. = LCCOMB_X24_Y6_N22; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[2]~3'
    Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 15.441 ns; Loc. = LCCOMB_X24_Y6_N24; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[3]~5'
    Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 15.527 ns; Loc. = LCCOMB_X24_Y6_N26; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[4]~7'
    Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 16.033 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 18; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_5_result_int[5]~8'
    Info: 16: + IC(1.126 ns) + CELL(0.370 ns) = 17.529 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[25]~39'
    Info: 17: + IC(0.401 ns) + CELL(0.621 ns) = 18.551 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[1]~1'
    Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 18.741 ns; Loc. = LCCOMB_X25_Y6_N14; Fanout = 2; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[2]~3'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 18.827 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[3]~5'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 18.913 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[4]~7'
    Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 19.419 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 16; COMB Node = 'lpm_divide:Div2|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[5]~8'
    Info: 22: + IC(1.106 ns) + CELL(0.370 ns) = 20.895 ns; Loc. = LCCOMB_X25_Y7_N0; Fanout = 2; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_6_result_int[0]~10'
    Info: 23: + IC(0.364 ns) + CELL(0.206 ns) = 21.465 ns; Loc. = LCCOMB_X25_Y7_N30; Fanout = 2; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[30]~29'
    Info: 24: + IC(0.647 ns) + CELL(0.621 ns) = 22.733 ns; Loc. = LCCOMB_X25_Y7_N10; Fanout = 2; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[1]~1'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 22.819 ns; Loc. = LCCOMB_X25_Y7_N12; Fanout = 2; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[2]~3'
    Info: 26: + IC(0.000 ns) + CELL(0.190 ns) = 23.009 ns; Loc. = LCCOMB_X25_Y7_N14; Fanout = 1; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[3]~5'
    Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 23.095 ns; Loc. = LCCOMB_X25_Y7_N16; Fanout = 1; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[4]~7'
    Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 23.601 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 14; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_7_result_int[5]~8'
    Info: 29: + IC(1.023 ns) + CELL(0.646 ns) = 25.270 ns; Loc. = LCCOMB_X26_Y7_N4; Fanout = 1; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|StageOut[37]~115'
    Info: 30: + IC(0.686 ns) + CELL(0.621 ns) = 26.577 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 1; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[3]~5'
    Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 26.663 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[4]~7'
    Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 27.169 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 7; COMB Node = 'lpm_divide:Div3|lpm_divide_2dm:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_qve:divider|add_sub_8_result_int[5]~8'
    Info: 33: + IC(1.200 ns) + CELL(0.206 ns) = 28.575 ns; Loc. = LCCOMB_X27_Y3_N22; Fanout = 1; COMB Node = 'p7[3]~50'
    Info: 34: + IC(0.905 ns) + CELL(3.256 ns) = 32.736 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'p7[3]'
    Info: Total cell delay = 15.216 ns ( 46.48 % )
    Info: Total interconnect delay = 17.520 ns ( 53.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Thu Oct 31 20:48:43 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


