# CPU-design-in-Verilog
We aim to design a 8 bit processor connected to instruction and data memory as a part of ICOA semester project at IIIT Allahabad.


