Fitter report for lab4
Mon Mar 13 15:57:08 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 13 15:57:07 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab4                                            ;
; Top-level Entity Name              ; lab4                                            ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,297 / 33,216 ( 10 % )                         ;
;     Total combinational functions  ; 2,307 / 33,216 ( 7 % )                          ;
;     Dedicated logic registers      ; 2,305 / 33,216 ( 7 % )                          ;
; Total registers                    ; 2305                                            ;
; Total pins                         ; 57 / 475 ( 12 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 285,696 / 483,840 ( 59 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.7%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_C5        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_C6        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27      ; PIN_D13       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_V5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_V3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_U6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_U7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_U5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_AE2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_AE3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AC3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_V6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AB1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AC2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AC1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AA2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AA1       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_V7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_W6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AB2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AD2       ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AD3       ; QSF Assignment ;
; Location ;                ;              ; ENET_CLK      ; PIN_B24       ; QSF Assignment ;
; Location ;                ;              ; ENET_CMD      ; PIN_A21       ; QSF Assignment ;
; Location ;                ;              ; ENET_CS_N     ; PIN_A23       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[0]  ; PIN_D17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[10] ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[11] ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[12] ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[13] ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[14] ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[15] ; PIN_D18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[1]  ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[2]  ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[3]  ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[4]  ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[5]  ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[6]  ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[7]  ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[8]  ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; ENET_DATA[9]  ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; ENET_INT      ; PIN_B21       ; QSF Assignment ;
; Location ;                ;              ; ENET_RD_N     ; PIN_A22       ; QSF Assignment ;
; Location ;                ;              ; ENET_RST_N    ; PIN_B23       ; QSF Assignment ;
; Location ;                ;              ; ENET_WR_N     ; PIN_B22       ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_P26       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AC16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AD16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AC15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_Y15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_AC17      ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AC19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AE20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AE21      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_D25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_N18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_G23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_G24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_G25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_H23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_H24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_J23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_J24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_H25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_H26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_H19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_K18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_K19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_K23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_K24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_L20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_E26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_L23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_L24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_E25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_F24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_F23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_F25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_F26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_K25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_N24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_P24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_R25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_R24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_T23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_T24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_T25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_K26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_T20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_U26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_U25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_U23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_U24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_T19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_U20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_V26       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_V24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_W23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_M19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_M20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_N20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_M24       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_M25       ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]       ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]       ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]       ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]       ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]       ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]       ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]       ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]       ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]       ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]       ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]       ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]       ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]       ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]       ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]       ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]       ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]       ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]       ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]       ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]       ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]       ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]       ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]       ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]       ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]       ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]       ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]       ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]       ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]       ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]       ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]       ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]       ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]       ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]       ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]       ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]       ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]       ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]       ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]       ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]       ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]       ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]       ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]       ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]       ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]       ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]       ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]       ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]       ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]       ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]       ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]       ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_N23       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]        ; PIN_P23       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_W26       ; QSF Assignment ;
; Location ;                ;              ; LCD_BLON      ; PIN_K2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[0]   ; PIN_J1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[1]   ; PIN_J2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[2]   ; PIN_H1        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[3]   ; PIN_H2        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[4]   ; PIN_J4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[5]   ; PIN_J3        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[6]   ; PIN_H4        ; QSF Assignment ;
; Location ;                ;              ; LCD_DATA[7]   ; PIN_H3        ; QSF Assignment ;
; Location ;                ;              ; LCD_EN        ; PIN_K3        ; QSF Assignment ;
; Location ;                ;              ; LCD_ON        ; PIN_L4        ; QSF Assignment ;
; Location ;                ;              ; LCD_RS        ; PIN_K1        ; QSF Assignment ;
; Location ;                ;              ; LCD_RW        ; PIN_K4        ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]       ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_AF22      ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_U17       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; LEDG[8]       ; PIN_Y12       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]       ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[10]      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[11]      ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[12]      ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[13]      ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; LEDR[14]      ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[15]      ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; LEDR[16]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[17]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]       ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]       ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]       ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]       ; PIN_AD22      ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]       ; PIN_AD23      ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]       ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]       ; PIN_AC21      ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]       ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]       ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[0]   ; PIN_K7        ; QSF Assignment ;
; Location ;                ;              ; OTG_ADDR[1]   ; PIN_F2        ; QSF Assignment ;
; Location ;                ;              ; OTG_CS_N      ; PIN_F1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK0_N   ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DACK1_N   ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[0]   ; PIN_F4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[10]  ; PIN_K6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[11]  ; PIN_K5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[12]  ; PIN_G4        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[13]  ; PIN_G3        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[14]  ; PIN_J6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[15]  ; PIN_K8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[1]   ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[2]   ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[3]   ; PIN_F7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[4]   ; PIN_J5        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[5]   ; PIN_J8        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[6]   ; PIN_J7        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[7]   ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[8]   ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; OTG_DATA[9]   ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ0     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; OTG_DREQ1     ; PIN_E5        ; QSF Assignment ;
; Location ;                ;              ; OTG_FSPEED    ; PIN_F3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT0      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; OTG_INT1      ; PIN_C3        ; QSF Assignment ;
; Location ;                ;              ; OTG_LSPEED    ; PIN_G6        ; QSF Assignment ;
; Location ;                ;              ; OTG_RD_N      ; PIN_G2        ; QSF Assignment ;
; Location ;                ;              ; OTG_RST_N     ; PIN_G5        ; QSF Assignment ;
; Location ;                ;              ; OTG_WR_N      ; PIN_G1        ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_D26       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_C24       ; QSF Assignment ;
; Location ;                ;              ; SD_CLK        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; SD_CMD        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; SD_DAT        ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; SD_DAT3       ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; SW[0]         ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; SW[10]        ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; SW[11]        ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; SW[12]        ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; SW[13]        ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SW[14]        ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; SW[15]        ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; SW[16]        ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; SW[17]        ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; SW[1]         ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; SW[2]         ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; SW[3]         ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; SW[4]         ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SW[5]         ; PIN_AD13      ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_AC13      ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]    ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]    ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]    ; PIN_H10       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]    ; PIN_G9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]    ; PIN_F9        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]    ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]    ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TD_HS         ; PIN_D5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET      ; PIN_C4        ; QSF Assignment ;
; Location ;                ;              ; TD_VS         ; PIN_K9        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_C25       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_B25       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK     ; PIN_D6        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_J13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]      ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]      ; PIN_J11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]      ; PIN_C11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]      ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[8]      ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[9]      ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK       ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_D10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]      ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[8]      ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[9]      ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_C8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]      ; PIN_H11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]      ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[8]      ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[9]      ; PIN_E10       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_D8        ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4951 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4951 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2760    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 344     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1844    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/mos-o/Desktop/THIRDYEARSECONDTERM/MECHTRON3TB4/3TB4Labs/lab4/newlab/lab4_restored/output_files/lab4.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,297 / 33,216 ( 10 % )    ;
;     -- Combinational with no register       ; 992                        ;
;     -- Register only                        ; 990                        ;
;     -- Combinational with a register        ; 1315                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1124                       ;
;     -- 3 input functions                    ; 789                        ;
;     -- <=2 input functions                  ; 394                        ;
;     -- Register only                        ; 990                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2135                       ;
;     -- arithmetic mode                      ; 172                        ;
;                                             ;                            ;
; Total registers*                            ; 2,305 / 34,593 ( 7 % )     ;
;     -- Dedicated logic registers            ; 2,305 / 33,216 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 253 / 2,076 ( 12 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 57 / 475 ( 12 % )          ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )             ;
;                                             ;                            ;
; Global signals                              ; 7                          ;
; M4Ks                                        ; 73 / 105 ( 70 % )          ;
; Total block memory bits                     ; 285,696 / 483,840 ( 59 % ) ;
; Total block memory implementation bits      ; 336,384 / 483,840 ( 70 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 7 / 16 ( 44 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%               ;
; Peak interconnect usage (total/H/V)         ; 27% / 26% / 30%            ;
; Maximum fan-out                             ; 1698                       ;
; Highest non-global fan-out                  ; 303                        ;
; Total fan-out                               ; 16855                      ;
; Average fan-out                             ; 3.09                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                             ;                      ;                       ;                                ;                                ;
; Total logic elements                        ; 1704 / 33216 ( 5 % ) ; 226 / 33216 ( < 1 % ) ; 1367 / 33216 ( 4 % )           ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 811                  ; 96                    ; 85                             ; 0                              ;
;     -- Register only                        ; 76                   ; 14                    ; 900                            ; 0                              ;
;     -- Combinational with a register        ; 817                  ; 116                   ; 382                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 760                  ; 85                    ; 279                            ; 0                              ;
;     -- 3 input functions                    ; 565                  ; 86                    ; 138                            ; 0                              ;
;     -- <=2 input functions                  ; 303                  ; 41                    ; 50                             ; 0                              ;
;     -- Register only                        ; 76                   ; 14                    ; 900                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;                                ;
;     -- normal mode                          ; 1491                 ; 203                   ; 441                            ; 0                              ;
;     -- arithmetic mode                      ; 137                  ; 9                     ; 26                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total registers                             ; 893                  ; 130                   ; 1282                           ; 0                              ;
;     -- Dedicated logic registers            ; 893 / 33216 ( 3 % )  ; 130 / 33216 ( < 1 % ) ; 1282 / 33216 ( 4 % )           ; 0 / 33216 ( 0 % )              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 128 / 2076 ( 6 % )   ; 18 / 2076 ( < 1 % )   ; 113 / 2076 ( 5 % )             ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 57                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )       ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 273408               ; 0                     ; 12288                          ; 0                              ;
; Total RAM block bits                        ; 322560               ; 0                     ; 13824                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 70 / 105 ( 66 % )    ; 0 / 105 ( 0 % )       ; 3 / 105 ( 2 % )                ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 4 / 20 ( 20 % )      ; 2 / 20 ( 10 % )       ; 1 / 20 ( 5 % )                 ; 0 / 20 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;                                ;
; Connections                                 ;                      ;                       ;                                ;                                ;
;     -- Input Connections                    ; 268                  ; 196                   ; 1563                           ; 0                              ;
;     -- Registered Input Connections         ; 130                  ; 140                   ; 1410                           ; 0                              ;
;     -- Output Connections                   ; 1766                 ; 260                   ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 6                    ; 220                   ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;                                ;
;     -- Total Connections                    ; 11592                ; 1401                  ; 5810                           ; 0                              ;
;     -- Registered Connections               ; 3550                 ; 870                   ; 3413                           ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; External Connections                        ;                      ;                       ;                                ;                                ;
;     -- Top                                  ; 192                  ; 358                   ; 1484                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 358                  ; 18                    ; 80                             ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1484                 ; 80                    ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;                                ;
;     -- Input Ports                          ; 42                   ; 39                    ; 249                            ; 0                              ;
;     -- Output Ports                         ; 126                  ; 55                    ; 202                            ; 0                              ;
;     -- Bidir Ports                          ; 16                   ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 130                            ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 44                    ; 193                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 16                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 27                    ; 193                            ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; N2    ; 2        ; 0            ; 18           ; 0           ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; G26   ; 5        ; 65           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                                              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; SRAM_ADDR[0]                                      ; AE4   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10]                                     ; V10   ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11]                                     ; V9    ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12]                                     ; AC7   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13]                                     ; W8    ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14]                                     ; W10   ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15]                                     ; Y10   ; 8        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16]                                     ; AB8   ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17]                                     ; AC8   ; 8        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]                                      ; AF4   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]                                      ; AC5   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]                                      ; AC6   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]                                      ; AD4   ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]                                      ; AD5   ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]                                      ; AE5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]                                      ; AF5   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]                                      ; AD6   ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]                                      ; AD7   ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N                                         ; AC11  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N                                         ; AE9   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N                                         ; AD10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N                                         ; AF9   ; 8        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N                                         ; AE10  ; 8        ; 24           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_0_  ; U12   ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_10_ ; Y12   ; 8        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_11_ ; AC14  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_12_ ; AE12  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_13_ ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_14_ ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_15_ ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_1_  ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_2_  ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_3_  ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_4_  ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_5_  ; AD12  ; 8        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_6_  ; AF10  ; 8        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_7_  ; AE15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_8_  ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_9_  ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; SRAM_DQ[0]  ; AD8   ; 8        ; 9            ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[10] ; AE8   ; 8        ; 18           ; 0            ; 3           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[11] ; AF8   ; 8        ; 18           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[12] ; W11   ; 8        ; 18           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[13] ; W12   ; 8        ; 18           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[14] ; AC9   ; 8        ; 20           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[15] ; AC10  ; 8        ; 20           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[1]  ; AE6   ; 8        ; 11           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[2]  ; AF6   ; 8        ; 11           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[3]  ; AA9   ; 8        ; 11           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[4]  ; AA10  ; 8        ; 14           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[5]  ; AB10  ; 8        ; 14           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[6]  ; AA11  ; 8        ; 14           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[7]  ; Y11   ; 8        ; 16           ; 0            ; 2           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[8]  ; AE7   ; 8        ; 16           ; 0            ; 1           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
; SRAM_DQ[9]  ; AF7   ; 8        ; 16           ; 0            ; 0           ; 6                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; SRAM_WE_N_wire       ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 64 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 59 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 56 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 1 / 65 ( 2 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 59 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 3 / 58 ( 5 % )   ; 3.3V          ; --           ;
; 8        ; 52 / 56 ( 93 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                ;
+----------+------------+----------+---------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                    ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; SRAM_DQ[3]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 153        ; 8        ; SRAM_DQ[4]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 155        ; 8        ; SRAM_DQ[6]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; SRAM_ADDR[16]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; SRAM_DQ[5]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_1_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; SRAM_ADDR[2]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC6      ; 134        ; 8        ; SRAM_ADDR[3]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; SRAM_ADDR[12]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 148        ; 8        ; SRAM_ADDR[17]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC9      ; 163        ; 8        ; SRAM_DQ[14]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC10     ; 164        ; 8        ; SRAM_DQ[15]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ; 168        ; 8        ; SRAM_CE_N                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 172        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_8_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; pre_syn.bp.NiosII_sram_controller_0_read_data_11_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; SRAM_ADDR[4]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 136        ; 8        ; SRAM_ADDR[5]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ; 139        ; 8        ; SRAM_ADDR[8]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 140        ; 8        ; SRAM_ADDR[9]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 149        ; 8        ; SRAM_DQ[0]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; SRAM_OE_N                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 173        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_2_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_5_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; pre_syn.bp.NiosII_sram_controller_0_read_data_4_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; SRAM_ADDR[0]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 137        ; 8        ; SRAM_ADDR[6]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 150        ; 8        ; SRAM_DQ[1]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 157        ; 8        ; SRAM_DQ[8]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 159        ; 8        ; SRAM_DQ[10]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 165        ; 8        ; SRAM_LB_N                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 169        ; 8        ; SRAM_WE_N                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 174        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_9_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_12_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_3_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; pre_syn.bp.NiosII_sram_controller_0_read_data_7_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; SRAM_ADDR[1]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF5      ; 138        ; 8        ; SRAM_ADDR[7]                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 151        ; 8        ; SRAM_DQ[2]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 158        ; 8        ; SRAM_DQ[9]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 160        ; 8        ; SRAM_DQ[11]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 166        ; 8        ; SRAM_UB_N                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 170        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_6_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_15_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 433        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 420        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 434        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 417        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 423        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 422        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 437        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                               ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                               ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                               ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                               ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; CLOCK_50                                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P3       ; 69         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                              ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_0_  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; SRAM_ADDR[11]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 141        ; 8        ; SRAM_ADDR[10]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 177        ; 8        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_14_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 175        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_13_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                            ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; SRAM_ADDR[13]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; SRAM_ADDR[14]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 161        ; 8        ; SRAM_DQ[12]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 162        ; 8        ; SRAM_DQ[13]                                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                            ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; SRAM_ADDR[15]                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 156        ; 8        ; SRAM_DQ[7]                                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ; 180        ; 8        ; pre_syn.bp.NiosII_sram_controller_0_read_data_10_ ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 193        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; RESERVED_INPUT                                    ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                         ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; RESERVED_INPUT                                    ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+---------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; Compilation Hierarchy Node                                                                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name                     ;
+--------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
; |lab4                                                                                                                    ; 3297 (11)   ; 2305 (0)                  ; 0 (0)         ; 285696      ; 73   ; 0            ; 0       ; 0         ; 57   ; 0            ; 992 (11)     ; 990 (0)           ; 1315 (0)         ; |lab4                                                                                                                                                                                                                                                                                                                                                                                                           ; work                             ;
;    |sld_hub:auto_hub|                                                                                                    ; 226 (1)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (1)       ; 14 (0)            ; 116 (0)          ; |lab4|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                          ; work                             ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                     ; 225 (178)   ; 130 (101)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (77)      ; 14 (14)           ; 116 (90)         ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                             ; work                             ;
;          |sld_rom_sr:hub_info_reg|                                                                                       ; 27 (27)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 10 (10)          ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                     ; work                             ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                     ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |lab4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                   ; work                             ;
;    |sld_signaltap:auto_signaltap_0|                                                                                      ; 1367 (193)  ; 1282 (192)                ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (1)       ; 900 (96)          ; 382 (0)          ; |lab4|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                            ; work                             ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                            ; 1270 (0)    ; 1090 (0)                  ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (0)       ; 804 (0)           ; 382 (0)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                      ; work                             ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                        ; 1270 (412)  ; 1090 (401)                ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (11)      ; 804 (393)         ; 382 (9)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                               ; work                             ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                               ; work                             ;
;                |altsyncram_cq14:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cq14:auto_generated                                                                                                                                                                                                                ; work                             ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                ; work                             ;
;             |lpm_shiftreg:status_register|                                                                               ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                  ; work                             ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                 ; 50 (50)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 14 (14)           ; 17 (17)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                    ; work                             ;
;             |sld_ela_control:ela_control|                                                                                ; 624 (1)     ; 496 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 397 (0)           ; 195 (1)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                   ; work                             ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                           ; work                             ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                  ; 576 (0)     ; 480 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 384 (0)           ; 192 (0)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                            ; work                             ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                           ; 288 (288)   ; 288 (288)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 288 (288)         ; 0 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                 ; work                             ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                       ; 288 (0)     ; 192 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (0)            ; 192 (0)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                             ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                       ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                      ; work                             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                             ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                       ; work                             ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                           ; 43 (33)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 9 (0)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                     ; work                             ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                             ; work                             ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                           ; 141 (6)     ; 130 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 0 (0)             ; 130 (0)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                              ; work                             ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                               ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                    ; work                             ;
;                   |cntr_8ci:auto_generated|                                                                              ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated                                                                                                                            ; work                             ;
;                |lpm_counter:read_pointer_counter|                                                                        ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                             ; work                             ;
;                   |cntr_02j:auto_generated|                                                                              ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                                                                                     ; work                             ;
;                |lpm_counter:status_advance_pointer_counter|                                                              ; 5 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                   ; work                             ;
;                   |cntr_7ai:auto_generated|                                                                              ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated                                                                                                                                           ; work                             ;
;                |lpm_shiftreg:info_data_shift_out|                                                                        ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                             ; work                             ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                         ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 96 (96)          ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                              ; work                             ;
;                |lpm_shiftreg:status_data_shift_out|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                           ; work                             ;
;             |sld_rom_sr:crc_rom_sr|                                                                                      ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |lab4|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                         ; work                             ;
;    |sopc_system:NiosII|                                                                                                  ; 1693 (0)    ; 893 (0)                   ; 0 (0)         ; 273408      ; 70   ; 0            ; 0       ; 0         ; 0    ; 0            ; 800 (0)      ; 76 (0)            ; 817 (0)          ; |lab4|sopc_system:NiosII                                                                                                                                                                                                                                                                                                                                                                                        ; work                             ;
;       |SRAM_Controller:sram_controller_0|                                                                                ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |lab4|sopc_system:NiosII|SRAM_Controller:sram_controller_0                                                                                                                                                                                                                                                                                                                                                      ; work                             ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_sopc_system ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_sopc_system ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_reserved_qsys_sopc_system ;
;       |altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 15 (15)          ; |lab4|sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                         ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                              ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |lab4|sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                       ; 10 (10)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|             ; 17 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (9)       ; 0 (0)             ; 6 (0)            ; |lab4|sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                   ; altera_reserved_qsys_sopc_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                 ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                     ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                          ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |lab4|sopc_system:NiosII|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                         ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |lab4|sopc_system:NiosII|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|                                       ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; |lab4|sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                    ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |lab4|sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |altera_merlin_width_adapter:width_adapter|                                                                        ; 77 (77)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 39 (39)          ; |lab4|sopc_system:NiosII|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;       |altera_reset_controller:rst_controller|                                                                           ; 10 (7)      ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (4)             ; 4 (3)            ; |lab4|sopc_system:NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_sopc_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lab4|sopc_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_addr_router:addr_router_001|                                                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_addr_router:addr_router_001                                                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_addr_router:addr_router|                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_demux:cmd_xbar_demux|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|                                                                        ; 59 (56)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (42)      ; 1 (0)             ; 15 (12)          ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|                                                                        ; 21 (18)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (0)             ; 12 (9)           ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|                                                                        ; 49 (45)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (6)        ; 1 (0)             ; 40 (37)          ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 3 (3)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_cmd_xbar_mux:cmd_xbar_mux|                                                                            ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (0)             ; 50 (47)          ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |lab4|sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_jtag_uart_0:jtag_uart_0|                                                                              ; 163 (40)    ; 112 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (17)      ; 20 (1)            ; 102 (22)         ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_sopc_system ;
;          |alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|                                                   ; 72 (72)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 19 (19)           ; 40 (40)          ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; work                             ;
;          |sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;             |scfifo:rfifo|                                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; work                             ;
;                |scfifo_1n21:auto_generated|                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                      ; work                             ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                 ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                 ; work                             ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work                             ;
;                         |cntr_rj7:count_usedw|                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                    ; work                             ;
;                      |cntr_fjb:rd_ptr_count|                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                           ; work                             ;
;                      |cntr_fjb:wr_ptr|                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                 ; work                             ;
;                      |dpram_5h21:FIFOram|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                              ; work                             ;
;                         |altsyncram_9tl1:altsyncram2|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                  ; work                             ;
;          |sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;             |scfifo:wfifo|                                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; work                             ;
;                |scfifo_1n21:auto_generated|                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                      ; work                             ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                 ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                 ; work                             ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work                             ;
;                         |cntr_rj7:count_usedw|                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                    ; work                             ;
;                      |cntr_fjb:rd_ptr_count|                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                           ; work                             ;
;                      |cntr_fjb:wr_ptr|                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                 ; work                             ;
;                      |dpram_5h21:FIFOram|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                              ; work                             ;
;                         |altsyncram_9tl1:altsyncram2|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                  ; work                             ;
;       |sopc_system_nios2_qsys_0:nios2_qsys_0|                                                                            ; 1110 (728)  ; 578 (308)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 498 (386)    ; 45 (0)            ; 567 (343)        ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
;          |sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|                                     ; 381 (81)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (1)      ; 45 (1)            ; 224 (79)         ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_sopc_system ;
;             |sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|  ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;                |sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy                                                                                        ; work                             ;
;                |sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk| ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; altera_reserved_qsys_sopc_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work                             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work                             ;
;                |sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|       ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (2)             ; 43 (43)          ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; altera_reserved_qsys_sopc_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work                             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work                             ;
;             |sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|                    ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                ; altera_reserved_qsys_sopc_system ;
;             |sopc_system_nios2_qsys_0_nios2_oci_break:the_sopc_system_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_break:the_sopc_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
;             |sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|                      ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (9)           ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work                             ;
;             |sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 49 (49)          ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                        ; altera_reserved_qsys_sopc_system ;
;                |sopc_system_nios2_qsys_0_ociram_sp_ram_module:sopc_system_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|sopc_system_nios2_qsys_0_ociram_sp_ram_module:sopc_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; altera_reserved_qsys_sopc_system ;
;                   |altsyncram:the_altsyncram|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|sopc_system_nios2_qsys_0_ociram_sp_ram_module:sopc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work                             ;
;                      |altsyncram_dn81:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|sopc_system_nios2_qsys_0_ociram_sp_ram_module:sopc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dn81:auto_generated                                          ; work                             ;
;          |sopc_system_nios2_qsys_0_register_bank_a_module:sopc_system_nios2_qsys_0_register_bank_a|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_a_module:sopc_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                         ; altera_reserved_qsys_sopc_system ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_a_module:sopc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work                             ;
;                |altsyncram_9ah1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_a_module:sopc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_9ah1:auto_generated                                                                                                                                                                                                ; work                             ;
;          |sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                         ; altera_reserved_qsys_sopc_system ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work                             ;
;                |altsyncram_aah1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated                                                                                                                                                                                                ; work                             ;
;          |sopc_system_nios2_qsys_0_test_bench:the_sopc_system_nios2_qsys_0_test_bench|                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_test_bench:the_sopc_system_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_onchip_memory2_0:onchip_memory2_0|                                                                    ; 17 (0)      ; 1 (0)                     ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 2 (0)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;          |altsyncram:the_altsyncram|                                                                                     ; 17 (0)      ; 1 (0)                     ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 2 (0)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                ; work                             ;
;             |altsyncram_4dd1:auto_generated|                                                                             ; 17 (1)      ; 1 (1)                     ; 0 (0)         ; 262144      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 2 (1)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated                                                                                                                                                                                                                                                                                 ; work                             ;
;                |decode_1oa:decode3|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:decode3                                                                                                                                                                                                                                                              ; work                             ;
;                |decode_1oa:deep_decode|                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:deep_decode                                                                                                                                                                                                                                                          ; work                             ;
;                |mux_ujb:mux2|                                                                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|mux_ujb:mux2                                                                                                                                                                                                                                                                    ; work                             ;
;       |sopc_system_rsp_xbar_demux:rsp_xbar_demux_001|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_rsp_xbar_demux:rsp_xbar_demux_002|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_rsp_xbar_demux:rsp_xbar_demux_003|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_rsp_xbar_demux:rsp_xbar_demux|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_rsp_xbar_mux:rsp_xbar_mux_001|                                                                        ; 58 (58)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 6 (6)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_sopc_system ;
;       |sopc_system_rsp_xbar_mux:rsp_xbar_mux|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |lab4|sopc_system:NiosII|sopc_system_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_sopc_system ;
+--------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                        ;
+---------------------------------------------------+----------+---------------+---------------+-----------------------+-----+
; Name                                              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------------------------------------------+----------+---------------+---------------+-----------------------+-----+
; pre_syn.bp.NiosII_sram_controller_0_read_data_0_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_10_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_11_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_12_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_13_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_14_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_15_ ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_1_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_2_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_3_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_4_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_5_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_6_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_7_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_8_  ; Output   ; --            ; --            ; --                    ; --  ;
; pre_syn.bp.NiosII_sram_controller_0_read_data_9_  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_DQ[0]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[1]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[2]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[3]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[4]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[5]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[6]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[7]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[8]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[9]                                        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[10]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[11]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[12]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[13]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[14]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[15]                                       ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_ADDR[0]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[1]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[2]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[3]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[4]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[5]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[6]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[7]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[8]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[9]                                      ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[10]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[11]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[12]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[13]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[14]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[15]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[16]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[17]                                     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_CE_N                                         ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_WE_N                                         ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_OE_N                                         ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_UB_N                                         ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_LB_N                                         ; Output   ; --            ; --            ; --                    ; --  ;
; CLOCK_50                                          ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[0]                                            ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+---------------------------------------------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                ;
+---------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------+-------------------+---------+
; SRAM_DQ[0]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_0_                         ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[0]~19     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                       ; 0                 ; 6       ;
; SRAM_DQ[1]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_1_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[1]~18     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                       ; 1                 ; 6       ;
; SRAM_DQ[2]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_2_                         ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[2]~21     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]~feeder                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]~feeder                ; 0                 ; 6       ;
; SRAM_DQ[3]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_3_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[3]~17     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                       ; 1                 ; 6       ;
; SRAM_DQ[4]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_4_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[4]~16     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                       ; 1                 ; 6       ;
; SRAM_DQ[5]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_5_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[5]~20     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]~feeder                ; 1                 ; 6       ;
; SRAM_DQ[6]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_6_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[6]~28     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                       ; 1                 ; 6       ;
; SRAM_DQ[7]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_7_                         ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[7]~29     ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]~feeder                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]~feeder                ; 1                 ; 6       ;
; SRAM_DQ[8]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_8_                         ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[8]~27     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]~feeder                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]~feeder                ; 0                 ; 6       ;
; SRAM_DQ[9]                                                                      ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_9_                         ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[9]~30     ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]~feeder                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]~feeder                ; 0                 ; 6       ;
; SRAM_DQ[10]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_10_                        ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[10]~31    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]~feeder                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder                ; 0                 ; 6       ;
; SRAM_DQ[11]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_11_                        ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[11]~22    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                       ; 1                 ; 6       ;
; SRAM_DQ[12]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_12_                        ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[12]~23    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]~feeder                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]~feeder                ; 1                 ; 6       ;
; SRAM_DQ[13]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_13_                        ; 0                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[13]~24    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]~feeder                ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder                ; 0                 ; 6       ;
; SRAM_DQ[14]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_14_                        ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[14]~25    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]~feeder                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder                ; 1                 ; 6       ;
; SRAM_DQ[15]                                                                     ;                   ;         ;
;      - pre_syn.bp.NiosII_sram_controller_0_read_data_15_                        ; 1                 ; 6       ;
;      - sopc_system:NiosII|SRAM_Controller:sram_controller_0|read_data[15]~26    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                    ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]~feeder                ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]~feeder                ; 1                 ; 6       ;
; CLOCK_50                                                                        ;                   ;         ;
; KEY[0]                                                                          ;                   ;         ;
;      - sopc_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 ; 1                 ; 6       ;
+---------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                      ; PIN_N2             ; 1696    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; SRAM_OE_N_wire                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y16_N28 ; 38      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; SRAM_WE_N_wire                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y14_N6  ; 20      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y19_N0     ; 685     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X1_Y19_N0     ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                         ; LCFF_X20_Y20_N5    ; 102     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y22_N20 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y22_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y22_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y22_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y22_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y20_N6  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y20_N10 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~24                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y20_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                   ; LCFF_X22_Y21_N1    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y21_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y22_N0  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                                            ; LCCOMB_X40_Y22_N2  ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~6                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y22_N4  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y20_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y20_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~22                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y20_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~22                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y20_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y20_N6  ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~24                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y20_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                              ; LCFF_X19_Y22_N21   ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                             ; LCFF_X20_Y22_N11   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                              ; LCFF_X20_Y20_N17   ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                              ; LCFF_X20_Y20_N11   ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X20_Y22_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                             ; LCFF_X20_Y23_N25   ; 36      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                       ; LCFF_X20_Y17_N29   ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y17_N24 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                         ; LCFF_X20_Y18_N17   ; 451     ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                     ; LCCOMB_X20_Y17_N22 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~4                                                                                                                                                                                               ; LCCOMB_X19_Y17_N4  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                               ; LCCOMB_X21_Y18_N26 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_reg_bit1a[6]~0                                                                         ; LCCOMB_X21_Y14_N6  ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|counter_reg_bit1a[1]~1                                                                                        ; LCCOMB_X21_Y16_N18 ; 2       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                     ; LCCOMB_X21_Y14_N0  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~18                                                                                                                                                                                                                               ; LCCOMB_X21_Y18_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~8                                                                                                                                                                                                                           ; LCCOMB_X21_Y18_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                             ; LCCOMB_X21_Y18_N4  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y18_N6  ; 303     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                       ; LCCOMB_X34_Y24_N26 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                      ; LCCOMB_X36_Y21_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y17_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; LCCOMB_X33_Y16_N12 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                ; LCCOMB_X33_Y16_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                              ; LCCOMB_X33_Y16_N10 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[9]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y17_N2  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                          ; LCFF_X31_Y17_N19   ; 65      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y25_N2  ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; LCFF_X30_Y17_N17   ; 578     ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                                      ; LCFF_X30_Y17_N21   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y17_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X36_Y17_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y23_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y24_N18 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y17_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|update_grant~5                                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y17_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y21_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y21_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y23_N30 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                              ; LCCOMB_X23_Y21_N8  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y21_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                            ; LCCOMB_X24_Y21_N24 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y23_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                ; LCFF_X35_Y23_N15   ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y23_N8  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y23_N10 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                 ; LCFF_X34_Y23_N7    ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                         ; LCCOMB_X31_Y23_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                         ; LCCOMB_X36_Y23_N4  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y23_N0  ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                              ; LCFF_X36_Y19_N1    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_alu_result~22                                                                                                                                                                                                                                                                                                      ; LCCOMB_X34_Y19_N16 ; 51      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                           ; LCFF_X33_Y22_N23   ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                              ; LCFF_X33_Y22_N1    ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y20_N22 ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y19_N8  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                      ; LCFF_X28_Y19_N11   ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                     ; LCFF_X30_Y18_N11   ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src1~27                                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y19_N28 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y19_N18 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y24_N24 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y20_N18 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                              ; LCFF_X33_Y22_N21   ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y18_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y18_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X33_Y18_N14 ; 31      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                 ; LCFF_X30_Y23_N3    ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                        ; LCCOMB_X25_Y26_N2  ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                        ; LCCOMB_X25_Y26_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                    ; LCFF_X25_Y26_N17   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X29_Y26_N20 ; 15      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X25_Y26_N0  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X25_Y26_N12 ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X25_Y26_N10 ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe        ; LCFF_X25_Y26_N23   ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[33]~21                      ; LCCOMB_X27_Y26_N12 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[37]~33                      ; LCCOMB_X27_Y26_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13                       ; LCCOMB_X25_Y26_N28 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                    ; LCCOMB_X30_Y24_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11                                                                                                                                              ; LCCOMB_X29_Y26_N18 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en                                                                                                                                               ; LCCOMB_X31_Y24_N0  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:decode3|eq_node[0]                                                                                                                                                                                                                       ; LCCOMB_X36_Y17_N28 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:decode3|eq_node[1]~0                                                                                                                                                                                                                     ; LCCOMB_X36_Y17_N10 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:deep_decode|eq_node[0]                                                                                                                                                                                                                   ; LCCOMB_X30_Y17_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:deep_decode|eq_node[1]                                                                                                                                                                                                                   ; LCCOMB_X30_Y17_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                              ; PIN_N2            ; 1696    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y19_N0    ; 685     ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; LCFF_X20_Y20_N5   ; 102     ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; LCFF_X19_Y22_N21  ; 12      ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; LCFF_X20_Y18_N17  ; 451     ; Global Clock         ; GCLK3            ; --                        ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0                                              ; LCCOMB_X30_Y25_N2 ; 3       ; Global Clock         ; GCLK11           ; --                        ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                  ; LCFF_X30_Y17_N17  ; 578     ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                 ; 303     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                                                                                                 ; 97      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                              ; 78      ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                                                                          ; 65      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                                                                                     ; 64      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                              ; 61      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                                   ; 61      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                                   ; 54      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                       ; 51      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_alu_result~22                                                                                                                                                                                                                                                                                                      ; 51      ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                                        ; 48      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_access                                                                                                                                            ; 46      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                                                                                                           ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                   ; 42      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0                                        ; 39      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                                                                                                              ; 39      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                    ; 38      ;
; SRAM_OE_N_wire                                                                                                                                                                                                                                                                                                                                                                ; 38      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                 ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                             ; 36      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                 ; 36      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                                                  ; 36      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld                                                                                                                                                                                                                                                                                                            ; 35      ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[9]~1                                                                                                                                                                                                                                                                                                 ; 35      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                                                                                                            ; 34      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                                                                                                                                                                                                                                        ; 33      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~11                                                                                                                                              ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                             ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:deep_decode|eq_node[0]                                                                                                                                                                                                                   ; 32      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:decode3|eq_node[0]                                                                                                                                                                                                                       ; 32      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:deep_decode|eq_node[1]                                                                                                                                                                                                                   ; 32      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|decode_1oa:decode3|eq_node[1]~0                                                                                                                                                                                                                     ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]~0                                                                                                                                                                                                                                                                                                           ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                               ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src1~27                                                                                                                                                                                                                                                                                                            ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                                                                                                                                                                                                                       ; 32      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                                                                                       ; 32      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                                                                                       ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                                                                                                                                                                                                                                        ; 32      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|readdata~0                                                                                                                                                                                                                                 ; 31      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                      ; 31      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                                                                                                   ; 30      ;
; sopc_system:NiosII|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                    ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                   ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                  ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                             ; 24      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                  ; 24      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_002|src1_valid                                                                                                                                                                                                                                                                                                   ; 24      ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                    ; 24      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_002|src0_valid                                                                                                                                                                                                                                                                                                   ; 24      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                     ; 24      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                                                                                   ; 23      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                                                                                   ; 23      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                                                                                                              ; 23      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                                                                                                                                                                                                             ; 23      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[2]                                                                                                                                                                                                                                                                                                              ; 23      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                                                                                                                                                                                                                                         ; 23      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                                                                                                                                                                                                                                                            ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                                                  ; 22      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]~21                                                                                                                                                                                                                                                                                                  ; 22      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[15]                                                                                                                                                                                                                                                                                                             ; 22      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                                                                                   ; 22      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                                                                                                              ; 22      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                              ; 21      ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|rp_valid                                                                                                                                                                                                                                              ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                                                                     ; 20      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[11]                                                                                                                                                                                                                                                                                                             ; 20      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                                                                                                                                                                                                                                                              ; 20      ;
; SRAM_WE_N_wire                                                                                                                                                                                                                                                                                                                                                                ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                                     ; 19      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_fill_bit~1                                                                                                                                                                                                                                                                                                        ; 19      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                             ; 19      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src1~26                                                                                                                                                                                                                                                                                                            ; 19      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                                                                                                                                                                                             ; 19      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_003|src1_valid~0                                                                                                                                                                                                                                                                                                 ; 19      ;
; sopc_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                            ; 19      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[33]~21                      ; 18      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                                                                                                                                                             ; 18      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                                                                                                                                                                              ; 18      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                                                                                       ; 18      ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; 18      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                      ; 17      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[5]                                                                                                                                                                                                                                                                                                              ; 17      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                                                                                                                                                                              ; 17      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[1]                                                                                                                                                                                                                                                                                                   ; 17      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_demux:rsp_xbar_demux_003|src0_valid~0                                                                                                                                                                                                                                                                                                 ; 17      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                    ; 17      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                                                           ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5                                                                                                                                                                                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                              ; 16      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                          ; 16      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr~19                          ; 16      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                ; 16      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                                                                                                                                     ; 16      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                                                                                                                                     ; 16      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                                                                                                                                     ; 16      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 16      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                 ; 16      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                                                                                                                                     ; 16      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_mux:rsp_xbar_mux|src_payload~1                                                                                                                                                                                                                                                                                                        ; 16      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src2_lo~0                                                                                                                                                                                                                                                                                                          ; 16      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[13]                                                                                                                                                                                                                                                                                                             ; 16      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                                             ; 15      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_src2_hi~0                                                                                                                                                                                                                                                                                                          ; 15      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_cmp                                                                                                                                                                                                                                                                                                        ; 15      ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                      ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                     ; 14      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                               ; 14      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                    ; 14      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                    ; 14      ;
; sopc_system:NiosII|sopc_system_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~8                                                                                                                                                                                                                                                                                                    ; 13      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]~13                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                             ; 12      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~0                                                                                                                                                                                                                                                                                                             ; 12      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                               ; 11      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[23]~22                                                                                                                                                                                                                                                                                                  ; 11      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                   ; 11      ;
; sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; 11      ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|WideOr1                                                                                                                                                                                                                                                                                                          ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~4                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                   ; 10      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|waitrequest                                                                                                                                                ; 10      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal132~0                                                                                                                                                                                                                                                                                                           ; 10      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_test_bench:the_sopc_system_nios2_qsys_0_test_bench|d_write                                                                                                                                                                                                                                  ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                                                      ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                               ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                               ; 9       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                    ; 9       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                      ; 9       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                       ; 9       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[7]                                                                                                                                                                                                                                                                                                              ; 9       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[6]                                                                                                                                                                                                                                                                                                              ; 9       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                                                                                                                                                                                              ; 9       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; 9       ;
; sopc_system:NiosII|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                         ; 9       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                                               ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~22                                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~3                                                                                                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~24                                                                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                         ; 8       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0                                                                                                                                                                                                                                                 ; 8       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                              ; 8       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                 ; 8       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                ; 8       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                                ; 8       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; 8       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_break                                                                                                                                                                                                                                                                                                         ; 8       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_exception                                                                                                                                                                                                                                                                                                     ; 8       ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|cp_ready                                                                                                                                                                                                                                              ; 8       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                               ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|counter_reg_bit1a[6]~0                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                       ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                         ; 7       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                      ; 7       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                      ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                                                 ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                                                                 ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonAReg[4]                                                                                                                                                 ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                                                                      ; 7       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr                                          ; 7       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~1                                                                                                                                                                                                                                                                       ; 7       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[0]                                                                                                                                                                                                                                                                                                            ; 7       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                                                                         ; 7       ;
; sopc_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                                                                                    ; 7       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~24                                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                                                            ; 6       ;
; SRAM_DQ[15]~6                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[14]~5                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[13]~4                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[12]~3                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[11]~2                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[10]~1                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[9]~15                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[8]~14                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[7]~13                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[6]~12                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[5]~11                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[4]~10                                                                                                                                                                                                                                                                                                                                                                 ; 6       ;
; SRAM_DQ[3]~9                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; SRAM_DQ[2]~8                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; SRAM_DQ[1]~7                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; SRAM_DQ[0]~0                                                                                                                                                                                                                                                                                                                                                                  ; 6       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                         ; 6       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                         ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|address[0]                                                                                                                                                                                                                                 ; 6       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                                                                 ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|Equal0~0                                                                                                                                                   ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_fill_bit~0                                                                                                                                                                                                                                                                                                        ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_ld_signed                                                                                                                                                                                                                                                                                                     ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]~0                                                                                                                                                                                                                                                                                                    ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                                                                                    ; 6       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[60]                                                                                                                                                                                                                                                                                                     ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_valid                                                                                                                                                                                                                                                                                                              ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~1                                                                                                                                                                                                                                                                                                             ; 6       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0]                                                                                                                                                                                                                                                                                                   ; 6       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; 6       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; 6       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                       ; 6       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; 6       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|wait_latency_counter[0]~0                                                                                                                                                                                                                                                       ; 6       ;
; SRAM_CE_N_wire                                                                                                                                                                                                                                                                                                                                                                ; 6       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router_001|Equal2~1                                                                                                                                                                                                                                                                                                           ; 6       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|uav_read                                                                                                                                                                                                                                                                        ; 6       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                                                              ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                                                                             ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                                                                                                                                                                     ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                                                                                                                                                                                     ; 6       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                                                              ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                   ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~0                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                         ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                            ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|Equal0~1                                                                                                                                           ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|Equal0~0                                                                                                                                           ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                                                                 ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_data[50]                                                                                                                                                                                                                                                                                                     ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                             ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                             ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                             ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|always2~1                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|always2~0                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|WideOr1                                                                                                                                                                                                                                                                                                          ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie                                                                                                                                                                                                                                                                                                     ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|hbreak_req~0                                                                                                                                                                                                                                                                                                         ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                                               ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal101~4                                                                                                                                                                                                                                                                                                           ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal101~2                                                                                                                                                                                                                                                                                                           ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                                         ; 5       ;
; sopc_system:NiosII|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                ; 5       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                       ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                          ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_arith_result[1]~6                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_arith_result[0]~5                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; 5       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router|Equal2~1                                                                                                                                                                                                                                                                                                               ; 5       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|WideOr0                                                                                                                                                                                                                                               ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[36]~17                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[35]~16                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[34]~15                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                                                                                                                                                                             ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[33]~14                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                                                                                                                                                                                                                                                                             ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[32]~13                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[31]~12                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[30]~11                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[29]~10                                                                                                                                                                                                                                                                                                  ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[28]~9                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[27]~8                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[26]~7                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[25]~6                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[24]~5                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[23]~4                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[22]~3                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[21]~2                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[20]~1                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[0]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[19]~0                                                                                                                                                                                                                                                                                                   ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                                                                                                                                                                                            ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                                                                                                                                                                                                                     ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                                                                                                                                                                                                                                     ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                                                                                                                                                                                                     ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                                                                                                                                                                                                                                                              ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                                                                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~8                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~18                                                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~4                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~0                                                                                                                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0]                                                                                                               ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~12                                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~10                                                                                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~8                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~6                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~4                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add1~2                                                                                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|safe_q[0]                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|safe_q[1]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~22                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~7                                                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~14                                                                                                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|src_valid~2                                                                                                                                                                                                                                                                                                          ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|Equal0~2                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_data[38]                                                                                                                                                                                                                                                                                                     ; 4       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                               ; 4       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                                                                    ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                                                        ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                   ; 4       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:sopc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~0                                        ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                   ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                   ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                                                                                          ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                 ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_valid~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|src2_valid~0                                                                                                                                                                                                                                                                                                 ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                              ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[20]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[19]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[17]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~5                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                 ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[28]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[22]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[23]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[24]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[25]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[26]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[29]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal101~5                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~4                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal101~0                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~4                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|av_waitrequest~2                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[4]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[3]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[1]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[2]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[1]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[10]                                                                                                                                                                                                                                                                                                      ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                                                                                                                                                                                                                                                       ; 4       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                         ; 4       ;
; SRAM_UB_N_wire                                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; SRAM_LB_N_wire                                                                                                                                                                                                                                                                                                                                                                ; 4       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_002|src_payload~0                                                                                                                                                                                                                                                                                                    ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router_001|Equal1~1                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router|Equal1~1                                                                                                                                                                                                                                                                                                               ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router|Equal3~3                                                                                                                                                                                                                                                                                                               ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router|Equal1~0                                                                                                                                                                                                                                                                                                               ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router_001|Equal3~3                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_addr_router:addr_router_001|Equal1~0                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                         ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                                       ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[1]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[2]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[3]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[4]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[5]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[6]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[7]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|q_b[0]                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[19]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[20]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[18]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                                                           ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                                                                                                                                                                            ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                                                                                                                                                                                     ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                             ; 4       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                                                                                                                                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287]                                                                                           ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7ai:auto_generated|counter_reg_bit1a[1]~0                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[84]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[83]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[80]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[79]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[77]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ci:auto_generated|safe_q[0]                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~6                                                                                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux_003|update_grant~5                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                        ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                                                                     ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:sopc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                        ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                     ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_estatus_reg                                                                                                                                                                                                                                                                                                        ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                                                                                                                                                                                                                                                    ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_bstatus_reg                                                                                                                                                                                                                                                                                                        ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_avalon_reg:the_sopc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_sopc_system_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                                                                                                                         ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                                                                                                                                              ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|sink_ready~4                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[22]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                                                                                                                                                                                              ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~6                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src1[31]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~3                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_force_src2_zero                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_exception~9                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|Equal2~2                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[23]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[20]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[19]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[18]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[17]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[16]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|R_ctrl_st                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|altera_avalon_sc_fifo:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[15]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[14]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[13]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[12]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[10]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[9]                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[8]                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[7]                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[6]                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[5]                                                                                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux|src3_valid~0                                                                                                                                                                                                                                                                                                     ; 3       ;
; sopc_system:NiosII|sopc_system_cmd_xbar_demux:cmd_xbar_demux_001|src3_valid~0                                                                                                                                                                                                                                                                                                 ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc_no_crst_nxt[0]~0                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[9]~38                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[9]                                                                                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[8]~37                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[8]                                                                                                                                                                                                                                                                                                       ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[7]~36                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[6]~35                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[5]~34                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[4]~33                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[3]~32                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[2]~31                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[1]~30                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[15]~29                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[15]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[14]~28                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[14]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[13]~27                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[13]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[12]~26                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[12]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[11]~25                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[11]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[10]~24                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[0]~23                                                                                                                                                                                                                                                                                                   ; 3       ;
; sopc_system:NiosII|altera_merlin_slave_translator:sram_controller_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                         ; 3       ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~1                                                                                                                                                                                                                                            ; 3       ;
; sopc_system:NiosII|altera_merlin_slave_agent:sram_controller_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|local_read~0                                                                                                                                                                                                                                          ; 3       ;
; sopc_system:NiosII|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[16]~19                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|out_data[17]~18                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]                         ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                          ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[35]                         ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                                  ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[28]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[21]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[22]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[23]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[24]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[25]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[26]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[27]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[29]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[25]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[24]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[31]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[30]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[29]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                                                                                                                                                                      ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[19]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[20]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[17]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                           ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                               ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_sopc_system_nios2_qsys_0_jtag_debug_module_wrapper|sopc_system_nios2_qsys_0_jtag_debug_module_tck:the_sopc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[16]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                                                                                                                                                                                                                     ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                                                                                             ; 3       ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                                                                                                                                                                                                                     ; 3       ;
; sopc_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                   ; 3       ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                                           ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cq14:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 96           ; 128          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 12288  ; 128                         ; 96                          ; 128                         ; 96                          ; 12288               ; 3    ; None                                                 ; M4K_X13_Y11, M4K_X26_Y11, M4K_X13_Y13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_r:the_sopc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                 ; M4K_X26_Y23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_jtag_uart_0:jtag_uart_0|sopc_system_jtag_uart_0_scfifo_w:the_sopc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                                 ; M4K_X26_Y22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_ocimem:the_sopc_system_nios2_qsys_0_nios2_ocimem|sopc_system_nios2_qsys_0_ociram_sp_ram_module:sopc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dn81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; sopc_system_nios2_qsys_0_ociram_default_contents.mif ; M4K_X26_Y24, M4K_X26_Y25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_a_module:sopc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_9ah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; sopc_system_nios2_qsys_0_rf_ram_a.mif                ; M4K_X26_Y20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_register_bank_b_module:sopc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_aah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; sopc_system_nios2_qsys_0_rf_ram_b.mif                ; M4K_X26_Y21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; sopc_system:NiosII|sopc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4dd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 64   ; sopc_system_onchip_memory2_0.hex                     ; M4K_X13_Y23, M4K_X13_Y19, M4K_X52_Y20, M4K_X13_Y16, M4K_X52_Y17, M4K_X52_Y13, M4K_X26_Y17, M4K_X13_Y17, M4K_X13_Y14, M4K_X13_Y18, M4K_X26_Y26, M4K_X26_Y19, M4K_X52_Y22, M4K_X52_Y26, M4K_X52_Y14, M4K_X52_Y15, M4K_X13_Y29, M4K_X13_Y27, M4K_X52_Y24, M4K_X52_Y27, M4K_X26_Y8, M4K_X26_Y10, M4K_X52_Y31, M4K_X13_Y31, M4K_X52_Y16, M4K_X26_Y16, M4K_X13_Y15, M4K_X26_Y18, M4K_X26_Y27, M4K_X26_Y28, M4K_X52_Y25, M4K_X52_Y18, M4K_X26_Y29, M4K_X52_Y30, M4K_X13_Y21, M4K_X13_Y20, M4K_X26_Y7, M4K_X13_Y12, M4K_X52_Y21, M4K_X52_Y23, M4K_X52_Y19, M4K_X52_Y33, M4K_X26_Y6, M4K_X52_Y12, M4K_X13_Y30, M4K_X52_Y29, M4K_X13_Y25, M4K_X13_Y24, M4K_X52_Y28, M4K_X52_Y32, M4K_X26_Y13, M4K_X26_Y12, M4K_X13_Y9, M4K_X13_Y10, M4K_X13_Y22, M4K_X13_Y26, M4K_X26_Y31, M4K_X26_Y33, M4K_X26_Y15, M4K_X26_Y14, M4K_X26_Y30, M4K_X26_Y32, M4K_X26_Y9, M4K_X13_Y28 ; Don't care           ; Don't care      ; Don't care      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 4,769 / 94,460 ( 5 % ) ;
; C16 interconnects           ; 133 / 3,315 ( 4 % )    ;
; C4 interconnects            ; 2,685 / 60,840 ( 4 % ) ;
; Direct links                ; 585 / 94,460 ( < 1 % ) ;
; Global clocks               ; 7 / 16 ( 44 % )        ;
; Local interconnects         ; 2,025 / 33,216 ( 6 % ) ;
; R24 interconnects           ; 156 / 3,091 ( 5 % )    ;
; R4 interconnects            ; 3,259 / 81,294 ( 4 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.03) ; Number of LABs  (Total = 253) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 4                             ;
; 3                                           ; 3                             ;
; 4                                           ; 0                             ;
; 5                                           ; 2                             ;
; 6                                           ; 6                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 26                            ;
; 11                                          ; 2                             ;
; 12                                          ; 8                             ;
; 13                                          ; 18                            ;
; 14                                          ; 18                            ;
; 15                                          ; 43                            ;
; 16                                          ; 105                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.21) ; Number of LABs  (Total = 253) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 160                           ;
; 1 Clock                            ; 186                           ;
; 1 Clock enable                     ; 99                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 56                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.95) ; Number of LABs  (Total = 253) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 5                             ;
; 2                                            ; 9                             ;
; 3                                            ; 0                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 3                             ;
; 10                                           ; 0                             ;
; 11                                           ; 2                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 11                            ;
; 17                                           ; 8                             ;
; 18                                           ; 16                            ;
; 19                                           ; 5                             ;
; 20                                           ; 11                            ;
; 21                                           ; 11                            ;
; 22                                           ; 21                            ;
; 23                                           ; 29                            ;
; 24                                           ; 15                            ;
; 25                                           ; 21                            ;
; 26                                           ; 14                            ;
; 27                                           ; 12                            ;
; 28                                           ; 10                            ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.50) ; Number of LABs  (Total = 253) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 25                            ;
; 2                                               ; 57                            ;
; 3                                               ; 28                            ;
; 4                                               ; 6                             ;
; 5                                               ; 9                             ;
; 6                                               ; 13                            ;
; 7                                               ; 17                            ;
; 8                                               ; 14                            ;
; 9                                               ; 12                            ;
; 10                                              ; 14                            ;
; 11                                              ; 15                            ;
; 12                                              ; 4                             ;
; 13                                              ; 11                            ;
; 14                                              ; 6                             ;
; 15                                              ; 6                             ;
; 16                                              ; 8                             ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.29) ; Number of LABs  (Total = 253) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 26                            ;
; 3                                            ; 22                            ;
; 4                                            ; 8                             ;
; 5                                            ; 9                             ;
; 6                                            ; 6                             ;
; 7                                            ; 15                            ;
; 8                                            ; 4                             ;
; 9                                            ; 20                            ;
; 10                                           ; 8                             ;
; 11                                           ; 8                             ;
; 12                                           ; 8                             ;
; 13                                           ; 6                             ;
; 14                                           ; 7                             ;
; 15                                           ; 7                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 6                             ;
; 20                                           ; 14                            ;
; 21                                           ; 8                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 7                             ;
; 25                                           ; 6                             ;
; 26                                           ; 6                             ;
; 27                                           ; 3                             ;
; 28                                           ; 4                             ;
; 29                                           ; 5                             ;
; 30                                           ; 3                             ;
; 31                                           ; 6                             ;
; 32                                           ; 3                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP2C35F672C6 for design "lab4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 16 pins of 57 total pins
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_0_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_10_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_11_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_12_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_13_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_14_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_15_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_1_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_2_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_3_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_4_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_5_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_6_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_7_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_8_ not assigned to an exact location on the device
    Info (169086): Pin pre_syn.bp.NiosII_sram_controller_0_read_data_9_ not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sopc_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sopc_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|W_rf_wren
        Info (176357): Destination node sopc_system:NiosII|sopc_system_nios2_qsys_0:nios2_qsys_0|sopc_system_nios2_qsys_0_nios2_oci:the_sopc_system_nios2_qsys_0_nios2_oci|sopc_system_nios2_qsys_0_nios2_oci_debug:the_sopc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[78]
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node sopc_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  17 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK0_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK1_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.69 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 39 output pins without output pin load capacitance assignment
    Info (306007): Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/mos-o/Desktop/THIRDYEARSECONDTERM/MECHTRON3TB4/3TB4Labs/lab4/newlab/lab4_restored/output_files/lab4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 391 warnings
    Info: Peak virtual memory: 956 megabytes
    Info: Processing ended: Mon Mar 13 15:57:09 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/mos-o/Desktop/THIRDYEARSECONDTERM/MECHTRON3TB4/3TB4Labs/lab4/newlab/lab4_restored/output_files/lab4.fit.smsg.


