
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.38

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[14][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[14][5]$_DFFE_PP_/CK (DFF_X1)
     2    2.06    0.01    0.09    0.09 ^ mem[14][5]$_DFFE_PP_/Q (DFF_X1)
                                         mem[14][5] (net)
                  0.01    0.00    0.09 ^ _641_/B (MUX2_X1)
     1    1.22    0.01    0.03    0.12 ^ _641_/Z (MUX2_X1)
                                         _057_ (net)
                  0.01    0.00    0.12 ^ mem[14][5]$_DFFE_PP_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[14][5]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.60    0.02    0.09    0.09 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[1] (net)
                  0.02    0.00    0.09 ^ _545_/A (BUF_X2)
     4   16.29    0.02    0.04    0.13 ^ _545_/Z (BUF_X2)
                                         _154_ (net)
                  0.02    0.00    0.13 ^ _546_/A (XNOR2_X2)
     1    6.00    0.02    0.04    0.18 ^ _546_/ZN (XNOR2_X2)
                                         _155_ (net)
                  0.02    0.00    0.18 ^ _553_/A2 (NAND4_X4)
     6   26.17    0.03    0.05    0.23 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.03    0.00    0.23 v _554_/A2 (OR2_X1)
     1    6.36    0.01    0.07    0.30 v _554_/ZN (OR2_X1)
                                         _163_ (net)
                  0.01    0.00    0.30 v _555_/A (BUF_X8)
     4   31.32    0.01    0.03    0.33 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.33 v _556_/A (BUF_X16)
    10   64.59    0.01    0.03    0.36 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.36 v _557_/A (INV_X2)
     1   21.61    0.02    0.03    0.39 ^ _557_/ZN (INV_X2)
                                         net12 (net)
                  0.03    0.01    0.40 ^ output12/A (BUF_X1)
     1    0.22    0.00    0.02    0.42 ^ output12/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.42 ^ full (out)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    5.60    0.02    0.09    0.09 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[1] (net)
                  0.02    0.00    0.09 ^ _545_/A (BUF_X2)
     4   16.29    0.02    0.04    0.13 ^ _545_/Z (BUF_X2)
                                         _154_ (net)
                  0.02    0.00    0.13 ^ _546_/A (XNOR2_X2)
     1    6.00    0.02    0.04    0.18 ^ _546_/ZN (XNOR2_X2)
                                         _155_ (net)
                  0.02    0.00    0.18 ^ _553_/A2 (NAND4_X4)
     6   26.17    0.03    0.05    0.23 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.03    0.00    0.23 v _554_/A2 (OR2_X1)
     1    6.36    0.01    0.07    0.30 v _554_/ZN (OR2_X1)
                                         _163_ (net)
                  0.01    0.00    0.30 v _555_/A (BUF_X8)
     4   31.32    0.01    0.03    0.33 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.33 v _556_/A (BUF_X16)
    10   64.59    0.01    0.03    0.36 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.36 v _557_/A (INV_X2)
     1   21.61    0.02    0.03    0.39 ^ _557_/ZN (INV_X2)
                                         net12 (net)
                  0.03    0.01    0.40 ^ output12/A (BUF_X1)
     1    0.22    0.00    0.02    0.42 ^ output12/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.42 ^ full (out)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14331738650798798

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7219

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.120972633361816

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8814

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ rd_ptr[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.13 ^ _545_/Z (BUF_X2)
   0.04    0.18 ^ _546_/ZN (XNOR2_X2)
   0.05    0.23 v _553_/ZN (NAND4_X4)
   0.07    0.30 v _554_/ZN (OR2_X1)
   0.03    0.33 v _555_/Z (BUF_X8)
   0.03    0.36 v _556_/Z (BUF_X16)
   0.03    0.39 ^ _682_/ZN (NAND3_X4)
   0.06    0.45 v _686_/Z (MUX2_X1)
   0.00    0.45 v mem[4][3]$_DFFE_PP_/D (DFF_X1)
           0.45   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ mem[4][3]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.45   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[14][5]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[14][5]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ mem[14][5]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.12 ^ _641_/Z (MUX2_X1)
   0.00    0.12 ^ mem[14][5]$_DFFE_PP_/D (DFF_X1)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[14][5]$_DFFE_PP_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4218

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3782

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
89.663348

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-03   7.34e-05   1.16e-05   1.27e-03  73.2%
Combinational          2.63e-04   1.86e-04   1.53e-05   4.65e-04  26.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-03   2.59e-04   2.69e-05   1.73e-03 100.0%
                          83.5%      15.0%       1.6%
