[35000] ADD: 5.5 + 2.2 = 0.000000 (40f66666)
[55000] ADD: 5.5 - 2.2 = 0.000000 (40533333)
[75000] ADD: 5.5 + -2.2 = 0.000000 (40533333)
[95000] ADD: 5.5 - -2.2 = 0.000000 (40f66666)
[115000] ADD: -5.5 + -2.2 = 0.000000 (c0f66666)
[135000] ADD: -5.5 - -2.2 = 0.000000 (c0533333)
- /home/noname/Documents/project_tiny/Floating_point/Temp_Code/03_verif/Topmodule/tb_FPU_unit.sv:107: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.024 2024-04-05
- Verilator: $finish at 160ns; walltime 0.001 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 57 MB
