
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version Z-2007.03-SP4 for linux -- Aug 29, 2007
              Copyright (c) 1988-2007 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
set search_path [concat "/home/cad/lib/osu_stdcells/lib/tsmc018/lib/" $search_path]
/home/cad/lib/osu_stdcells/lib/tsmc018/lib/ . /home/vdec/synopsys/syn-2007.03-SP4/libraries/syn /home/vdec/synopsys/syn-2007.03-SP4/dw/syn_ver /home/vdec/synopsys/syn-2007.03-SP4/dw/sim_ver
set LIB_MAX_FILE {osu018_stdcells.db  }
osu018_stdcells.db  
set link_library $LIB_MAX_FILE
osu018_stdcells.db  
set target_library $LIB_MAX_FILE
osu018_stdcells.db  
read_verilog alu.v
Loading db file '/home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db'
Loading db file '/home/vdec/synopsys/syn-2007.03-SP4/libraries/syn/gtech.db'
Loading db file '/home/vdec/synopsys/syn-2007.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'osu018_stdcells'
  Loading link library 'gtech'
Loading verilog file '/home/ics16/ex1663/arc/contest16/contest/alu.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file def.h
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ics16/ex1663/arc/contest16/contest/alu.v
Opening include file def.h
Presto compilation completed successfully.
Current design is now '/home/ics16/ex1663/arc/contest16/contest/alu.db:alu'
Loaded 1 design.
Current design is 'alu'.
alu
read_verilog rfile.v
Loading verilog file '/home/ics16/ex1663/arc/contest16/contest/rfile.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file def.h
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ics16/ex1663/arc/contest16/contest/rfile.v
Opening include file def.h

Inferred memory devices in process
	in routine rfile line 14 in file
		'/home/ics16/ex1663/arc/contest16/contest/rfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|     rfile/11     |   32   |   32    |      5       | N  |
|     rfile/12     |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/ics16/ex1663/arc/contest16/contest/rfile.db:rfile'
Loaded 1 design.
Current design is 'rfile'.
rfile
read_verilog mipse.v
Loading verilog file '/home/ics16/ex1663/arc/contest16/contest/mipse.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Opening include file def.h
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/ics16/ex1663/arc/contest16/contest/mipse.v
Opening include file def.h

Inferred memory devices in process
	in routine mipse line 22 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     instrD_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 175 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    writeregM_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   writedataM_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     aluoutM_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    memtoregM_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 201 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    readdataW_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     aluoutW_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    writeregW_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    memtoregW_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 28 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pcplus4D_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 34 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pc_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 208 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    regwriteW_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 120 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     alusrcE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     alucomE_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    slti_opE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     regdstE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rd1E_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rd2E_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    signimmE_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 132 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memtoregE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    regwriteE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       rtE_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       rdE_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    memwriteE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       rsE_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mipse line 184 in file
		'/home/ics16/ex1663/arc/contest16/contest/mipse.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    regwriteM_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    memwriteM_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/ics16/ex1663/arc/contest16/contest/mipse.db:mipse'
Loaded 1 design.
Current design is 'mipse'.
mipse
current_design "mipse"
Current design is 'mipse'.
{mipse}
create_clock -period 10.0 clk 
1
set_input_delay 2.2 -clock clk [find port "readdata*"]
1
set_input_delay 2.2 -clock clk [find port "instr*"]
1
set_output_delay 2.2 -clock clk [find port "pc*"]
1
set_output_delay 2.2 -clock clk [find port "aluout*"]
1
set_output_delay 2.2 -clock clk [find port "writedata*"]
1
set_output_delay 2.2 -clock clk [find port "memwrite"]
1
set_max_fanout 12 [current_design]
Current design is 'mipse'.
1
set_max_area 0
1
compile -map_effort high -area_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | Z-2007.03-DWBB_0708 |    *     |
| Licensed DW Building Blocks             |                    |           |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu'
  Processing 'rfile'
  Processing 'mipse'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mipse_DW01_cmp6_0'
  Processing 'mipse_DW01_cmp6_1'
  Processing 'mipse_DW01_cmp6_2'
  Processing 'mipse_DW01_cmp6_3'
  Processing 'mipse_DW01_add_0'
  Processing 'mipse_DW01_cmp6_4'
  Processing 'mipse_DW01_cmp6_5'
  Processing 'mipse_DW01_cmp6_6'
  Processing 'mipse_DW01_cmp6_7'
  Processing 'mipse_DW01_add_1'
  Processing 'mipse_DW01_cmp6_8'
  Processing 'mipse_DW01_cmp6_9'
  Processing 'mipse_DW01_cmp6_10'
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW01_add_0'
  Processing 'alu_DW02_mult_0'
  Processing 'alu_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:31  539718.0      0.37       0.8      43.0                          
    0:00:32  522982.0      0.36       0.8      43.0                          
    0:00:32  522790.0      0.36       0.7      43.0                          
    0:00:33  522798.0      0.34       0.7      43.0                          
    0:00:33  522798.0      0.33       0.7      43.0                          
    0:00:33  522798.0      0.33       0.7      43.0                          
    0:00:33  522798.0      0.33       0.7      43.0                          
    0:00:33  522798.0      0.33       0.7      43.0                          
    0:00:33  522798.0      0.33       0.7      43.0                          
    0:00:34  522798.0      0.33       0.7      43.0                          
    0:00:34  522798.0      0.33       0.7      43.0                          
    0:00:34  522798.0      0.33       0.7      43.0                          
    0:00:34  522926.0      0.33       0.7       7.0                          
    0:00:34  522942.0      0.33       0.7       0.0                          
    0:00:34  522942.0      0.33       0.7       0.0                          
    0:00:34  522942.0      0.33       0.7       0.0                          
    0:00:34  522942.0      0.33       0.7       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  522942.0      0.33       0.7       0.0                          
    0:00:36  523486.0      0.25       0.4      10.0 aluoutM_reg[0]/D         
    0:00:37  524010.0      0.19       0.3      15.0 aluoutM_reg[0]/D         
    0:00:40  524999.0      0.19       0.3      22.0                          
    0:00:41  525755.0      0.09       0.1      24.0 aluoutM_reg[0]/D         
    0:00:42  526083.0      0.07       0.1      24.0 aluoutM_reg[0]/D         
    0:00:43  526299.0      0.06       0.1      25.0 aluoutM_reg[0]/D         
    0:00:45  526755.0      0.05       0.0      24.0 aluoutM_reg[0]/D         
    0:00:47  526811.0      0.04       0.0      24.0                          
    0:00:48  526983.0      0.04       0.0      24.0 aluoutM_reg[0]/D         
    0:00:49  527199.0      0.03       0.0      21.0 aluoutM_reg[0]/D         
    0:01:08  527231.0      0.02       0.0      21.0                          
    0:01:27  527215.0      0.01       0.0      21.0 aluoutM_reg[0]/D         
    0:01:36  527183.0      0.00       0.0      21.0                          


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36  527183.0      0.00       0.0      21.0                          
    0:01:38  527199.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38  527199.0      0.00       0.0       0.0                          
    0:01:38  527199.0      0.00       0.0       0.0                          
    0:01:39  523839.0      0.01       0.0       0.0                          
    0:01:39  522719.0      0.01       0.0       0.0                          
    0:01:40  522447.0      0.01       0.0       0.0                          
    0:01:40  522335.0      0.01       0.0       0.0                          
    0:01:40  522279.0      0.01       0.0       0.0                          
    0:01:40  522279.0      0.01       0.0       0.0                          
    0:01:42  522335.0      0.00       0.0       0.0 aluoutM_reg[0]/D         
    0:01:42  522335.0      0.00       0.0       0.0                          
    0:01:42  522007.0      0.06       0.1       0.0                          
    0:01:42  522007.0      0.06       0.1       0.0                          
    0:01:42  522007.0      0.06       0.1       0.0                          
    0:01:43  522007.0      0.06       0.1       0.0                          
    0:01:43  522007.0      0.06       0.1       0.0                          
    0:01:43  522007.0      0.06       0.1       0.0                          
    0:01:44  522183.0      0.00       0.0       0.0 aluoutM_reg[0]/D         
    0:01:50  522111.0      0.00       0.0       0.0                          
    0:01:55  519195.0      0.00       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:55  519163.0      0.02       0.0       0.0                          
    0:01:58  519187.0      0.00       0.0       0.0                          
Loading db file '/home/cad/lib/osu_stdcells/lib/tsmc018/lib/osu018_stdcells.db'

  Optimization Complete
  ---------------------
Warning: Design 'mipse' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1386 load(s), 1 driver(s)
1
redirect ./log/mipse.max.timing.log { report_timing -delay max -max_paths 3 }
redirect ./log/mipse.power.log { report_power }
write -hier -format verilog -output mipse.vnet
Writing verilog file '/home/ics16/ex1663/arc/contest16/contest/mipse.vnet'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 32 nets to module alu_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module alu using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit
Information: Defining new variable 'LIB_MAX_FILE'. (CMD-041)

Thank you...
