// Seed: 3071954673
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wor id_2
);
  wire  id_4;
  logic id_5;
  ;
endmodule
module module_0 #(
    parameter id_10 = 32'd21
) (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply1 id_9
    , id_18,
    output tri0 _id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wire id_14,
    input wor id_15,
    output tri id_16
);
  string id_19 = "";
  assign module_1 = id_18;
  parameter id_20 = -1'b0;
  assign id_14 = id_13;
  assign id_16 = 1;
  genvar id_21;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_16
  );
  logic [id_10  +  -1 'b0 : -1  -  -1 'b0] id_22, id_23;
  logic id_24, id_25;
  xor primCall (
      id_16,
      id_12,
      id_5,
      id_4,
      id_0,
      id_15,
      id_3,
      id_2,
      id_18,
      id_19,
      id_9,
      id_20,
      id_1,
      id_13,
      id_7
  );
endmodule
