#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 26 14:12:08 2021
# Process ID: 29297
# Current directory: /home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/farthest_point_sampling/xsim_script.tcl}
# Log file: /home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/xsim.log
# Journal file: /home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/farthest_point_sampling/xsim_script.tcl
# xsim {farthest_point_sampling} -autoloadwcfg -tclbatch {farthest_point_sampling.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source farthest_point_sampling.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in__out_group [add_wave_group in__out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $in__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in__out_group]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set in_r__out_r__return_group [add_wave_group in_r__out_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/interrupt -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BRESP -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RRESP -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RDATA -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARADDR -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WSTRB -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WDATA -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWADDR -into $in_r__out_r__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_farthest_point_sampling_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_in__out_group [add_wave_group in__out(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_in__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_in__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_in__out_group]
## add_wave /apatb_farthest_point_sampling_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_in_r__out_r__return_group [add_wave_group in_r__out_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_farthest_point_sampling_top/control_INTERRUPT -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BRESP -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RRESP -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RDATA -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARADDR -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WSTRB -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WDATA -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWADDR -into $tb_in_r__out_r__return_group -radix hex
## save_wave_config farthest_point_sampling.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "1125000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13425 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14445 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58855 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58875 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60785 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105215 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107145 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151575 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151595 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153505 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197935 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197955 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199865 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246225 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290655 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290675 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292585 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337015 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337035 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338945 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385305 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429735 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429755 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431665 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476095 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476115 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478025 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 522455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 522475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 524325 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 568815 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 568835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 570685 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615175 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615195 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 617045 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 661535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 661555 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 663405 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 707515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 707535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 709385 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 755365 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 799475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 799495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 801345 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 845455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 845475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 847325 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 891435 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 891455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 893305 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 937415 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 937435 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 939285 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 983395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 983415 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985265 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1029375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1029395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1031245 ns  Iteration: 16  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075355 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1077225 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1121335 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1121355 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1123205 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1167315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1167335 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1169185 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1213295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1213315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1215165 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1259275 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1259295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1261145 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305255 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305275 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1307125 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1351235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1351255 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353105 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1397215 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1397235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1399085 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1442815 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1442835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "1443745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1443785 ns : File "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling.autotb.v" Line 435
run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2431.250 ; gain = 128.000 ; free physical = 21321 ; free virtual = 33005
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 26 14:13:31 2021...
