// Seed: 1972846817
module module_0 (
    input uwire id_0,
    output wire id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4
    , id_15,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 id_13
);
  wand id_16 = id_2 ? 1 : id_9;
  wire id_17;
  wire id_18;
  assign id_8 = id_6;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_3, id_4, id_5, id_2, id_4, id_3, id_1, id_1, id_0, id_5, id_3, id_2, id_2, id_2
  );
endmodule
