<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>tlast_gen_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_CLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>tlast_gen_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51599966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>tlast_gen_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51599966</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6b08f126</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>trdy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tdata_read_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tdata_skip_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXIS_DATA_WIDTH">512</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tlast_gen_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tlast_gen_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e877922b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tlast_gen_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tlast_gen_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/tlast_gen_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6b08f126</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>tlast_gen_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tlast_gen_v1_0_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Axis Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXIS_DATA_WIDTH">512</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>tlast_gen_v1_0_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-19T22:09:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:tlast_gen_v1_0:1.0_ARCHIVE_LOCATION">/wrk/paeg1/users/bokkaab/caher_perf/from_keshav/8x8/alto/caher/work/beta/13_jul/for_mts/buf_add/pl_dac_no_intr_broadcast_chg_512_64/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee4a023_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7471fd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71dc458b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6f39cd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1bb77_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c23067a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c02108d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c44dd2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327ecc68_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221fe1d1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b78e3fd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8948787_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e3ae8c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168dd3ff_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ea6f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72764d3b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77efc9ed_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1befcbf1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55998a22_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d6534b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c81275d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3101b448_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cecc83a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb3e6c0_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d083ba0_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67029472_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cae8b9c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ada5ee_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513b8295_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43237ef6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc5faf8_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1403c377_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e27ebe_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d1c2f1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582657a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41907f52_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3127b7_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c434752_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26db188a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9dd467_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313d8b13_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb3bc1e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fccc68f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63530c24_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77770cbf_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c4c99_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f35038_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc2b70_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7139cae4_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58df7e3f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4e52b6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26daa220_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cd50e6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196aa0d8_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9f9c06_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e2e370_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7804126a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@290658d1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7181c6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721f9823_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da52457_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169c03e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b02042_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e911f67_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1c0ffc_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a23d1bf_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4403c295_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d13423_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6e73d8_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453de846_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397c8c4f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557c52ae_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547b2ecb_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516acdab_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7788c5e5_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142415a2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6020e1c2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5a2df5_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415c57a7_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d697904_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41946ab_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12882ddc_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1ecf7b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4652716d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1000d8f1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb7e6d5_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643bc27c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8993e2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453ac189_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7d53f6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6185d0f3_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790b8433_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5222abde_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d95accb_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b2ae41_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de817d2_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628fcd39_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586688b3_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d543d1d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d8bbc3_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489319cb_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a00dc5b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f64efae_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dfcffd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6571b9e9_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4d5cef_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bea3173_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b19193c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6f4d07_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67275a8a_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c6583c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34658f6b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2cb205_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e91ed85_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd6e670_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2534834b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f25da4_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f9c446_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d13c35_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae31a24_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42084de0_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56dca353_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1a7884_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4795a302_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0d995c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e735d11_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c5177f_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7862d8e6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eda4dd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f058_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e3b97e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7f3b2e_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac06399_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75baa627_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd680a5_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507116a9_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5de46_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaf63e1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278d7b04_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d2e797_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374787dd_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4e6ed1_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195fe69d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70efcdae_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bc176c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae2f21_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4ded08_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5132a28d_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65214a34_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27146037_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e7f8b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f5fd3c_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b17d0ee_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4522ea_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572ffa92_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bfc0b4_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a2ac04_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348bfb08_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100878c6_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3e851b_ARCHIVE_LOCATION">/home/notis/Music/ucsb_v2/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4537fbf1_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a4361f_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28781190_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249e1e5e_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2004c35a_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b41fb0d_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76feb8e4_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458b7d36_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255cf47b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc249ff_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c39449_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b08b0e8_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fd4b25_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df3ca6b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb4c62e_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f63f5cc_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5357b2a3_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493e7fd7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba18dab_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3204e966_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768bd3a3_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c97c7bf_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cef663_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d09c9b8_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5b7319_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7979a032_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d514a9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297fdac1_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726e5347_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5816f1_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b520ab_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bddeeeb_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8450f9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48204709_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730283c7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f927f3_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4141c227_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3dad88_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a7bd78_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7173e2e2_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da452aa_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fa37a5_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56335759_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0c34b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99385f3_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ff3a3a_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0e058_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f207b44_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42655c62_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd7cec_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbac48b_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242ceed7_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e603ae_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d74e19_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633f5353_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98ba178_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7810a6ed_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e6b314_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3172b9_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef36545_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1678fcfb_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614a2eab_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e97fa25_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc6be0c_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3096f240_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79552924_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3a8d67_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327d6c52_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62148423_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c259c31_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456894d8_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cebeb81_ARCHIVE_LOCATION">c:/Workspace/8ch-if/fpga/srcs/ip/ip_repo/tlast</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4613745a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="03c3baca"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cdcb51c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="78c3f95d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="23edb30d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
