// Seed: 3625566367
module module_0;
  wire id_2, id_3;
  assign module_1.type_0 = 0;
  wire id_4;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input logic id_4
);
  id_6 :
  assert property (@(posedge id_0) -1'h0) @(1) id_2 <= 1;
  supply0 id_7;
  wor id_8;
  module_0 modCall_1 ();
  wire id_9;
  assign id_7 = -1'h0;
  always_comb id_2 = id_4;
  or primCall (id_2, id_3, id_4, id_6, id_7, id_8);
  assign id_8 = (-1);
endmodule
