the bottom bits of the address the offset within a page are left unchanged the upper address bits are the virtual page numbers most mmus use an in memory table of items called a page table containing one page table entry pte per page to map virtual page numbers to physical page numbers in main memory an associative cache of ptes is called a translation lookaside buffer tlb and is used to avoid the necessity of accessing the main memory every time a virtual address is mapped other mmus may have a private array of memory or registers that hold a set of page table entries the physical page number is combined with the page offset to give the complete physical address a pte may also include information about whether the page has been written to the dirty bit when it was last used the accessed bit for a least recently used lru page replacement algorithm what kind of processes user mode or supervisor mode may read and write it and whether it should be cached sometimes a pte prohibits access to a virtual page perhaps because no physical random access memory has been allocated to that virtual page in