Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mult_behav xil_defaultlib.tb_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'i_read_addr' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:159]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'dina' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv:66]
WARNING: [VRFC 10-5021] port 'i_end' is not connected on this instance [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:132]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
