Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 18 09:56:32 2019
| Host         : Windows-Desktop-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Streaming_2_D_FIR_Filter_fil_control_sets_placed.rpt
| Design       : Streaming_2_D_FIR_Filter_fil
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            7 |
|     14 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             900 |          113 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |             586 |          105 |
| Yes          | No                    | No                     |             138 |           25 |
| Yes          | No                    | Yes                    |            1204 |          210 |
| Yes          | Yes                   | No                     |             506 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                                        Enable Signal                                                        |                                               Set/Reset Signal                                               | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                             | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy           |                2 |              6 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |                2 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_dut/u_Streaming_2_D_FIR_Filter/u_Line_Memory/u_Line_Memory_Controller/u_Initial_Line_Skip/E[0]            | u_jtag_mac/ver_output_reg0                                                                                   |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                             | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |                2 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/E[0]                                                                 | u_jtag_mac/ver_output_reg0                                                                                   |                2 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/E[0]                                                                          | u_jtag_mac/ver_output_reg0                                                                                   |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/E[0]                                                                             | u_jtag_mac/ver_output_reg0                                                                                   |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr[3]_i_1__0_n_0                                                | u_jtag_mac/ver_output_reg0                                                                                   |                1 |              8 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/ver_output_reg[16]_i_1_n_0                                                                        |                2 |             14 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/shiftreg_reg[39]                                                                                |                                                                                                              |                3 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout[7]_i_1_n_0                                                                  | u_jtag_mac/ver_output_reg0                                                                                   |                4 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]     | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                 |                3 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/E[0]                                                                                                             | u_jtag_mac/SR[0]                                                                                             |                3 |             20 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/wr_din[0]                                                                     |                                                                                                              |                4 |             20 |
|  TCK_BUFG                  | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]     | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |                2 |             24 |
|  TCK_BUFG                  | u_jtag_mac/act_rd_len0                                                                                                      | u_jtag_mac/ver_output_reg0                                                                                   |                4 |             26 |
|  TCK_BUFG                  | u_jtag_mac/rd_len0                                                                                                          | u_jtag_mac/ver_output_reg0                                                                                   |                4 |             26 |
|  TCK_BUFG                  | u_jtag_mac/wr_len0                                                                                                          | u_jtag_mac/ver_output_reg0                                                                                   |                2 |             26 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy          |                4 |             30 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/act_rd_cnt[1]                                                                                     |                4 |             30 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/act_wr_cnt[1]                                                                                     |                4 |             30 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/ver_act_rd_cnt[1]                                                                                 |                4 |             30 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/simcycle_rd_en_d1                                                                                                | u_jtag_mac/ver_output_reg0                                                                                   |                5 |             32 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/sys_rst                                                                                           |               13 |             46 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy           |                3 |             48 |
|  TCK_BUFG                  | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy          |                4 |             48 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/shiftreg_reg[31][0]                                                                                              |                                                                                                              |                8 |             48 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/shiftreg[31]_i_1_n_0                                                             |                                                                                                              |               12 |             64 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/E[0]                                                                 |                                                                                                              |                6 |             96 |
|  u_clk_wiz_0/inst/clk_out1 | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]    | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |               12 |             96 |
|  TCK_BUFG                  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]     | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |               10 |             96 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/E[0]                                                                          |                                                                                                              |                7 |            112 |
|  TCK_BUFG                  |                                                                                                                             | u_jtag_mac/ver_output_reg0                                                                                   |               32 |            190 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                             | u_jtag_mac/ver_output_reg0                                                                                   |               41 |            204 |
|  TCK_BUFG                  |                                                                                                                             |                                                                                                              |               47 |            384 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                                             |                                                                                                              |               72 |            530 |
|  u_clk_wiz_0/inst/clk_out1 | u_mwfil_chiftop/u_mwfil_chifcore/u_controller/wr_din[0]                                                                     | u_jtag_mac/ver_output_reg0                                                                                   |              209 |           1196 |
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+


