{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678909996284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678909996291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 12:53:16 2023 " "Processing started: Wed Mar 15 12:53:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678909996291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678909996291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678909996291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678909998044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678909998044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/camera_module.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/camera_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module " "Found entity 1: camera_module" {  } { { "camera_module/synthesis/camera_module.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "camera_module/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "camera_module/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_irq_mapper " "Found entity 1: camera_module_irq_mapper" {  } { { "camera_module/synthesis/submodules/camera_module_irq_mapper.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0 " "Found entity 1: camera_module_mm_interconnect_0" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_avalon_st_adapter " "Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_mux_001 " "Found entity 1: camera_module_mm_interconnect_0_rsp_mux_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008904 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_mux " "Found entity 1: camera_module_mm_interconnect_0_rsp_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_rsp_demux " "Found entity 1: camera_module_mm_interconnect_0_rsp_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_mux_002 " "Found entity 1: camera_module_mm_interconnect_0_cmd_mux_002" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_mux " "Found entity 1: camera_module_mm_interconnect_0_cmd_mux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_demux_001 " "Found entity 1: camera_module_mm_interconnect_0_cmd_demux_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_cmd_demux " "Found entity 1: camera_module_mm_interconnect_0_cmd_demux" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910008996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910008996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_004_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_004_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009003 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_004 " "Found entity 2: camera_module_mm_interconnect_0_router_004" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_002_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_002_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009010 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_002 " "Found entity 2: camera_module_mm_interconnect_0_router_002" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_001_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_001_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009017 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router_001 " "Found entity 2: camera_module_mm_interconnect_0_router_001" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camera_module_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camera_module_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at camera_module_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_mm_interconnect_0_router_default_decode " "Found entity 1: camera_module_mm_interconnect_0_router_default_decode" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009031 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_mm_interconnect_0_router " "Found entity 2: camera_module_mm_interconnect_0_router" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "camera_module/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "camera_module/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_onchip_memory2_0 " "Found entity 1: camera_module_onchip_memory2_0" {  } { { "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0 " "Found entity 1: camera_module_nios2_gen2_0" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: camera_module_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: camera_module_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_module_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: camera_module_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "4 camera_module_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: camera_module_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "5 camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "6 camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "7 camera_module_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "8 camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "9 camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "10 camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "11 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "12 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "13 camera_module_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: camera_module_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "14 camera_module_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: camera_module_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "15 camera_module_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: camera_module_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "16 camera_module_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: camera_module_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "17 camera_module_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: camera_module_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "18 camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "19 camera_module_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: camera_module_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "20 camera_module_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: camera_module_nios2_gen2_0_cpu_nios2_oci" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""} { "Info" "ISGN_ENTITY_NAME" "21 camera_module_nios2_gen2_0_cpu " "Found entity 21: camera_module_nios2_gen2_0_cpu" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: camera_module_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_nios2_gen2_0_cpu_test_bench " "Found entity 1: camera_module_nios2_gen2_0_cpu_test_bench" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_key_2.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/camera_module_key_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_key_2 " "Found entity 1: camera_module_key_2" {  } { { "camera_module/synthesis/submodules/camera_module_key_2.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_key_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_module_jtag_uart_0_sim_scfifo_w " "Found entity 1: camera_module_jtag_uart_0_sim_scfifo_w" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009266 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_module_jtag_uart_0_scfifo_w " "Found entity 2: camera_module_jtag_uart_0_scfifo_w" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009266 ""} { "Info" "ISGN_ENTITY_NAME" "3 camera_module_jtag_uart_0_sim_scfifo_r " "Found entity 3: camera_module_jtag_uart_0_sim_scfifo_r" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009266 ""} { "Info" "ISGN_ENTITY_NAME" "4 camera_module_jtag_uart_0_scfifo_r " "Found entity 4: camera_module_jtag_uart_0_scfifo_r" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009266 ""} { "Info" "ISGN_ENTITY_NAME" "5 camera_module_jtag_uart_0 " "Found entity 5: camera_module_jtag_uart_0" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "get_next_pix GET_NEXT_PIX hps_pixel_transfer.sv(4) " "Verilog HDL Declaration information at hps_pixel_transfer.sv(4): object \"get_next_pix\" differs only in case from object \"GET_NEXT_PIX\" in the same scope" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_module/synthesis/submodules/hps_pixel_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file camera_module/synthesis/submodules/hps_pixel_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_pixel_transfer " "Found entity 1: hps_pixel_transfer" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_transfer/sdram_img_read_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file image_transfer/sdram_img_read_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_cpu_reader " "Found entity 1: img_cpu_reader" {  } { { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_RTL " "Found entity 1: DE1_SOC_D8M_RTL" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_rd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009570 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1678910009581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009587 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1678910009597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009645 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1678910009655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009765 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1678910009770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678910009781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009851 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1678910009864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910009922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910009922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE1_SOC_D8M_RTL.v(162) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(162): created implicit net for \"UART_RTS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE1_SOC_D8M_RTL.v(163) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(163): created implicit net for \"UART_TXD\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PIC_START_ADDR DE1_SOC_D8M_RTL.v(245) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(245): created implicit net for \"PIC_START_ADDR\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM DE1_SOC_D8M_RTL.v(278) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(278): created implicit net for \"DRAM_DQM\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE1_SOC_D8M_RTL.v(329) " "Verilog HDL Implicit Net warning at DE1_SOC_D8M_RTL.v(329): created implicit net for \"READY\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910009923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_RTL " "Elaborating entity \"DE1_SOC_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678910010500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS DE1_SOC_D8M_RTL.v(162) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(162): object \"UART_RTS\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678910010501 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD DE1_SOC_D8M_RTL.v(163) " "Verilog HDL or VHDL warning at DE1_SOC_D8M_RTL.v(163): object \"UART_TXD\" assigned a value but never read" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678910010501 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC_D8M_RTL.v(46) " "Output port \"HEX0\" at DE1_SOC_D8M_RTL.v(46) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC_D8M_RTL.v(47) " "Output port \"HEX1\" at DE1_SOC_D8M_RTL.v(47) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] DE1_SOC_D8M_RTL.v(61) " "Output port \"LEDR\[8\]\" at DE1_SOC_D8M_RTL.v(61) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_D8M_RTL.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC_D8M_RTL.v(9) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_D8M_RTL.v(10) " "Output port \"ADC_DIN\" at DE1_SOC_D8M_RTL.v(10) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_D8M_RTL.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC_D8M_RTL.v(12) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_D8M_RTL.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC_D8M_RTL.v(18) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_D8M_RTL.v(20) " "Output port \"AUD_XCK\" at DE1_SOC_D8M_RTL.v(20) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_D8M_RTL.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC_D8M_RTL.v(36) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_D8M_RTL.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC_D8M_RTL.v(38) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_D8M_RTL.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_D8M_RTL.v(42) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_D8M_RTL.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC_D8M_RTL.v(55) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_D8M_RTL.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC_D8M_RTL.v(76) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010507 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE1_SOC_D8M_RTL.v(96) " "Output port \"MIPI_MCLK\" at DE1_SOC_D8M_RTL.v(96) has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010508 "|DE1_SOC_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "DE1_SOC_D8M_RTL.v" "del1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE1_SOC_D8M_RTL.v" "u2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE1_SOC_D8M_RTL.v" "cfin" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010564 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1678910010564 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678910010566 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010566 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010580 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010582 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010582 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010589 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010612 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010612 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910010612 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010815 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010817 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010818 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010871 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010873 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010873 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010874 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010926 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010927 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010928 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010928 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010928 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010930 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910010931 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1678910010931 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910010991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011019 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011020 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011021 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011033 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011033 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011033 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011034 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910011034 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910011047 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "DE1_SOC_D8M_RTL.v" "pll_ref" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011439 ""}  } { { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910011439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910011544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910011544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "DE1_SOC_D8M_RTL.v" "pll_ref1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011651 ""}  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910011651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910011749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910011749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE1_SOC_D8M_RTL.v" "u6" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910011858 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910011858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910011933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910011933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910011946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE1_SOC_D8M_RTL.v" "u7" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012011 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(131) " "Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 131 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1678910012013 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(182) " "HDL warning at Sdram_Control.v(182): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 182 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012013 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(152) " "Verilog HDL or VHDL warning at Sdram_Control.v(152): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678910012013 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(153) " "Verilog HDL or VHDL warning at Sdram_Control.v(153): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678910012013 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(154) " "Verilog HDL or VHDL warning at Sdram_Control.v(154): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678910012013 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(388) " "Verilog HDL assignment warning at Sdram_Control.v(388): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910012018 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012022 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012022 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(428) " "Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012031 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012032 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012033 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012034 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012035 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012036 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012037 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012038 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012039 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012040 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(428) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(428)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 428 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012041 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910012087 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910012087 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910012088 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012119 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012123 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012123 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910012124 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910012154 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910012787 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910012787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kkp1 " "Found entity 1: dcfifo_kkp1" {  } { { "db/dcfifo_kkp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910012879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kkp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated " "Elaborating entity \"dcfifo_kkp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910012927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910012927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910012934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "wrptr_g1p" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_kkp1.tdf" "fifo_ram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_brp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_dgwp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_kkp1.tdf" "ws_dgrp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910013896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910013896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_kkp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_kkp1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910013994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910014286 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910014286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7lp1 " "Found entity 1: dcfifo_7lp1" {  } { { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910014366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910014366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7lp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated " "Elaborating entity \"dcfifo_7lp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910014472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910014472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_7lp1.tdf" "rs_dgwp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910014526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910014526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910014599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910014599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_7lp1.tdf" "ws_dgrp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910014646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910014646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910014658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "DE1_SOC_D8M_RTL.v" "u4" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(61) " "Verilog HDL assignment warning at RAW2RGB_J.v(61): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015408 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015423 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015423 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015437 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015437 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015437 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015437 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015437 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015438 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910015663 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910015663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq1 " "Found entity 1: altsyncram_6lq1" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910015753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910015753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated " "Elaborating entity \"altsyncram_6lq1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "DE1_SOC_D8M_RTL.v" "vd" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015943 "|DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "DE1_SOC_D8M_RTL.v" "adl" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910015993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910015993 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016018 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016018 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016019 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016019 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016039 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016040 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016064 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016064 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016064 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016081 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910016082 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016098 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016100 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016106 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910016110 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE1_SOC_D8M_RTL.v" "u1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016183 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016183 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016184 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_cpu_reader img_cpu_reader:sdram_pix_reader " "Elaborating entity \"img_cpu_reader\" for hierarchy \"img_cpu_reader:sdram_pix_reader\"" {  } { { "DE1_SOC_D8M_RTL.v" "sdram_pix_reader" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdram_img_read_write.sv(138) " "Verilog HDL assignment warning at sdram_img_read_write.sv(138): truncated value with size 32 to match size of target (9)" {  } { { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016204 "|DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module camera_module:img_reader " "Elaborating entity \"camera_module\" for hierarchy \"camera_module:img_reader\"" {  } { { "DE1_SOC_D8M_RTL.v" "img_reader" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_pixel_transfer camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0 " "Elaborating entity \"hps_pixel_transfer\" for hierarchy \"camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\"" {  } { { "camera_module/synthesis/camera_module.v" "img_cpu_reader_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hps_pixel_transfer.sv(60) " "Verilog HDL assignment warning at hps_pixel_transfer.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016457 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hps_pixel_transfer.sv(77) " "Verilog HDL assignment warning at hps_pixel_transfer.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678910016458 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hps_pixel_transfer.sv(107) " "Verilog HDL Case Statement warning at hps_pixel_transfer.sv(107): incomplete case statement has no default case item" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 107 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1678910016460 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata hps_pixel_transfer.sv(106) " "Verilog HDL Always Construct warning at hps_pixel_transfer.sv(106): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1678910016461 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "waitrequest hps_pixel_transfer.sv(9) " "Output port \"waitrequest\" at hps_pixel_transfer.sv(9) has no driver" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678910016462 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[0\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[1\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[2\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[3\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[4\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[5\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[6\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016464 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[7\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[8\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[9\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[10\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[11\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[12\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[13\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[14\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[15\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[16\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[17\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[18\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[19\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016465 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[20\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[21\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[22\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[23\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[24\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[25\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[26\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[27\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[28\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[29\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[30\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] hps_pixel_transfer.sv(106) " "Inferred latch for \"readdata\[31\]\" at hps_pixel_transfer.sv(106)" {  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016466 "|DE1_SOC_D8M_RTL|camera_module:img_reader|hps_pixel_transfer:img_cpu_reader_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_jtag_uart_0 camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"camera_module_jtag_uart_0\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\"" {  } { { "camera_module/synthesis/camera_module.v" "jtag_uart_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_jtag_uart_0_scfifo_w camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w " "Elaborating entity \"camera_module_jtag_uart_0_scfifo_w\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "the_camera_module_jtag_uart_0_scfifo_w" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "wfifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910016831 ""}  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910016831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910016911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910016957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910016957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910016965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910017014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910017014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910017101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910017101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910017189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910017189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910017282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910017282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_w:the_camera_module_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_jtag_uart_0_scfifo_r camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r " "Elaborating entity \"camera_module_jtag_uart_0_scfifo_r\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|camera_module_jtag_uart_0_scfifo_r:the_camera_module_jtag_uart_0_scfifo_r\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "the_camera_module_jtag_uart_0_scfifo_r" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "camera_module_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910017900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910017900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910017900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910017900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910017900 ""}  } { { "camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910017900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910018985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"camera_module:img_reader\|camera_module_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camera_module_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_key_2 camera_module:img_reader\|camera_module_key_2:key_2 " "Elaborating entity \"camera_module_key_2\" for hierarchy \"camera_module:img_reader\|camera_module_key_2:key_2\"" {  } { { "camera_module/synthesis/camera_module.v" "key_2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0 camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"camera_module_nios2_gen2_0\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\"" {  } { { "camera_module/synthesis/camera_module.v" "nios2_gen2_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu " "Elaborating entity \"camera_module_nios2_gen2_0_cpu\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" "cpu" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_test_bench camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_test_bench:the_camera_module_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_test_bench\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_test_bench:the_camera_module_nios2_gen2_0_cpu_test_bench\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_register_bank_a_module camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "camera_module_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019477 ""}  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910019477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910019587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910019587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_a_module:camera_module_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_register_bank_b_module camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_register_bank_b_module:camera_module_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "camera_module_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_debug camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_debug:the_camera_module_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910019860 ""}  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910019860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_break camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_break:the_camera_module_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_itrace camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_itrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_itrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910019968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace\|camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode:camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camera_module_nios2_gen2_0_cpu_nios2_oci_dtrace\|camera_module_nios2_gen2_0_cpu_nios2_oci_td_mode:camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "camera_module_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo\|camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_pib camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_pib:the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_pib:the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_oci_im camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_im:the_camera_module_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_oci_im:the_camera_module_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_avalon_reg camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_avalon_reg:the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_nios2_ocimem camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "camera_module_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020305 ""}  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910020305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910020394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910020394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_nios2_ocimem:the_camera_module_nios2_gen2_0_cpu_nios2_ocimem\|camera_module_nios2_gen2_0_cpu_ociram_sp_ram_module:camera_module_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_debug_slave_wrapper camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_debug_slave_tck camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|camera_module_nios2_gen2_0_cpu_debug_slave_tck:the_camera_module_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_camera_module_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_nios2_gen2_0_cpu_debug_slave_sysclk camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"camera_module_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|camera_module_nios2_gen2_0_cpu_debug_slave_sysclk:the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_camera_module_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "camera_module_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020684 ""}  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910020684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|camera_module_nios2_gen2_0_cpu_nios2_oci:the_camera_module_nios2_gen2_0_cpu_nios2_oci\|camera_module_nios2_gen2_0_cpu_debug_slave_wrapper:the_camera_module_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camera_module_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_onchip_memory2_0 camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"camera_module_onchip_memory2_0\" for hierarchy \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\"" {  } { { "camera_module/synthesis/camera_module.v" "onchip_memory2_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camera_module_onchip_memory2_0.hex " "Parameter \"init_file\" = \"camera_module_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40192 " "Parameter \"maximum_depth\" = \"40192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40192 " "Parameter \"numwords_a\" = \"40192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678910020840 ""}  } { { "camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678910020840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1o1 " "Found entity 1: altsyncram_s1o1" {  } { { "db/altsyncram_s1o1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910020946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910020946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1o1 camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated " "Elaborating entity \"altsyncram_s1o1\" for hierarchy \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910020952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910022348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910022348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_s1o1.tdf" "decode3" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910022356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910022430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910022430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"camera_module:img_reader\|camera_module_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_s1o1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_s1o1.tdf" "mux2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_s1o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910022439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"camera_module_mm_interconnect_0\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\"" {  } { { "camera_module/synthesis/camera_module.v" "mm_interconnect_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:img_cpu_reader_0_avalon_slave_0_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "img_cpu_reader_0_avalon_slave_0_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_2_s1_translator\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "key_2_s1_translator" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910023989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router:router " "Elaborating entity \"camera_module_mm_interconnect_0_router\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router:router\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "router" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_default_decode camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router:router\|camera_module_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"camera_module_mm_interconnect_0_router_default_decode\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router:router\|camera_module_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_001 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"camera_module_mm_interconnect_0_router_001\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_001:router_001\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "router_001" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_001_default_decode camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_001:router_001\|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"camera_module_mm_interconnect_0_router_001_default_decode\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_001:router_001\|camera_module_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_002 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"camera_module_mm_interconnect_0_router_002\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_002:router_002\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "router_002" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_002_default_decode camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_002:router_002\|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"camera_module_mm_interconnect_0_router_002_default_decode\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_002:router_002\|camera_module_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_004 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"camera_module_mm_interconnect_0_router_004\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_004:router_004\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "router_004" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_router_004_default_decode camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_004:router_004\|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"camera_module_mm_interconnect_0_router_004_default_decode\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_router_004:router_004\|camera_module_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_cmd_demux camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"camera_module_mm_interconnect_0_cmd_demux\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_cmd_demux_001 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"camera_module_mm_interconnect_0_cmd_demux_001\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_cmd_mux camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"camera_module_mm_interconnect_0_cmd_mux\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_cmd_mux_002 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"camera_module_mm_interconnect_0_cmd_mux_002\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_rsp_demux camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"camera_module_mm_interconnect_0_rsp_demux\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_rsp_mux camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"camera_module_mm_interconnect_0_rsp_mux\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_rsp_mux_001 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"camera_module_mm_interconnect_0_rsp_mux_001\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_avalon_st_adapter camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"camera_module_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0 camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"camera_module:img_reader\|camera_module_mm_interconnect_0:mm_interconnect_0\|camera_module_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|camera_module_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_module_irq_mapper camera_module:img_reader\|camera_module_irq_mapper:irq_mapper " "Elaborating entity \"camera_module_irq_mapper\" for hierarchy \"camera_module:img_reader\|camera_module_irq_mapper:irq_mapper\"" {  } { { "camera_module/synthesis/camera_module.v" "irq_mapper" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller camera_module:img_reader\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"camera_module:img_reader\|altera_reset_controller:rst_controller\"" {  } { { "camera_module/synthesis/camera_module.v" "rst_controller" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer camera_module:img_reader\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"camera_module:img_reader\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "camera_module/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer camera_module:img_reader\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"camera_module:img_reader\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "camera_module/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller camera_module:img_reader\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"camera_module:img_reader\|altera_reset_controller:rst_controller_001\"" {  } { { "camera_module/synthesis/camera_module.v" "rst_controller_001" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/camera_module.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910024582 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress d3 13 12 " "Port \"rdaddress\" on the entity instantiation of \"d3\" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d3" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025519 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wraddress d3 16 12 " "Port \"wraddress\" on the entity instantiation of \"d3\" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d3" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025519 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress d2 13 12 " "Port \"rdaddress\" on the entity instantiation of \"d2\" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025525 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wraddress d2 16 12 " "Port \"wraddress\" on the entity instantiation of \"d2\" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025529 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress d1 13 12 " "Port \"rdaddress\" on the entity instantiation of \"d1\" is connected to a signal of width 13. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025533 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wraddress d1 16 12 " "Port \"wraddress\" on the entity instantiation of \"d1\" is connected to a signal of width 16. The formal width of the signal in the module is 12.  The extra bits will be ignored." {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1678910025533 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "READ_Cont u0 11 13 " "Port \"READ_Cont\" on the entity instantiation of \"u0\" is connected to a signal of width 11. The formal width of the signal in the module is 13.  The extra bits will be driven by GND." {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1678910025533 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "V_Cont u0 11 13 " "Port \"V_Cont\" on the entity instantiation of \"u0\" is connected to a signal of width 11. The formal width of the signal in the module is 13.  The extra bits will be driven by GND." {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1678910025533 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "X_Cont u0 11 16 " "Port \"X_Cont\" on the entity instantiation of \"u0\" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1678910025533 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025559 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025559 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025561 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025561 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025563 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025563 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025564 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025564 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025571 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025571 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025572 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PIC_START_ADDR " "Net \"PIC_START_ADDR\" is missing source, defaulting to GND" {  } { { "DE1_SOC_D8M_RTL.v" "PIC_START_ADDR" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 245 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1678910025574 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1678910025574 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678910025934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.15.12:53:50 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl " "2023.03.15.12:53:50 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910030132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910032601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910032757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910034728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910034843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910034952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910035131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910035148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910035149 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678910035860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld015eeb33/alt_sld_fab.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036562 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678910036680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910036680 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 315 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 340 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 370 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 400 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 430 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 460 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|altsyncram_f1b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_f1b1.tdf" 490 2 0 } } { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/dcfifo_7lp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 305 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 279 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_7lp1:auto_generated|altsyncram_f1b1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678910039023 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk " "Synthesized away node \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll2_outclk\"" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/pll_test_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "V/pll_test.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 208 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910039023 "|DE1_SOC_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|generic_pll2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678910039023 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1678910039023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678910056358 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1678910056570 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1678910056570 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678910056570 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678910056570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[0\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[10\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[11\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[12\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[13\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[14\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[15\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056598 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[16\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[17\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[18\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[19\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[9\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[7\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[6\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056599 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[8\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[5\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[2\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[3\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[4\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[20\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[21\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[22\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[23\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[1\] " "Latch camera_module:img_reader\|hps_pixel_transfer:img_cpu_reader_0\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\] " "Ports D and ENA on the latch are fed by the same signal camera_module:img_reader\|camera_module_nios2_gen2_0:nios2_gen2_0\|camera_module_nios2_gen2_0_cpu:cpu\|W_alu_result\[2\]" {  } { { "camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/camera_module_nios2_gen2_0_cpu.v" 4427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678910056600 ""}  } { { "camera_module/synthesis/submodules/hps_pixel_transfer.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/hps_pixel_transfer.sv" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678910056600 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|img_cpu_reader:sdram_pix_reader|RAW2RGB_J:rgb_converter2|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678910056632 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1678910056632 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910065146 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1678910065146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678910065146 "|DE1_SOC_D8M_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678910065146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910065577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "213 " "213 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678910070431 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 53 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 386 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070476 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 53 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 386 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070476 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"img_cpu_reader:sdram_pix_reader\|RAW2RGB_J:rgb_converter2\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "image_transfer/sdram_img_read_write.sv" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/image_transfer/sdram_img_read_write.sv" 53 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 386 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070476 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 296 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070477 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 296 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070477 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/altsyncram_6lq1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/RAW2RGB_J.v" 57 0 0 } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 296 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070477 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 17 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l6 " "Logic cell \"CLOCK_DELAY:del1\|l6\"" {  } { { "V/CLOCK_DELAY.v" "l6" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 16 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l5 " "Logic cell \"CLOCK_DELAY:del1\|l5\"" {  } { { "V/CLOCK_DELAY.v" "l5" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 15 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l4 " "Logic cell \"CLOCK_DELAY:del1\|l4\"" {  } { { "V/CLOCK_DELAY.v" "l4" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 14 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 13 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 11 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/V/CLOCK_DELAY.v" 9 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910070492 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1678910070492 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910070886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg " "Generated suppressed messages file C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/output_files/DE1_SOC_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910071696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "27 0 4 0 0 " "Adding 27 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678910075482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678910075482 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1678910075971 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1678910075971 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1678910076001 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/db/sdram_pll_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1678910076001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678910076439 "|DE1_SOC_D8M_RTL|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678910076439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6416 " "Implemented 6416 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5811 " "Implemented 5811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1678910076461 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1678910076461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678910076461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 355 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 355 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678910076576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 15 12:54:36 2023 " "Processing ended: Wed Mar 15 12:54:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678910076576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678910076576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678910076576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678910076576 ""}
