\hypertarget{struct_a_d_c___common___type_def}{}\doxysection{ADC\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32f103xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5c0b11410c7c2684d58b63ee2ecdb398}{RESERVED}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 185 of file stm32f103xe.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_a_d_c___common___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset\+: ADC1 base address + 0x04 ~\newline
 

Definition at line 188 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_a_d_c___common___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset\+: ADC1 base address + 0x08 ~\newline
 

Definition at line 189 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___common___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

ADC data register, used for ADC multimode (bits common to several ADC instances). Address offset\+: ADC1 base address + 0x4C ~\newline
 

Definition at line 191 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a5c0b11410c7c2684d58b63ee2ecdb398}\label{struct_a_d_c___common___type_def_a5c0b11410c7c2684d58b63ee2ecdb398}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED\mbox{[}16\mbox{]}}



Definition at line 190 of file stm32f103xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_a_d_c___common___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!SR@{SR}}
\index{SR@{SR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

ADC status register, used for ADC multimode (bits common to several ADC instances). Address offset\+: ADC1 base address ~\newline
 

Definition at line 187 of file stm32f103xe.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103xe_8h}{stm32f103xe.\+h}}\end{DoxyCompactItemize}
