# Out log file
# Created: Mon Sep 19 15:35:57 2022

Created design: ram_inst_tdp_no_split_36
Adding VERILOG_2001 /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./TDP36K.v 
Adding constraint file /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36.sdc
##################################################Synthesis for design: ram_inst_tdp_no_split_36##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/yosys -s ram_inst_tdp_no_split_36.ys -l ram_inst_tdp_no_split_36_synth.logCommand: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/yosys -s ram_inst_tdp_no_split_36.ys -l ram_inst_tdp_no_split_36_synth.logPath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.87
 Yosys 0.18+10 (git sha1 f39f9d1ba, gcc 9.4.0 -fPIC -Os)


-- Executing script file `ram_inst_tdp_no_split_36.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v'
VERIFIC-WARNING [VERI-1372] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:15: redeclaration of ANSI port 'doutA' is not allowed
VERIFIC-WARNING [VERI-1372] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:15: redeclaration of ANSI port 'doutB' is not allowed

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./TDP36K.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'ram_inst_tdp_no_split_36' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:44: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:44: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:45: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:45: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:46: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:46: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:47: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-WARNING [VERI-1320] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:47: concatenation with an unsized literal will be treated as 32 bits
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:3: compiling module 'ram_inst_tdp_no_split_36'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./TDP36K.v:3: compiling module 'TDP36K(MODE_BITS=81'b0110110110110)'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:44: actual bit length 64 differs from formal bit length 2 for port 'BE_A1_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:45: actual bit length 64 differs from formal bit length 2 for port 'BE_A2_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:46: actual bit length 64 differs from formal bit length 2 for port 'BE_B1_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:47: actual bit length 64 differs from formal bit length 2 for port 'BE_B2_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:52: actual bit length 32 differs from formal bit length 1 for port 'FLUSH1_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:53: actual bit length 32 differs from formal bit length 1 for port 'FLUSH2_i'
VERIFIC-WARNING [VERI-1330] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:62: actual bit length 32 differs from formal bit length 1 for port 'RESET_ni'
VERIFIC-WARNING [VDB-1013] /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:71: input port 'REN_A1_i' is not connected on this instance
Importing module ram_inst_tdp_no_split_36.
Importing blackbox module TDP36K(MODE_BITS=81'b0110110110110).

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36

7.2. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36
Removed 0 unused modules.

8. Executing synth_rs pass: v0.4.75

8.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

8.4. Executing HIERARCHY pass (managing design hierarchy).

8.4.1. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36

8.4.2. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36
Removed 0 unused modules.

8.5. Executing PROC pass (convert processes to netlists).

8.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.5.4. Executing PROC_INIT pass (extract init attributes).

8.5.5. Executing PROC_ARST pass (detect async resets in processes).

8.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.6. Executing DEMUXMAP pass.

8.7. Executing FLATTEN pass (flatten design).

8.8. Executing DEMUXMAP pass.

8.9. Executing TRIBUF pass.

8.10. Executing DEMINOUT pass (demote inout ports to input or output).

8.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..
Removed 0 unused cells and 232 unused wires.
<suppressed ~9 debug messages>

8.13. Executing CHECK pass (checking for obvious problems).
Checking module ram_inst_tdp_no_split_36...
Found and reported 0 problems.

8.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.19. Executing OPT_SHARE pass.

8.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$doutB_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$30 ($aldff) from module ram_inst_tdp_no_split_36.
Removing never-active async load on $verific$doutA_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$29 ($aldff) from module ram_inst_tdp_no_split_36.
Removing never-active async load on $verific$dinB_reg_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$28 ($aldff) from module ram_inst_tdp_no_split_36.
Removing never-active async load on $verific$dinA_reg_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$27 ($aldff) from module ram_inst_tdp_no_split_36.
Removing never-active async load on $verific$addrB_reg_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$26 ($aldff) from module ram_inst_tdp_no_split_36.
Removing never-active async load on $verific$addrA_reg_reg$/nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/./ram_inst_tdp_no_split_36.v:29$25 ($aldff) from module ram_inst_tdp_no_split_36.

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.23. Executing FSM pass (extract and optimize FSM).

8.23.1. Executing FSM_DETECT pass (finding FSMs in design).

8.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.29. Executing OPT_SHARE pass.

8.30. Executing OPT_DFF pass (perform DFF optimizations).

8.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.33. Executing WREDUCE pass (reducing word size of cells).

8.34. Executing PEEPOPT pass (run peephole optimizers).

8.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.36. Executing DEMUXMAP pass.

8.37. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.38. Executing WREDUCE pass (reducing word size of cells).

8.39. Executing RS_DSP_MACC pass.

8.40. Executing TECHMAP pass (map to technology primitives).

8.40.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.41. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.42. Executing TECHMAP pass (map to technology primitives).

8.42.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.43. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.44. Executing TECHMAP pass (map to technology primitives).

8.44.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.45. Executing TECHMAP pass (map to technology primitives).

8.45.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.45.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.46. Executing TECHMAP pass (map to technology primitives).

8.46.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.47. Executing RS_DSP_SIMD pass.

8.48. Executing TECHMAP pass (map to technology primitives).

8.48.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.49. Executing RS_DSP_IO_REGS pass.

8.50. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_inst_tdp_no_split_36:
  created 0 $alu and 0 $macc cells.

8.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.56. Executing OPT_SHARE pass.

8.57. Executing OPT_DFF pass (perform DFF optimizations).

8.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.60. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.61. Executing MEMORY pass.

8.61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.62. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.63. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

8.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.65. Executing RS_BRAM_ASYMMETRIC pass.
<suppressed ~2 debug messages>

8.66. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

8.67. Executing Rs_BRAM_Split pass.

8.68. Executing TECHMAP pass (map to technology primitives).

8.68.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP_ASYMMETRIC'.
Note: Assuming pure combinatorial block at /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:940.2-945.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

8.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

8.69. Executing TECHMAP pass (map to technology primitives).

8.69.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_final_map.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

8.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.70. Executing PMUXTREE pass.

8.71. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

8.72. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.73. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $dff                            8
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.74. Executing TECHMAP pass (map to technology primitives).

8.74.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.74.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.74.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~79 debug messages>

8.75. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $_DFF_P_                      166
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.81. Executing OPT_SHARE pass.

8.82. Executing OPT_DFF pass (perform DFF optimizations).

8.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.86. Executing TECHMAP pass (map to technology primitives).

8.86.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

8.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.92. Executing OPT_DFF pass (perform DFF optimizations).

8.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.95. Executing ABC pass (technology mapping using ABC).

8.95.1. Summary of detected clock domains:
  167 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.95.2. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 166 gates and 332 wires to a netlist network with 166 inputs and 166 outputs.

8.95.2.1. Executing ABC.

8.96. Executing ABC pass (technology mapping using ABC).

8.96.1. Summary of detected clock domains:
  167 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.96.2. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 166 gates and 332 wires to a netlist network with 166 inputs and 166 outputs.

8.96.2.1. Executing ABC.

8.97. Executing ABC pass (technology mapping using ABC).

8.97.1. Summary of detected clock domains:
  167 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.97.2. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 166 gates and 332 wires to a netlist network with 166 inputs and 166 outputs.

8.97.2.1. Executing ABC.

8.98. Executing ABC pass (technology mapping using ABC).

8.98.1. Summary of detected clock domains:
  167 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.98.2. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 166 gates and 332 wires to a netlist network with 166 inputs and 166 outputs.

8.98.2.1. Executing ABC.

8.99. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.105. Executing OPT_SHARE pass.

8.106. Executing OPT_DFF pass (perform DFF optimizations).

8.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..
Removed 0 unused cells and 2656 unused wires.
<suppressed ~1 debug messages>

8.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.109. Executing BMUXMAP pass.

8.110. Executing DEMUXMAP pass.

8.111. Executing ABC pass (technology mapping using ABC).

8.111.1. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

8.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.117. Executing OPT_SHARE pass.

8.118. Executing OPT_DFF pass (perform DFF optimizations).

8.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.121. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.122. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $_DFF_P_                      166
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.123. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

8.124. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.125. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     $_DFF_P_                      166
     TDP36K(MODE_BITS=81'b0110110110110)      1

8.126. Executing TECHMAP pass (map to technology primitives).

8.126.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.126.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

8.126.3. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~302 debug messages>

8.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.128. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.131. Executing OPT_DFF pass (perform DFF optimizations).

8.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..
Removed 0 unused cells and 498 unused wires.
<suppressed ~1 debug messages>

8.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.136. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.138. Executing OPT_SHARE pass.

8.139. Executing OPT_DFF pass (perform DFF optimizations).

8.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.142. Executing ABC pass (technology mapping using ABC).

8.142.1. Extracting gate netlist of module `\ram_inst_tdp_no_split_36' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.

8.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.

8.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_inst_tdp_no_split_36..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_inst_tdp_no_split_36.
Performed a total of 0 changes.

8.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_inst_tdp_no_split_36'.
Removed a total of 0 cells.

8.148. Executing OPT_SHARE pass.

8.149. Executing OPT_DFF pass (perform DFF optimizations).

8.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

8.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_inst_tdp_no_split_36.
MAX OPT ITERATION = 1

8.152. Executing HIERARCHY pass (managing design hierarchy).

8.152.1. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36

8.152.2. Analyzing design hierarchy..
Top module:  \ram_inst_tdp_no_split_36
Removed 0 unused modules.

8.153. Printing statistics.

=== ram_inst_tdp_no_split_36 ===

   Number of wires:                 17
   Number of wire bits:            333
   Number of public wires:          17
   Number of public wire bits:     333
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     TDP36K(MODE_BITS=81'b0110110110110)      1
     dffsre                        166

8.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_inst_tdp_no_split_36..

9. Executing BLIF backend.

10. Executing Verilog backend.
Dumping module `\ram_inst_tdp_no_split_36'.

Warnings: 14 unique messages, 18 total
End of script. Logfile hash: 4ad4ac42a7, CPU: user 0.48s system 0.03s, MEM: 26.27 MB peak
Yosys 0.18+10 (git sha1 f39f9d1ba, gcc 9.4.0 -fPIC -Os)
Time spent: 28% 6x abc (0 sec), 24% 17x read_verilog (0 sec), ...
Design ram_inst_tdp_no_split_36 is synthesized!##################################################Packing for design: ram_inst_tdp_no_split_36##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc addrA[0] Bank_H_2_1 
Constraint: set_pin_loc addrA[1] Bank_H_2_2 
Constraint: set_pin_loc addrA[2] Bank_H_2_3 
Constraint: set_pin_loc addrA[3] Bank_H_2_4 
Constraint: set_pin_loc addrA[4] Bank_H_2_5 
Constraint: set_pin_loc addrA[5] Bank_H_2_6 
Constraint: set_pin_loc addrA[6] Bank_H_2_7 
Constraint: set_pin_loc addrA[7] Bank_H_2_8 
Constraint: set_pin_loc addrA[8] Bank_H_2_9 
Constraint: set_pin_loc addrA[9] Bank_H_2_10 
Constraint: set_pin_loc addrB[0] Bank_H_2_11 
Constraint: set_pin_loc addrB[1] Bank_H_2_12 
Constraint: set_pin_loc addrB[2] Bank_H_2_13 
Constraint: set_pin_loc addrB[3] Bank_H_2_14 
Constraint: set_pin_loc addrB[4] Bank_H_2_15 
Constraint: set_pin_loc addrB[5] Bank_H_2_16 
Constraint: set_pin_loc addrB[6] Bank_H_2_17 
Constraint: set_pin_loc addrB[7] Bank_H_2_18 
Constraint: set_pin_loc addrB[8] Bank_H_2_19 
Constraint: set_pin_loc addrB[9] Bank_H_2_20 
Constraint: set_pin_loc dinA[0] Bank_H_3_1 
Constraint: set_pin_loc dinA[1] Bank_H_3_2 
Constraint: set_pin_loc dinA[2] Bank_H_3_3 
Constraint: set_pin_loc dinA[3] Bank_H_3_4 
Constraint: set_pin_loc dinA[4] Bank_H_3_5 
Constraint: set_pin_loc dinA[5] Bank_H_3_6 
Constraint: set_pin_loc dinA[6] Bank_H_3_7 
Constraint: set_pin_loc dinA[7] Bank_H_3_8 
Constraint: set_pin_loc dinA[8] Bank_H_3_9 
Constraint: set_pin_loc dinA[9] Bank_H_3_10 
Constraint: set_pin_loc dinA[10] Bank_H_3_11 
Constraint: set_pin_loc dinA[11] Bank_H_3_12 
Constraint: set_pin_loc dinA[12] Bank_H_3_13 
Constraint: set_pin_loc dinA[13] Bank_H_3_14 
Constraint: set_pin_loc dinA[14] Bank_H_3_15 
Constraint: set_pin_loc dinA[15] Bank_H_3_16 
Constraint: set_pin_loc dinA[16] Bank_H_3_17 
Constraint: set_pin_loc dinA[17] Bank_H_3_18 
Constraint: set_pin_loc dinA[18] Bank_H_3_19 
Constraint: set_pin_loc dinA[19] Bank_H_3_20 
Constraint: set_pin_loc dinA[20] Bank_H_4_1 
Constraint: set_pin_loc dinA[21] Bank_H_4_2 
Constraint: set_pin_loc dinA[22] Bank_H_4_3 
Constraint: set_pin_loc dinA[23] Bank_H_4_4 
Constraint: set_pin_loc dinA[24] Bank_H_4_5 
Constraint: set_pin_loc dinA[25] Bank_H_4_6 
Constraint: set_pin_loc dinA[26] Bank_H_4_7 
Constraint: set_pin_loc dinA[27] Bank_H_4_8 
Constraint: set_pin_loc dinA[28] Bank_H_4_9 
Constraint: set_pin_loc dinA[29] Bank_H_4_10 
Constraint: set_pin_loc dinA[30] Bank_H_4_11 
Constraint: set_pin_loc dinA[31] Bank_H_4_12 
Constraint: set_pin_loc dinA[32] Bank_H_4_13 
Constraint: set_pin_loc dinA[33] Bank_H_4_14 
Constraint: set_pin_loc dinA[34] Bank_H_4_15 
Constraint: set_pin_loc dinA[35] Bank_H_4_16 
Constraint: set_pin_loc dinB[0] Bank_H_4_17 
Constraint: set_pin_loc dinB[1] Bank_H_4_18 
Constraint: set_pin_loc dinB[2] Bank_H_4_19 
Constraint: set_pin_loc dinB[3] Bank_H_4_20 
Constraint: set_pin_loc dinB[4] Bank_H_5_1 
Constraint: set_pin_loc dinB[5] Bank_H_5_2 
Constraint: set_pin_loc dinB[6] Bank_H_5_3 
Constraint: set_pin_loc dinB[7] Bank_H_5_4 
Constraint: set_pin_loc dinB[8] Bank_H_5_5 
Constraint: set_pin_loc dinB[9] Bank_H_5_6 
Constraint: set_pin_loc dinB[10] Bank_H_5_7 
Constraint: set_pin_loc dinB[11] Bank_H_5_8 
Constraint: set_pin_loc dinB[12] Bank_H_5_9 
Constraint: set_pin_loc dinB[13] Bank_H_5_10 
Constraint: set_pin_loc dinB[14] Bank_H_5_11 
Constraint: set_pin_loc dinB[15] Bank_H_5_12 
Constraint: set_pin_loc dinB[16] Bank_H_5_13 
Constraint: set_pin_loc dinB[17] Bank_H_5_14 
Constraint: set_pin_loc dinB[18] Bank_H_5_15 
Constraint: set_pin_loc dinB[19] Bank_H_5_16 
Constraint: set_pin_loc dinB[20] Bank_H_5_17 
Constraint: set_pin_loc dinB[21] Bank_H_5_18 
Constraint: set_pin_loc dinB[22] Bank_H_5_19 
Constraint: set_pin_loc dinB[23] Bank_H_5_20 
Constraint: set_pin_loc dinB[24] Bank_H_6_1 
Constraint: set_pin_loc dinB[25] Bank_H_6_2 
Constraint: set_pin_loc dinB[26] Bank_H_6_3 
Constraint: set_pin_loc dinB[27] Bank_H_6_4 
Constraint: set_pin_loc dinB[28] Bank_H_6_5 
Constraint: set_pin_loc dinB[29] Bank_H_6_6 
Constraint: set_pin_loc dinB[30] Bank_H_6_7 
Constraint: set_pin_loc dinB[31] Bank_H_6_8 
Constraint: set_pin_loc dinB[32] Bank_H_6_9 
Constraint: set_pin_loc dinB[33] Bank_H_6_10 
Constraint: set_pin_loc dinB[34] Bank_H_6_11 
Constraint: set_pin_loc dinB[35] Bank_H_6_12 
Constraint: set_pin_loc doutA[0] Bank_H_6_13 
Constraint: set_pin_loc doutA[1] Bank_H_6_14 
Constraint: set_pin_loc doutA[2] Bank_H_6_15 
Constraint: set_pin_loc doutA[3] Bank_H_6_16 
Constraint: set_pin_loc doutA[4] Bank_H_6_17 
Constraint: set_pin_loc doutA[5] Bank_H_6_18 
Constraint: set_pin_loc doutA[6] Bank_H_6_19 
Constraint: set_pin_loc doutA[7] Bank_H_6_20 
Constraint: set_pin_loc doutA[8] Bank_H_7_1 
Constraint: set_pin_loc doutA[9] Bank_H_7_2 
Constraint: set_pin_loc doutA[10] Bank_H_7_3 
Constraint: set_pin_loc doutA[11] Bank_H_7_4 
Constraint: set_pin_loc doutA[12] Bank_H_7_5 
Constraint: set_pin_loc doutA[13] Bank_H_7_6 
Constraint: set_pin_loc doutA[14] Bank_H_7_7 
Constraint: set_pin_loc doutA[15] Bank_H_7_8 
Constraint: set_pin_loc doutA[16] Bank_H_7_9 
Constraint: set_pin_loc doutA[17] Bank_H_7_10 
Constraint: set_pin_loc doutA[18] Bank_H_7_11 
Constraint: set_pin_loc doutA[19] Bank_H_7_12 
Constraint: set_pin_loc doutA[20] Bank_H_7_13 
Constraint: set_pin_loc doutA[21] Bank_H_7_14 
Constraint: set_pin_loc doutA[22] Bank_H_7_15 
Constraint: set_pin_loc doutA[23] Bank_H_7_16 
Constraint: set_pin_loc doutA[24] Bank_H_7_17 
Constraint: set_pin_loc doutA[25] Bank_H_7_18 
Constraint: set_pin_loc doutA[26] Bank_H_7_19 
Constraint: set_pin_loc doutA[27] Bank_H_7_20 
Constraint: set_pin_loc doutA[28] Bank_VL_1_1 
Constraint: set_pin_loc doutA[29] Bank_VL_1_2 
Constraint: set_pin_loc doutA[30] Bank_VL_1_3 
Constraint: set_pin_loc doutA[31] Bank_VL_1_4 
Constraint: set_pin_loc doutA[32] Bank_VL_1_5 
Constraint: set_pin_loc doutA[33] Bank_VL_1_6 
Constraint: set_pin_loc doutA[34] Bank_VL_1_7 
Constraint: set_pin_loc doutA[35] Bank_VL_1_8 
Constraint: set_pin_loc doutB[0] Bank_VL_1_9 
Constraint: set_pin_loc doutB[1] Bank_VL_1_10 
Constraint: set_pin_loc doutB[2] Bank_VL_1_11 
Constraint: set_pin_loc doutB[3] Bank_VL_1_12 
Constraint: set_pin_loc doutB[4] Bank_VL_1_13 
Constraint: set_pin_loc doutB[5] Bank_VL_1_14 
Constraint: set_pin_loc doutB[6] Bank_VL_1_15 
Constraint: set_pin_loc doutB[7] Bank_VL_1_16 
Constraint: set_pin_loc doutB[8] Bank_VL_1_17 
Constraint: set_pin_loc doutB[9] Bank_VL_1_18 
Constraint: set_pin_loc doutB[10] Bank_VL_1_19 
Constraint: set_pin_loc doutB[11] Bank_VL_1_20 
Constraint: set_pin_loc doutB[12] Bank_VL_2_1 
Constraint: set_pin_loc doutB[13] Bank_VL_2_2 
Constraint: set_pin_loc doutB[14] Bank_VL_2_3 
Constraint: set_pin_loc doutB[15] Bank_VL_2_4 
Constraint: set_pin_loc doutB[16] Bank_VL_2_5 
Constraint: set_pin_loc doutB[17] Bank_VL_2_6 
Constraint: set_pin_loc doutB[18] Bank_VL_2_7 
Constraint: set_pin_loc doutB[19] Bank_VL_2_8 
Constraint: set_pin_loc doutB[20] Bank_VL_2_9 
Constraint: set_pin_loc doutB[21] Bank_VL_2_10 
Constraint: set_pin_loc doutB[22] Bank_VL_2_11 
Constraint: set_pin_loc doutB[23] Bank_VL_2_12 
Constraint: set_pin_loc doutB[24] Bank_VL_2_13 
Constraint: set_pin_loc doutB[25] Bank_VL_4_8 
Constraint: set_pin_loc doutB[26] Bank_VL_4_9 
Constraint: set_pin_loc doutB[27] Bank_VL_4_10 
Constraint: set_pin_loc doutB[28] Bank_VL_4_11 
Constraint: set_pin_loc doutB[29] Bank_VL_4_12 
Constraint: set_pin_loc doutB[30] Bank_VL_4_13 
Constraint: set_pin_loc doutB[31] Bank_VL_4_14 
Constraint: set_pin_loc doutB[32] Bank_VL_4_15 
Constraint: set_pin_loc doutB[33] Bank_VL_4_16 
Constraint: set_pin_loc doutB[34] Bank_VL_4_17 
Constraint: set_pin_loc doutB[35] Bank_VL_4_18 
Constraint: set_pin_loc weA Bank_VL_4_19 
Constraint: set_pin_loc weB Bank_VL_4_20 
Command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36VPR FPGA Placement and Routing.
Version: 0.0.0+38898c90
Revision: 38898c90
Compiled: 2022-09-16T20:35:31
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.8 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
-- Analyzing Verilog file 'ram_inst_tdp_no_split_36_post_synth.v' (VERI-1482)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: compiling module 'ram_inst_tdp_no_split_36' (VERI-1018)
ram_inst_tdp_no_split_36_post_synth.v(59): WARNING: instantiating unknown module 'dffsre' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(1738): WARNING: instantiating unknown module 'TDP36K(MODE_BITS=81'b0110110110110)' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: netlist ram_inst_tdp_no_split_36 was instantiated 0 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist TDP36K(MODE_BITS=81'b0110110110110) was instantiated 1 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist dffsre was instantiated 166 time(s) by netlist ram_inst_tdp_no_split_36
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 22.5 MiB, delta_rss +3.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 336
    .input :      95
    .output:      72
    0-LUT  :       2
    TDP36K :       1
    dffsre :     166
  Nets  : 335
    Avg Fanout:     3.1
    Max Fanout:   503.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1386
  Timing Graph Edges: 2098
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 170 pins (12.3%), 167 blocks (49.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'doutA[35]'
Warning 142: set_input_delay command matched but was not applied to primary output 'doutA[34]'
Warning 143: set_input_delay command matched but was not applied to primary output 'doutA[33]'
Warning 144: set_input_delay command matched but was not applied to primary output 'doutA[32]'
Warning 145: set_input_delay command matched but was not applied to primary output 'doutA[31]'
Warning 146: set_input_delay command matched but was not applied to primary output 'doutA[30]'
Warning 147: set_input_delay command matched but was not applied to primary output 'doutA[29]'
Warning 148: set_input_delay command matched but was not applied to primary output 'doutA[28]'
Warning 149: set_input_delay command matched but was not applied to primary output 'doutA[27]'
Warning 150: set_input_delay command matched but was not applied to primary output 'doutA[26]'
Warning 151: set_input_delay command matched but was not applied to primary output 'doutA[25]'
Warning 152: set_input_delay command matched but was not applied to primary output 'doutA[24]'
Warning 153: set_input_delay command matched but was not applied to primary output 'doutA[23]'
Warning 154: set_input_delay command matched but was not applied to primary output 'doutA[22]'
Warning 155: set_input_delay command matched but was not applied to primary output 'doutA[21]'
Warning 156: set_input_delay command matched but was not applied to primary output 'doutA[20]'
Warning 157: set_input_delay command matched but was not applied to primary output 'doutA[19]'
Warning 158: set_input_delay command matched but was not applied to primary output 'doutA[18]'
Warning 159: set_input_delay command matched but was not applied to primary output 'doutA[17]'
Warning 160: set_input_delay command matched but was not applied to primary output 'doutA[16]'
Warning 161: set_input_delay command matched but was not applied to primary output 'doutA[15]'
Warning 162: set_input_delay command matched but was not applied to primary output 'doutA[14]'
Warning 163: set_input_delay command matched but was not applied to primary output 'doutA[13]'
Warning 164: set_input_delay command matched but was not applied to primary output 'doutA[12]'
Warning 165: set_input_delay command matched but was not applied to primary output 'doutA[11]'
Warning 166: set_input_delay command matched but was not applied to primary output 'doutA[10]'
Warning 167: set_input_delay command matched but was not applied to primary output 'doutA[9]'
Warning 168: set_input_delay command matched but was not applied to primary output 'doutA[8]'
Warning 169: set_input_delay command matched but was not applied to primary output 'doutA[7]'
Warning 170: set_input_delay command matched but was not applied to primary output 'doutA[6]'
Warning 171: set_input_delay command matched but was not applied to primary output 'doutA[5]'
Warning 172: set_input_delay command matched but was not applied to primary output 'doutA[4]'
Warning 173: set_input_delay command matched but was not applied to primary output 'doutA[3]'
Warning 174: set_input_delay command matched but was not applied to primary output 'doutA[2]'
Warning 175: set_input_delay command matched but was not applied to primary output 'doutA[1]'
Warning 176: set_input_delay command matched but was not applied to primary output 'doutA[0]'
Warning 177: set_input_delay command matched but was not applied to primary output 'doutB[35]'
Warning 178: set_input_delay command matched but was not applied to primary output 'doutB[34]'
Warning 179: set_input_delay command matched but was not applied to primary output 'doutB[33]'
Warning 180: set_input_delay command matched but was not applied to primary output 'doutB[32]'
Warning 181: set_input_delay command matched but was not applied to primary output 'doutB[31]'
Warning 182: set_input_delay command matched but was not applied to primary output 'doutB[30]'
Warning 183: set_input_delay command matched but was not applied to primary output 'doutB[29]'
Warning 184: set_input_delay command matched but was not applied to primary output 'doutB[28]'
Warning 185: set_input_delay command matched but was not applied to primary output 'doutB[27]'
Warning 186: set_input_delay command matched but was not applied to primary output 'doutB[26]'
Warning 187: set_input_delay command matched but was not applied to primary output 'doutB[25]'
Warning 188: set_input_delay command matched but was not applied to primary output 'doutB[24]'
Warning 189: set_input_delay command matched but was not applied to primary output 'doutB[23]'
Warning 190: set_input_delay command matched but was not applied to primary output 'doutB[22]'
Warning 191: set_input_delay command matched but was not applied to primary output 'doutB[21]'
Warning 192: set_input_delay command matched but was not applied to primary output 'doutB[20]'
Warning 193: set_input_delay command matched but was not applied to primary output 'doutB[19]'
Warning 194: set_input_delay command matched but was not applied to primary output 'doutB[18]'
Warning 195: set_input_delay command matched but was not applied to primary output 'doutB[17]'
Warning 196: set_input_delay command matched but was not applied to primary output 'doutB[16]'
Warning 197: set_input_delay command matched but was not applied to primary output 'doutB[15]'
Warning 198: set_input_delay command matched but was not applied to primary output 'doutB[14]'
Warning 199: set_input_delay command matched but was not applied to primary output 'doutB[13]'
Warning 200: set_input_delay command matched but was not applied to primary output 'doutB[12]'
Warning 201: set_input_delay command matched but was not applied to primary output 'doutB[11]'
Warning 202: set_input_delay command matched but was not applied to primary output 'doutB[10]'
Warning 203: set_input_delay command matched but was not applied to primary output 'doutB[9]'
Warning 204: set_input_delay command matched but was not applied to primary output 'doutB[8]'
Warning 205: set_input_delay command matched but was not applied to primary output 'doutB[7]'
Warning 206: set_input_delay command matched but was not applied to primary output 'doutB[6]'
Warning 207: set_input_delay command matched but was not applied to primary output 'doutB[5]'
Warning 208: set_input_delay command matched but was not applied to primary output 'doutB[4]'
Warning 209: set_input_delay command matched but was not applied to primary output 'doutB[3]'
Warning 210: set_input_delay command matched but was not applied to primary output 'doutB[2]'
Warning 211: set_input_delay command matched but was not applied to primary output 'doutB[1]'
Warning 212: set_input_delay command matched but was not applied to primary output 'doutB[0]'
Warning 213: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 214: set_output_delay command matched but was not applied to primary input 'weA'
Warning 215: set_output_delay command matched but was not applied to primary input 'weB'
Warning 216: set_output_delay command matched but was not applied to primary input 'addrB[9]'
Warning 217: set_output_delay command matched but was not applied to primary input 'addrB[8]'
Warning 218: set_output_delay command matched but was not applied to primary input 'addrB[7]'
Warning 219: set_output_delay command matched but was not applied to primary input 'addrB[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'addrB[5]'
Warning 221: set_output_delay command matched but was not applied to primary input 'addrB[4]'
Warning 222: set_output_delay command matched but was not applied to primary input 'addrB[3]'
Warning 223: set_output_delay command matched but was not applied to primary input 'addrB[2]'
Warning 224: set_output_delay command matched but was not applied to primary input 'addrB[1]'
Warning 225: set_output_delay command matched but was not applied to primary input 'addrB[0]'
Warning 226: set_output_delay command matched but was not applied to primary input 'dinA[35]'
Warning 227: set_output_delay command matched but was not applied to primary input 'dinA[34]'
Warning 228: set_output_delay command matched but was not applied to primary input 'dinA[33]'
Warning 229: set_output_delay command matched but was not applied to primary input 'dinA[32]'
Warning 230: set_output_delay command matched but was not applied to primary input 'dinA[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'dinA[30]'
Warning 232: set_output_delay command matched but was not applied to primary input 'dinA[29]'
Warning 233: set_output_delay command matched but was not applied to primary input 'dinA[28]'
Warning 234: set_output_delay command matched but was not applied to primary input 'dinA[27]'
Warning 235: set_output_delay command matched but was not applied to primary input 'dinA[26]'
Warning 236: set_output_delay command matched but was not applied to primary input 'dinA[25]'
Warning 237: set_output_delay command matched but was not applied to primary input 'dinA[24]'
Warning 238: set_output_delay command matched but was not applied to primary input 'dinA[23]'
Warning 239: set_output_delay command matched but was not applied to primary input 'dinA[22]'
Warning 240: set_output_delay command matched but was not applied to primary input 'dinA[21]'
Warning 241: set_output_delay command matched but was not applied to primary input 'dinA[20]'
Warning 242: set_output_delay command matched but was not applied to primary input 'dinA[19]'
Warning 243: set_output_delay command matched but was not applied to primary input 'dinA[18]'
Warning 244: set_output_delay command matched but was not applied to primary input 'dinA[17]'
Warning 245: set_output_delay command matched but was not applied to primary input 'dinA[16]'
Warning 246: set_output_delay command matched but was not applied to primary input 'dinA[15]'
Warning 247: set_output_delay command matched but was not applied to primary input 'dinA[14]'
Warning 248: set_output_delay command matched but was not applied to primary input 'dinA[13]'
Warning 249: set_output_delay command matched but was not applied to primary input 'dinA[12]'
Warning 250: set_output_delay command matched but was not applied to primary input 'dinA[11]'
Warning 251: set_output_delay command matched but was not applied to primary input 'dinA[10]'
Warning 252: set_output_delay command matched but was not applied to primary input 'dinA[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'dinA[8]'
Warning 254: set_output_delay command matched but was not applied to primary input 'dinA[7]'
Warning 255: set_output_delay command matched but was not applied to primary input 'dinA[6]'
Warning 256: set_output_delay command matched but was not applied to primary input 'dinA[5]'
Warning 257: set_output_delay command matched but was not applied to primary input 'dinA[4]'
Warning 258: set_output_delay command matched but was not applied to primary input 'dinA[3]'
Warning 259: set_output_delay command matched but was not applied to primary input 'dinA[2]'
Warning 260: set_output_delay command matched but was not applied to primary input 'dinA[1]'
Warning 261: set_output_delay command matched but was not applied to primary input 'dinA[0]'
Warning 262: set_output_delay command matched but was not applied to primary input 'dinB[35]'
Warning 263: set_output_delay command matched but was not applied to primary input 'dinB[34]'
Warning 264: set_output_delay command matched but was not applied to primary input 'dinB[33]'
Warning 265: set_output_delay command matched but was not applied to primary input 'dinB[32]'
Warning 266: set_output_delay command matched but was not applied to primary input 'dinB[31]'
Warning 267: set_output_delay command matched but was not applied to primary input 'dinB[30]'
Warning 268: set_output_delay command matched but was not applied to primary input 'dinB[29]'
Warning 269: set_output_delay command matched but was not applied to primary input 'dinB[28]'
Warning 270: set_output_delay command matched but was not applied to primary input 'dinB[27]'
Warning 271: set_output_delay command matched but was not applied to primary input 'dinB[26]'
Warning 272: set_output_delay command matched but was not applied to primary input 'dinB[25]'
Warning 273: set_output_delay command matched but was not applied to primary input 'dinB[24]'
Warning 274: set_output_delay command matched but was not applied to primary input 'dinB[23]'
Warning 275: set_output_delay command matched but was not applied to primary input 'dinB[22]'
Warning 276: set_output_delay command matched but was not applied to primary input 'dinB[21]'
Warning 277: set_output_delay command matched but was not applied to primary input 'dinB[20]'
Warning 278: set_output_delay command matched but was not applied to primary input 'dinB[19]'
Warning 279: set_output_delay command matched but was not applied to primary input 'dinB[18]'
Warning 280: set_output_delay command matched but was not applied to primary input 'dinB[17]'
Warning 281: set_output_delay command matched but was not applied to primary input 'dinB[16]'
Warning 282: set_output_delay command matched but was not applied to primary input 'dinB[15]'
Warning 283: set_output_delay command matched but was not applied to primary input 'dinB[14]'
Warning 284: set_output_delay command matched but was not applied to primary input 'dinB[13]'
Warning 285: set_output_delay command matched but was not applied to primary input 'dinB[12]'
Warning 286: set_output_delay command matched but was not applied to primary input 'dinB[11]'
Warning 287: set_output_delay command matched but was not applied to primary input 'dinB[10]'
Warning 288: set_output_delay command matched but was not applied to primary input 'dinB[9]'
Warning 289: set_output_delay command matched but was not applied to primary input 'dinB[8]'
Warning 290: set_output_delay command matched but was not applied to primary input 'dinB[7]'
Warning 291: set_output_delay command matched but was not applied to primary input 'dinB[6]'
Warning 292: set_output_delay command matched but was not applied to primary input 'dinB[5]'
Warning 293: set_output_delay command matched but was not applied to primary input 'dinB[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'dinB[3]'
Warning 295: set_output_delay command matched but was not applied to primary input 'dinB[2]'
Warning 296: set_output_delay command matched but was not applied to primary input 'dinB[1]'
Warning 297: set_output_delay command matched but was not applied to primary input 'dinB[0]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addrA[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addrA[8]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addrA[7]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addrA[6]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addrA[5]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addrA[4]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addrA[3]'
Warning 305: set_output_delay command matched but was not applied to primary input 'addrA[2]'
Warning 306: set_output_delay command matched but was not applied to primary input 'addrA[1]'
Warning 307: set_output_delay command matched but was not applied to primary input 'addrA[0]'

Applied 3 SDC commands from 'ram_inst_tdp_no_split_36_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.9 MiB, delta_rss +0.4 MiB)
Timing analysis: ON
Circuit netlist file: ram_inst_tdp_no_split_36_post_synth.net
Circuit placement file: ram_inst_tdp_no_split_36_post_synth.place
Circuit routing file: ram_inst_tdp_no_split_36_post_synth.route
Circuit SDC file: ram_inst_tdp_no_split_36_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 308: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 309: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 310: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 311: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'ram_inst_tdp_no_split_36_post_synth.v'.

After removing unused inputs...
	total blocks: 336, total nets: 335, total inputs: 95, total outputs: 72
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 312: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 313: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 314: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 315: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: 'non_reg_doutA[0]' (bram) .
Complex block 1: 'out:doutA[35]' (io) .
Complex block 2: 'out:doutA[34]' (io) .
Complex block 3: 'out:doutA[33]' (io) .
Complex block 4: 'out:doutA[32]' (io) .
Complex block 5: 'out:doutA[31]' (io) .
Complex block 6: 'out:doutA[30]' (io) .
Complex block 7: 'out:doutA[29]' (io) .
Complex block 8: 'out:doutA[28]' (io) .
Complex block 9: 'out:doutA[27]' (io) .
Complex block 10: 'out:doutA[26]' (io) .
Complex block 11: 'out:doutA[25]' (io) .
Complex block 12: 'out:doutA[24]' (io) .
Complex block 13: 'out:doutA[23]' (io) .
Complex block 14: 'out:doutA[22]' (io) .
Complex block 15: 'out:doutA[21]' (io) .
Complex block 16: 'out:doutA[20]' (io) .
Complex block 17: 'out:doutA[19]' (io) .
Complex block 18: 'out:doutA[18]' (io) .
Complex block 19: 'out:doutA[17]' (io) .
Complex block 20: 'out:doutA[16]' (io) .
Complex block 21: 'out:doutA[15]' (io) .
Complex block 22: 'out:doutA[14]' (io) .
Complex block 23: 'out:doutA[13]' (io) .
Complex block 24: 'out:doutA[12]' (io) .
Complex block 25: 'out:doutA[11]' (io) .
Complex block 26: 'out:doutA[10]' (io) .
Complex block 27: 'out:doutA[9]' (io) .
Complex block 28: 'out:doutA[8]' (io) .
Complex block 29: 'out:doutA[7]' (io) .
Complex block 30: 'out:doutA[6]' (io) .
Complex block 31: 'out:doutA[5]' (io) .
Complex block 32: 'out:doutA[4]' (io) .
Complex block 33: 'out:doutA[3]' (io) .
Complex block 34: 'out:doutA[2]' (io) .
Complex block 35: 'out:doutA[1]' (io) .
Complex block 36: 'out:doutA[0]' (io) .
Complex block 37: 'out:doutB[35]' (io) .
Complex block 38: 'out:doutB[34]' (io) .
Complex block 39: 'out:doutB[33]' (io) .
Complex block 40: 'out:doutB[32]' (io) .
Complex block 41: 'out:doutB[31]' (io) .
Complex block 42: 'out:doutB[30]' (io) .
Complex block 43: 'out:doutB[29]' (io) .
Complex block 44: 'out:doutB[28]' (io) .
Complex block 45: 'out:doutB[27]' (io) .
Complex block 46: 'out:doutB[26]' (io) .
Complex block 47: 'out:doutB[25]' (io) .
Complex block 48: 'out:doutB[24]' (io) .
Complex block 49: 'out:doutB[23]' (io) .
Complex block 50: 'out:doutB[22]' (io) .
Complex block 51: 'out:doutB[21]' (io) .
Complex block 52: 'out:doutB[20]' (io) .
Complex block 53: 'out:doutB[19]' (io) .
Complex block 54: 'out:doutB[18]' (io) .
Complex block 55: 'out:doutB[17]' (io) .
Complex block 56: 'out:doutB[16]' (io) .
Complex block 57: 'out:doutB[15]' (io) .
Complex block 58: 'out:doutB[14]' (io) .
Complex block 59: 'out:doutB[13]' (io) .
Complex block 60: 'out:doutB[12]' (io) .
Complex block 61: 'out:doutB[11]' (io) .
Complex block 62: 'out:doutB[10]' (io) .
Complex block 63: 'out:doutB[9]' (io) .
Complex block 64: 'out:doutB[8]' (io) .
Complex block 65: 'out:doutB[7]' (io) .
Complex block 66: 'out:doutB[6]' (io) .
Complex block 67: 'out:doutB[5]' (io) .
Complex block 68: 'out:doutB[4]' (io) .
Complex block 69: 'out:doutB[3]' (io) .
Complex block 70: 'out:doutB[2]' (io) .
Complex block 71: 'out:doutB[1]' (io) .
Complex block 72: 'out:doutB[0]' (io) .
Complex block 73: 'doutA[0]' (clb) ....................
Complex block 74: 'doutA[1]' (clb) ....................
Complex block 75: 'doutA[2]' (clb) ....................
Complex block 76: 'doutA[3]' (clb) ....................
Complex block 77: 'doutA[13]' (clb) ....................
Complex block 78: 'doutA[33]' (clb) ....................
Complex block 79: 'doutB[17]' (clb) ....................
Complex block 80: 'weA_reg' (clb) ....................
Complex block 81: 'weB_reg' (clb) ........
Complex block 82: 'clock0' (io) .
Complex block 83: 'weA' (io) .
Complex block 84: 'weB' (io) .
Complex block 85: 'addrB[9]' (io) .
Complex block 86: 'addrB[8]' (io) .
Complex block 87: 'addrB[7]' (io) .
Complex block 88: 'addrB[6]' (io) .
Complex block 89: 'addrB[5]' (io) .
Complex block 90: 'addrB[4]' (io) .
Complex block 91: 'addrB[3]' (io) .
Complex block 92: 'addrB[2]' (io) .
Complex block 93: 'addrB[1]' (io) .
Complex block 94: 'addrB[0]' (io) .
Complex block 95: 'dinA[35]' (io) .
Complex block 96: 'dinA[34]' (io) .
Complex block 97: 'dinA[33]' (io) .
Complex block 98: 'dinA[32]' (io) .
Complex block 99: 'dinA[31]' (io) .
Complex block 100: 'dinA[30]' (io) .
Complex block 101: 'dinA[29]' (io) .
Complex block 102: 'dinA[28]' (io) .
Complex block 103: 'dinA[27]' (io) .
Complex block 104: 'dinA[26]' (io) .
Complex block 105: 'dinA[25]' (io) .
Complex block 106: 'dinA[24]' (io) .
Complex block 107: 'dinA[23]' (io) .
Complex block 108: 'dinA[22]' (io) .
Complex block 109: 'dinA[21]' (io) .
Complex block 110: 'dinA[20]' (io) .
Complex block 111: 'dinA[19]' (io) .
Complex block 112: 'dinA[18]' (io) .
Complex block 113: 'dinA[17]' (io) .
Complex block 114: 'dinA[16]' (io) .
Complex block 115: 'dinA[15]' (io) .
Complex block 116: 'dinA[14]' (io) .
Complex block 117: 'dinA[13]' (io) .
Complex block 118: 'dinA[12]' (io) .
Complex block 119: 'dinA[11]' (io) .
Complex block 120: 'dinA[10]' (io) .
Complex block 121: 'dinA[9]' (io) .
Complex block 122: 'dinA[8]' (io) .
Complex block 123: 'dinA[7]' (io) .
Complex block 124: 'dinA[6]' (io) .
Complex block 125: 'dinA[5]' (io) .
Complex block 126: 'dinA[4]' (io) .
Complex block 127: 'dinA[3]' (io) .
Complex block 128: 'dinA[2]' (io) .
Complex block 129: 'dinA[1]' (io) .
Complex block 130: 'dinA[0]' (io) .
Complex block 131: 'dinB[35]' (io) .
Complex block 132: 'dinB[34]' (io) .
Complex block 133: 'dinB[33]' (io) .
Complex block 134: 'dinB[32]' (io) .
Complex block 135: 'dinB[31]' (io) .
Complex block 136: 'dinB[30]' (io) .
Complex block 137: 'dinB[29]' (io) .
Complex block 138: 'dinB[28]' (io) .
Complex block 139: 'dinB[27]' (io) .
Complex block 140: 'dinB[26]' (io) .
Complex block 141: 'dinB[25]' (io) .
Complex block 142: 'dinB[24]' (io) .
Complex block 143: 'dinB[23]' (io) .
Complex block 144: 'dinB[22]' (io) .
Complex block 145: 'dinB[21]' (io) .
Complex block 146: 'dinB[20]' (io) .
Complex block 147: 'dinB[19]' (io) .
Complex block 148: 'dinB[18]' (io) .
Complex block 149: 'dinB[17]' (io) .
Complex block 150: 'dinB[16]' (io) .
Complex block 151: 'dinB[15]' (io) .
Complex block 152: 'dinB[14]' (io) .
Complex block 153: 'dinB[13]' (io) .
Complex block 154: 'dinB[12]' (io) .
Complex block 155: 'dinB[11]' (io) .
Complex block 156: 'dinB[10]' (io) .
Complex block 157: 'dinB[9]' (io) .
Complex block 158: 'dinB[8]' (io) .
Complex block 159: 'dinB[7]' (io) .
Complex block 160: 'dinB[6]' (io) .
Complex block 161: 'dinB[5]' (io) .
Complex block 162: 'dinB[4]' (io) .
Complex block 163: 'dinB[3]' (io) .
Complex block 164: 'dinB[2]' (io) .
Complex block 165: 'dinB[1]' (io) .
Complex block 166: 'dinB[0]' (io) .
Complex block 167: 'addrA[9]' (io) .
Complex block 168: 'addrA[8]' (io) .
Complex block 169: 'addrA[7]' (io) .
Complex block 170: 'addrA[6]' (io) .
Complex block 171: 'addrA[5]' (io) .
Complex block 172: 'addrA[4]' (io) .
Complex block 173: 'addrA[3]' (io) .
Complex block 174: 'addrA[2]' (io) .
Complex block 175: 'addrA[1]' (io) .
Complex block 176: 'addrA[0]' (io) .

Pb types usage...
  io_input     : 95
  lut          : 2
  lut5         : 2
  outpad       : 72
  inpad        : 95
  DFFSRE       : 166
  bram         : 1
  io_output    : 72
  mem_36K      : 1
  ble5         : 168
  fle          : 84
  clb          : 9
  lut5inter    : 84
  io           : 167
  flut5        : 168
  ff           : 166


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 167, average # input + clock pins used: 0.431138, average # output pins used: 0.568862
	clb: # blocks: 9, average # input + clock pins used: 22.4444, average # output pins used: 18.6667
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 1, average # input + clock pins used: 146, average # output pins used: 72
Absorbed logical nets 0 out of 335 nets, 335 nets not absorbed.
Warning 316: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 317: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 318: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 319: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.03 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: bram


Netlist conversion complete.

# Packing took 0.19 seconds (max_rss 26.6 MiB, delta_rss +3.8 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ram_inst_tdp_no_split_36_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Warning 339: Netlist connects net $true to both global and non-global pins.
Warning 340: Netlist connects net $true to both global and non-global pins.
Warning 341: Netlist connects net $true to both global and non-global pins.
Warning 342: Netlist connects net $true to both global and non-global pins.
Warning 343: Netlist connects net $true to both global and non-global pins.
Warning 344: Netlist connects net $true to both global and non-global pins.
Warning 345: Netlist connects net $true to both global and non-global pins.
Warning 346: Netlist connects net $true to both global and non-global pins.
Warning 347: Netlist connects net $true to both global and non-global pins.
Warning 348: Netlist connects net $true to both global and non-global pins.
Warning 349: Netlist connects net $true to both global and non-global pins.
Warning 350: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.06 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
Warning 351: Netlist contains 32 global net to non-global architecture pin connections

Netlist num_nets: 335
Netlist num_blocks: 177
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 95
Netlist output pins: 72

# Create Device
## Build Device Grid
Warning 352: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 353: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 354: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 355: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 356: Sized nonsensical R=0 transistor to minimum width
Warning 357: Sized nonsensical R=0 transistor to minimum width
Warning 358: Sized nonsensical R=0 transistor to minimum width
Warning 359: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 59.32 seconds (max_rss 801.0 MiB, delta_rss +774.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 59.49 seconds (max_rss 803.9 MiB, delta_rss +777.3 MiB)


Timing analysis took 0.000618578 seconds (0.000562455 STA, 5.6123e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 60.27 seconds (max_rss 803.9 MiB)
Design ram_inst_tdp_no_split_36 is packed!##################################################Global Placement for design: ram_inst_tdp_no_split_36##################################################Design ram_inst_tdp_no_split_36 is globally placed!##################################################Placement for design: ram_inst_tdp_no_split_36##################################################Command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/pin_c --csv /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf ram_inst_tdp_no_split_36_openfpga.pcf --blif ram_inst_tdp_no_split_36_post_synth.blif --output ram_inst_tdp_no_split_36_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_pins ram_inst_tdp_no_split_36_pin_loc.placePath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36VPR FPGA Placement and Routing.
Version: 0.0.0+38898c90
Revision: 38898c90
Compiled: 2022-09-16T20:35:31
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_pins ram_inst_tdp_no_split_36_pin_loc.place


Architecture file: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.8 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
-- Analyzing Verilog file 'ram_inst_tdp_no_split_36_post_synth.v' (VERI-1482)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: compiling module 'ram_inst_tdp_no_split_36' (VERI-1018)
ram_inst_tdp_no_split_36_post_synth.v(59): WARNING: instantiating unknown module 'dffsre' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(1738): WARNING: instantiating unknown module 'TDP36K(MODE_BITS=81'b0110110110110)' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: netlist ram_inst_tdp_no_split_36 was instantiated 0 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist TDP36K(MODE_BITS=81'b0110110110110) was instantiated 1 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist dffsre was instantiated 166 time(s) by netlist ram_inst_tdp_no_split_36
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 22.5 MiB, delta_rss +3.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 336
    .input :      95
    .output:      72
    0-LUT  :       2
    TDP36K :       1
    dffsre :     166
  Nets  : 335
    Avg Fanout:     3.1
    Max Fanout:   503.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1386
  Timing Graph Edges: 2098
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 170 pins (12.3%), 167 blocks (49.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'doutA[35]'
Warning 142: set_input_delay command matched but was not applied to primary output 'doutA[34]'
Warning 143: set_input_delay command matched but was not applied to primary output 'doutA[33]'
Warning 144: set_input_delay command matched but was not applied to primary output 'doutA[32]'
Warning 145: set_input_delay command matched but was not applied to primary output 'doutA[31]'
Warning 146: set_input_delay command matched but was not applied to primary output 'doutA[30]'
Warning 147: set_input_delay command matched but was not applied to primary output 'doutA[29]'
Warning 148: set_input_delay command matched but was not applied to primary output 'doutA[28]'
Warning 149: set_input_delay command matched but was not applied to primary output 'doutA[27]'
Warning 150: set_input_delay command matched but was not applied to primary output 'doutA[26]'
Warning 151: set_input_delay command matched but was not applied to primary output 'doutA[25]'
Warning 152: set_input_delay command matched but was not applied to primary output 'doutA[24]'
Warning 153: set_input_delay command matched but was not applied to primary output 'doutA[23]'
Warning 154: set_input_delay command matched but was not applied to primary output 'doutA[22]'
Warning 155: set_input_delay command matched but was not applied to primary output 'doutA[21]'
Warning 156: set_input_delay command matched but was not applied to primary output 'doutA[20]'
Warning 157: set_input_delay command matched but was not applied to primary output 'doutA[19]'
Warning 158: set_input_delay command matched but was not applied to primary output 'doutA[18]'
Warning 159: set_input_delay command matched but was not applied to primary output 'doutA[17]'
Warning 160: set_input_delay command matched but was not applied to primary output 'doutA[16]'
Warning 161: set_input_delay command matched but was not applied to primary output 'doutA[15]'
Warning 162: set_input_delay command matched but was not applied to primary output 'doutA[14]'
Warning 163: set_input_delay command matched but was not applied to primary output 'doutA[13]'
Warning 164: set_input_delay command matched but was not applied to primary output 'doutA[12]'
Warning 165: set_input_delay command matched but was not applied to primary output 'doutA[11]'
Warning 166: set_input_delay command matched but was not applied to primary output 'doutA[10]'
Warning 167: set_input_delay command matched but was not applied to primary output 'doutA[9]'
Warning 168: set_input_delay command matched but was not applied to primary output 'doutA[8]'
Warning 169: set_input_delay command matched but was not applied to primary output 'doutA[7]'
Warning 170: set_input_delay command matched but was not applied to primary output 'doutA[6]'
Warning 171: set_input_delay command matched but was not applied to primary output 'doutA[5]'
Warning 172: set_input_delay command matched but was not applied to primary output 'doutA[4]'
Warning 173: set_input_delay command matched but was not applied to primary output 'doutA[3]'
Warning 174: set_input_delay command matched but was not applied to primary output 'doutA[2]'
Warning 175: set_input_delay command matched but was not applied to primary output 'doutA[1]'
Warning 176: set_input_delay command matched but was not applied to primary output 'doutA[0]'
Warning 177: set_input_delay command matched but was not applied to primary output 'doutB[35]'
Warning 178: set_input_delay command matched but was not applied to primary output 'doutB[34]'
Warning 179: set_input_delay command matched but was not applied to primary output 'doutB[33]'
Warning 180: set_input_delay command matched but was not applied to primary output 'doutB[32]'
Warning 181: set_input_delay command matched but was not applied to primary output 'doutB[31]'
Warning 182: set_input_delay command matched but was not applied to primary output 'doutB[30]'
Warning 183: set_input_delay command matched but was not applied to primary output 'doutB[29]'
Warning 184: set_input_delay command matched but was not applied to primary output 'doutB[28]'
Warning 185: set_input_delay command matched but was not applied to primary output 'doutB[27]'
Warning 186: set_input_delay command matched but was not applied to primary output 'doutB[26]'
Warning 187: set_input_delay command matched but was not applied to primary output 'doutB[25]'
Warning 188: set_input_delay command matched but was not applied to primary output 'doutB[24]'
Warning 189: set_input_delay command matched but was not applied to primary output 'doutB[23]'
Warning 190: set_input_delay command matched but was not applied to primary output 'doutB[22]'
Warning 191: set_input_delay command matched but was not applied to primary output 'doutB[21]'
Warning 192: set_input_delay command matched but was not applied to primary output 'doutB[20]'
Warning 193: set_input_delay command matched but was not applied to primary output 'doutB[19]'
Warning 194: set_input_delay command matched but was not applied to primary output 'doutB[18]'
Warning 195: set_input_delay command matched but was not applied to primary output 'doutB[17]'
Warning 196: set_input_delay command matched but was not applied to primary output 'doutB[16]'
Warning 197: set_input_delay command matched but was not applied to primary output 'doutB[15]'
Warning 198: set_input_delay command matched but was not applied to primary output 'doutB[14]'
Warning 199: set_input_delay command matched but was not applied to primary output 'doutB[13]'
Warning 200: set_input_delay command matched but was not applied to primary output 'doutB[12]'
Warning 201: set_input_delay command matched but was not applied to primary output 'doutB[11]'
Warning 202: set_input_delay command matched but was not applied to primary output 'doutB[10]'
Warning 203: set_input_delay command matched but was not applied to primary output 'doutB[9]'
Warning 204: set_input_delay command matched but was not applied to primary output 'doutB[8]'
Warning 205: set_input_delay command matched but was not applied to primary output 'doutB[7]'
Warning 206: set_input_delay command matched but was not applied to primary output 'doutB[6]'
Warning 207: set_input_delay command matched but was not applied to primary output 'doutB[5]'
Warning 208: set_input_delay command matched but was not applied to primary output 'doutB[4]'
Warning 209: set_input_delay command matched but was not applied to primary output 'doutB[3]'
Warning 210: set_input_delay command matched but was not applied to primary output 'doutB[2]'
Warning 211: set_input_delay command matched but was not applied to primary output 'doutB[1]'
Warning 212: set_input_delay command matched but was not applied to primary output 'doutB[0]'
Warning 213: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 214: set_output_delay command matched but was not applied to primary input 'weA'
Warning 215: set_output_delay command matched but was not applied to primary input 'weB'
Warning 216: set_output_delay command matched but was not applied to primary input 'addrB[9]'
Warning 217: set_output_delay command matched but was not applied to primary input 'addrB[8]'
Warning 218: set_output_delay command matched but was not applied to primary input 'addrB[7]'
Warning 219: set_output_delay command matched but was not applied to primary input 'addrB[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'addrB[5]'
Warning 221: set_output_delay command matched but was not applied to primary input 'addrB[4]'
Warning 222: set_output_delay command matched but was not applied to primary input 'addrB[3]'
Warning 223: set_output_delay command matched but was not applied to primary input 'addrB[2]'
Warning 224: set_output_delay command matched but was not applied to primary input 'addrB[1]'
Warning 225: set_output_delay command matched but was not applied to primary input 'addrB[0]'
Warning 226: set_output_delay command matched but was not applied to primary input 'dinA[35]'
Warning 227: set_output_delay command matched but was not applied to primary input 'dinA[34]'
Warning 228: set_output_delay command matched but was not applied to primary input 'dinA[33]'
Warning 229: set_output_delay command matched but was not applied to primary input 'dinA[32]'
Warning 230: set_output_delay command matched but was not applied to primary input 'dinA[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'dinA[30]'
Warning 232: set_output_delay command matched but was not applied to primary input 'dinA[29]'
Warning 233: set_output_delay command matched but was not applied to primary input 'dinA[28]'
Warning 234: set_output_delay command matched but was not applied to primary input 'dinA[27]'
Warning 235: set_output_delay command matched but was not applied to primary input 'dinA[26]'
Warning 236: set_output_delay command matched but was not applied to primary input 'dinA[25]'
Warning 237: set_output_delay command matched but was not applied to primary input 'dinA[24]'
Warning 238: set_output_delay command matched but was not applied to primary input 'dinA[23]'
Warning 239: set_output_delay command matched but was not applied to primary input 'dinA[22]'
Warning 240: set_output_delay command matched but was not applied to primary input 'dinA[21]'
Warning 241: set_output_delay command matched but was not applied to primary input 'dinA[20]'
Warning 242: set_output_delay command matched but was not applied to primary input 'dinA[19]'
Warning 243: set_output_delay command matched but was not applied to primary input 'dinA[18]'
Warning 244: set_output_delay command matched but was not applied to primary input 'dinA[17]'
Warning 245: set_output_delay command matched but was not applied to primary input 'dinA[16]'
Warning 246: set_output_delay command matched but was not applied to primary input 'dinA[15]'
Warning 247: set_output_delay command matched but was not applied to primary input 'dinA[14]'
Warning 248: set_output_delay command matched but was not applied to primary input 'dinA[13]'
Warning 249: set_output_delay command matched but was not applied to primary input 'dinA[12]'
Warning 250: set_output_delay command matched but was not applied to primary input 'dinA[11]'
Warning 251: set_output_delay command matched but was not applied to primary input 'dinA[10]'
Warning 252: set_output_delay command matched but was not applied to primary input 'dinA[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'dinA[8]'
Warning 254: set_output_delay command matched but was not applied to primary input 'dinA[7]'
Warning 255: set_output_delay command matched but was not applied to primary input 'dinA[6]'
Warning 256: set_output_delay command matched but was not applied to primary input 'dinA[5]'
Warning 257: set_output_delay command matched but was not applied to primary input 'dinA[4]'
Warning 258: set_output_delay command matched but was not applied to primary input 'dinA[3]'
Warning 259: set_output_delay command matched but was not applied to primary input 'dinA[2]'
Warning 260: set_output_delay command matched but was not applied to primary input 'dinA[1]'
Warning 261: set_output_delay command matched but was not applied to primary input 'dinA[0]'
Warning 262: set_output_delay command matched but was not applied to primary input 'dinB[35]'
Warning 263: set_output_delay command matched but was not applied to primary input 'dinB[34]'
Warning 264: set_output_delay command matched but was not applied to primary input 'dinB[33]'
Warning 265: set_output_delay command matched but was not applied to primary input 'dinB[32]'
Warning 266: set_output_delay command matched but was not applied to primary input 'dinB[31]'
Warning 267: set_output_delay command matched but was not applied to primary input 'dinB[30]'
Warning 268: set_output_delay command matched but was not applied to primary input 'dinB[29]'
Warning 269: set_output_delay command matched but was not applied to primary input 'dinB[28]'
Warning 270: set_output_delay command matched but was not applied to primary input 'dinB[27]'
Warning 271: set_output_delay command matched but was not applied to primary input 'dinB[26]'
Warning 272: set_output_delay command matched but was not applied to primary input 'dinB[25]'
Warning 273: set_output_delay command matched but was not applied to primary input 'dinB[24]'
Warning 274: set_output_delay command matched but was not applied to primary input 'dinB[23]'
Warning 275: set_output_delay command matched but was not applied to primary input 'dinB[22]'
Warning 276: set_output_delay command matched but was not applied to primary input 'dinB[21]'
Warning 277: set_output_delay command matched but was not applied to primary input 'dinB[20]'
Warning 278: set_output_delay command matched but was not applied to primary input 'dinB[19]'
Warning 279: set_output_delay command matched but was not applied to primary input 'dinB[18]'
Warning 280: set_output_delay command matched but was not applied to primary input 'dinB[17]'
Warning 281: set_output_delay command matched but was not applied to primary input 'dinB[16]'
Warning 282: set_output_delay command matched but was not applied to primary input 'dinB[15]'
Warning 283: set_output_delay command matched but was not applied to primary input 'dinB[14]'
Warning 284: set_output_delay command matched but was not applied to primary input 'dinB[13]'
Warning 285: set_output_delay command matched but was not applied to primary input 'dinB[12]'
Warning 286: set_output_delay command matched but was not applied to primary input 'dinB[11]'
Warning 287: set_output_delay command matched but was not applied to primary input 'dinB[10]'
Warning 288: set_output_delay command matched but was not applied to primary input 'dinB[9]'
Warning 289: set_output_delay command matched but was not applied to primary input 'dinB[8]'
Warning 290: set_output_delay command matched but was not applied to primary input 'dinB[7]'
Warning 291: set_output_delay command matched but was not applied to primary input 'dinB[6]'
Warning 292: set_output_delay command matched but was not applied to primary input 'dinB[5]'
Warning 293: set_output_delay command matched but was not applied to primary input 'dinB[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'dinB[3]'
Warning 295: set_output_delay command matched but was not applied to primary input 'dinB[2]'
Warning 296: set_output_delay command matched but was not applied to primary input 'dinB[1]'
Warning 297: set_output_delay command matched but was not applied to primary input 'dinB[0]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addrA[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addrA[8]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addrA[7]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addrA[6]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addrA[5]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addrA[4]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addrA[3]'
Warning 305: set_output_delay command matched but was not applied to primary input 'addrA[2]'
Warning 306: set_output_delay command matched but was not applied to primary input 'addrA[1]'
Warning 307: set_output_delay command matched but was not applied to primary input 'addrA[0]'

Applied 3 SDC commands from 'ram_inst_tdp_no_split_36_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.9 MiB, delta_rss +0.4 MiB)
Timing analysis: ON
Circuit netlist file: ram_inst_tdp_no_split_36_post_synth.net
Circuit placement file: ram_inst_tdp_no_split_36_post_synth.place
Circuit routing file: ram_inst_tdp_no_split_36_post_synth.route
Circuit SDC file: ram_inst_tdp_no_split_36_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'ram_inst_tdp_no_split_36_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ram_inst_tdp_no_split_36_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 25.5 MiB, delta_rss +2.6 MiB)
Warning 339: Netlist contains 32 global net to non-global architecture pin connections

Netlist num_nets: 335
Netlist num_blocks: 177
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 95
Netlist output pins: 72

# Create Device
## Build Device Grid
Warning 340: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 341: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 342: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 343: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 344: Sized nonsensical R=0 transistor to minimum width
Warning 345: Sized nonsensical R=0 transistor to minimum width
Warning 346: Sized nonsensical R=0 transistor to minimum width
Warning 347: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 112.51 seconds (max_rss 800.5 MiB, delta_rss +775.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 112.70 seconds (max_rss 803.5 MiB, delta_rss +778.0 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 348: Sized nonsensical R=0 transistor to minimum width
Warning 349: Sized nonsensical R=0 transistor to minimum width
Warning 350: Sized nonsensical R=0 transistor to minimum width
Warning 351: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 56.49 seconds (max_rss 877.9 MiB, delta_rss +74.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 9.88 seconds (max_rss 878.2 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 66.93 seconds (max_rss 878.2 MiB, delta_rss +74.7 MiB)

Reading locations of IO pads from 'ram_inst_tdp_no_split_36_pin_loc.place'.
Successfully read ram_inst_tdp_no_split_36_pin_loc.place.


There are 378 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 15747

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 87.4816 td_cost: 3.52976e-07
Initial placement estimated Critical Path Delay (CPD): 7.70011 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.90011 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.90011 ns

Initial placement estimated setup slack histogram:
[   -9e-10: -7.9e-11)  1 ( 0.3%) |*
[ -7.9e-11:  7.4e-10) 57 (16.2%) |**********************************
[  7.4e-10:  1.6e-09) 35 ( 9.9%) |*********************
[  1.6e-09:  2.4e-09) 81 (23.0%) |************************************************
[  2.4e-09:  3.2e-09) 12 ( 3.4%) |*******
[  3.2e-09:    4e-09)  7 ( 2.0%) |****
[    4e-09:  4.9e-09) 14 ( 4.0%) |********
[  4.9e-09:  5.7e-09) 22 ( 6.2%) |*************
[  5.7e-09:  6.5e-09) 49 (13.9%) |*****************************
[  6.5e-09:  7.3e-09) 74 (21.0%) |********************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
2.1e+00   1.031     101.60 3.7479e-07   7.592      -7.27   -0.792   0.988  0.1247   79.0     1.00        993  0.500
1.1e+00   0.765      98.89 3.945e-07    7.796      -15.6   -0.996   0.983  0.0911   79.0     1.00       1986  0.500
5.3e-01   1.037      99.01 3.6997e-07   7.436      -7.97   -0.636   0.968  0.1131   79.0     1.00       2979  0.500
2.7e-01   0.919      94.10 3.7295e-07   7.100      -1.84   -0.300   0.912  0.1061   79.0     1.00       3972  0.900
2.4e-01   1.004      95.67 3.8322e-07   6.740          0    0.000   0.902  0.1122   79.0     1.00       4965  0.900
2.2e-01   0.930      92.96 3.5213e-07   7.352      -9.93   -0.552   0.903  0.1049   79.0     1.00       5958  0.900
1.9e-01   1.055      94.12 3.6235e-07   6.992     -0.625   -0.192   0.877  0.1435   79.0     1.00       6951  0.900
1.8e-01   1.027      92.97 3.2884e-07   7.688      -1.51   -0.888   0.858  0.1148   79.0     1.00       7944  0.900
1.6e-01   1.109      92.70 3.229e-07    7.712      -1.32   -0.912   0.851  0.1163   79.0     1.00       8937  0.900
1.4e-01   1.085      91.03 3.4903e-07   6.872    -0.0721   -0.072   0.824  0.1130   79.0     1.00       9930  0.900
1.3e-01   0.851      91.06 3.5992e-07   7.232      -6.17   -0.432   0.857  0.0952   79.0     1.00      10923  0.900
1.1e-01   0.892      89.25 3.3079e-07   7.712      -1.43   -0.912   0.816  0.1102   79.0     1.00      11916  0.900
1.0e-01   0.948      85.88 3.3189e-07   6.968     -0.409   -0.168   0.776  0.1152   79.0     1.00      12909  0.950
9.8e-02   1.024      85.88 2.9293e-07   7.940      -5.21   -1.140   0.761  0.1393   79.0     1.00      13902  0.950
9.3e-02   1.095      80.59 2.8195e-07   7.340      -5.01   -0.540   0.716  0.1236   79.0     1.00      14895  0.950
8.9e-02   1.138      77.83 2.8253e-07   6.392          0    0.000   0.670  0.1366   79.0     1.00      15888  0.950
8.4e-02   0.982      85.60 3.191e-07    7.112      -3.79   -0.312   0.731  0.1284   79.0     1.00      16881  0.950
8.0e-02   0.838      82.59 3.2561e-07   7.232      -3.57   -0.432   0.734  0.1055   79.0     1.00      17874  0.950
7.6e-02   1.047      77.57 2.8426e-07   6.860      -0.24   -0.060   0.659  0.1341   79.0     1.00      18867  0.950
7.2e-02   1.019      85.92 2.9147e-07   7.940         -6   -1.140   0.702  0.1194   79.0     1.00      19860  0.950
6.9e-02   0.850      82.44 3.177e-07    7.232      -1.67   -0.432   0.699  0.0958   79.0     1.00      20853  0.950
6.5e-02   0.930      81.13 3.0451e-07   7.220      -3.39   -0.420   0.698  0.0944   79.0     1.00      21846  0.950
6.2e-02   0.933      78.00 2.8769e-07   7.328     -0.648   -0.528   0.628  0.1117   79.0     1.00      22839  0.950
5.9e-02   0.948      79.81 3.0884e-07   6.152          0    0.000   0.637  0.1039   79.0     1.00      23832  0.950
5.6e-02   1.027      73.30 2.4962e-07   7.580      -6.61   -0.780   0.574  0.1457   79.0     1.00      24825  0.950
5.3e-02   0.986      72.01 2.7428e-07   6.380          0    0.000   0.538  0.1134   79.0     1.00      25818  0.950
5.0e-02   1.074      70.94 2.6227e-07   6.272          0    0.000   0.518  0.1069   79.0     1.00      26811  0.950
4.8e-02   1.111      69.20 2.4842e-07   6.152          0    0.000   0.478  0.1110   79.0     1.00      27804  0.950
4.6e-02   0.952      68.32 2.4083e-07   7.352      -6.88   -0.552   0.487  0.1137   79.0     1.00      28797  0.950
4.3e-02   0.941      65.83 2.376e-07    7.472     -0.732   -0.672   0.447  0.1140   79.0     1.00      29790  0.950
4.1e-02   0.831      72.19 2.7129e-07   7.340      -6.25   -0.540   0.551  0.1324   79.0     1.00      30783  0.950
3.9e-02   0.880      60.98 2.3168e-07   6.500          0    0.000   0.409  0.0735   79.0     1.00      31776  0.950
3.7e-02   1.041      59.00 1.9143e-07   6.260          0    0.000   0.368  0.1590   76.5     1.22      32769  0.950
3.5e-02   1.001      55.68 1.5084e-07   5.912          0    0.000   0.300  0.0972   71.0     1.72      33762  0.950
3.3e-02   0.952      56.26 1.0263e-07   6.992     -0.444   -0.192   0.324  0.0838   61.1     2.61      34755  0.950
3.2e-02   0.858      62.86 9.5631e-08   7.220      -3.11   -0.420   0.347  0.1196   54.0     3.24      35748  0.950
3.0e-02   0.836      56.40 7.6005e-08   6.980     -0.817   -0.180   0.319  0.1012   49.0     3.69      36741  0.950
2.9e-02   0.848      54.73 6.4989e-08   7.100      -1.25   -0.300   0.348  0.0635   43.1     4.22      37734  0.950
2.7e-02   0.799      55.81 6.9561e-08   6.500          0    0.000   0.347  0.0875   39.1     4.58      38727  0.950
2.6e-02   1.030      57.37 5.0599e-08   5.792          0    0.000   0.305  0.0878   35.5     4.90      39720  0.950
2.5e-02   0.762      50.58 4.592e-08    6.152          0    0.000   0.350  0.0769   30.7     5.33      40713  0.950
2.3e-02   0.983      56.29 4.3441e-08   6.020          0    0.000   0.369  0.0950   28.0     5.58      41706  0.950
2.2e-02   1.069      50.35 3.384e-08    6.392          0    0.000   0.309  0.0768   26.0     5.76      42699  0.950
2.1e-02   0.961      49.67 2.9923e-08   6.500          0    0.000   0.376  0.0687   22.6     6.06      43692  0.950
2.0e-02   0.832      46.79 2.9029e-08   5.888          0    0.000   0.341  0.0493   21.1     6.19      44685  0.950
1.9e-02   1.003      44.42 2.7009e-08   5.792          0    0.000   0.344  0.0813   19.0     6.38      45678  0.950
1.8e-02   0.923      42.41 2.4613e-08   6.272          0    0.000   0.370  0.0574   17.2     6.54      46671  0.950
1.7e-02   0.900      44.35 2.4377e-08   5.792          0    0.000   0.386  0.0522   16.0     6.65      47664  0.950
1.6e-02   0.871      41.50 2.3467e-08   6.620          0    0.000   0.368  0.0415   15.1     6.73      48657  0.950
1.6e-02   0.778      45.64 2.7696e-08   6.740          0    0.000   0.450  0.0633   14.0     6.83      49650  0.950
1.5e-02   0.810      45.71 2.5609e-08   6.392          0    0.000   0.394  0.0594   14.2     6.82      50643  0.950
1.4e-02   0.903      40.57 2.024e-08    5.792          0    0.000   0.364  0.0517   13.5     6.88      51636  0.950
1.3e-02   0.950      44.99 2.1938e-08   6.512          0    0.000   0.377  0.0371   12.5     6.97      52629  0.950
1.3e-02   0.933      43.39 1.9974e-08   5.900          0    0.000   0.396  0.0503   11.7     7.04      53622  0.950
1.2e-02   0.914      41.13 1.8761e-08   6.020          0    0.000   0.379  0.0401   11.2     7.09      54615  0.950
1.1e-02   0.878      40.04 1.8775e-08   5.672          0    0.000   0.375  0.0505   10.5     7.15      55608  0.950
1.1e-02   0.937      36.29 1.7099e-08   6.020          0    0.000   0.370  0.0406    9.8     7.21      56601  0.950
1.0e-02   0.920      37.22 1.6835e-08   5.552          0    0.000   0.384  0.0388    9.1     7.27      57594  0.950
9.8e-03   0.962      36.14 1.5783e-08   6.152          0    0.000   0.437  0.0283    8.6     7.32      58587  0.950
9.3e-03   0.899      36.28 1.4479e-08   5.792          0    0.000   0.335  0.0479    8.6     7.32      59580  0.950
8.8e-03   0.917      34.61 1.5994e-08   6.272          0    0.000   0.379  0.0382    7.7     7.40      60573  0.950
8.4e-03   0.832      36.47 1.7883e-08   6.032          0    0.000   0.461  0.0436    7.2     7.44      61566  0.950
8.0e-03   0.892      36.33 1.6924e-08   6.512          0    0.000   0.401  0.0875    7.4     7.43      62559  0.950
7.6e-03   0.882      35.48 1.6396e-08   5.888          0    0.000   0.343  0.0426    7.1     7.45      63552  0.950
7.2e-03   0.841      33.77 1.5489e-08   6.272          0    0.000   0.376  0.0475    6.4     7.52      64545  0.950
6.8e-03   0.910      34.49 1.3676e-08   5.432          0    0.000   0.386  0.0398    6.0     7.55      65538  0.950
6.5e-03   0.953      34.81 1.4151e-08   6.392          0    0.000   0.435  0.0258    5.7     7.58      66531  0.950
6.2e-03   0.917      36.17 1.2867e-08   5.672          0    0.000   0.397  0.0310    5.6     7.58      67524  0.950
5.8e-03   0.970      35.57 1.3024e-08   6.272          0    0.000   0.413  0.0168    5.4     7.61      68517  0.950
5.6e-03   0.874      36.15 1.2837e-08   5.672          0    0.000   0.427  0.0407    5.2     7.62      69510  0.950
5.3e-03   0.910      35.63 1.4358e-08   6.272          0    0.000   0.391  0.0475    5.2     7.63      70503  0.950
5.0e-03   0.830      34.95 1.2364e-08   5.792          0    0.000   0.383  0.0575    4.9     7.65      71496  0.950
4.8e-03   0.887      34.32 1.3521e-08   6.392          0    0.000   0.330  0.0317    4.6     7.67      72489  0.950
4.5e-03   0.990      34.64 1.1045e-08   5.783          0    0.000   0.358  0.0116    4.1     7.72      73482  0.950
4.3e-03   0.929      34.07 1.2625e-08   6.272          0    0.000   0.419  0.0221    3.8     7.75      74475  0.950
4.1e-03   0.936      34.83 1.1641e-08   5.795          0    0.000   0.408  0.0248    3.7     7.76      75468  0.950
3.9e-03   0.950      34.23 1.2029e-08   6.152          0    0.000   0.362  0.0155    3.6     7.77      76461  0.950
3.7e-03   0.942      34.37 1.0599e-08   5.795          0    0.000   0.347  0.0191    3.3     7.79      77454  0.950
3.5e-03   0.922      33.37 1.2299e-08   6.272          0    0.000   0.440  0.0229    3.0     7.82      78447  0.950
3.3e-03   0.996      32.92 1.0571e-08   5.543          0    0.000   0.376  0.0186    3.0     7.82      79440  0.950
3.2e-03   0.912      32.56 1.3583e-08   6.392          0    0.000   0.484  0.0418    2.8     7.84      80433  0.950
3.0e-03   0.920      33.01 1.0917e-08   5.552          0    0.000   0.443  0.0207    2.9     7.83      81426  0.950
2.9e-03   0.955      32.27 1.1515e-08   6.152          0    0.000   0.386  0.0247    2.9     7.83      82419  0.950
2.7e-03   0.993      32.79 1.0748e-08   5.663          0    0.000   0.428  0.0154    2.8     7.84      83412  0.950
2.6e-03   0.929      32.74 1.1713e-08   6.272          0    0.000   0.363  0.0318    2.7     7.84      84405  0.950
2.4e-03   0.877      32.87 1.1072e-08   5.672          0    0.000   0.408  0.0526    2.5     7.86      85398  0.950
2.3e-03   0.935      32.16 1.2068e-08   6.272          0    0.000   0.381  0.0298    2.5     7.87      86391  0.950
2.2e-03   0.966      32.88 1.0224e-08   5.543          0    0.000   0.335  0.0146    2.3     7.88      87384  0.950
2.1e-03   0.980      32.24 1.1583e-08   6.152          0    0.000   0.305  0.0202    2.1     7.90      88377  0.950
2.0e-03   0.989      31.91 1.0832e-08   5.435          0    0.000   0.398  0.0101    1.8     7.93      89370  0.950
1.9e-03   1.014      32.30 1.0344e-08   5.792          0    0.000   0.394  0.0053    1.7     7.94      90363  0.950
1.8e-03   0.986      32.11 1.0391e-08   5.792          0    0.000   0.342  0.0046    1.6     7.94      91356  0.950
1.7e-03   0.996      32.00 1.0418e-08   5.792          0    0.000   0.375  0.0061    1.5     7.96      92349  0.950
1.6e-03   0.975      32.10 1.0416e-08   5.792          0    0.000   0.339  0.0066    1.4     7.97      93342  0.950
1.5e-03   1.002      32.03 1.0376e-08   5.792          0    0.000   0.332  0.0044    1.2     7.98      94335  0.950
1.5e-03   0.994      32.18 1.0305e-08   5.792          0    0.000   0.284  0.0050    1.1     7.99      95328  0.950
1.4e-03   0.989      32.00 1.0334e-08   5.792          0    0.000   0.299  0.0052    1.0     8.00      96321  0.950
1.3e-03   0.995      32.21 1.015e-08    5.792          0    0.000   0.285  0.0050    1.0     8.00      97314  0.950
1.3e-03   0.999      31.98 1.0159e-08   5.792          0    0.000   0.248  0.0050    1.0     8.00      98307  0.950
1.2e-03   0.997      31.93 1.0304e-08   5.792          0    0.000   0.260  0.0042    1.0     8.00      99300  0.950
1.1e-03   0.996      32.05 1.0142e-08   5.792          0    0.000   0.243  0.0030    1.0     8.00     100293  0.950
1.1e-03   0.990      31.85 1.0267e-08   5.792          0    0.000   0.275  0.0046    1.0     8.00     101286  0.950
1.0e-03   0.996      31.85 1.0131e-08   5.792          0    0.000   0.178  0.0027    1.0     8.00     102279  0.950
9.7e-04   0.997      31.86 1.0142e-08   5.792          0    0.000   0.212  0.0025    1.0     8.00     103272  0.950
9.2e-04   0.991      32.02 1.0203e-08   5.792          0    0.000   0.224  0.0054    1.0     8.00     104265  0.950
8.8e-04   1.000      31.95 1.0076e-08   5.792          0    0.000   0.205  0.0051    1.0     8.00     105258  0.950
8.3e-04   0.992      32.03 1.0071e-08   5.792          0    0.000   0.186  0.0062    1.0     8.00     106251  0.950
7.9e-04   0.999      31.74 1.0146e-08   5.792          0    0.000   0.192  0.0022    1.0     8.00     107244  0.950
7.5e-04   1.000      32.03 1.0045e-08   5.792          0    0.000   0.171  0.0027    1.0     8.00     108237  0.950
7.1e-04   0.995      31.76 1.0172e-08   5.792          0    0.000   0.166  0.0022    1.0     8.00     109230  0.950
6.8e-04   0.998      31.77 1.0173e-08   5.792          0    0.000   0.178  0.0041    1.0     8.00     110223  0.950
6.4e-04   0.995      31.89 9.9987e-09   5.792          0    0.000   0.154  0.0022    1.0     8.00     111216  0.950
6.1e-04   0.997      31.70 1.0131e-08   5.792          0    0.000   0.167  0.0017    1.0     8.00     112209  0.950
5.8e-04   1.001      31.70 1.0072e-08   5.792          0    0.000   0.132  0.0014    1.0     8.00     113202  0.800
4.7e-04   0.999      31.77 1.0041e-08   5.792          0    0.000   0.127  0.0010    1.0     8.00     114195  0.800
3.7e-04   0.999      31.69 1.0015e-08   5.792          0    0.000   0.089  0.0008    1.0     8.00     115188  0.800
3.0e-04   1.001      31.66 1.0049e-08   5.792          0    0.000   0.091  0.0005    1.0     8.00     116181  0.800
2.4e-04   1.000      31.68 1.0034e-08   5.792          0    0.000   0.055  0.0003    1.0     8.00     117174  0.800
1.9e-04   1.000      31.66 1.004e-08    5.792          0    0.000   0.066  0.0002    1.0     8.00     118167  0.800
1.5e-04   1.001      31.72 1.0031e-08   5.792          0    0.000   0.054  0.0005    1.0     8.00     119160  0.800
1.2e-04   0.998      31.64 1.0098e-08   5.792          0    0.000   0.040  0.0006    1.0     8.00     120153  0.800
9.8e-05   1.000      31.66 1.0037e-08   5.792          0    0.000   0.036  0.0001    1.0     8.00     121146  0.800
7.8e-05   1.000      31.66 1.0037e-08   5.792          0    0.000   0.030  0.0001    1.0     8.00     122139  0.800
6.2e-05   1.000      31.65 1.0039e-08   5.792          0    0.000   0.015  0.0001    1.0     8.00     123132  0.800
5.0e-05   0.999      31.63 1.003e-08    5.792          0    0.000   0.007  0.0001    1.0     8.00     124125  0.800
4.0e-05   1.000      31.67 1.0032e-08   5.792          0    0.000   0.006  0.0001    1.0     8.00     125118  0.800
3.2e-05   1.000      31.66 1.0035e-08   5.792          0    0.000   0.006  0.0000    1.0     8.00     126111  0.800
2.6e-05   1.000      31.66 1.0035e-08   5.792          0    0.000   0.002  0.0000    1.0     8.00     127104  0.800
2.0e-05   1.000      31.66 1.0035e-08   5.792          0    0.000   0.002  0.0000    1.0     8.00     128097  0.800
1.6e-05   1.000      31.66 1.0035e-08   5.792          0    0.000   0.002  0.0000    1.0     8.00     129090  0.800
1.6e-05   1.000      31.62 1.0046e-08   5.792          0    0.000   0.000  0.0000    1.0     8.00     130083  0.000

BB estimate of min-dist (placement) wire length: 5692

Completed placement consistency check successfully.

Swaps called: 130260

Placement estimated critical path delay: 5.79211 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[    1e-09:  1.7e-09)   6 ( 1.7%) |***
[  1.7e-09:  2.3e-09)  49 (13.9%) |**********************
[  2.3e-09:    3e-09)  28 ( 8.0%) |*************
[    3e-09:  3.6e-09) 103 (29.3%) |***********************************************
[  3.6e-09:  4.3e-09)   0 ( 0.0%) |
[  4.3e-09:  4.9e-09)   2 ( 0.6%) |*
[  4.9e-09:  5.6e-09)   6 ( 1.7%) |***
[  5.6e-09:  6.2e-09)  14 ( 4.0%) |******
[  6.2e-09:  6.9e-09)  80 (22.7%) |*************************************
[  6.9e-09:  7.5e-09)  64 (18.2%) |*****************************

Placement cost: 1, bb_cost: 31.6236, td_cost: 1.00456e-08, 

Placement resource usage:
  io   implemented as io_bottom: 121
  io   implemented as io_left  : 46
  clb  implemented as clb      : 9
  bram implemented as bram     : 1

Placement number of temperatures: 131
Placement total # of swap attempts: 130260
	Swaps accepted:  51333 (39.4 %)
	Swaps rejected:  78927 (60.6 %)
	Swaps aborted :      0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 67.87 seconds (max_rss 878.5 MiB, delta_rss +75.0 MiB)

Timing analysis took 0.0715377 seconds (0.0646695 STA, 0.00686822 slack) (133 full updates: 133 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 181.07 seconds (max_rss 878.5 MiB)
Design ram_inst_tdp_no_split_36 is placed!##################################################Routing for design: ram_inst_tdp_no_split_36##################################################Command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36VPR FPGA Placement and Routing.
Version: 0.0.0+38898c90
Revision: 38898c90
Compiled: 2022-09-16T20:35:31
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.8 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
-- Analyzing Verilog file 'ram_inst_tdp_no_split_36_post_synth.v' (VERI-1482)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: compiling module 'ram_inst_tdp_no_split_36' (VERI-1018)
ram_inst_tdp_no_split_36_post_synth.v(59): WARNING: instantiating unknown module 'dffsre' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(1738): WARNING: instantiating unknown module 'TDP36K(MODE_BITS=81'b0110110110110)' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: netlist ram_inst_tdp_no_split_36 was instantiated 0 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist TDP36K(MODE_BITS=81'b0110110110110) was instantiated 1 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist dffsre was instantiated 166 time(s) by netlist ram_inst_tdp_no_split_36
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 22.5 MiB, delta_rss +3.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 336
    .input :      95
    .output:      72
    0-LUT  :       2
    TDP36K :       1
    dffsre :     166
  Nets  : 335
    Avg Fanout:     3.1
    Max Fanout:   503.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1386
  Timing Graph Edges: 2098
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 170 pins (12.3%), 167 blocks (49.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'doutA[35]'
Warning 142: set_input_delay command matched but was not applied to primary output 'doutA[34]'
Warning 143: set_input_delay command matched but was not applied to primary output 'doutA[33]'
Warning 144: set_input_delay command matched but was not applied to primary output 'doutA[32]'
Warning 145: set_input_delay command matched but was not applied to primary output 'doutA[31]'
Warning 146: set_input_delay command matched but was not applied to primary output 'doutA[30]'
Warning 147: set_input_delay command matched but was not applied to primary output 'doutA[29]'
Warning 148: set_input_delay command matched but was not applied to primary output 'doutA[28]'
Warning 149: set_input_delay command matched but was not applied to primary output 'doutA[27]'
Warning 150: set_input_delay command matched but was not applied to primary output 'doutA[26]'
Warning 151: set_input_delay command matched but was not applied to primary output 'doutA[25]'
Warning 152: set_input_delay command matched but was not applied to primary output 'doutA[24]'
Warning 153: set_input_delay command matched but was not applied to primary output 'doutA[23]'
Warning 154: set_input_delay command matched but was not applied to primary output 'doutA[22]'
Warning 155: set_input_delay command matched but was not applied to primary output 'doutA[21]'
Warning 156: set_input_delay command matched but was not applied to primary output 'doutA[20]'
Warning 157: set_input_delay command matched but was not applied to primary output 'doutA[19]'
Warning 158: set_input_delay command matched but was not applied to primary output 'doutA[18]'
Warning 159: set_input_delay command matched but was not applied to primary output 'doutA[17]'
Warning 160: set_input_delay command matched but was not applied to primary output 'doutA[16]'
Warning 161: set_input_delay command matched but was not applied to primary output 'doutA[15]'
Warning 162: set_input_delay command matched but was not applied to primary output 'doutA[14]'
Warning 163: set_input_delay command matched but was not applied to primary output 'doutA[13]'
Warning 164: set_input_delay command matched but was not applied to primary output 'doutA[12]'
Warning 165: set_input_delay command matched but was not applied to primary output 'doutA[11]'
Warning 166: set_input_delay command matched but was not applied to primary output 'doutA[10]'
Warning 167: set_input_delay command matched but was not applied to primary output 'doutA[9]'
Warning 168: set_input_delay command matched but was not applied to primary output 'doutA[8]'
Warning 169: set_input_delay command matched but was not applied to primary output 'doutA[7]'
Warning 170: set_input_delay command matched but was not applied to primary output 'doutA[6]'
Warning 171: set_input_delay command matched but was not applied to primary output 'doutA[5]'
Warning 172: set_input_delay command matched but was not applied to primary output 'doutA[4]'
Warning 173: set_input_delay command matched but was not applied to primary output 'doutA[3]'
Warning 174: set_input_delay command matched but was not applied to primary output 'doutA[2]'
Warning 175: set_input_delay command matched but was not applied to primary output 'doutA[1]'
Warning 176: set_input_delay command matched but was not applied to primary output 'doutA[0]'
Warning 177: set_input_delay command matched but was not applied to primary output 'doutB[35]'
Warning 178: set_input_delay command matched but was not applied to primary output 'doutB[34]'
Warning 179: set_input_delay command matched but was not applied to primary output 'doutB[33]'
Warning 180: set_input_delay command matched but was not applied to primary output 'doutB[32]'
Warning 181: set_input_delay command matched but was not applied to primary output 'doutB[31]'
Warning 182: set_input_delay command matched but was not applied to primary output 'doutB[30]'
Warning 183: set_input_delay command matched but was not applied to primary output 'doutB[29]'
Warning 184: set_input_delay command matched but was not applied to primary output 'doutB[28]'
Warning 185: set_input_delay command matched but was not applied to primary output 'doutB[27]'
Warning 186: set_input_delay command matched but was not applied to primary output 'doutB[26]'
Warning 187: set_input_delay command matched but was not applied to primary output 'doutB[25]'
Warning 188: set_input_delay command matched but was not applied to primary output 'doutB[24]'
Warning 189: set_input_delay command matched but was not applied to primary output 'doutB[23]'
Warning 190: set_input_delay command matched but was not applied to primary output 'doutB[22]'
Warning 191: set_input_delay command matched but was not applied to primary output 'doutB[21]'
Warning 192: set_input_delay command matched but was not applied to primary output 'doutB[20]'
Warning 193: set_input_delay command matched but was not applied to primary output 'doutB[19]'
Warning 194: set_input_delay command matched but was not applied to primary output 'doutB[18]'
Warning 195: set_input_delay command matched but was not applied to primary output 'doutB[17]'
Warning 196: set_input_delay command matched but was not applied to primary output 'doutB[16]'
Warning 197: set_input_delay command matched but was not applied to primary output 'doutB[15]'
Warning 198: set_input_delay command matched but was not applied to primary output 'doutB[14]'
Warning 199: set_input_delay command matched but was not applied to primary output 'doutB[13]'
Warning 200: set_input_delay command matched but was not applied to primary output 'doutB[12]'
Warning 201: set_input_delay command matched but was not applied to primary output 'doutB[11]'
Warning 202: set_input_delay command matched but was not applied to primary output 'doutB[10]'
Warning 203: set_input_delay command matched but was not applied to primary output 'doutB[9]'
Warning 204: set_input_delay command matched but was not applied to primary output 'doutB[8]'
Warning 205: set_input_delay command matched but was not applied to primary output 'doutB[7]'
Warning 206: set_input_delay command matched but was not applied to primary output 'doutB[6]'
Warning 207: set_input_delay command matched but was not applied to primary output 'doutB[5]'
Warning 208: set_input_delay command matched but was not applied to primary output 'doutB[4]'
Warning 209: set_input_delay command matched but was not applied to primary output 'doutB[3]'
Warning 210: set_input_delay command matched but was not applied to primary output 'doutB[2]'
Warning 211: set_input_delay command matched but was not applied to primary output 'doutB[1]'
Warning 212: set_input_delay command matched but was not applied to primary output 'doutB[0]'
Warning 213: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 214: set_output_delay command matched but was not applied to primary input 'weA'
Warning 215: set_output_delay command matched but was not applied to primary input 'weB'
Warning 216: set_output_delay command matched but was not applied to primary input 'addrB[9]'
Warning 217: set_output_delay command matched but was not applied to primary input 'addrB[8]'
Warning 218: set_output_delay command matched but was not applied to primary input 'addrB[7]'
Warning 219: set_output_delay command matched but was not applied to primary input 'addrB[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'addrB[5]'
Warning 221: set_output_delay command matched but was not applied to primary input 'addrB[4]'
Warning 222: set_output_delay command matched but was not applied to primary input 'addrB[3]'
Warning 223: set_output_delay command matched but was not applied to primary input 'addrB[2]'
Warning 224: set_output_delay command matched but was not applied to primary input 'addrB[1]'
Warning 225: set_output_delay command matched but was not applied to primary input 'addrB[0]'
Warning 226: set_output_delay command matched but was not applied to primary input 'dinA[35]'
Warning 227: set_output_delay command matched but was not applied to primary input 'dinA[34]'
Warning 228: set_output_delay command matched but was not applied to primary input 'dinA[33]'
Warning 229: set_output_delay command matched but was not applied to primary input 'dinA[32]'
Warning 230: set_output_delay command matched but was not applied to primary input 'dinA[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'dinA[30]'
Warning 232: set_output_delay command matched but was not applied to primary input 'dinA[29]'
Warning 233: set_output_delay command matched but was not applied to primary input 'dinA[28]'
Warning 234: set_output_delay command matched but was not applied to primary input 'dinA[27]'
Warning 235: set_output_delay command matched but was not applied to primary input 'dinA[26]'
Warning 236: set_output_delay command matched but was not applied to primary input 'dinA[25]'
Warning 237: set_output_delay command matched but was not applied to primary input 'dinA[24]'
Warning 238: set_output_delay command matched but was not applied to primary input 'dinA[23]'
Warning 239: set_output_delay command matched but was not applied to primary input 'dinA[22]'
Warning 240: set_output_delay command matched but was not applied to primary input 'dinA[21]'
Warning 241: set_output_delay command matched but was not applied to primary input 'dinA[20]'
Warning 242: set_output_delay command matched but was not applied to primary input 'dinA[19]'
Warning 243: set_output_delay command matched but was not applied to primary input 'dinA[18]'
Warning 244: set_output_delay command matched but was not applied to primary input 'dinA[17]'
Warning 245: set_output_delay command matched but was not applied to primary input 'dinA[16]'
Warning 246: set_output_delay command matched but was not applied to primary input 'dinA[15]'
Warning 247: set_output_delay command matched but was not applied to primary input 'dinA[14]'
Warning 248: set_output_delay command matched but was not applied to primary input 'dinA[13]'
Warning 249: set_output_delay command matched but was not applied to primary input 'dinA[12]'
Warning 250: set_output_delay command matched but was not applied to primary input 'dinA[11]'
Warning 251: set_output_delay command matched but was not applied to primary input 'dinA[10]'
Warning 252: set_output_delay command matched but was not applied to primary input 'dinA[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'dinA[8]'
Warning 254: set_output_delay command matched but was not applied to primary input 'dinA[7]'
Warning 255: set_output_delay command matched but was not applied to primary input 'dinA[6]'
Warning 256: set_output_delay command matched but was not applied to primary input 'dinA[5]'
Warning 257: set_output_delay command matched but was not applied to primary input 'dinA[4]'
Warning 258: set_output_delay command matched but was not applied to primary input 'dinA[3]'
Warning 259: set_output_delay command matched but was not applied to primary input 'dinA[2]'
Warning 260: set_output_delay command matched but was not applied to primary input 'dinA[1]'
Warning 261: set_output_delay command matched but was not applied to primary input 'dinA[0]'
Warning 262: set_output_delay command matched but was not applied to primary input 'dinB[35]'
Warning 263: set_output_delay command matched but was not applied to primary input 'dinB[34]'
Warning 264: set_output_delay command matched but was not applied to primary input 'dinB[33]'
Warning 265: set_output_delay command matched but was not applied to primary input 'dinB[32]'
Warning 266: set_output_delay command matched but was not applied to primary input 'dinB[31]'
Warning 267: set_output_delay command matched but was not applied to primary input 'dinB[30]'
Warning 268: set_output_delay command matched but was not applied to primary input 'dinB[29]'
Warning 269: set_output_delay command matched but was not applied to primary input 'dinB[28]'
Warning 270: set_output_delay command matched but was not applied to primary input 'dinB[27]'
Warning 271: set_output_delay command matched but was not applied to primary input 'dinB[26]'
Warning 272: set_output_delay command matched but was not applied to primary input 'dinB[25]'
Warning 273: set_output_delay command matched but was not applied to primary input 'dinB[24]'
Warning 274: set_output_delay command matched but was not applied to primary input 'dinB[23]'
Warning 275: set_output_delay command matched but was not applied to primary input 'dinB[22]'
Warning 276: set_output_delay command matched but was not applied to primary input 'dinB[21]'
Warning 277: set_output_delay command matched but was not applied to primary input 'dinB[20]'
Warning 278: set_output_delay command matched but was not applied to primary input 'dinB[19]'
Warning 279: set_output_delay command matched but was not applied to primary input 'dinB[18]'
Warning 280: set_output_delay command matched but was not applied to primary input 'dinB[17]'
Warning 281: set_output_delay command matched but was not applied to primary input 'dinB[16]'
Warning 282: set_output_delay command matched but was not applied to primary input 'dinB[15]'
Warning 283: set_output_delay command matched but was not applied to primary input 'dinB[14]'
Warning 284: set_output_delay command matched but was not applied to primary input 'dinB[13]'
Warning 285: set_output_delay command matched but was not applied to primary input 'dinB[12]'
Warning 286: set_output_delay command matched but was not applied to primary input 'dinB[11]'
Warning 287: set_output_delay command matched but was not applied to primary input 'dinB[10]'
Warning 288: set_output_delay command matched but was not applied to primary input 'dinB[9]'
Warning 289: set_output_delay command matched but was not applied to primary input 'dinB[8]'
Warning 290: set_output_delay command matched but was not applied to primary input 'dinB[7]'
Warning 291: set_output_delay command matched but was not applied to primary input 'dinB[6]'
Warning 292: set_output_delay command matched but was not applied to primary input 'dinB[5]'
Warning 293: set_output_delay command matched but was not applied to primary input 'dinB[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'dinB[3]'
Warning 295: set_output_delay command matched but was not applied to primary input 'dinB[2]'
Warning 296: set_output_delay command matched but was not applied to primary input 'dinB[1]'
Warning 297: set_output_delay command matched but was not applied to primary input 'dinB[0]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addrA[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addrA[8]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addrA[7]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addrA[6]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addrA[5]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addrA[4]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addrA[3]'
Warning 305: set_output_delay command matched but was not applied to primary input 'addrA[2]'
Warning 306: set_output_delay command matched but was not applied to primary input 'addrA[1]'
Warning 307: set_output_delay command matched but was not applied to primary input 'addrA[0]'

Applied 3 SDC commands from 'ram_inst_tdp_no_split_36_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.9 MiB, delta_rss +0.4 MiB)
Timing analysis: ON
Circuit netlist file: ram_inst_tdp_no_split_36_post_synth.net
Circuit placement file: ram_inst_tdp_no_split_36_post_synth.place
Circuit routing file: ram_inst_tdp_no_split_36_post_synth.route
Circuit SDC file: ram_inst_tdp_no_split_36_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ram_inst_tdp_no_split_36_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load Packing took 0.06 seconds (max_rss 25.5 MiB, delta_rss +2.6 MiB)
Warning 339: Netlist contains 32 global net to non-global architecture pin connections

Netlist num_nets: 335
Netlist num_blocks: 177
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 95
Netlist output pins: 72

# Create Device
## Build Device Grid
Warning 340: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 341: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 342: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 343: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 344: Sized nonsensical R=0 transistor to minimum width
Warning 345: Sized nonsensical R=0 transistor to minimum width
Warning 346: Sized nonsensical R=0 transistor to minimum width
Warning 347: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 65.77 seconds (max_rss 800.5 MiB, delta_rss +775.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 65.94 seconds (max_rss 803.5 MiB, delta_rss +778.0 MiB)

# Load Placement
# Load Placement took 0.05 seconds (max_rss 803.5 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 348: Sized nonsensical R=0 transistor to minimum width
Warning 349: Sized nonsensical R=0 transistor to minimum width
Warning 350: Sized nonsensical R=0 transistor to minimum width
Warning 351: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 54.96 seconds (max_rss 803.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 1064321     333     378     402 ( 0.027%)    8452 ( 0.4%)    6.872    -0.1322     -0.072     -16.31     -0.686      N/A
   2    0.2     0.5   12  730030     219     258     128 ( 0.009%)    8199 ( 0.4%)    6.872    -0.1322     -0.072     -15.56     -0.686      N/A
   3    0.2     0.6    1  673794     134     159      65 ( 0.004%)    8270 ( 0.4%)    6.872    -0.1442     -0.072     -14.87     -0.686      N/A
   4    0.2     0.8    0  443403      70      81      39 ( 0.003%)    8315 ( 0.4%)    6.872    -0.1442     -0.072     -14.76     -0.686      N/A
   5    0.1     1.1    2  235605      38      48      13 ( 0.001%)    8349 ( 0.4%)    6.872    -0.1442     -0.072     -14.76     -0.686      N/A
   6    0.1     1.4    1   82039      18      24       3 ( 0.000%)    8346 ( 0.4%)    6.872    -0.1442     -0.072     -14.76     -0.686      N/A
   7    0.0     1.9    0   30216       5       7       3 ( 0.000%)    8353 ( 0.4%)    6.872    -0.1442     -0.072     -14.76     -0.686      N/A
   8    0.0     2.4    0    7700       3       5       0 ( 0.000%)    8369 ( 0.4%)    6.872    -0.1442     -0.072     -14.76     -0.686      N/A
Restoring best routing
Critical path: 6.87211 ns
Successfully routed after 8 routing iterations.
Router Stats: total_nets_routed: 820 total_connections_routed: 960 total_heap_pushes: 3267108 total_heap_pops: 569721
# Routing took 56.70 seconds (max_rss 849.1 MiB, delta_rss +45.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 738121433
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 5.20721  Maximum # of bends: 64

Number of global nets: 2
Number of routed nets (nonglobal): 333
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8369, average net length: 25.1321
	Maximum net length: 130

Wire length results in terms of physical segments...
	Total wiring segments used: 2605, average wire segments per net: 7.82282
	Maximum segments used by a net: 72
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     2 ( 0.0%) |
[      0.3:      0.4)     8 ( 0.1%) |
[      0.2:      0.3)    10 ( 0.1%) |
[      0.1:      0.2)    96 ( 0.9%) |
[        0:      0.1) 10470 (98.9%) |*********************************************
Maximum routing channel utilization:      0.41 at (37,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      59  15.363      180
                         1      74  10.312      180
                         2      31   6.037      180
                         3      31   6.338      180
                         4      20   3.775      180
                         5       8   1.163      180
                         6       9   2.263      180
                         7       8   2.112      180
                         8       7   1.300      180
                         9       9   1.962      180
                        10       7   1.938      180
                        11      24   2.362      180
                        12       3   0.688      180
                        13       8   1.212      180
                        14       4   0.387      180
                        15       6   0.387      180
                        16       3   0.237      180
                        17       6   0.500      180
                        18       4   0.275      180
                        19       3   0.200      180
                        20       3   0.200      180
                        21       6   0.500      180
                        22       4   0.262      180
                        23       3   0.150      180
                        24       3   0.200      180
                        25       6   0.500      180
                        26       7   0.762      180
                        27       5   0.587      180
                        28      12   1.163      180
                        29      21   1.763      180
                        30       5   0.363      180
                        31       2   0.138      180
                        32       5   0.188      180
                        33       3   0.112      180
                        34       1   0.075      180
                        35       1   0.025      180
                        36       4   0.100      180
                        37       1   0.013      180
                        38       2   0.050      180
                        39       1   0.038      180
                        40       1   0.038      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      11   4.162      180
                         1       4   0.868      180
                         2      21   2.618      180
                         3       3   0.574      180
                         4       6   0.574      180
                         5       5   0.426      180
                         6       2   0.294      180
                         7       1   0.118      180
                         8       4   0.265      180
                         9       2   0.206      180
                        10       2   0.176      180
                        11       2   0.176      180
                        12      13   0.721      180
                        13       1   0.059      180
                        14       2   0.176      180
                        15       2   0.118      180
                        16      15   1.265      180
                        17       1   0.103      180
                        18       2   0.176      180
                        19       3   0.088      180
                        20      15   1.279      180
                        21       3   0.191      180
                        22       3   0.324      180
                        23       4   0.250      180
                        24      15   1.324      180
                        25       2   0.162      180
                        26       3   0.309      180
                        27       9   0.500      180
                        28      16   1.618      180
                        29       2   0.221      180
                        30       7   0.426      180
                        31       8   0.382      180
                        32      20   2.147      180
                        33       9   0.500      180
                        34      35   1.706      180
                        35      29   1.779      180
                        36      91   8.529      180
                        37      35   1.353      180
                        38      31   1.471      180
                        39       7   0.471      180
                        40      13   0.809      180
                        41       8   0.235      180
                        42       6   0.235      180
                        43       5   0.279      180
                        44       9   0.544      180
                        45       1   0.029      180
                        46       5   0.368      180
                        47       7   0.368      180
                        48       6   0.279      180
                        49       4   0.221      180
                        50      21   0.794      180
                        51       5   0.324      180
                        52       5   0.221      180
                        53       8   0.309      180
                        54       9   0.412      180
                        55      23   0.750      180
                        56       1   0.015      180
                        57       5   0.162      180
                        58       4   0.132      180
                        59       3   0.103      180
                        60       5   0.147      180
                        61       3   0.088      180
                        62       4   0.162      180
                        63       2   0.044      180
                        64       6   0.147      180
                        65       1   0.029      180
                        66       1   0.029      180
                        67       0   0.000      180
                        68       1   0.044      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.03305e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00127
                                  1     0.00543

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00127
                              4     0.00543


Hold Worst Negative Slack (hWNS): -0.686031 ns
Hold Total Negative Slack (hTNS): -14.7623 ns

Hold slack histogram:
[ -6.9e-10:  3.7e-11)  76 (21.6%) |***********************************
[  3.7e-11:  7.6e-10)  51 (14.5%) |***********************
[  7.6e-10:  1.5e-09)  35 ( 9.9%) |****************
[  1.5e-09:  2.2e-09)   3 ( 0.9%) |*
[  2.2e-09:  2.9e-09) 103 (29.3%) |***********************************************
[  2.9e-09:  3.7e-09)  10 ( 2.8%) |*****
[  3.7e-09:  4.4e-09)  16 ( 4.5%) |*******
[  4.4e-09:  5.1e-09)  48 (13.6%) |**********************
[  5.1e-09:  5.8e-09)   5 ( 1.4%) |**
[  5.8e-09:  6.5e-09)   5 ( 1.4%) |**

Final critical path: 6.87211 ns, Fmax: 145.516 MHz
Setup Worst Negative Slack (sWNS): -0.0721099 ns
Setup Total Negative Slack (sTNS): -0.14422 ns

Setup slack histogram:
[ -7.2e-11:  6.7e-10)  5 ( 1.4%) |***
[  6.7e-10:  1.4e-09) 11 ( 3.1%) |******
[  1.4e-09:  2.1e-09) 51 (14.5%) |*****************************
[  2.1e-09:  2.9e-09) 85 (24.1%) |************************************************
[  2.9e-09:  3.6e-09) 34 ( 9.7%) |*******************
[  3.6e-09:  4.4e-09)  1 ( 0.3%) |*
[  4.4e-09:  5.1e-09)  2 ( 0.6%) |*
[  5.1e-09:  5.8e-09) 33 ( 9.4%) |*******************
[  5.8e-09:  6.6e-09) 54 (15.3%) |******************************
[  6.6e-09:  7.3e-09) 76 (21.6%) |*******************************************

Writing Implementation Netlist: ram_inst_tdp_no_split_36_post_synthesis.v
Writing Implementation Netlist: ram_inst_tdp_no_split_36_post_synthesis.blif
Writing Implementation SDF    : ram_inst_tdp_no_split_36_post_synthesis.sdf
Timing analysis took 0.031108 seconds (0.0299332 STA, 0.00117476 slack) (9 full updates: 0 setup, 0 hold, 9 combined).
VPR suceeded
The entire flow of VPR took 123.83 seconds (max_rss 854.8 MiB)
Design ram_inst_tdp_no_split_36 is routed!##################################################Timing Analysis for design: ram_inst_tdp_no_split_36##################################################Command: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36/ram_inst_tdp_no_split_36Changed path to: /nfs_scratch/scratch/AE/saad/Micro-BenchMark-Brams/ram_no_split_36VPR FPGA Placement and Routing.
Version: 0.0.0+38898c90
Revision: 38898c90
Compiled: 2022-09-16T20:35:31
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/bin/vpr /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml ram_inst_tdp_no_split_36_post_synth.v --sdc_file ram_inst_tdp_no_split_36_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report ram_inst_tdp_no_split_36_post_place_timing.rpt --device 78x66 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/instl_dir/09_16_2022_20_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: ram_inst_tdp_no_split_36_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.8 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
-- Analyzing Verilog file 'ram_inst_tdp_no_split_36_post_synth.v' (VERI-1482)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: compiling module 'ram_inst_tdp_no_split_36' (VERI-1018)
ram_inst_tdp_no_split_36_post_synth.v(59): WARNING: instantiating unknown module 'dffsre' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(1738): WARNING: instantiating unknown module 'TDP36K(MODE_BITS=81'b0110110110110)' (VERI-1063)
ram_inst_tdp_no_split_36_post_synth.v(5): INFO: netlist ram_inst_tdp_no_split_36 was instantiated 0 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist TDP36K(MODE_BITS=81'b0110110110110) was instantiated 1 time(s) by netlist ram_inst_tdp_no_split_36
INFO: netlist dffsre was instantiated 166 time(s) by netlist ram_inst_tdp_no_split_36
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 22.5 MiB, delta_rss +3.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 336
    .input :      95
    .output:      72
    0-LUT  :       2
    TDP36K :       1
    dffsre :     166
  Nets  : 335
    Avg Fanout:     3.1
    Max Fanout:   503.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1386
  Timing Graph Edges: 2098
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 170 pins (12.3%), 167 blocks (49.7%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'doutA[35]'
Warning 142: set_input_delay command matched but was not applied to primary output 'doutA[34]'
Warning 143: set_input_delay command matched but was not applied to primary output 'doutA[33]'
Warning 144: set_input_delay command matched but was not applied to primary output 'doutA[32]'
Warning 145: set_input_delay command matched but was not applied to primary output 'doutA[31]'
Warning 146: set_input_delay command matched but was not applied to primary output 'doutA[30]'
Warning 147: set_input_delay command matched but was not applied to primary output 'doutA[29]'
Warning 148: set_input_delay command matched but was not applied to primary output 'doutA[28]'
Warning 149: set_input_delay command matched but was not applied to primary output 'doutA[27]'
Warning 150: set_input_delay command matched but was not applied to primary output 'doutA[26]'
Warning 151: set_input_delay command matched but was not applied to primary output 'doutA[25]'
Warning 152: set_input_delay command matched but was not applied to primary output 'doutA[24]'
Warning 153: set_input_delay command matched but was not applied to primary output 'doutA[23]'
Warning 154: set_input_delay command matched but was not applied to primary output 'doutA[22]'
Warning 155: set_input_delay command matched but was not applied to primary output 'doutA[21]'
Warning 156: set_input_delay command matched but was not applied to primary output 'doutA[20]'
Warning 157: set_input_delay command matched but was not applied to primary output 'doutA[19]'
Warning 158: set_input_delay command matched but was not applied to primary output 'doutA[18]'
Warning 159: set_input_delay command matched but was not applied to primary output 'doutA[17]'
Warning 160: set_input_delay command matched but was not applied to primary output 'doutA[16]'
Warning 161: set_input_delay command matched but was not applied to primary output 'doutA[15]'
Warning 162: set_input_delay command matched but was not applied to primary output 'doutA[14]'
Warning 163: set_input_delay command matched but was not applied to primary output 'doutA[13]'
Warning 164: set_input_delay command matched but was not applied to primary output 'doutA[12]'
Warning 165: set_input_delay command matched but was not applied to primary output 'doutA[11]'
Warning 166: set_input_delay command matched but was not applied to primary output 'doutA[10]'
Warning 167: set_input_delay command matched but was not applied to primary output 'doutA[9]'
Warning 168: set_input_delay command matched but was not applied to primary output 'doutA[8]'
Warning 169: set_input_delay command matched but was not applied to primary output 'doutA[7]'
Warning 170: set_input_delay command matched but was not applied to primary output 'doutA[6]'
Warning 171: set_input_delay command matched but was not applied to primary output 'doutA[5]'
Warning 172: set_input_delay command matched but was not applied to primary output 'doutA[4]'
Warning 173: set_input_delay command matched but was not applied to primary output 'doutA[3]'
Warning 174: set_input_delay command matched but was not applied to primary output 'doutA[2]'
Warning 175: set_input_delay command matched but was not applied to primary output 'doutA[1]'
Warning 176: set_input_delay command matched but was not applied to primary output 'doutA[0]'
Warning 177: set_input_delay command matched but was not applied to primary output 'doutB[35]'
Warning 178: set_input_delay command matched but was not applied to primary output 'doutB[34]'
Warning 179: set_input_delay command matched but was not applied to primary output 'doutB[33]'
Warning 180: set_input_delay command matched but was not applied to primary output 'doutB[32]'
Warning 181: set_input_delay command matched but was not applied to primary output 'doutB[31]'
Warning 182: set_input_delay command matched but was not applied to primary output 'doutB[30]'
Warning 183: set_input_delay command matched but was not applied to primary output 'doutB[29]'
Warning 184: set_input_delay command matched but was not applied to primary output 'doutB[28]'
Warning 185: set_input_delay command matched but was not applied to primary output 'doutB[27]'
Warning 186: set_input_delay command matched but was not applied to primary output 'doutB[26]'
Warning 187: set_input_delay command matched but was not applied to primary output 'doutB[25]'
Warning 188: set_input_delay command matched but was not applied to primary output 'doutB[24]'
Warning 189: set_input_delay command matched but was not applied to primary output 'doutB[23]'
Warning 190: set_input_delay command matched but was not applied to primary output 'doutB[22]'
Warning 191: set_input_delay command matched but was not applied to primary output 'doutB[21]'
Warning 192: set_input_delay command matched but was not applied to primary output 'doutB[20]'
Warning 193: set_input_delay command matched but was not applied to primary output 'doutB[19]'
Warning 194: set_input_delay command matched but was not applied to primary output 'doutB[18]'
Warning 195: set_input_delay command matched but was not applied to primary output 'doutB[17]'
Warning 196: set_input_delay command matched but was not applied to primary output 'doutB[16]'
Warning 197: set_input_delay command matched but was not applied to primary output 'doutB[15]'
Warning 198: set_input_delay command matched but was not applied to primary output 'doutB[14]'
Warning 199: set_input_delay command matched but was not applied to primary output 'doutB[13]'
Warning 200: set_input_delay command matched but was not applied to primary output 'doutB[12]'
Warning 201: set_input_delay command matched but was not applied to primary output 'doutB[11]'
Warning 202: set_input_delay command matched but was not applied to primary output 'doutB[10]'
Warning 203: set_input_delay command matched but was not applied to primary output 'doutB[9]'
Warning 204: set_input_delay command matched but was not applied to primary output 'doutB[8]'
Warning 205: set_input_delay command matched but was not applied to primary output 'doutB[7]'
Warning 206: set_input_delay command matched but was not applied to primary output 'doutB[6]'
Warning 207: set_input_delay command matched but was not applied to primary output 'doutB[5]'
Warning 208: set_input_delay command matched but was not applied to primary output 'doutB[4]'
Warning 209: set_input_delay command matched but was not applied to primary output 'doutB[3]'
Warning 210: set_input_delay command matched but was not applied to primary output 'doutB[2]'
Warning 211: set_input_delay command matched but was not applied to primary output 'doutB[1]'
Warning 212: set_input_delay command matched but was not applied to primary output 'doutB[0]'
Warning 213: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 214: set_output_delay command matched but was not applied to primary input 'weA'
Warning 215: set_output_delay command matched but was not applied to primary input 'weB'
Warning 216: set_output_delay command matched but was not applied to primary input 'addrB[9]'
Warning 217: set_output_delay command matched but was not applied to primary input 'addrB[8]'
Warning 218: set_output_delay command matched but was not applied to primary input 'addrB[7]'
Warning 219: set_output_delay command matched but was not applied to primary input 'addrB[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'addrB[5]'
Warning 221: set_output_delay command matched but was not applied to primary input 'addrB[4]'
Warning 222: set_output_delay command matched but was not applied to primary input 'addrB[3]'
Warning 223: set_output_delay command matched but was not applied to primary input 'addrB[2]'
Warning 224: set_output_delay command matched but was not applied to primary input 'addrB[1]'
Warning 225: set_output_delay command matched but was not applied to primary input 'addrB[0]'
Warning 226: set_output_delay command matched but was not applied to primary input 'dinA[35]'
Warning 227: set_output_delay command matched but was not applied to primary input 'dinA[34]'
Warning 228: set_output_delay command matched but was not applied to primary input 'dinA[33]'
Warning 229: set_output_delay command matched but was not applied to primary input 'dinA[32]'
Warning 230: set_output_delay command matched but was not applied to primary input 'dinA[31]'
Warning 231: set_output_delay command matched but was not applied to primary input 'dinA[30]'
Warning 232: set_output_delay command matched but was not applied to primary input 'dinA[29]'
Warning 233: set_output_delay command matched but was not applied to primary input 'dinA[28]'
Warning 234: set_output_delay command matched but was not applied to primary input 'dinA[27]'
Warning 235: set_output_delay command matched but was not applied to primary input 'dinA[26]'
Warning 236: set_output_delay command matched but was not applied to primary input 'dinA[25]'
Warning 237: set_output_delay command matched but was not applied to primary input 'dinA[24]'
Warning 238: set_output_delay command matched but was not applied to primary input 'dinA[23]'
Warning 239: set_output_delay command matched but was not applied to primary input 'dinA[22]'
Warning 240: set_output_delay command matched but was not applied to primary input 'dinA[21]'
Warning 241: set_output_delay command matched but was not applied to primary input 'dinA[20]'
Warning 242: set_output_delay command matched but was not applied to primary input 'dinA[19]'
Warning 243: set_output_delay command matched but was not applied to primary input 'dinA[18]'
Warning 244: set_output_delay command matched but was not applied to primary input 'dinA[17]'
Warning 245: set_output_delay command matched but was not applied to primary input 'dinA[16]'
Warning 246: set_output_delay command matched but was not applied to primary input 'dinA[15]'
Warning 247: set_output_delay command matched but was not applied to primary input 'dinA[14]'
Warning 248: set_output_delay command matched but was not applied to primary input 'dinA[13]'
Warning 249: set_output_delay command matched but was not applied to primary input 'dinA[12]'
Warning 250: set_output_delay command matched but was not applied to primary input 'dinA[11]'
Warning 251: set_output_delay command matched but was not applied to primary input 'dinA[10]'
Warning 252: set_output_delay command matched but was not applied to primary input 'dinA[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'dinA[8]'
Warning 254: set_output_delay command matched but was not applied to primary input 'dinA[7]'
Warning 255: set_output_delay command matched but was not applied to primary input 'dinA[6]'
Warning 256: set_output_delay command matched but was not applied to primary input 'dinA[5]'
Warning 257: set_output_delay command matched but was not applied to primary input 'dinA[4]'
Warning 258: set_output_delay command matched but was not applied to primary input 'dinA[3]'
Warning 259: set_output_delay command matched but was not applied to primary input 'dinA[2]'
Warning 260: set_output_delay command matched but was not applied to primary input 'dinA[1]'
Warning 261: set_output_delay command matched but was not applied to primary input 'dinA[0]'
Warning 262: set_output_delay command matched but was not applied to primary input 'dinB[35]'
Warning 263: set_output_delay command matched but was not applied to primary input 'dinB[34]'
Warning 264: set_output_delay command matched but was not applied to primary input 'dinB[33]'
Warning 265: set_output_delay command matched but was not applied to primary input 'dinB[32]'
Warning 266: set_output_delay command matched but was not applied to primary input 'dinB[31]'
Warning 267: set_output_delay command matched but was not applied to primary input 'dinB[30]'
Warning 268: set_output_delay command matched but was not applied to primary input 'dinB[29]'
Warning 269: set_output_delay command matched but was not applied to primary input 'dinB[28]'
Warning 270: set_output_delay command matched but was not applied to primary input 'dinB[27]'
Warning 271: set_output_delay command matched but was not applied to primary input 'dinB[26]'
Warning 272: set_output_delay command matched but was not applied to primary input 'dinB[25]'
Warning 273: set_output_delay command matched but was not applied to primary input 'dinB[24]'
Warning 274: set_output_delay command matched but was not applied to primary input 'dinB[23]'
Warning 275: set_output_delay command matched but was not applied to primary input 'dinB[22]'
Warning 276: set_output_delay command matched but was not applied to primary input 'dinB[21]'
Warning 277: set_output_delay command matched but was not applied to primary input 'dinB[20]'
Warning 278: set_output_delay command matched but was not applied to primary input 'dinB[19]'
Warning 279: set_output_delay command matched but was not applied to primary input 'dinB[18]'
Warning 280: set_output_delay command matched but was not applied to primary input 'dinB[17]'
Warning 281: set_output_delay command matched but was not applied to primary input 'dinB[16]'
Warning 282: set_output_delay command matched but was not applied to primary input 'dinB[15]'
Warning 283: set_output_delay command matched but was not applied to primary input 'dinB[14]'
Warning 284: set_output_delay command matched but was not applied to primary input 'dinB[13]'
Warning 285: set_output_delay command matched but was not applied to primary input 'dinB[12]'
Warning 286: set_output_delay command matched but was not applied to primary input 'dinB[11]'
Warning 287: set_output_delay command matched but was not applied to primary input 'dinB[10]'
Warning 288: set_output_delay command matched but was not applied to primary input 'dinB[9]'
Warning 289: set_output_delay command matched but was not applied to primary input 'dinB[8]'
Warning 290: set_output_delay command matched but was not applied to primary input 'dinB[7]'
Warning 291: set_output_delay command matched but was not applied to primary input 'dinB[6]'
Warning 292: set_output_delay command matched but was not applied to primary input 'dinB[5]'
Warning 293: set_output_delay command matched but was not applied to primary input 'dinB[4]'
Warning 294: set_output_delay command matched but was not applied to primary input 'dinB[3]'
Warning 295: set_output_delay command matched but was not applied to primary input 'dinB[2]'
Warning 296: set_output_delay command matched but was not applied to primary input 'dinB[1]'
Warning 297: set_output_delay command matched but was not applied to primary input 'dinB[0]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addrA[9]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addrA[8]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addrA[7]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addrA[6]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addrA[5]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addrA[4]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addrA[3]'
Warning 305: set_output_delay command matched but was not applied to primary input 'addrA[2]'
Warning 306: set_output_delay command matched but was not applied to primary input 'addrA[1]'
Warning 307: set_output_delay command matched but was not applied to primary input 'addrA[0]'

Applied 3 SDC commands from 'ram_inst_tdp_no_split_36_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 22.9 MiB, delta_rss +0.4 MiB)
Timing analysis: ON
Circuit netlist file: ram_inst_tdp_no_split_36_post_synth.net
Circuit placement file: ram_inst_tdp_no_split_36_post_synth.place
Circuit routing file: ram_inst_tdp_no_split_36_post_synth.route
Circuit SDC file: ram_inst_tdp_no_split_36_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ram_inst_tdp_no_split_36_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Warning 308: Netlist connects net $true to both global and non-global pins.
Warning 309: Netlist connects net $true to both global and non-global pins.
Warning 310: Netlist connects net $true to both global and non-global pins.
Warning 311: Netlist connects net $true to both global and non-global pins.
Warning 312: Netlist connects net $true to both global and non-global pins.
Warning 313: Netlist connects net $true to both global and non-global pins.
Warning 314: Netlist connects net $true to both global and non-global pins.
Warning 315: Netlist connects net $true to both global and non-global pins.
Warning 316: Netlist connects net $true to both global and non-global pins.
Warning 317: Netlist connects net $true to both global and non-global pins.
Warning 318: Netlist connects net $true to both global and non-global pins.
Warning 319: Netlist connects net $true to both global and non-global pins.
Warning 320: Netlist connects net $true to both global and non-global pins.
Warning 321: Netlist connects net $true to both global and non-global pins.
Warning 322: Netlist connects net $true to both global and non-global pins.
Warning 323: Netlist connects net $true to both global and non-global pins.
Warning 324: Netlist connects net $true to both global and non-global pins.
Warning 325: Netlist connects net $true to both global and non-global pins.
Warning 326: Netlist connects net $true to both global and non-global pins.
Warning 327: Netlist connects net $true to both global and non-global pins.
Warning 328: Netlist connects net $true to both global and non-global pins.
Warning 329: Netlist connects net $true to both global and non-global pins.
Warning 330: Netlist connects net $true to both global and non-global pins.
Warning 331: Netlist connects net $true to both global and non-global pins.
Warning 332: Netlist connects net $true to both global and non-global pins.
Warning 333: Netlist connects net $true to both global and non-global pins.
Warning 334: Netlist connects net $true to both global and non-global pins.
Warning 335: Netlist connects net $true to both global and non-global pins.
Warning 336: Netlist connects net $true to both global and non-global pins.
Warning 337: Netlist connects net $true to both global and non-global pins.
Warning 338: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 25.5 MiB, delta_rss +2.6 MiB)
Warning 339: Netlist contains 32 global net to non-global architecture pin connections

Netlist num_nets: 335
Netlist num_blocks: 177
Netlist EMPTY blocks: 0.
Netlist io blocks: 167.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 95
Netlist output pins: 72

# Create Device
## Build Device Grid
Warning 340: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 341: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 342: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 343: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		167	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.01 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 25.5 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 344: Sized nonsensical R=0 transistor to minimum width
Warning 345: Sized nonsensical R=0 transistor to minimum width
Warning 346: Sized nonsensical R=0 transistor to minimum width
Warning 347: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 54.29 seconds (max_rss 800.5 MiB, delta_rss +775.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 54.46 seconds (max_rss 803.5 MiB, delta_rss +778.0 MiB)

# Load Placement
# Load Placement took 0.05 seconds (max_rss 803.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.13 seconds (max_rss 843.2 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 738121433
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 5.20721  Maximum # of bends: 64

Number of global nets: 2
Number of routed nets (nonglobal): 333
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8369, average net length: 25.1321
	Maximum net length: 130

Wire length results in terms of physical segments...
	Total wiring segments used: 2605, average wire segments per net: 7.82282
	Maximum segments used by a net: 72
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     2 ( 0.0%) |
[      0.3:      0.4)     8 ( 0.1%) |
[      0.2:      0.3)    10 ( 0.1%) |
[      0.1:      0.2)    96 ( 0.9%) |
[        0:      0.1) 10470 (98.9%) |*********************************************
Maximum routing channel utilization:      0.41 at (37,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      59  15.363      180
                         1      74  10.312      180
                         2      31   6.037      180
                         3      31   6.338      180
                         4      20   3.775      180
                         5       8   1.163      180
                         6       9   2.263      180
                         7       8   2.112      180
                         8       7   1.300      180
                         9       9   1.962      180
                        10       7   1.938      180
                        11      24   2.362      180
                        12       3   0.688      180
                        13       8   1.212      180
                        14       4   0.387      180
                        15       6   0.387      180
                        16       3   0.237      180
                        17       6   0.500      180
                        18       4   0.275      180
                        19       3   0.200      180
                        20       3   0.200      180
                        21       6   0.500      180
                        22       4   0.262      180
                        23       3   0.150      180
                        24       3   0.200      180
                        25       6   0.500      180
                        26       7   0.762      180
                        27       5   0.587      180
                        28      12   1.163      180
                        29      21   1.763      180
                        30       5   0.363      180
                        31       2   0.138      180
                        32       5   0.188      180
                        33       3   0.112      180
                        34       1   0.075      180
                        35       1   0.025      180
                        36       4   0.100      180
                        37       1   0.013      180
                        38       2   0.050      180
                        39       1   0.038      180
                        40       1   0.038      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      11   4.162      180
                         1       4   0.868      180
                         2      21   2.618      180
                         3       3   0.574      180
                         4       6   0.574      180
                         5       5   0.426      180
                         6       2   0.294      180
                         7       1   0.118      180
                         8       4   0.265      180
                         9       2   0.206      180
                        10       2   0.176      180
                        11       2   0.176      180
                        12      13   0.721      180
                        13       1   0.059      180
                        14       2   0.176      180
                        15       2   0.118      180
                        16      15   1.265      180
                        17       1   0.103      180
                        18       2   0.176      180
                        19       3   0.088      180
                        20      15   1.279      180
                        21       3   0.191      180
                        22       3   0.324      180
                        23       4   0.250      180
                        24      15   1.324      180
                        25       2   0.162      180
                        26       3   0.309      180
                        27       9   0.500      180
                        28      16   1.618      180
                        29       2   0.221      180
                        30       7   0.426      180
                        31       8   0.382      180
                        32      20   2.147      180
                        33       9   0.500      180
                        34      35   1.706      180
                        35      29   1.779      180
                        36      91   8.529      180
                        37      35   1.353      180
                        38      31   1.471      180
                        39       7   0.471      180
                        40      13   0.809      180
                        41       8   0.235      180
                        42       6   0.235      180
                        43       5   0.279      180
                        44       9   0.544      180
                        45       1   0.029      180
                        46       5   0.368      180
                        47       7   0.368      180
                        48       6   0.279      180
                        49       4   0.221      180
                        50      21   0.794      180
                        51       5   0.324      180
                        52       5   0.221      180
                        53       8   0.309      180
                        54       9   0.412      180
                        55      23   0.750      180
                        56       1   0.015      180
                        57       5   0.162      180
                        58       4   0.132      180
                        59       3   0.103      180
                        60       5   0.147      180
                        61       3   0.088      180
                        62       4   0.162      180
                        63       2   0.044      180
                        64       6   0.147      180
                        65       1   0.029      180
                        66       1   0.029      180
                        67       0   0.000      180
                        68       1   0.044      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.03305e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00127
                                  1     0.00543

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00127
                              4     0.00543


Hold Worst Negative Slack (hWNS): -0.686031 ns
Hold Total Negative Slack (hTNS): -14.7623 ns

Hold slack histogram:
[ -6.9e-10:  3.7e-11)  76 (21.6%) |***********************************
[  3.7e-11:  7.6e-10)  51 (14.5%) |***********************
[  7.6e-10:  1.5e-09)  35 ( 9.9%) |****************
[  1.5e-09:  2.2e-09)   3 ( 0.9%) |*
[  2.2e-09:  2.9e-09) 103 (29.3%) |***********************************************
[  2.9e-09:  3.7e-09)  10 ( 2.8%) |*****
[  3.7e-09:  4.4e-09)  16 ( 4.5%) |*******
[  4.4e-09:  5.1e-09)  48 (13.6%) |**********************
[  5.1e-09:  5.8e-09)   5 ( 1.4%) |**
[  5.8e-09:  6.5e-09)   5 ( 1.4%) |**

Final critical path: 6.87211 ns, Fmax: 145.516 MHz
Setup Worst Negative Slack (sWNS): -0.0721099 ns
Setup Total Negative Slack (sTNS): -0.14422 ns

Setup slack histogram:
[ -7.2e-11:  6.7e-10)  5 ( 1.4%) |***
[  6.7e-10:  1.4e-09) 11 ( 3.1%) |******
[  1.4e-09:  2.1e-09) 51 (14.5%) |*****************************
[  2.1e-09:  2.9e-09) 85 (24.1%) |************************************************
[  2.9e-09:  3.6e-09) 34 ( 9.7%) |*******************
[  3.6e-09:  4.4e-09)  1 ( 0.3%) |*
[  4.4e-09:  5.1e-09)  2 ( 0.6%) |*
[  5.1e-09:  5.8e-09) 33 ( 9.4%) |*******************
[  5.8e-09:  6.6e-09) 54 (15.3%) |******************************
[  6.6e-09:  7.3e-09) 76 (21.6%) |*******************************************

Writing Implementation Netlist: ram_inst_tdp_no_split_36_post_synthesis.v
Writing Implementation Netlist: ram_inst_tdp_no_split_36_post_synthesis.blif
Writing Implementation SDF    : ram_inst_tdp_no_split_36_post_synthesis.sdf
Timing analysis took 0.016982 seconds (0.0167702 STA, 0.000211803 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 55.74 seconds (max_rss 843.4 MiB)
Design ram_inst_tdp_no_split_36 is timing analysed!##################################################Power Analysis for design: ram_inst_tdp_no_split_36##################################################Design ram_inst_tdp_no_split_36 power didn't change