I 000051 55 601           1697588980384 structural
(_unit VHDL(and_gate 0 15(structural 0 21))
	(_version vef)
	(_time 1697588980385 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2d2a2f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1697588980382)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1697588980390 structural
(_unit VHDL(xor_gate 0 30(structural 0 36))
	(_version vef)
	(_time 1697588980391 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2c232f2f7d7d3e7d7e3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1697588980388)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1697588980396 structural
(_unit VHDL(half_adder 0 45(structural 0 53))
	(_version vef)
	(_time 1697588980397 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3a3c323f6a6d3d2c3e6b7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1697588980394)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 58(_ent (_in))))
				(_port(_int c -1 0 59(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 63(_ent (_in))))
				(_port(_int b -1 0 64(_ent (_in))))
				(_port(_int c -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst U1 0 74(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 79(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 69(_arch(_uni))))
		(_sig(_int xor1_out -1 0 69(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__86(_arch 1 0 86(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1697645703984 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1697645703985 2023.10.18 12:15:03)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4caca90c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697645471788)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709696 structural
(_unit VHDL(and_gate 0 15(structural 0 28))
	(_version vef)
	(_time 1697645709697 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b045c0d0c5c5b1e5d591c515b0c0f0d0e0d0a0d5e)
	(_ent
		(_time 1697588980381)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709712 structural
(_unit VHDL(xor_gate 0 30(structural 0 43))
	(_version vef)
	(_time 1697645709713 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1b15451c1f4d4d0e4d4e0c414b1c1f1d1e1c131d4d)
	(_ent
		(_time 1697588980387)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1697645709726 structural
(_unit VHDL(half_adder 0 45(structural 0 60))
	(_version vef)
	(_time 1697645709727 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a25742e7a7d2d3c2e796c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697588980393)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1508          1697646593175 structural
(_unit VHDL(sixteen_bit_adder 0 8(structural 0 16))
	(_version vef)
	(_time 1697646593176 2023.10.18 12:29:53)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 282e7a2c297e743f2e263d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697646593170)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 21(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_port(_int Sum -1 0 22(_ent (_out))))
				(_port(_int Cout -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate adders 0 32(_for 2 )
		(_inst FA 0 33(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 32(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Sum 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2236          1697648320022 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version vef)
	(_time 1697648320023 2023.10.18 12:58:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a3a3a3f4a9f5ffb4a4f4b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1697648320020)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697665397198 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665397199 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3838683d656f682d6e6a2f62683f3c3e3d3e393e6d)
	(_ent
		(_time 1697665397196)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665397213 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665397214 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 47461e45161111521112501d1740434142404f4111)
	(_ent
		(_time 1697665397208)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665397229 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665397230 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 57570e54510050415304110d075153515351525055)
	(_ent
		(_time 1697665397222)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665397292 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665397293 2023.10.18 17:43:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9595c29b95c29283c4c1d3cfc59391939193909297)
	(_ent
		(_time 1697665397286)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665397335 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665397336 2023.10.18 17:43:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c4c59691c99298d3c2cad19e90c291c192c2c6c2cd)
	(_ent
		(_time 1697665397329)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665397377 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665397378 2023.10.18 17:43:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e3e2b1b0e9b5bff4e4b4f6b9b7e5b6e6b5e5e1e5ea)
	(_ent
		(_time 1697665397371)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1356          1697665397463 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697665397464 2023.10.18 17:43:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 41411b4341164657434d071b114745474547444643)
	(_ent
		(_time 1697665397457)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__59(_arch 2 0 59(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__67(_arch 3 0 67(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000056 55 1377          1697665397524 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665397525 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8080d48f85d78796d785c6dad08684868486858782)
	(_ent
		(_time 1697665397518)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665397534 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8081d68e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665397587 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665397588 2023.10.18 17:43:17)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code bebfefeae2e8e2a9b9bdabe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1697665397579)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665698841 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665698842 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8086858ed5d7d095d6d297dad087848685868186d5)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665698847 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665698848 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80878c8ed6d6d695d6d597dad087848685878886d6)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665698853 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665698854 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80868c8e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665698874 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665698875 2023.10.18 17:48:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9f999d91ccc89889cecbd9c5cf999b999b999a989d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665698889 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665698890 2023.10.18 17:48:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code afa8a8f8f0f9f3b8a9a1baf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665698903 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665698904 2023.10.18 17:48:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code bfb8b8ebe0e9e3a8b8e8aae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665698957 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665698958 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code eee8ecbcbeb9e9f8b9eba8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665698965 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fdfafdadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665699008 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665699009 2023.10.18 17:48:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2c2b2a28767a703b2b2f3976782a79297a2a2e2a25)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665890381 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665890382 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbebbaefbcecebaeede9ace1ebbcbfbdbebdbabdee)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665890387 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665890388 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbeab3efbfededaeedeeace1ebbcbfbdbebcb3bded)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665890400 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665890401 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cb9bc39e989cccddcf988d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665890435 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665890436 2023.10.18 17:51:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code eabaecb8bebdedfcbbbeacb0baeceeeceeecefede8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665890451 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665890452 2023.10.18 17:51:30)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code faabf9aaa2aca6edfcf4efa0aefcafffacfcf8fcf3)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665890466 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665890467 2023.10.18 17:51:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 09580b0f095f551e0e5e1c535d0f5c0c5f0f0b0f00)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665890496 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665890497 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28782f2d257f2f3e7f2d6e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665890500 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28792d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665890513 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665890514 2023.10.18 17:51:30)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 38693a3d396e642f3f3b2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697666281617 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697666281618 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaef4adfcaaade8abafeaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697666281623 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697666281624 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaffdadffababe8aba8eaa7adfaf9fbf8faf5fbab)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697666281629 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697666281630 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaefdada8aafaebf9aebba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697667079142 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667079143 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 494e4c4b151e195c1f1b5e13194e4d4f4c4f484f1c)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667079151 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667079152 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595f555a060f0f4c0f0c4e03095e5d5f5c5e515f0f)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667079157 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667079158 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595e555a510e5e4f5d0a1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667079179 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667079180 2023.10.18 18:11:19)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 787f7a78752f7f6e292c3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667079201 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667079202 2023.10.18 18:11:19)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 888e8f8689ded49f8e869dd2dc8edd8dde8e8a8e81)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667079217 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667079218 2023.10.18 18:11:19)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9791909899c1cb8090c082cdc391c292c19195919e)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667079259 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667079260 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c1c492c591c1d091c3809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667079263 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c0c693c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667079277 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667079278 2023.10.18 18:11:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d6d0d184d9808ac1d1d5c38c82d083d380d0d4d0df)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697667095636 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667095637 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb8e9bceaeda8ebefaae7edbab9bbb8bbbcbbe8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667095642 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667095643 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbfb1e9bfebeba8ebe8aae7edbab9bbb8bab5bbeb)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667095648 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667095649 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb1e9e8eabaabb9eefbe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667095666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667095667 2023.10.18 18:11:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code dcdfde8f8a8bdbca8d889a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667095681 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667095682 2023.10.18 18:11:35)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code eceeebbfb6bab0fbeae2f9b6b8eab9e9baeaeeeae5)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667095696 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667095697 2023.10.18 18:11:35)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fcfefbaca6aaa0ebfbabe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667095725 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667095726 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b18181d4c4c1c0d4c1e5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667095729 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b191a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667095741 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667095742 2023.10.18 18:11:35)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2a282c2e727c763d2d293f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
V 000051 55 605           1697667143029 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667143030 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda898eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1697667143035 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667143036 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcdb808ed98a8ac98a89cb868cdbd8dad9dbd4da8a)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1697667143041 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667143042 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda808e8e8bdbcad88f9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1697667143059 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667143060 2023.10.18 18:12:23)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code fbfda9aaacacfcedaaafbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1517          1697667143076 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667143077 2023.10.18 18:12:23)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0b0c5d0d505d571c0d051e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2240          1697667143089 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667143090 2023.10.18 18:12:23)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1a1d4c1d424c460d1d4d0f404e1c4f1f4c1c181c13)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1176          1697667143106 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667143107 2023.10.18 18:12:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2a2c772e7a7d2d3c282b6c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1377          1697667143163 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667143164 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686e3b69653f6f7e3f6d2e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667143170 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686f3968653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1474          1697667143214 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667143215 2023.10.18 18:12:23)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9790c19899c1cb80909482cdc391c292c19195919e)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1176          1697667177459 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667177460 2023.10.18 18:12:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 616e6d61613666776360273b316765676567646663)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1095          1697667225449 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667225450 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d08c80d185d5c4d0d3948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697667225453 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d18080d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1067          1697743295012 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743295013 2023.10.19 15:21:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8c8adb83dadb8b9addd8cad6dc8a888a888a898b8e)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300797 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743300798 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 21252125757671347773367b712625272427202774)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300804 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743300805 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31343834666767246764266b613635373436393767)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743300810 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743300811 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31353834316636273562776b613735373537343633)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697743300833 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743300834 2023.10.19 15:21:40)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 41454642451646571015071b114745474547444643)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697743300857 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743300858 2023.10.19 15:21:40)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6065626069363c77666e753a346635653666626669)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697743300880 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743300881 2023.10.19 15:21:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6f6a6d6f3039337868387a353b693a6a39696d6966)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697743300916 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743300917 2023.10.19 15:21:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9e9a9791cac999889c9fd8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1095          1697743315431 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743315432 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 52510b515105554450531408025456545654575550)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697743315435 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5250075155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1697743321526 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743321527 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212324757770357672377a702724262526212675)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743321532 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743321533 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20202a24767676357675377a702724262527282676)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743321538 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743321539 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212a24217727362473667a702624262426252722)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697743321555 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743321556 2023.10.19 15:22:01)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3f3e3b3b6c6838296e6b79656f393b393b393a383d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697743321573 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743321574 2023.10.19 15:22:01)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4f4f4e4d1019135849415a151b491a4a19494d4946)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697743321588 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743321589 2023.10.19 15:22:01)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5e5e5f5d0208024959094b040a580b5b08585c5857)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1239          1697743342805 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743342806 2023.10.19 15:22:22)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 41144242451646571112071b114745474547444643)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1474          1697743387836 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697743387837 2023.10.19 15:23:07)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 28282e2c297e743f2f2b3d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1377          1697743394191 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743394192 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f0fea2a1f5a7f7e6a7f5b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697743394195 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f5106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743489807 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743489808 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 797f7c79752e7e6f29293f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743489819 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 898e8e8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743526977 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743526978 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ada2affbfcfaaabbfdfdebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743526989 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb2bce8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1149          1697743773886 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743773887 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 27242822257020317222617d772123212321222025)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697743773897 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 37353a32356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697743857095 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743857096 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a257e2e2e7d7a3f7c783d707a2d2e2c2f2c2b2c7f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743857101 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743857102 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a24772e2d7c7c3f7c7f3d707a2d2e2c2f2d222c7c)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743857116 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743857117 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4946144b411e4e5f4d1a0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000056 55 1234          1697744444774 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744444775 2023.10.19 15:40:44)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d2dcd480d9848ec5d482c78886d487d784d4d0d4db)
	(_ent
		(_time 1697744444769)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744444788 2023.10.19 15:40:44)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e1efe0b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1517          1697744449261 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744449262 2023.10.19 15:40:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 5600525559000a415058430c02500353005054505f)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697744452439 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744452440 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code baeeb8eebeedeaafece8ade0eabdbebcbfbcbbbcef)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744452445 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744452446 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code baefb1eebdececafecefade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744452451 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744452452 2023.10.19 15:40:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ca9ec19f9a9dcddcce998c909acccecccecccfcdc8)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744452481 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744452482 2023.10.19 15:40:52)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code e9bdecbbe5beeeffb8bdafb3b9efedefedefeceeeb)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744452515 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744452516 2023.10.19 15:40:52)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 085d0f0e095e541f0e061d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744452530 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744452531 2023.10.19 15:40:52)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 184d1f1f194e440f1f4f0d424c1e4d1d4e1e1a1e11)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744452574 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744452575 2023.10.19 15:40:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 47134b45411040514546011d174143414341424045)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744452582 2023.10.19 15:40:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 47124745451110504346551d1341124144414f4211)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744452607 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744452608 2023.10.19 15:40:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 66326467653161703363203c366062606260636164)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744452611 2023.10.19 15:40:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 66336666653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744452641 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744452642 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 85d0828b89d3d992828690dfd183d080d38387838c)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744452683 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744452684 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b4e1b3e0b9e2e8a3b2e4a1eee0b2e1b1e2b2b6b2bd)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744452691 2023.10.19 15:40:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code b4e1b4e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744486895 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744486896 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4f4a1f4d4c181f5a191d58151f484b494a494e491a)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744486901 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744486902 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5f5b065c5f09094a090a48050f585b595a58575909)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744486907 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744486908 2023.10.19 15:41:26)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 5f5a065c080858495b0c19050f595b595b595a585d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744486929 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744486930 2023.10.19 15:41:26)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 7e7b297e2e2979682f2a38242e787a787a787b797c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744486953 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744486954 2023.10.19 15:41:26)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8e8adc80d2d8d29988809bd4da88db8bd8888c8887)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744486978 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744486979 2023.10.19 15:41:26)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code ada9fffaf0fbf1baaafab8f7f9abf8a8fbabafaba4)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744486998 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744486999 2023.10.19 15:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb9e5e8eeebbbaabebdfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744487002 2023.10.19 15:41:26)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb8e9e8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744487024 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744487025 2023.10.19 15:41:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd98b8f8a8bdbca89d99a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744487028 2023.10.19 15:41:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code dcd8898e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744487041 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744487042 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code ebefb9b8b0bdb7fcece8feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744487066 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744487067 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code fbffa9aba0ada7ecfdabeea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744487074 2023.10.19 15:41:27)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b0f5d0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744540989 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744540990 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9d9bc8929ccacd88cbcf8ac7cd9a999b989b9c9bc8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744540995 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744540996 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code acabf0fba9fafab9faf9bbf6fcaba8aaa9aba4aafa)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744541001 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744541002 2023.10.19 15:42:20)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code acaaf0fbfefbabbaa8ffeaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744541024 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744541025 2023.10.19 15:42:21)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ccca9e989a9bcbda9d988a969ccac8cac8cac9cbce)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697744541056 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697744541057 2023.10.19 15:42:21)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code ebecbcb8b0bdb7fcede5feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744541078 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744541079 2023.10.19 15:42:21)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fbfcacaba0ada7ecfcaceea1affdaefeadfdf9fdf2)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744541100 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744541101 2023.10.19 15:42:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0a0c570c5a5d0d1c080b4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744541104 2023.10.19 15:42:21)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 1a1d4b1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744541117 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744541118 2023.10.19 15:42:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 292f7a2c257e2e3f7c2c6f73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744541121 2023.10.19 15:42:21)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 292e782d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744541136 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744541137 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 393e6f3c396f652e3e3a2c636d3f6c3c6f3f3b3f30)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744541164 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744541165 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 585f0e5b590e044f5e084d020c5e0d5d0e5e5a5e51)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 50 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744541168 2023.10.19 15:42:21)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 585f095b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697744838761 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697744838762 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d2dddb80858582c78480c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697744838767 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697744838768 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d2dcd280868484c78487c58882d5d6d4d7d5dad484)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697744838774 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697744838775 2023.10.19 15:47:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code e2ede2b1e1b5e5f4e6b1a4b8b2e4e6e4e6e4e7e5e0)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697744838805 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697744838806 2023.10.19 15:47:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 010e0e06055606175055475b510705070507040603)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697744838830 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697744838831 2023.10.19 15:47:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 111f1b1619474d061712044b451744144717131718)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697744838864 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697744838865 2023.10.19 15:47:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 303e3a3539666c273767256a643665356636323639)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697744838893 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697744838894 2023.10.19 15:47:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4f404e4d181848594d4e09151f494b494b494a484d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697744838897 2023.10.19 15:47:18)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4f41424d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697744838914 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697744838915 2023.10.19 15:47:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e61616f3e3969783b6b28343e686a686a686b696c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697744838918 2023.10.19 15:47:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6e60636e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697744838932 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697744838933 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7e70747f22282269797d6b242a782b7b28787c7877)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697744838957 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697744838958 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8e808480d2d8d299898c9bd4da88db8bd8888c8887)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 55 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697744838966 2023.10.19 15:47:18)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9d939092cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697745255524 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697745255525 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d080d582858780c58682c78a80d7d4d6d5d6d1d685)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697745255530 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697745255531 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d081dc82868686c58685c78a80d7d4d6d5d7d8d686)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697745255536 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697745255537 2023.10.19 15:54:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code d080dc82d187d7c6d483968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697745255569 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697745255570 2023.10.19 15:54:15)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ffaffdaeaca8f8e9aeabb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697745255591 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697745255592 2023.10.19 15:54:15)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0e5f080852585219080d1b545a085b0b58080c0807)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697745255613 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697745255614 2023.10.19 15:54:15)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1e4f18194248420919490b444a184b1b48181c1817)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697745255635 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697745255636 2023.10.19 15:54:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d6d3038686a3a2b3f3c7b676d3b393b393b383a3f)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697745255639 2023.10.19 15:54:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3d6c3c386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697745255651 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697745255652 2023.10.19 15:54:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4d1d4e4e1c1a4a5b18480b171d4b494b494b484a4f)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697745255655 2023.10.19 15:54:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4d1c4c4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697745255669 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697745255670 2023.10.19 15:54:15)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5c0d5a5f060a004b5b5f4906085a09590a5a5e5a55)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697745255698 2023.10.19 15:54:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7c2d7d7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1697745274609 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697745274610 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56530155050106430004410c065152505350575003)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697745274615 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697745274616 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56520855060000430003410c0651525053515e5000)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697745274621 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697745274622 2023.10.19 15:54:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 56530855510151405205100c065052505250535154)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697745274643 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697745274644 2023.10.19 15:54:34)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 75702575752272632421332f257371737173707277)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1697745274658 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1697745274659 2023.10.19 15:54:34)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8581d08b89d3d992838690dfd183d080d38387838c)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697745274680 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697745274681 2023.10.19 15:54:34)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a4a0f1f3a9f2f8b3a3f3b1fef0a2f1a1f2a2a6a2ad)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697745274707 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697745274708 2023.10.19 15:54:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b4b1eae0b1e3b3a2b6b5f2eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697745274711 2023.10.19 15:54:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c3c79196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1697745274726 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697745274727 2023.10.19 15:54:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d68380d584d4c586d6958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697745274730 2023.10.19 15:54:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d3d78181d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697745274742 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697745274743 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code e2e6b7b1e9b4bef5e5e1f7b8b6e4b7e7b4e4e0e4eb)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1697745274767 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1697745274768 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code f2f6a7a2f9a4aee5f5f0e7a8a6f4a7f7a4f4f0f4fb)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 55 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1697745274775 2023.10.19 15:54:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0201060405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180573852 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180573853 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 616e6061353631743733763b316665676467606734)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180573867 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180573868 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 717f7970262727642724662b217675777476797727)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180573881 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180573882 2023.10.24 16:49:33)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 808f888e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180573936 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180573937 2023.10.24 16:49:33)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code afa0a9f9fcf8a8b9fefbe9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180573974 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180573975 2023.10.24 16:49:33)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code ded0dd8c828882c9d8ddcb848ad88bdb88d8dcd8d7)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180574016 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180574017 2023.10.24 16:49:34)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fdf3feada0aba1eafaaae8a7a9fba8f8abfbfffbf4)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180574092 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180574093 2023.10.24 16:49:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4c43454e1e1b4b5a4e4d0a161c4a484a484a494b4e)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180574103 2023.10.24 16:49:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5b555e580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180574143 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180574144 2023.10.24 16:49:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 7a757d7a2e2d7d6c2f7f3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180574154 2023.10.24 16:49:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8a848f84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180574192 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180574193 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code b9b7bbedb9efe5aebebaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698180574233 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698180574234 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d8d6da8ad98e84cfdfdbcd828cde8ddd8ededaded1)
	(_ent
		(_time 1697744444768)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180574242 2023.10.24 16:49:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e8e6edbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180805441 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180805442 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fbfcf2abfcacabeeada9eca1abfcfffdfefdfafdae)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180805447 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180805448 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b0d0a0d0f5d5d1e5d5e1c515b0c0f0d0e0c030d5d)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180805453 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180805454 2023.10.24 16:53:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b0c0a0d585c0c1d0f584d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180805472 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180805473 2023.10.24 16:53:25)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 1b1c141d4c4c1c0d4a4f5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180805491 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180805492 2023.10.24 16:53:25)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3a3c303f626c662d3c392f606e3c6f3f6c3c383c33)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180805505 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180805506 2023.10.24 16:53:25)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 494f434b491f155e4e1e5c131d4f1c4c1f4f4b4f40)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180805523 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180805524 2023.10.24 16:53:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 595e585a510e5e4f5b581f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180805527 2023.10.24 16:53:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 595f545a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180805539 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180805540 2023.10.24 16:53:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 696e6668653e6e7f3c6c2f33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180805543 2023.10.24 16:53:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 696f6469653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180805556 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180805557 2023.10.24 16:53:25)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 787e7279792e246f7f7b6d222c7e2d7d2e7e7a7e71)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 67 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180805637 2023.10.24 16:53:25)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c0cb93c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180887498 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180887499 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8a8982848eddda9fdcd89dd0da8d8e8c8f8c8b8cdf)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180887504 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180887505 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8a888b848ddcdc9fdcdf9dd0da8d8e8c8f8d828cdc)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180887510 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180887511 2023.10.24 16:54:47)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 999a989691ce9e8f9dcadfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180887528 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180887529 2023.10.24 16:54:47)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a9aaa6ffa5feaebff8fdeff3f9afadafadafacaeab)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180887541 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180887542 2023.10.24 16:54:47)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code b9bbb3edb9efe5aebfbaace3edbfecbcefbfbbbfb0)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180887556 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180887557 2023.10.24 16:54:47)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c8cac29dc99e94dfcf9fdd929cce9dcd9ececacec1)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180887580 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180887581 2023.10.24 16:54:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d8dbd98ad18fdfcedad99e8288dedcdedcdedddfda)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180887589 2023.10.24 16:54:47)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e8eae5bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180887604 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180887605 2023.10.24 16:54:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f7f4f8a6f5a0f0e1a2f2b1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180887608 2023.10.24 16:54:47)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f7f5faa7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180887622 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180887623 2023.10.24 16:54:47)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 0705550109515b100004125d53015202510105010e)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 69 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180887682 2023.10.24 16:54:47)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 45471047451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698180952569 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180952570 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c3c695959790d59692d79a90c7c4c6c5c6c1c695)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180952575 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180952576 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c2cf95969696d59695d79a90c7c4c6c5c7c8c696)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180952581 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180952582 2023.10.24 16:55:52)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c0c3cf95c197c7d6c493869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180952593 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180952594 2023.10.24 16:55:52)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d0d3d183d587d7c68184968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180952606 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180952607 2023.10.24 16:55:52)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code dfdddb8d808983c8d9dcca858bd98ada89d9ddd9d6)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180952620 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180952621 2023.10.24 16:55:52)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code efedebbcb0b9b3f8e8b8fab5bbe9baeab9e9ede9e6)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180952643 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180952644 2023.10.24 16:55:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fefdf1aeaaa9f9e8fcffb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180952651 2023.10.24 16:55:52)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0e0c02085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180952666 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180952667 2023.10.24 16:55:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e1d10184e4919084b1b58444e181a181a181b191c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180952670 2023.10.24 16:55:52)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e1c12194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180952683 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180952684 2023.10.24 16:55:52)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2d2f2629707b713a2a2e3877792b78287b2b2f2b24)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1698180963427 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698180963428 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b25282f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698180963433 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698180963434 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b24212f2f7d7d3e7d7e3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698180963439 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698180963440 2023.10.24 16:56:03)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b25212f787c2c3d2f786d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698180963452 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698180963453 2023.10.24 16:56:03)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3b353f3f6c6c3c2d6a6f7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698180963465 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698180963466 2023.10.24 16:56:03)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4b444a49101d175c4d485e111f4d1e4e1d4d494d42)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698180963480 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698180963481 2023.10.24 16:56:03)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5a555b59020c064d5d0d4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698180963503 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698180963504 2023.10.24 16:56:03)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 6a64606a3a3d6d7c686b2c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698180963511 2023.10.24 16:56:03)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 79767f78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698180963526 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698180963527 2023.10.24 16:56:03)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 89878d8685de8e9fdc8ccfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698180963530 2023.10.24 16:56:03)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 89868f8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698180963543 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698180963544 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9996989699cfc58e9e9a8cc3cd9fcc9ccf9f9b9f90)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698180963557 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698180963558 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a8a7a9ffa9fef4bfafabbdf2fcaefdadfeaeaaaea1)
	(_ent
		(_time 1698180963555)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698180963561 2023.10.24 16:56:03)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code a8a7aeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181025590 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181025591 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f9fda8a5afa8edaeaaefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181025596 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181025597 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f8f4a8a6aeaeedaeadefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181025602 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181025603 2023.10.24 16:57:05)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f8f9f4a8f1afffeefcabbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181025614 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181025615 2023.10.24 16:57:05)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 07060400055000115653415d570103010301020005)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181025626 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181025627 2023.10.24 16:57:05)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 1717111019414b001114024d43114212411115111e)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181025640 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181025641 2023.10.24 16:57:05)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 2626202229707a312171337c72207323702024202f)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181025705 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181025706 2023.10.24 16:57:05)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 65646865613262736764233f356361636163606267)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181025711 2023.10.24 16:57:05)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 75757474752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181025734 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181025735 2023.10.24 16:57:05)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8485878b85d38392d181c2ded48280828082818386)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181025742 2023.10.24 16:57:05)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 9494959b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181025766 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181025767 2023.10.24 16:57:05)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code a3a3a5f4a9f5ffb4a4a0b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1698181042915 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181042916 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fca1fff5fff8bdfefabff2f8afacaeadaea9aefd)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181042921 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181042922 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fda8fff6fefebdfefdbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181042927 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181042928 2023.10.24 16:57:22)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a8fca8ffa1ffafbeacfbeef2f8aeacaeacaeadafaa)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181042954 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181042955 2023.10.24 16:57:22)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c793c993c590c0d19693819d97c1c3c1c3c1c2c0c5)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181042976 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181042977 2023.10.24 16:57:22)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e6b3edb5e9b0baf1e0e5f3bcb2e0b3e3b0e0e4e0ef)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181042995 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181042996 2023.10.24 16:57:22)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f6a3fda6f9a0aae1f1a1e3aca2f0a3f3a0f0f4f0ff)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181043024 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181043025 2023.10.24 16:57:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15411412114212031714534f451311131113101217)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181043028 2023.10.24 16:57:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 15401812154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181043043 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181043044 2023.10.24 16:57:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 25712a20257222337020637f752321232123202227)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181043047 2023.10.24 16:57:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 25702821257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181043070 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181043071 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 44114e46491218534347511e10421141124246424d)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698181043086 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1698181043087 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 54015e57590208435357410e00520151025256525d)
	(_ent
		(_time 1698180963554)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 13(_ent (_in))))
				(_port(_int B 0 0 14(_ent (_in))))
				(_port(_int Sum 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 19(_arch(_uni))))
		(_sig(_int B 1 0 20(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 56 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181043090 2023.10.24 16:57:23)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 54015957550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181240249 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181240250 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782c2b79252f286d2e2a6f22287f7c7e7d7e797e2d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181240255 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181240256 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 782d2279262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181240261 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181240262 2023.10.24 17:00:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 87d3dd8981d0809183d4c1ddd78183818381828085)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181240275 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181240276 2023.10.24 17:00:40)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 97c3c39995c09081c6c3d1cdc79193919391929095)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181240289 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181240290 2023.10.24 17:00:40)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a7f2f6f0a9f1fbb0a1a4b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181240304 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181240305 2023.10.24 17:00:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code b6e3e7e2b9e0eaa1b1e1a3ece2b0e3b3e0b0b4b0bf)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181240328 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181240329 2023.10.24 17:00:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code c6929c93c191c1d0c4c7809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181240333 2023.10.24 17:00:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d6838084d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181240348 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181240349 2023.10.24 17:00:40)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code d6828285d581d1c083d3908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181240352 2023.10.24 17:00:40)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code e5b0b3b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181240365 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181240366 2023.10.24 17:00:40)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code f5a0a4a5f9a3a9e2f2f6e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 419 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 59 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181240385 2023.10.24 17:00:40)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 04515302055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 605           1698181322546 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181322547 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f1a1a3a1a5a6a1e4a7a3e6aba1f6f5f7f4f7f0f7a4)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181322552 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181322553 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f1a0aaa1a6a7a7e4a7a4e6aba1f6f5f7f4f6f9f7a7)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181322558 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181322559 2023.10.24 17:02:02)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 00505c06015707160453465a500604060406050702)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181322572 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181322573 2023.10.24 17:02:02)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 10404216154717064144564a401614161416151712)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181322586 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181322587 2023.10.24 17:02:02)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2071772429767c372623357a742675257626222629)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181322599 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181322600 2023.10.24 17:02:02)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 2f7e782b7079733828783a757b297a2a79292d2926)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181322617 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181322618 2023.10.24 17:02:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6f633a686838293d3e79656f393b393b393a383d)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181322624 2023.10.24 17:02:02)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 3f6e6f3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181322637 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181322638 2023.10.24 17:02:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1e1c4d1e1949581b4b08141e484a484a484b494c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181322641 2023.10.24 17:02:02)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4e1f1e4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181322654 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181322655 2023.10.24 17:02:02)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5e0f095d02080249595d4b040a580b5b08585c5857)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1444          1698181432091 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181432092 2023.10.24 17:03:52)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code dc8ad78e868a80cbdb89c98688da89d98adadedad5)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(1953719636 540091168 1970496850 540701804 544044371 8253)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181471061 2023.10.24 17:04:31)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 14171113154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181472388 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181472389 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44464346151314511216531e144340424142454211)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181472394 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181472395 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44474a46161212511211531e1443404241434c4212)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181472400 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181472401 2023.10.24 17:04:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 44464a46411343524017021e144240424042414346)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181472418 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181472419 2023.10.24 17:04:32)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 64666465653363723530223e346260626062616366)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181472432 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181472433 2023.10.24 17:04:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 7370767279252f647570662927752676257571757a)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181472446 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181472447 2023.10.24 17:04:32)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 8380868d89d5df9484d496d9d785d686d58581858a)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181472463 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181472464 2023.10.24 17:04:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 93919d9c91c494859192d5c9c39597959795969491)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181472471 2023.10.24 17:04:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9390919c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181472486 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181472487 2023.10.24 17:04:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code a2a0a2f4a5f5a5b4f7a7e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181472490 2023.10.24 17:04:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code b2b1b0e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181472508 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181472509 2023.10.24 17:04:32)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code c1c2c494c9979dd6c6c2d49b95c794c497c7c3c7c8)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181490726 2023.10.24 17:04:50)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code ece3bcbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1303          1698181498287 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181498288 2023.10.24 17:04:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 7721267679212b607024622d23712272217175717e)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(1936287828 544434464 1702109281 29811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 65 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181498295 2023.10.24 17:04:58)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 77212176752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181525474 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181525475 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaadaefdaefdfabffcf8bdf0faadaeacafacabacff)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181525480 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181525481 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaaca7fdadfcfcbffcffbdf0faadaeacafada2acfc)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181525486 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181525487 2023.10.24 17:05:25)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code aaada7fdfafdadbcaef9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181525499 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181525500 2023.10.24 17:05:25)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code babdb9efeeedbdacebeefce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181525514 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181525515 2023.10.24 17:05:25)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c9cfcf9cc99f95decfcadc939dcf9ccc9fcfcbcfc0)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181525527 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181525528 2023.10.24 17:05:25)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code d9dfdf8bd98f85cede8ecc838ddf8cdc8fdfdbdfd0)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181525545 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181525546 2023.10.24 17:05:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code e9eee4bae1beeeffebe8afb3b9efedefedefeceeeb)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181525551 2023.10.24 17:05:25)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fef9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181525564 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181525565 2023.10.24 17:05:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fffba9f5afffeeadfdbea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181525568 2023.10.24 17:05:25)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f8fef9a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181525580 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181525581 2023.10.24 17:05:25)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 080e0d0e095e541f0f0b1d525c0e5d0d5e0e0a0e01)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 66 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181525606 2023.10.24 17:05:25)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 27212523257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698181528316 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181528317 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code b6b2b7e2e5e1e6a3e0e4a1ece6b1b2b0b3b0b7b0e3)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181528322 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181528323 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c3ce93969090d39093d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181528328 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181528329 2023.10.24 17:05:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code c6c2ce93c191c1d0c295809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181528341 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181528342 2023.10.24 17:05:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code d6d2d085d581d1c08782908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181528354 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181528355 2023.10.24 17:05:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code e5e0e6b6e9b3b9f2e3e6f0bfb1e3b0e0b3e3e7e3ec)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181528369 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181528370 2023.10.24 17:05:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f5f0f6a5f9a3a9e2f2a2e0afa1f3a0f0a3f3f7f3fc)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181528387 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181528388 2023.10.24 17:05:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 04000d02015303120605425e540200020002010306)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181528391 2023.10.24 17:05:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 04010102055253130005165e5002510207020c0152)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181528403 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181528404 2023.10.24 17:05:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 14101312154313024111524e441210121012111316)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181528407 2023.10.24 17:05:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 14111113154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181528425 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181528426 2023.10.24 17:05:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 24212620297278332327317e70227121722226222d)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 66 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181528442 2023.10.24 17:05:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4346464145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1306          1698181716311 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181716312 2023.10.24 17:08:36)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1647431119404a011117034c42104313401014101f)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(0)))))
			(stimulus(_arch 1 0 40(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 58 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181716320 2023.10.24 17:08:36)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 26777422257071312227347c7220732025202e2370)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1529          1698181722798 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181722799 2023.10.24 17:08:42)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6b6d606b303d377c6d687e313f6d3e6e3d6d696d62)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1698181767350 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698181767351 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d287a7c7c2a2d682b2f6a272d7a797b787b7c7b28)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698181767356 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698181767357 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d29737c7f2b2b682b286a272d7a797b787a757b2b)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698181767362 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698181767363 2023.10.24 17:09:27)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 7d28737c282a7a6b792e3b272d7b797b797b787a7f)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698181767377 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698181767378 2023.10.24 17:09:27)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8dd88d82dcda8a9bdcd9cbd7dd8b898b898b888a8f)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698181767393 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698181767394 2023.10.24 17:09:27)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9cc89993c6cac08b9a9f89c6c89ac999ca9a9e9a95)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698181767408 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698181767409 2023.10.24 17:09:27)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code acf8a9fbf6faf0bbabfbb9f6f8aaf9a9faaaaeaaa5)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698181767426 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698181767427 2023.10.24 17:09:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code cb9ec59e989cccddc9ca8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698181767433 2023.10.24 17:09:27)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code cb9fc99e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698181767447 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698181767448 2023.10.24 17:09:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code db8edb888c8cdccd8ede9d818bdddfdddfdddedcd9)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698181767451 2023.10.24 17:09:27)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code db8fd9898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698181767465 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698181767466 2023.10.24 17:09:27)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code ebbfeeb8b0bdb7fcece8feb1bfedbeeebdede9ede2)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181795156 2023.10.24 17:09:55)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1216151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1254          1698181802101 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698181802102 2023.10.24 17:10:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b386d3e606d672c3c3b2e616f3d6e3e6d3d393d32)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698181802110 2023.10.24 17:10:02)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b386a3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182441821 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182441822 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 222522267575723774703578722526242724232477)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182441828 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182441829 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 22242b2676747437747735787225262427252a2474)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182441834 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182441835 2023.10.24 17:20:41)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 22252b262175253426716478722426242624272520)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182441850 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182441851 2023.10.24 17:20:41)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 41464642451646571015071b114745474547444643)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182441862 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182441863 2023.10.24 17:20:41)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4147434349171d564742541b154714441747434748)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182441875 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182441876 2023.10.24 17:20:41)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5157535259070d465606440b055704540757535758)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182441898 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182441899 2023.10.24 17:20:41)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 70777971712777667271362a207674767476757772)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182441903 2023.10.24 17:20:41)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 70767571752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182441921 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182441922 2023.10.24 17:20:41)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8087878f85d78796d585c6dad08684868486858782)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182441925 2023.10.24 17:20:41)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8086858e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182441940 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182441941 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 8f898d81d0d9d398888c9ad5db89da8ad9898d8986)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1372          1698182441954 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182441955 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 9f999d90c0c9c38898908ac5cb99ca9ac9999d9996)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int temp 2 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 60 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182441962 2023.10.24 17:20:41)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code afa9aaf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182469784 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182469785 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 535207500504034605014409035457555655525506)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182469790 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182469791 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 63633e6336353576353674393364676566646b6535)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182469798 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182469799 2023.10.24 17:21:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 63623e636134647567302539336567656765666461)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182469824 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182469825 2023.10.24 17:21:09)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8283d18d85d58594d3d6c4d8d28486848684878580)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182469838 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182469839 2023.10.24 17:21:09)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 9292c49d99c4ce85949187c8c694c797c49490949b)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182469852 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182469853 2023.10.24 17:21:09)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a1a1f7f6a9f7fdb6a6f6b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182469870 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182469871 2023.10.24 17:21:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b1b0ece5b1e6b6a7b3b0f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182469876 2023.10.24 17:21:09)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b1b1e0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182469890 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182469891 2023.10.24 17:21:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c0c19394c597c7d695c5869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182469894 2023.10.24 17:21:09)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c0c09195c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182469905 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182469906 2023.10.24 17:21:09)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d0d08682d9868cc7d7d3c58a84d685d586d6d2d6d9)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 59 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182469927 2023.10.24 17:21:09)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code efefbebcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182505633 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182505634 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66603666353136733034713c366162606360676033)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182505639 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182505640 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66613f66363030733033713c3661626063616e6030)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182505645 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182505646 2023.10.24 17:21:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 66603f66613161706235203c366062606260636164)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182505655 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182505656 2023.10.24 17:21:45)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 76702176752171602722302c267072707270737174)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182505673 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182505674 2023.10.24 17:21:45)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 8681d48889d0da91808593dcd280d383d08084808f)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182505688 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182505689 2023.10.24 17:21:45)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9592c79a99c3c98292c280cfc193c090c39397939c)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182505705 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182505706 2023.10.24 17:21:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code a5a3fcf2a1f2a2b3a7a4e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182505710 2023.10.24 17:21:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b5b2e0e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182505724 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182505725 2023.10.24 17:21:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c4c29390c593c3d291c1829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182505728 2023.10.24 17:21:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c4c39191c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182505739 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182505740 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d4d38686d98288c3d3d7c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1254          1698182505753 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182505754 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code d4d38686d98288c3d3d4c18e80d281d182d2d6d2dd)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182505757 2023.10.24 17:21:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e3e4b6b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182558357 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182558358 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55075c56050205400307420f055251535053545300)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182558363 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182558364 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55065556060303400300420f0552515350525d5303)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182558369 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182558370 2023.10.24 17:22:38)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 55075556510252435106130f055351535153505257)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182558395 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182558396 2023.10.24 17:22:38)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 84d68a8b85d38392d5d0c2ded48280828082818386)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182558411 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182558412 2023.10.24 17:22:38)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 94c79f9b99c2c883929781cec092c191c29296929d)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182558425 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182558426 2023.10.24 17:22:38)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 94c79f9b99c2c88393c381cec092c191c29296929d)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182558443 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182558444 2023.10.24 17:22:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e1b3e7b1e4b4a5b1b2f5e9e3b5b7b5b7b5b6b4b1)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182558448 2023.10.24 17:22:38)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code b3e0bfe7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182558462 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182558463 2023.10.24 17:22:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c391cd97c594c4d596c6859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182558466 2023.10.24 17:22:38)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c390cf96c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182558478 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182558479 2023.10.24 17:22:38)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d281d980d9848ec5d5d1c78886d487d784d4d0d4db)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182558498 2023.10.24 17:22:38)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code e2b1eeb1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182587579 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182587580 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 787a2879252f286d2e2a6f22287f7c7e7d7e797e2d)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182587585 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182587586 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 787b2179262e2e6d2e2d6f22287f7c7e7d7f707e2e)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182587591 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182587592 2023.10.24 17:23:07)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 888ad18681df8f9e8cdbced2d88e8c8e8c8e8d8f8a)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182587604 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182587605 2023.10.24 17:23:07)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9795c09995c09081c6c3d1cdc79193919391929095)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1529          1698182587622 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 29))
	(_version ve8)
	(_time 1698182587623 2023.10.24 17:23:07)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a7a4f5f0a9f1fbb0a1a4b2fdf3a1f2a2f1a1a5a1ae)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 43(_for 2 )
		(_inst FA 0 44(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(Carry(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 43(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 1 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 43(_scalar (_to i 0 i 15))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1698182587648 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182587649 2023.10.24 17:23:07)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c6c59493c9909ad1c191d39c92c093c390c0c4c0cf)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182587728 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182587729 2023.10.24 17:23:07)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 14164e13114313021615524e441210121012111316)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182587736 2023.10.24 17:23:07)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 14174213154243031015064e4012411217121c1142)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182587766 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182587767 2023.10.24 17:23:07)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 333167373564342566367569633537353735363431)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182587774 2023.10.24 17:23:07)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 4340154145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182587799 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182587800 2023.10.24 17:23:07)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 5350025059050f445450460907550656055551555a)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182587836 2023.10.24 17:23:07)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8281d48c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182674643 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182674644 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8e81da808ed9de9bd8dc99d4de898a888b888f88db)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182674649 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182674650 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9e90c3919dc8c88bc8cb89c4ce999a989b999698c8)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182674655 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182674656 2023.10.24 17:24:34)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 9e91c391cac999889acdd8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182674666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182674667 2023.10.24 17:24:34)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code aea1fdf8fef9a9b8fffae8f4fea8aaa8aaa8aba9ac)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182674683 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182674684 2023.10.24 17:24:34)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code bdb3ebe9e0ebe1aabbe8a8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1698182674681)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182674761 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182674762 2023.10.24 17:24:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b04550d585c0c1d090a4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182674768 2023.10.24 17:24:34)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 0b05590d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182674790 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182674791 2023.10.24 17:24:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b247b2e7c7c2c3d7e2e6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182674797 2023.10.24 17:24:34)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b25792f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182674822 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182674823 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4a441f48121c165d4d495f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182674846 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182674847 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a540f59020c064d5d5a4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182674852 2023.10.24 17:24:34)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 69673b69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182689076 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182689077 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code f4a6f3a4a5a3a4e1a2a6e3aea4f3f0f2f1f2f5f2a1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182689083 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182689084 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04570b02565252115251135e5403000201030c0252)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182689089 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182689090 2023.10.24 17:24:49)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 04560b02015303120057425e540200020002010306)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182689106 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182689107 2023.10.24 17:24:49)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 134112151544140542475549431517151715161411)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182689120 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182689121 2023.10.24 17:24:49)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 2370272729757f342576367977257626752521252a)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182689147 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182689148 2023.10.24 17:24:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 42104d404115455440430418124446444644474540)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182689154 2023.10.24 17:24:49)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 4211414045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182689168 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182689169 2023.10.24 17:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 520053505505554407571408025456545654575550)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182689176 2023.10.24 17:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 61326261653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182689200 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182689201 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7122757079272d667672642b257724742777737778)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182689222 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182689223 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 81d2858f89d7dd96868194dbd587d484d787838788)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182689229 2023.10.24 17:24:49)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 90c3939f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182709964 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182709965 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8b86818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182709970 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182709971 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8a8f818fd9d99ad9da98d5df888b898a888789d9)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182709976 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182709977 2023.10.24 17:25:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8f8b8f81d8d888998bdcc9d5df898b898b898a888d)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182709988 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182709989 2023.10.24 17:25:09)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9e9a9090cec99988cfcad8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182710007 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182710008 2023.10.24 17:25:10)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code bdb8b6e9e0ebe1aabbe8a8e7e9bbe8b8ebbbbfbbb4)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000056 55 1095          1698182710036 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182710037 2023.10.24 17:25:10)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ddd9dd8f888adacbdfdc9b878ddbd9dbd9dbd8dadf)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182710044 2023.10.24 17:25:10)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code ddd8d18f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182710058 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182710059 2023.10.24 17:25:10)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ece8e2bebabbebfab9e9aab6bceae8eae8eae9ebee)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182710062 2023.10.24 17:25:10)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ece9e0bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182710075 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182710076 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code fcf9f7aca6aaa0ebfbffe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182710095 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182710096 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 0c09060a565a501b0b0c1956580a59095a0a0e0a05)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182710099 2023.10.24 17:25:10)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b1e161c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698182715709 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182715710 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05005203555255105357125f550201030003040350)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182715715 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182715716 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05015b03565353105350125f5502010300020d0353)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182715721 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182715722 2023.10.24 17:25:15)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 05005b03015202130156435f550301030103000207)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182715739 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182715740 2023.10.24 17:25:15)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 24217421257323327570627e742220222022212326)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182715755 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182715756 2023.10.24 17:25:15)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 3337663639656f243566266967356636653531353a)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698182715769 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182715770 2023.10.24 17:25:15)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 3337663639656f243464266967356636653531353a)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182715792 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182715793 2023.10.24 17:25:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 53560d505104544551521509035557555755565451)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182715796 2023.10.24 17:25:15)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5357015055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182715809 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182715810 2023.10.24 17:25:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 626732636535657437672438326466646664676560)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182715813 2023.10.24 17:25:15)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 6266306265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182715826 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182715827 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 7276277379242e657571672826742777247470747b)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1234          1698182715841 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182715842 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8286d78c89d4de95858297d8d684d787d48480848b)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182715845 2023.10.24 17:25:15)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 8286d08c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2145          1698182732100 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182732101 2023.10.24 17:25:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0b0b5e0d505d571c0d5e1e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 605           1698182805183 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698182805184 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818ed38fd5d6d194d7d396dbd186858784878087d4)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698182805189 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698182805190 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818fda8fd6d7d794d7d496dbd186858784868987d7)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698182805195 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698182805196 2023.10.24 17:26:45)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 818eda8f81d6869785d2c7dbd18785878587848683)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698182805208 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698182805209 2023.10.24 17:26:45)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code a1aef4f7a5f6a6b7f0f5e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2145          1698182805223 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698182805224 2023.10.24 17:26:45)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code a1aff1f6a9f7fdb6a7f4b4fbf5a7f4a4f7a7a3a7a8)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 49(_for 3 )
		(_inst FA 0 50(_comp Full_Adder)
			(_port
				((A)(A_std(_object 0)))
				((B)(B_std(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 49(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std 1 0 39(_arch(_uni))))
		(_sig(_int B_std 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 49(_scalar (_to i 0 i 15))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_alias((A_std)(A)))(_trgt(3))(_sens(0)))))
			(line__47(_arch 1 0 47(_assignment(_alias((B_std)(B)))(_trgt(4))(_sens(1)))))
			(line__59(_arch 2 0 59(_assignment(_trgt(6(0))))))
			(line__62(_arch 3 0 62(_assignment(_alias((Sum)(Sum_std)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698182805240 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698182805241 2023.10.24 17:26:45)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code c0ce9095c9969cd7c797d59a94c695c596c6c2c6c9)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698182805300 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698182805301 2023.10.24 17:26:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fef1a5aeaaa9f9e8fcffb8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698182805307 2023.10.24 17:26:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code fef0a9aeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698182805332 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698182805333 2023.10.24 17:26:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e114c184e4919084b1b58444e181a181a181b191c)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698182805340 2023.10.24 17:26:45)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1e104e194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698182805368 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698182805369 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 3d336a38606b612a3a3e2867693b68386b3b3f3b34)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1316          1698182805393 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1698182805394 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 4c421b4e161a105b4b4c5916184a19491a4a4e4a45)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 14(_ent (_in))))
				(_port(_int B 0 0 15(_ent (_in))))
				(_port(_int Sum 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 20(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 20(_arch(_uni))))
		(_sig(_int B 1 0 21(_arch(_uni))))
		(_sig(_int Sum 1 0 23(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686275 33686275 33686275 33686275)
		(50528770 50528770 50528770 50528770)
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 57 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698182805403 2023.10.24 17:26:45)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5c520c5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 605           1698183388386 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698183388387 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4aaa7f3f5f3f4b1f2f6b3fef4a3a0a2a1a2a5a2f1)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1698183388392 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698183388393 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4abaef3f6f2f2b1f2f1b3fef4a3a0a2a1a3aca2f2)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1698183388398 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698183388399 2023.10.24 17:36:28)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code a4aaaef3a1f3a3b2a0f7e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1698183388421 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698183388422 2023.10.24 17:36:28)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4cac090c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2208          1698183388439 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698183388440 2023.10.24 17:36:28)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code d3dcd281d9858fc4d584c68987d586d685d5d1d5da)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 1779          1698183388467 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698183388468 2023.10.24 17:36:28)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code f3fcf2a3f9a5afe4f4a4e6a9a7f5a6f6a5f5f1f5fa)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1698183388491 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698183388492 2023.10.24 17:36:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 121c19151145150410135448421416141614171510)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698183388495 2023.10.24 17:36:28)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 121d151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1149          1698183388509 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698183388510 2023.10.24 17:36:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 212f2424257626377424677b712725272527242623)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698183388513 2023.10.24 17:36:28)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 212e2625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1698183388533 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698183388534 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 313e313439676d263632246b653764346737333738)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1233          1698183388547 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698183388548 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 414e414349171d564712541b154714441747434748)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698183388555 2023.10.24 17:36:28)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 505f5753550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000051 55 605           1698183392015 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1698183392016 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cdc2cc98cc9a9dd89b9fda979dcac9cbc8cbcccb98)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1698183392021 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1698183392022 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cdc3c598cf9b9bd89b98da979dcac9cbc8cac5cb9b)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1698183392027 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1698183392028 2023.10.24 17:36:32)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code ddd2d58f888adacbd98e9b878ddbd9dbd9dbd8dadf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1698183392040 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1698183392041 2023.10.24 17:36:32)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code ede2ebbfbcbaeafbbcb9abb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2208          1698183392060 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1698183392061 2023.10.24 17:36:32)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code fcf2ffaca6aaa0ebfaabe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1698182674680)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 1779          1698183392073 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1698183392074 2023.10.24 17:36:32)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 0c020e0a565a501b0b5b1956580a59095a0a0e0a05)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
V 000056 55 1095          1698183392098 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1698183392099 2023.10.24 17:36:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b24222f787c2c3d292a6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1698183392102 2023.10.24 17:36:32)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2b252e2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
V 000056 55 1149          1698183392117 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1698183392118 2023.10.24 17:36:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b343c3f6c6c3c2d6e3e7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1698183392121 2023.10.24 17:36:32)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 3b353e3e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1474          1698183392133 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1698183392134 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 4a444848121c165d4d495f101e4c1f4f1c4c484c43)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
V 000056 55 1233          1698183392151 TB_ARCHITECTURE
(_unit VHDL(sixteen_bit_adder_tb 0 7(tb_architecture 0 8))
	(_version ve8)
	(_time 1698183392152 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a545859020c064d5c094f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1698181322666)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 0 0 12(_ent (_in))))
				(_port(_int B 0 0 13(_ent (_in))))
				(_port(_int Sum 0 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int A 1 0 18(_arch(_uni))))
		(_sig(_int B 1 0 19(_arch(_uni))))
		(_sig(_int Sum 1 0 22(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 34(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(50529027 50529027 50529027 33751811)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000050 55 438 0 testbench_for_sixteen_bit_adder
(_configuration VHDL (testbench_for_sixteen_bit_adder 0 47 (sixteen_bit_adder_tb))
	(_version ve8)
	(_time 1698183392159 2023.10.24 17:36:32)
	(_source(\../src/TestBench/sixteen_bit_adder_TB.vhd\))
	(_parameters tan)
	(_code 5a545f590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . sixteen_bit_adder structural
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
