$date
	Wed May 13 12:41:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb_groundtruth $end
$var wire 8 ! REGOUT1 [7:0] $end
$var wire 8 " REGOUT2 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#1
b0 "
b0 !
b100 %
b0 $
1&
#5
0#
#9
0&
#10
1#
#15
0#
#20
b1011111 !
1#
1(
b1011111 '
b10 )
b10 $
#25
0#
#30
1#
0(
#35
0#
#40
1#
b1 $
b11100 !
1(
b11100 '
b1 )
#45
0#
#50
1#
0(
#55
0#
#60
b110 "
1#
1(
b110 '
b100 )
#65
0#
#70
b1111 "
1#
b1111 '
#75
0#
#80
1#
0(
#85
0#
#86
1(
b110010 '
b1 )
#90
b110010 !
1#
#91
0(
#95
0#
#100
1#
#101
