<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › include › asm › mem_init.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mem_init.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/blackfin/include/asm/mem_init.h - reprogram clocks / memory</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#if defined(EBIU_SDGCTL)</span>
<span class="cp">#if defined(CONFIG_MEM_MT48LC16M16A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC64M4A2FB_7E) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC16M8A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC32M8A2_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC8M32B2B5_7) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC32M16A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC32M8A2_75)</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 119402985)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_7</span>
<span class="cp">#define SDRAM_tRAS_num  7</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 104477612) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 119402985)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_6</span>
<span class="cp">#define SDRAM_tRAS_num  6</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 89552239) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 104477612)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_5</span>
<span class="cp">#define SDRAM_tRAS_num  5</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 74626866) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 89552239)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_4</span>
<span class="cp">#define SDRAM_tRAS_num  4</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 66666667) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 74626866)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_3</span>
<span class="cp">#define SDRAM_tRAS_num  3</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 59701493) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 66666667)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_4</span>
<span class="cp">#define SDRAM_tRAS_num  4</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 44776119) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 59701493)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_3</span>
<span class="cp">#define SDRAM_tRAS_num  3</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 29850746) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 44776119)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_2</span>
<span class="cp">#define SDRAM_tRAS_num  2</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &lt;= 29850746)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_1</span>
<span class="cp">#define SDRAM_tRAS_num  1</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * The BF526-EZ-Board changed SDRAM chips between revisions,</span>
<span class="cm"> * so we use below timings to accommodate both.</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_MEM_MT48H32M16LFCJ_75)</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 119402985)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_8</span>
<span class="cp">#define SDRAM_tRAS_num  8</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 104477612) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 119402985)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_7</span>
<span class="cp">#define SDRAM_tRAS_num  7</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 89552239) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 104477612)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_6</span>
<span class="cp">#define SDRAM_tRAS_num  6</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 74626866) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 89552239)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_5</span>
<span class="cp">#define SDRAM_tRAS_num  5</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 66666667) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 74626866)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_4</span>
<span class="cp">#define SDRAM_tRAS_num  4</span>
<span class="cp">#define SDRAM_tRCD      TRCD_2</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 59701493) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 66666667)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_4</span>
<span class="cp">#define SDRAM_tRAS_num  4</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 44776119) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 59701493)</span>
<span class="cp">#define SDRAM_tRP       TRP_2</span>
<span class="cp">#define SDRAM_tRP_num   2</span>
<span class="cp">#define SDRAM_tRAS      TRAS_3</span>
<span class="cp">#define SDRAM_tRAS_num  3</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &gt; 29850746) &amp;&amp; (CONFIG_SCLK_HZ &lt;= 44776119)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_3</span>
<span class="cp">#define SDRAM_tRAS_num  3</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#if (CONFIG_SCLK_HZ &lt;= 29850746)</span>
<span class="cp">#define SDRAM_tRP       TRP_1</span>
<span class="cp">#define SDRAM_tRP_num   1</span>
<span class="cp">#define SDRAM_tRAS      TRAS_2</span>
<span class="cp">#define SDRAM_tRAS_num  2</span>
<span class="cp">#define SDRAM_tRCD      TRCD_1</span>
<span class="cp">#define SDRAM_tWR       TWR_2</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_MEM_MT48LC16M8A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC8M32B2B5_7)</span>
  <span class="cm">/*SDRAM INFORMATION: */</span>
<span class="cp">#define SDRAM_Tref  64		</span><span class="cm">/* Refresh period in milliseconds   */</span><span class="cp"></span>
<span class="cp">#define SDRAM_NRA   4096	</span><span class="cm">/* Number of row addresses in SDRAM */</span><span class="cp"></span>
<span class="cp">#define SDRAM_CL    CL_3</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_MEM_MT48LC32M8A2_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC64M4A2FB_7E) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC32M16A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC16M16A2TG_75) || \</span>
<span class="cp">    defined(CONFIG_MEM_MT48LC32M8A2_75)</span>
  <span class="cm">/*SDRAM INFORMATION: */</span>
<span class="cp">#define SDRAM_Tref  64		</span><span class="cm">/* Refresh period in milliseconds   */</span><span class="cp"></span>
<span class="cp">#define SDRAM_NRA   8192	</span><span class="cm">/* Number of row addresses in SDRAM */</span><span class="cp"></span>
<span class="cp">#define SDRAM_CL    CL_3</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_MEM_MT48H32M16LFCJ_75)</span>
  <span class="cm">/*SDRAM INFORMATION: */</span>
<span class="cp">#define SDRAM_Tref  64		</span><span class="cm">/* Refresh period in milliseconds   */</span><span class="cp"></span>
<span class="cp">#define SDRAM_NRA   8192	</span><span class="cm">/* Number of row addresses in SDRAM */</span><span class="cp"></span>
<span class="cp">#define SDRAM_CL    CL_2</span>
<span class="cp">#endif</span>


<span class="cp">#ifdef CONFIG_BFIN_KERNEL_CLOCK_MEMINIT_CALC</span>
<span class="cm">/* Equation from section 17 (p17-46) of BF533 HRM */</span>
<span class="cp">#define mem_SDRRC       (((CONFIG_SCLK_HZ / 1000) * SDRAM_Tref) / SDRAM_NRA) - (SDRAM_tRAS_num + SDRAM_tRP_num)</span>

<span class="cm">/* Enable SCLK Out */</span>
<span class="cp">#define mem_SDGCTL        (SCTLE | SDRAM_CL | SDRAM_tRAS | SDRAM_tRP | SDRAM_tRCD | SDRAM_tWR | PSS)</span>
<span class="cp">#else</span>
<span class="cp">#define mem_SDRRC 	CONFIG_MEM_SDRRC</span>
<span class="cp">#define mem_SDGCTL	CONFIG_MEM_SDGCTL</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>


<span class="cp">#if defined(EBIU_DDRCTL0)</span>
<span class="cp">#define MIN_DDR_SCLK(x)	(x*(CONFIG_SCLK_HZ/1000/1000)/1000 + 1)</span>
<span class="cp">#define MAX_DDR_SCLK(x)	(x*(CONFIG_SCLK_HZ/1000/1000)/1000)</span>
<span class="cp">#define DDR_CLK_HZ(x)	(1000*1000*1000/x)</span>

<span class="cp">#if defined(CONFIG_MEM_MT46V32M16_6T)</span>
<span class="cp">#define DDR_SIZE	DEVSZ_512</span>
<span class="cp">#define DDR_WIDTH	DEVWD_16</span>
<span class="cp">#define DDR_MAX_tCK	13</span>

<span class="cp">#define DDR_tRC		DDR_TRC(MIN_DDR_SCLK(60))</span>
<span class="cp">#define DDR_tRAS	DDR_TRAS(MIN_DDR_SCLK(42))</span>
<span class="cp">#define DDR_tRP		DDR_TRP(MIN_DDR_SCLK(15))</span>
<span class="cp">#define DDR_tRFC	DDR_TRFC(MIN_DDR_SCLK(72))</span>
<span class="cp">#define DDR_tREFI	DDR_TREFI(MAX_DDR_SCLK(7800))</span>

<span class="cp">#define DDR_tRCD	DDR_TRCD(MIN_DDR_SCLK(15))</span>
<span class="cp">#define DDR_tWTR	DDR_TWTR(1)</span>
<span class="cp">#define DDR_tMRD	DDR_TMRD(MIN_DDR_SCLK(12))</span>
<span class="cp">#define DDR_tWR		DDR_TWR(MIN_DDR_SCLK(15))</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_MEM_MT46V32M16_5B)</span>
<span class="cp">#define DDR_SIZE	DEVSZ_512</span>
<span class="cp">#define DDR_WIDTH	DEVWD_16</span>
<span class="cp">#define DDR_MAX_tCK	13</span>

<span class="cp">#define DDR_tRC		DDR_TRC(MIN_DDR_SCLK(55))</span>
<span class="cp">#define DDR_tRAS	DDR_TRAS(MIN_DDR_SCLK(40))</span>
<span class="cp">#define DDR_tRP		DDR_TRP(MIN_DDR_SCLK(15))</span>
<span class="cp">#define DDR_tRFC	DDR_TRFC(MIN_DDR_SCLK(70))</span>
<span class="cp">#define DDR_tREFI	DDR_TREFI(MAX_DDR_SCLK(7800))</span>

<span class="cp">#define DDR_tRCD	DDR_TRCD(MIN_DDR_SCLK(15))</span>
<span class="cp">#define DDR_tWTR	DDR_TWTR(2)</span>
<span class="cp">#define DDR_tMRD	DDR_TMRD(MIN_DDR_SCLK(10))</span>
<span class="cp">#define DDR_tWR		DDR_TWR(MIN_DDR_SCLK(15))</span>
<span class="cp">#endif</span>

<span class="cp">#if (CONFIG_SCLK_HZ &lt; DDR_CLK_HZ(DDR_MAX_tCK))</span>
<span class="cp"># error &quot;CONFIG_SCLK_HZ is too small (&lt;DDR_CLK_HZ(DDR_MAX_tCK) Hz).&quot;</span>
<span class="cp">#elif(CONFIG_SCLK_HZ &lt;= 133333333)</span>
<span class="cp"># define	DDR_CL		CL_2</span>
<span class="cp">#else</span>
<span class="cp"># error &quot;CONFIG_SCLK_HZ is too large (&gt;133333333 Hz).&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_BFIN_KERNEL_CLOCK_MEMINIT_CALC</span>
<span class="cp">#define mem_DDRCTL0	(DDR_tRP | DDR_tRAS | DDR_tRC | DDR_tRFC | DDR_tREFI)</span>
<span class="cp">#define mem_DDRCTL1	(DDR_DATWIDTH | EXTBANK_1 | DDR_SIZE | DDR_WIDTH | DDR_tWTR \</span>
<span class="cp">			| DDR_tMRD | DDR_tWR | DDR_tRCD)</span>
<span class="cp">#define mem_DDRCTL2	DDR_CL</span>
<span class="cp">#else</span>
<span class="cp">#define mem_DDRCTL0	CONFIG_MEM_DDRCTL0</span>
<span class="cp">#define mem_DDRCTL1	CONFIG_MEM_DDRCTL1</span>
<span class="cp">#define mem_DDRCTL2	CONFIG_MEM_DDRCTL2</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#if defined CONFIG_CLKIN_HALF</span>
<span class="cp">#define CLKIN_HALF       1</span>
<span class="cp">#else</span>
<span class="cp">#define CLKIN_HALF       0</span>
<span class="cp">#endif</span>

<span class="cp">#if defined CONFIG_PLL_BYPASS</span>
<span class="cp">#define PLL_BYPASS      1</span>
<span class="cp">#else</span>
<span class="cp">#define PLL_BYPASS       0</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
