{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701571365375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701571365376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 21:42:44 2023 " "Processing started: Sat Dec 02 21:42:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701571365376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701571365376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701571365376 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701571366147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_rami.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_rami.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_rami-a " "Found design unit 1: clk_div_rami-a" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367945 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_rami " "Found entity 1: clk_div_rami" {  } { { "clk_div_rami.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-bdf_type " "Found design unit 1: receiver-bdf_type" {  } { { "receiver.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367950 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShiftRegister-Structural " "Found design unit 1: eightBitRightShiftRegister-Structural" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRightShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367955 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShiftRegister " "Found entity 1: eightBitRightShiftRegister" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRightShiftRegister.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_register_reset_increment.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_register_reset_increment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_register_reset_increment-Structural " "Found design unit 1: three_bit_register_reset_increment-Structural" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_register_reset_increment.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367959 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_register_reset_increment " "Found entity 1: three_bit_register_reset_increment" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_register_reset_increment.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_counter_logic-Structural " "Found design unit 1: three_bit_counter_logic-Structural" {  } { { "three_bit_counter_logic.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367963 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_counter_logic " "Found entity 1: three_bit_counter_logic" {  } { { "three_bit_counter_logic.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_fsm_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file receiver_fsm_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver_FSM_controller-Structual " "Found design unit 1: Receiver_FSM_controller-Structual" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Receiver_FSM_controller.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver_FSM_controller " "Found entity 1: Receiver_FSM_controller" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Receiver_FSM_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-arch " "Found design unit 1: mux_4to1-arch" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367971 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3VHDL-structural " "Found design unit 1: lab3VHDL-structural" {  } { { "lab3VHDL.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367975 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3VHDL " "Found entity 1: lab3VHDL" {  } { { "lab3VHDL.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367978 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 0 0 " "Found 0 design units, including 0 entities, in source file project.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367984 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367988 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4-rtl " "Found design unit 1: mux2x1_4-rtl" {  } { { "mux2x1_4.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367991 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4 " "Found entity 1: mux2x1_4" {  } { { "mux2x1_4.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Controller-rtl " "Found design unit 1: FSM_Controller-rtl" {  } { { "FSM_Controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/FSM_Controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367995 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "FSM_Controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/FSM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571367995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571367995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "fourBitComparator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourBitComparator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register_reset_increment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_register_reset_increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_register_reset_increment-Structural " "Found design unit 1: four_bit_register_reset_increment-Structural" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/four_bit_register_reset_increment.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368008 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register_reset_increment " "Found entity 1: four_bit_register_reset_increment" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/four_bit_register_reset_increment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitaddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitaddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdderSub-rtl " "Found design unit 1: fiveBitAdderSub-rtl" {  } { { "fiveBitAdderSub.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdderSub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368014 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdderSub " "Found entity 1: fiveBitAdderSub" {  } { { "fiveBitAdderSub.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdderSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdder-rtl " "Found design unit 1: fiveBitAdder-rtl" {  } { { "fiveBitAdder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368020 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdder " "Found entity 1: fiveBitAdder" {  } { { "fiveBitAdder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368027 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368031 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/debouncer_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368035 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-structural " "Found design unit 1: counter-structural" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368040 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tasinda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tasinda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tasinda " "Found entity 1: Tasinda" {  } { { "Tasinda.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Tasinda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/endFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368055 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx_controller-Structural " "Found design unit 1: Tx_controller-Structural" {  } { { "Tx_controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Tx_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx_controller " "Found entity 1: Tx_controller" {  } { { "Tx_controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Tx_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitbcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitBCDDecoder-structural " "Found design unit 1: fourBitBCDDecoder-structural" {  } { { "fourBitBCDDecoder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitBCDDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368063 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitBCDDecoder " "Found entity 1: fourBitBCDDecoder" {  } { { "fourBitBCDDecoder.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitBCDDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_right_shift_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_right_shift_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_right_shift_register-Structural " "Found design unit 1: eight_bit_right_shift_register-Structural" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_RIGHT_shift_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368067 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_right_shift_register " "Found entity 1: eight_bit_right_shift_register" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_RIGHT_shift_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_register_load.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_register_load.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bit_register_load.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_register_load.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368073 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bit_register_load.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_register_load.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_counter_logic-Structural " "Found design unit 1: four_bit_counter_logic-Structural" {  } { { "4bit_counter_logic.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/4bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368076 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter_logic " "Found entity 1: four_bit_counter_logic" {  } { { "4bit_counter_logic.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/4bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Structural " "Found design unit 1: two_to_one_mux-Structural" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/two_to_one_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368083 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/two_to_one_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_counter " "Found entity 1: testing_counter" {  } { { "testing_counter.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/testing_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_bus " "Found entity 1: testing_bus" {  } { { "testing_bus.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/testing_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file txdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TxDesign " "Found entity 1: TxDesign" {  } { { "TxDesign.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/TxDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_FSM-structural " "Found design unit 1: UART_FSM-structural" {  } { { "UART_FSM.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368099 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectdraft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectdraft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectDraft " "Found entity 1: projectDraft" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to8-Structural " "Found design unit 1: mux_32to8-Structural" {  } { { "mux_32to8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_32to8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to8 " "Found entity 1: mux_32to8" {  } { { "mux_32to8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_32to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8bit_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8bit_8to1-Structural " "Found design unit 1: mux_8bit_8to1-Structural" {  } { { "mux_8bit_8to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_8bit_8to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368110 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_8to1 " "Found entity 1: mux_8bit_8to1" {  } { { "mux_8bit_8to1.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_8bit_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-rtl " "Found design unit 1: mux2x1_8-rtl" {  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368113 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregistersingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregistersingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegisterSingle-rtl " "Found design unit 1: eightBitRegisterSingle-rtl" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368116 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegisterSingle " "Found entity 1: eightBitRegisterSingle" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bushandleruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bushandleruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusHandlerUART-Structural " "Found design unit 1: BusHandlerUART-Structural" {  } { { "BusHandlerUART.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/BusHandlerUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368120 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusHandlerUART " "Found entity 1: BusHandlerUART" {  } { { "BusHandlerUART.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/BusHandlerUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-baudgen " "Found design unit 1: clk_divider-baudgen" {  } { { "clk_divider.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368124 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file baud_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 baud_test " "Found entity 1: baud_test" {  } { { "baud_test.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_clk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_clk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_clk " "Found entity 1: testing_clk" {  } { { "testing_clk.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/testing_clk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-baudgen " "Found design unit 1: baud_gen-baudgen" {  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368134 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/trigger_maker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/trigger_maker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_maker-behavioral " "Found design unit 1: trigger_maker-behavioral" {  } { { "output_files/trigger_maker.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/trigger_maker.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368138 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_maker " "Found entity 1: trigger_maker" {  } { { "output_files/trigger_maker.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/trigger_maker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/signalgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/signalgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignalGenerator-Behavioral " "Found design unit 1: SignalGenerator-Behavioral" {  } { { "output_files/SignalGenerator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/SignalGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368141 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignalGenerator " "Found entity 1: SignalGenerator" {  } { { "output_files/SignalGenerator.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/output_files/SignalGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701571368141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectDraft " "Elaborating entity \"projectDraft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701571368255 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "startTX " "Pin \"startTX\" is missing source" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1701571368276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx.bdf 1 1 " "Using design file tx.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "tx.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701571368329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701571368329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:inst " "Elaborating entity \"Tx\" for hierarchy \"Tx:inst\"" {  } { { "projectDraft.bdf" "inst" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 536 1744 1944 696 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endFF_2 Tx:inst\|endFF_2:inst13 " "Elaborating entity \"endFF_2\" for hierarchy \"Tx:inst\|endFF_2:inst13\"" {  } { { "tx.bdf" "inst13" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { { 432 1360 1536 544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_controller Tx:inst\|Tx_controller:inst " "Elaborating entity \"Tx_controller\" for hierarchy \"Tx:inst\|Tx_controller:inst\"" {  } { { "tx.bdf" "inst" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { { 664 592 792 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 Tx:inst\|Tx_controller:inst\|enARdFF_2:dff0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"Tx:inst\|Tx_controller:inst\|enARdFF_2:dff0\"" {  } { { "Tx_controller.vhd" "dff0" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Tx_controller.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register_reset_increment Tx:inst\|four_bit_register_reset_increment:inst1 " "Elaborating entity \"four_bit_register_reset_increment\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\"" {  } { { "tx.bdf" "inst1" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { { 912 1016 1208 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux Tx:inst\|four_bit_register_reset_increment:inst1\|two_to_one_mux:mux0 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\|two_to_one_mux:mux0\"" {  } { { "four_bit_register_reset_increment.vhd" "mux0" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/four_bit_register_reset_increment.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter_logic Tx:inst\|four_bit_register_reset_increment:inst1\|four_bit_counter_logic:logic " "Elaborating entity \"four_bit_counter_logic\" for hierarchy \"Tx:inst\|four_bit_register_reset_increment:inst1\|four_bit_counter_logic:logic\"" {  } { { "four_bit_register_reset_increment.vhd" "logic" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/four_bit_register_reset_increment.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_right_shift_register Tx:inst\|eight_bit_right_shift_register:inst5 " "Elaborating entity \"eight_bit_right_shift_register\" for hierarchy \"Tx:inst\|eight_bit_right_shift_register:inst5\"" {  } { { "tx.bdf" "inst5" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { { 408 864 1080 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister Tx:inst\|eightBitRegister:inst4 " "Elaborating entity \"eightBitRegister\" for hierarchy \"Tx:inst\|eightBitRegister:inst4\"" {  } { { "tx.bdf" "inst4" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf" { { 240 864 1072 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue 8bit_register_load.vhdl(15) " "Verilog HDL or VHDL warning at 8bit_register_load.vhdl(15): object \"int_notValue\" assigned a value but never read" {  } { { "8bit_register_load.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_register_load.vhdl" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368610 "|projectDraft|Tx:inst|eightBitRegister:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_FSM UART_FSM:inst5 " "Elaborating entity \"UART_FSM\" for hierarchy \"UART_FSM:inst5\"" {  } { { "projectDraft.bdf" "inst5" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 240 616 880 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "char6 UART_FSM.vhd(28) " "Verilog HDL or VHDL warning at UART_FSM.vhd(28): object \"char6\" assigned a value but never read" {  } { { "UART_FSM.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368678 "|projectDraft|UART_FSM:inst5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "AddressBus\[0\] UART_FSM.vhd(14) " "Using initial value X (don't care) for net \"AddressBus\[0\]\" at UART_FSM.vhd(14)" {  } { { "UART_FSM.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701571368686 "|projectDraft|UART_FSM:inst5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SelTxRx\[0\] UART_FSM.vhd(14) " "Using initial value X (don't care) for net \"SelTxRx\[0\]\" at UART_FSM.vhd(14)" {  } { { "UART_FSM.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1701571368686 "|projectDraft|UART_FSM:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to8 UART_FSM:inst5\|mux_32to8:muxMainD " "Elaborating entity \"mux_32to8\" for hierarchy \"UART_FSM:inst5\|mux_32to8:muxMainD\"" {  } { { "UART_FSM.vhd" "muxMainD" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 UART_FSM:inst5\|mux_32to8:muxMainD\|mux_4to1:\\gen:0:uut " "Elaborating entity \"mux_4to1\" for hierarchy \"UART_FSM:inst5\|mux_32to8:muxMainD\|mux_4to1:\\gen:0:uut\"" {  } { { "mux_32to8.vhd" "\\gen:0:uut" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_32to8.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter UART_FSM:inst5\|counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"UART_FSM:inst5\|counter:counter1\"" {  } { { "UART_FSM.vhd" "counter1" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notA counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notA\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368815 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notB counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notB\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368815 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notC counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notC\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368815 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notD counter.vhd(14) " "Verilog HDL or VHDL warning at counter.vhd(14): object \"int_notD\" assigned a value but never read" {  } { { "counter.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571368815 "|projectDraft|UART_FSM:inst5|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit_8to1 UART_FSM:inst5\|mux_8bit_8to1:muxCounter " "Elaborating entity \"mux_8bit_8to1\" for hierarchy \"UART_FSM:inst5\|mux_8bit_8to1:muxCounter\"" {  } { { "UART_FSM.vhd" "muxCounter" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_8 UART_FSM:inst5\|mux_8bit_8to1:muxCounter\|mux2x1_8:mux3 " "Elaborating entity \"mux2x1_8\" for hierarchy \"UART_FSM:inst5\|mux_8bit_8to1:muxCounter\|mux2x1_8:mux3\"" {  } { { "mux_8bit_8to1.vhd" "mux3" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_8bit_8to1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:inst6 " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:inst6\"" {  } { { "projectDraft.bdf" "inst6" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 864 936 1096 976 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusHandlerUART BusHandlerUART:inst8 " "Elaborating entity \"BusHandlerUART\" for hierarchy \"BusHandlerUART:inst8\"" {  } { { "projectDraft.bdf" "inst8" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 440 1016 1328 584 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571368950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:inst3 " "Elaborating entity \"receiver\" for hierarchy \"receiver:inst3\"" {  } { { "projectDraft.bdf" "inst3" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 328 1744 1960 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_register_reset_increment receiver:inst3\|three_bit_register_reset_increment:b2v_b " "Elaborating entity \"three_bit_register_reset_increment\" for hierarchy \"receiver:inst3\|three_bit_register_reset_increment:b2v_b\"" {  } { { "receiver.vhd" "b2v_b" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_counter_logic receiver:inst3\|three_bit_register_reset_increment:b2v_b\|three_bit_counter_logic:logic " "Elaborating entity \"three_bit_counter_logic\" for hierarchy \"receiver:inst3\|three_bit_register_reset_increment:b2v_b\|three_bit_counter_logic:logic\"" {  } { { "three_bit_register_reset_increment.vhdl" "logic" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_register_reset_increment.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver_FSM_controller receiver:inst3\|Receiver_FSM_controller:b2v_inst4 " "Elaborating entity \"Receiver_FSM_controller\" for hierarchy \"receiver:inst3\|Receiver_FSM_controller:b2v_inst4\"" {  } { { "receiver.vhd" "b2v_inst4" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anystate Receiver_FSM_controller.vhdl(31) " "Verilog HDL or VHDL warning at Receiver_FSM_controller.vhdl(31): object \"anystate\" assigned a value but never read" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Receiver_FSM_controller.vhdl" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369159 "|projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRightShiftRegister receiver:inst3\|eightBitRightShiftRegister:b2v_RSR " "Elaborating entity \"eightBitRightShiftRegister\" for hierarchy \"receiver:inst3\|eightBitRightShiftRegister:b2v_RSR\"" {  } { { "receiver.vhd" "b2v_RSR" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegisterSingle eightBitRegisterSingle:inst7 " "Elaborating entity \"eightBitRegisterSingle\" for hierarchy \"eightBitRegisterSingle:inst7\"" {  } { { "projectDraft.bdf" "inst7" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 640 1160 1344 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue0 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue0\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369277 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue1 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue1\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369277 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue2 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue2\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369277 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue3 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue3\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369278 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue4 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue4\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369278 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue5 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue5\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369278 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue6 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue6\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369278 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue7 eightBitRegisterSingle.vhd(15) " "Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object \"int_notValue7\" assigned a value but never read" {  } { { "eightBitRegisterSingle.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369278 "|projectDraft|eightBitRegisterSingle:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3VHDL lab3VHDL:inst14 " "Elaborating entity \"lab3VHDL\" for hierarchy \"lab3VHDL:inst14\"" {  } { { "projectDraft.bdf" "inst14" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 48 344 568 224 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer lab3VHDL:inst14\|timer:b2v_inst " "Elaborating entity \"timer\" for hierarchy \"lab3VHDL:inst14\|timer:b2v_inst\"" {  } { { "lab3VHDL.vhd" "b2v_inst" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notA timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notA\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369356 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notB timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notB\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369356 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notC timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notC\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369356 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notD timer.vhd(15) " "Verilog HDL or VHDL warning at timer.vhd(15): object \"int_notD\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369357 "|projectDraft|lab3VHDL:inst14|timer:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg lab3VHDL:inst14\|dec_7seg:b2v_inst19 " "Elaborating entity \"dec_7seg\" for hierarchy \"lab3VHDL:inst14\|dec_7seg:b2v_inst19\"" {  } { { "lab3VHDL.vhd" "b2v_inst19" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 lab3VHDL:inst14\|debouncer_2:b2v_inst23 " "Elaborating entity \"debouncer_2\" for hierarchy \"lab3VHDL:inst14\|debouncer_2:b2v_inst23\"" {  } { { "lab3VHDL.vhd" "b2v_inst23" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(37) " "Verilog HDL or VHDL warning at debouncer_2.vhd(37): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/debouncer_2.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369438 "|projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Controller lab3VHDL:inst14\|FSM_Controller:b2v_inst3 " "Elaborating entity \"FSM_Controller\" for hierarchy \"lab3VHDL:inst14\|FSM_Controller:b2v_inst3\"" {  } { { "lab3VHDL.vhd" "b2v_inst3" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notq1 FSM_Controller.vhd(13) " "Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object \"notq1\" assigned a value but never read" {  } { { "FSM_Controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/FSM_Controller.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369479 "|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notq0 FSM_Controller.vhd(13) " "Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object \"notq0\" assigned a value but never read" {  } { { "FSM_Controller.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/FSM_Controller.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1701571369480 "|projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_4 lab3VHDL:inst14\|mux2x1_4:b2v_inst6 " "Elaborating entity \"mux2x1_4\" for hierarchy \"lab3VHDL:inst14\|mux2x1_4:b2v_inst6\"" {  } { { "lab3VHDL.vhd" "b2v_inst6" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitBCDDecoder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8 " "Elaborating entity \"fourBitBCDDecoder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\"" {  } { { "lab3VHDL.vhd" "b2v_inst8" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitAdderSub lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub " "Elaborating entity \"fiveBitAdderSub\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\"" {  } { { "fourBitBCDDecoder.vhd" "sub" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitBCDDecoder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitAdder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add " "Elaborating entity \"fiveBitAdder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\"" {  } { { "fiveBitAdderSub.vhd" "add" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdderSub.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\|oneBitAdder:add4 " "Elaborating entity \"oneBitAdder\" for hierarchy \"lab3VHDL:inst14\|fourBitBCDDecoder:b2v_inst8\|fiveBitAdderSub:sub\|fiveBitAdder:add\|oneBitAdder:add4\"" {  } { { "fiveBitAdder.vhd" "add4" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator lab3VHDL:inst14\|fourBitComparator:b2v_inst9 " "Elaborating entity \"fourBitComparator\" for hierarchy \"lab3VHDL:inst14\|fourBitComparator:b2v_inst9\"" {  } { { "lab3VHDL.vhd" "b2v_inst9" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator lab3VHDL:inst14\|fourBitComparator:b2v_inst9\|oneBitComparator:comp3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"lab3VHDL:inst14\|fourBitComparator:b2v_inst9\|oneBitComparator:comp3\"" {  } { { "fourBitComparator.vhd" "comp3" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitComparator.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_rami clk_div_rami:inst1 " "Elaborating entity \"clk_div_rami\" for hierarchy \"clk_div_rami:inst1\"" {  } { { "projectDraft.bdf" "inst1" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 312 -80 128 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701571369763 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "baud_gen:inst6\|Mux0 " "Found clock multiplexer baud_gen:inst6\|Mux0" {  } { { "baud_gen.vhd" "" { Text "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701571370483 "|projectDraft|baud_gen:inst6|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1701571370483 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "startTX GND " "Pin \"startTX\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 640 2192 2368 656 "startTX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|startTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[6\] VCC " "Pin \"SEVSEG2\[6\]\" is stuck at VCC" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|SEVSEG2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[2\] GND " "Pin \"SEVSEG2\[2\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|SEVSEG2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVSEG2\[1\] GND " "Pin \"SEVSEG2\[1\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 136 568 744 152 "SEVSEG2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|SEVSEG2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_AddressBus\[0\] GND " "Pin \"U_AddressBus\[0\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 272 1408 1603 288 "U_AddressBus\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|U_AddressBus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_SetTxRx\[0\] GND " "Pin \"U_SetTxRx\[0\]\" is stuck at GND" {  } { { "projectDraft.bdf" "" { Schematic "C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf" { { 288 1408 1586 304 "U_SetTxRx\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701571371846 "|projectDraft|U_SetTxRx[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701571371846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701571372135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701571373980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701571373980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701571374394 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701571374394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701571374394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701571374394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701571374457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 21:42:54 2023 " "Processing ended: Sat Dec 02 21:42:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701571374457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701571374457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701571374457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701571374457 ""}
