pr_debug	,	F_16
parent	,	V_31
of_clk_add_provider	,	F_20
ENOMEM	,	V_50
ti_clk_retry_init	,	F_17
data	,	V_29
ti_composite_set_rate	,	F_3
to_clk_hw_comp	,	F_15
comp_nodes	,	V_39
ti_clk_composite	,	V_24
_get_component_node	,	F_4
hw	,	V_2
prate	,	V_7
"duplicate component types for %s (%s)!\n"	,	L_4
"%s: no parents found for %s!\n"	,	L_5
of_clk_src_simple_get	,	V_46
clk_hw_omap_comp	,	V_18
CLK_COMPONENT_TYPE_DIVIDER	,	V_44
"composite clk %s must have component(s)\n"	,	L_6
ti_clk_build_component_div	,	F_10
ti_clk_build_component_gate	,	F_11
clk_register_composite	,	F_13
comp	,	V_17
clk	,	V_19
"component-clock %s must have parent(s)\n"	,	L_7
recalc_rate	,	V_5
_register_composite	,	F_14
node	,	V_10
rc	,	V_12
clkspec	,	V_14
ti_composite_divider_ops	,	V_35
cleanup	,	V_40
__func__	,	V_42
component_clks	,	V_51
CLK_COMPONENT_TYPE_GATE	,	V_45
name	,	V_33
pr_err	,	F_18
list_add	,	F_28
of_clk_get_parent_count	,	F_24
GFP_KERNEL	,	V_49
"clocks"	,	L_1
idx	,	V_20
list_for_each_entry	,	F_7
ti_clk	,	V_22
ti_clk_divider_ops	,	V_4
parents	,	V_32
np	,	V_15
ti_clk_register_composite	,	F_9
kfree	,	F_22
CLK_COMPONENT_TYPE_MUX	,	V_43
link	,	V_47
num_clks	,	V_48
device_node	,	V_9
of_parse_phandle_with_args	,	F_5
_get_hw	,	F_8
component_clk_types	,	V_41
ti_composite_round_rate	,	F_2
mux	,	V_26
CLK_COMPONENT_TYPE_MAX	,	V_38
list_del	,	F_21
parent_rate	,	V_3
rate	,	V_6
divider	,	V_30
kzalloc	,	F_25
of_phandle_args	,	V_13
"component %s not ready for %s, retry\n"	,	L_3
component_clk	,	V_16
ti_clk_build_component_mux	,	F_12
of_clk_parent_fill	,	F_27
clk_hw	,	V_1
_lookup_component	,	F_6
i	,	V_11
comp_clks	,	V_21
ti_clk_mux_ops	,	V_34
num_parents	,	V_27
EINVAL	,	V_8
cclk	,	V_37
"#clock-cells"	,	L_2
parent_names	,	V_28
of_ti_composite_clk_setup	,	F_23
ti_composite_recalc_rate	,	F_1
__init	,	T_1
setup	,	V_23
gate	,	V_25
ti_composite_gate_ops	,	V_36
IS_ERR	,	F_19
ti_clk_add_component	,	F_26
