<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>A Cheaper Fast FIR Filter</title>
  <meta name="description" content="Since we last put a generichigh speed FIR together,a friend showed me anotherFPGAstructure which can be used to create a high-speedFIRfilter.">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/dsp/2017/09/29/cheaper-fast-fir.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">A Cheaper Fast FIR Filter</h1>
    <p class="post-meta"><time datetime="2017-09-29T00:00:00-04:00" itemprop="datePublished">Sep 29, 2017</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>Since we last put a generic
<a href="/dsp/2017/09/15/fastfir.html">high speed FIR together</a>,
a friend showed me another
<a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">FPGA</a>
structure which can be used to create a high-speed
<a href="https://en.wikipedia.org/wiki/Finite_impulse_response">FIR</a>
<a href="https://en.wikipedia.org/wiki/Digital_filter">filter</a>.</p>

<p>As you may recall from
<a href="/dsp/2017/09/15/fastfir.html">our last discussion</a>,
a <a href="https://en.wikipedia.org/wiki/Digital_filter">filter</a>
is typically represented by the logic illustrated in Fig 1.</p>

<table style="float: right"><caption>Fig 1: Traditional Filter Implementation</caption><tr><td><img src="/img/fir-form.svg" alt="Generic FIR implementation structure" width="380" /></td></tr></table>

<p>In our <a href="/dsp/2017/09/15/fastfir.html">last presentation</a>,
we noted that the accumulation step at the bottom of Fig 1 requires
a number of clocks to be successful.  Hence, every addition in that presentation
required a clock.  We then lined everything up by placing an extra delay
between the input data stages.</p>

<p>Today, let’s take a look at a simpler structure for
<a href="https://en.wikipedia.org/wiki/Finite_impulse_response">FIR</a>
evaluation.  By simpler,
I mean one that doesn’t require any of the double-delay structures we used
in our <a href="/dsp/2017/09/15/fastfir.html">last filter
implementation</a>.</p>

<h2 id="simpler-structure">Simpler Structure</h2>

<p>This new simpler structure works by taking the delay line from the input
samples, and places it on the output accumulation line.  This concept is
notionally shown in Fig 2.</p>

<table style="float: right"><caption>Fig 2: Simpler Filter Implementation</caption><tr><td><img src="/img/fir-dsp-structure.svg" alt="Cheaper FIR implementation structure" width="480" /></td></tr></table>

<p>Unlike Fig 1, there is no input delay line.  That delay line was moved to the
accumulation structure.  Another difference is that the taps are in a
reverse order.  Instead of running from <code class="language-plaintext highlighter-rouge">h[0]</code> to <code class="language-plaintext highlighter-rouge">h[N-1]</code> in Fig 1, the
taps in Fig 1 run from <code class="language-plaintext highlighter-rouge">h[N-1]</code> to <code class="language-plaintext highlighter-rouge">h[0]</code>.</p>

<p>The code for this simpler structure is <em>almost identical</em> to the structure
we used before.  Indeed, the two are so similar, we could almost present the
code difference as a simple <a href="https://en.wikipedia.org/wiki/Diff_utility">diff</a>.
We’ll choose to maintain a touch more context, though, and encourage you to try
a <a href="https://en.wikipedia.org/wiki/Diff_utility">diff</a> between the two
components,
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/genericfir.v">old</a>
and <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">new</a>,
yourself.</p>

<p>The first difference is that this simpler
<a href="https://en.wikipedia.org/wiki/Digital_filter">filter</a>
needs the same sample
value sent to all of the multiplies at once.  Hence, we’ll send
<code class="language-plaintext highlighter-rouge">sample[0]</code> to all of the
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/firtap.v">tap structures</a>.
We’ll depend upon the synthesis tool to
clean up the unused delayed sample output still found within the
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/firtap.v">tap structures</a>.
This will generate some warnings, but should still work well.</p>

<p>The second difference is that the taps of the
<a href="/dsp/2017/09/15/fastfir.html">prior generic FIR</a>,
needed to be given to it in reverse order.  For this
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">new filter</a>,
the taps are fed into
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">the filter</a>
from <code class="language-plaintext highlighter-rouge">h[0]</code> to <code class="language-plaintext highlighter-rouge">h[N_k-1]</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">for</span><span class="p">(</span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="n">NTAPS</span><span class="p">;</span> <span class="n">k</span><span class="o">=</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
<span class="nl">begin:</span> <span class="n">FILTER</span>

	<span class="n">firtap</span> <span class="p">#(.</span><span class="n">FIXED_TAPS</span><span class="p">(</span><span class="n">FIXED_TAPS</span><span class="p">),</span>
			<span class="p">.</span><span class="n">IW</span><span class="p">(</span><span class="n">IW</span><span class="p">),</span> <span class="p">.</span><span class="n">OW</span><span class="p">(</span><span class="n">OW</span><span class="p">),</span> <span class="p">.</span><span class="n">TW</span><span class="p">(</span><span class="n">TW</span><span class="p">),</span>
			<span class="p">.</span><span class="n">INITIAL_VALUE</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
		<span class="n">tapk</span><span class="p">(</span><span class="n">i_clk</span><span class="p">,</span> <span class="n">i_reset</span><span class="p">,</span>
			<span class="c1">// Tap update circuitry</span>
			<span class="n">tap_wr</span><span class="p">,</span> <span class="n">tap</span><span class="p">[</span><span class="n">k</span><span class="p">],</span> <span class="n">tapout</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="c1">// !!!!!</span>
			<span class="c1">// Sample delay line</span>
			<span class="c1">// Well let the optimizer trim away sample[k+1]</span>
			<span class="n">i_ce</span><span class="p">,</span> <span class="n">sample</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">sample</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span> <span class="c1">// !!!!!</span>
			<span class="c1">// The output accumulator</span>
			<span class="n">result</span><span class="p">[</span><span class="n">k</span><span class="p">],</span> <span class="n">result</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">FIXED_TAPS</span><span class="p">)</span>
		<span class="k">assign</span>	<span class="n">tap</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tapout</span><span class="p">[</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span> <span class="c1">// !!!!!</span>

	<span class="c1">// ...</span>
<span class="k">end</span> <span class="k">endgenerate</span></code></pre></figure>

<p>I’ve placed exclamation points in-line following each of the changed
lines in the code above, so you can see where the changes are.</p>

<p>You can find the code for <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">this modified filter
here</a>
next to the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/genericfir.v">original filter</a></p>

<h2 id="cost-comparison">Cost Comparison</h2>

<p>The cost of
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">this filter</a>
is <em>almost</em> exactly one DSP per tap–plus one
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flop</a> per
stage per bit.</p>

<p>There are two aspects of this design keeping this from being one DSP per tap.</p>

<p>The first is that the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/firtap.v">tap component
module</a>
separates the addition from the multiplication.  This addition <em>could</em> have
been subsumed, together with the multiply, into the DSP to make a multiply
and accumulate structure.  Instead, each of the <code class="language-plaintext highlighter-rouge">(N-1)</code> additions still require
(roughly) two
<a href="/blog/2017/06/12/minimizing-luts.html">3-LUTs</a> per output
bit.  The inputs to these
<a href="/blog/2017/06/12/minimizing-luts.html">3-LUTs</a> are the
two inputs for the addition, plus the carry bit.  The output of the
<a href="/blog/2017/06/12/minimizing-luts.html">first LUT</a>
is the addition output, and the <a href="/blog/2017/06/12/minimizing-luts.html">second
LUT</a> the carry output.
Using <a href="https://www.xilinx.com">Xilinx</a>
<a href="https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf">7-Series</a>
devices, this addition can be <a href="/blog/2017/06/12/minimizing-luts.html">accomplished in one 6-LUT
per bit</a> per tap.</p>

<p>The second item keeping this from costing a single DSP per tap is the
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flop</a>
structure containing the tap values, <code class="language-plaintext highlighter-rouge">h[k]</code>.</p>

<p>When compared to the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/genericfir.v">generic
filter</a> we
<a href="/dsp/2017/09/15/fastfir.html">presented last time</a>, the
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/genericfir.v">last filter</a>
included two
<a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flop</a>s
per stage per bit in the input as well in addition to the rest of the logic
that remains in the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">newer
implementation</a>.
These extra <a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)">flip-flop</a>s
are gone in this <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">updated
implementation</a>,
rendering the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">updated
implementation</a>
cheaper than the
<a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/genericfir.v">last one</a>.</p>

<p>You might still choose to use the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">previous
implementation</a>,
though.  In particular, the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">prior
implementation</a>
doesn’t struggle with the fan-out issue this <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">newer
implementation</a>
has.  As a result, the <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">previous
implementation</a>
may be able to run at higher speeds.</p>

<h2 id="next-steps">Next Steps</h2>

<p>As I mentioned in the <a href="/dsp/2017/09/15/fastfir.html">last filtering
post</a>,
there are many ways to implement
<a href="https://en.wikipedia.org/wiki/Digital_filter">filters</a>
within <a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array">FPGA</a>s
and there are many ways to simplify even this <a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v">filter
implementation</a>.
Should your application permit it, sharper
<a href="https://en.wikipedia.org/wiki/Digital_filter">filters</a>
(i.e.  <a href="https://en.wikipedia.org/wiki/Digital_filter">filters</a> with more taps)
may be possible.  For example:</p>

<ol>
  <li>
    <p>Many filters are <a href="https://en.wikipedia.org/wiki/Linear_phase">symmetric
(linear-phase)</a>.  A carefully
built <a href="https://en.wikipedia.org/wiki/Linear_phase">symmetric filter</a> will
drop the number of required hardware multiplies in half.</p>
  </li>
  <li>
    <p><a href="https://en.wikipedia.org/wiki/Half-band_filter">Half-band filters</a> can be
built using only every other tap, dropping the number of hardware multiplies
required in half again.</p>
  </li>
  <li>
    <p><a href="https://en.wikipedia.org/wiki/Hilbert_transform">Hilbert transforms</a>,
are another special type of filter.  Both the
<a href="https://en.wikipedia.org/wiki/Half-band_filter">half-band filter</a> and the
<a href="https://en.wikipedia.org/wiki/Linear_phase">symmetric filter</a> optimizations
apply to <a href="https://en.wikipedia.org/wiki/Hilbert_transform">Hilbert
transforms</a>,
even though <a href="https://en.wikipedia.org/wiki/Hilbert_transform">Hilbert
transforms</a> are neither
<a href="https://en.wikipedia.org/wiki/Half-band_filter">half-band</a> nor
<a href="https://en.wikipedia.org/wiki/Linear_phase">symmetric filters</a>.</p>
  </li>
  <li>
    <p><a href="https://en.wikipedia.org/wiki/Digital_filter">Filters</a>
combined with
<a href="https://en.wikipedia.org/wiki/Sample-rate_conversion">down-samplers</a>
can also be accomplished with fewer hardware multiplies as well.</p>
  </li>
</ol>

<p>Once we finish or
<a href="/dsp/2017/08/30/cordic.html">CORDIC</a>
<a href="/dsp/2017/10/02/cordic-tb.html">test bench</a>, we’ll start
building a <a href="/dsp/2017/11/04/genfil-tb.html">generic filtering test
bench</a> to prove these generic
<a href="https://en.wikipedia.org/wiki/Digital_filter">filtering</a>
structures work, and then come back and continue looking at some of the
optimizations outlined above.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>And a stranger will they not follow, but will flee from him: for they know not the voice of strangers. (John 10:5)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
