diff --git a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi
index 2983e91bc7dd..e1ca8b2d4dff 100644
--- a/arch/arm/boot/dts/exynos4412-odroid-common.dtsi
+++ b/arch/arm/boot/dts/exynos4412-odroid-common.dtsi
@@ -235,6 +235,11 @@
 };
 
 &gpu {
+	mali-supply = <&buck4_reg>;
+	status = "disabled";
+};
+
+&gpu_legacy {
 	mali-supply = <&buck4_reg>;
 	status = "okay";
 };
diff --git a/arch/arm/boot/dts/exynos4412.dtsi b/arch/arm/boot/dts/exynos4412.dtsi
index e76881dc0014..cb9a2b38769e 100644
--- a/arch/arm/boot/dts/exynos4412.dtsi
+++ b/arch/arm/boot/dts/exynos4412.dtsi
@@ -553,6 +553,10 @@
 				opp-hz = /bits/ 64 <100000000>;
 			};
 		};
+
+		gpu_legacy: gpu@13000000 {
+			compatible = "arm,mali-400-legacy", "arm,mali-utgard-legacy";
+		};
 	};
 };
 
@@ -756,6 +760,66 @@
 	};
 };
 
+&gpu_legacy {
+	power-domains = <&pd_g3d>;
+
+	/*
+	 * Propagate VPLL output clock to SCLK_G3D and
+	 * ensure that the DIV_G3D divider is 1.
+	 */
+	assigned-clocks = <&clock CLK_MOUT_G3D1>, <&clock CLK_MOUT_G3D>,
+			  <&clock CLK_FOUT_VPLL>, <&clock CLK_SCLK_G3D>;
+	assigned-clock-parents = <&clock CLK_SCLK_VPLL>,
+				 <&clock CLK_MOUT_G3D1>;
+	assigned-clock-rates = <0>, <0>, <160000000>, <160000000>;
+
+	clocks = <&clock CLK_SCLK_G3D>, <&clock CLK_G3D>;
+	clock-names = "core", "bus";
+
+	reg = <0x13000000 0x30000>;
+
+	interrupts = <0 118 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 119 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 120 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 121 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 122 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 123 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 124 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 125 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 126 IRQ_TYPE_LEVEL_HIGH>,
+		     <0 127 IRQ_TYPE_LEVEL_HIGH>;
+	interrupt-names = "ppmmu0", "ppmmu1", "ppmmu2",
+			  "ppmmu3", "gpmmu", "pp0",
+			  "pp1", "pp2", "pp3", "gp";
+
+	/* G3D is part of the leftbus domain. */
+	devfreq = <&bus_leftbus>;
+
+	operating-points-v2 = <&g3d_opp_table>;
+
+	g3d_opp_table: opp_table {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-160000000 {
+			opp-hz = /bits/ 64 <160000000>;
+			opp-microvolt = <875000>;
+		};
+		opp-266000000 {
+			opp-hz = /bits/ 64 <266000000>;
+			opp-microvolt = <900000>;
+		};
+		opp-350000000 {
+			opp-hz = /bits/ 64 <350000000>;
+			opp-microvolt = <950000>;
+		};
+		opp-440000000 {
+			opp-hz = /bits/ 64 <440000000>;
+			opp-microvolt = <1025000>;
+		};
+	};
+};
+
 &hdmi {
 	compatible = "samsung,exynos4212-hdmi";
 };
@@ -777,8 +841,9 @@
 
 &pmu {
 	interrupts = <2 2>, <3 2>, <18 2>, <19 2>;
-	interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
-	status = "okay";
+// this needs to be comment out for gpu_legacy
+//	interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
+//	status = "okay";
 };
 
 &pmu_system_controller {
