[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 193
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv
n<> u<192> t<Top_level_rule> c<1> l<2:1> el<13:1>
  n<> u<1> t<Null_rule> p<192> s<191> l<2:1> el<1:2>
  n<> u<191> t<Source_text> p<192> c<19> l<2:1> el<11:10>
    n<> u<19> t<Description> p<191> c<18> s<190> l<2:1> el<3:10>
      n<> u<18> t<Module_declaration> p<19> c<16> l<2:1> el<3:10>
        n<> u<16> t<Module_ansi_header> p<18> c<2> s<17> l<2:1> el<2:37>
          n<module> u<2> t<Module_keyword> p<16> s<3> l<2:1> el<2:7>
          n<moduleA> u<3> t<StringConst> p<16> s<15> l<2:8> el<2:15>
          n<> u<15> t<List_of_port_declarations> p<16> c<9> l<2:16> el<2:36>
            n<> u<9> t<Ansi_port_declaration> p<15> c<7> s<14> l<2:17> el<2:28>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<2:17> el<2:22>
                n<> u<4> t<PortDir_Inout> p<7> s<6> l<2:17> el<2:22>
                n<> u<6> t<Net_port_type> p<7> c<5> l<2:23> el<2:23>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<2:23> el<2:23>
              n<port0> u<8> t<StringConst> p<9> l<2:23> el<2:28>
            n<> u<14> t<Ansi_port_declaration> p<15> c<12> l<2:30> el<2:35>
              n<> u<12> t<Net_port_header> p<14> c<11> s<13> l<2:30> el<2:30>
                n<> u<11> t<Net_port_type> p<12> c<10> l<2:30> el<2:30>
                  n<> u<10> t<Data_type_or_implicit> p<11> l<2:30> el<2:30>
              n<port1> u<13> t<StringConst> p<14> l<2:30> el<2:35>
        n<> u<17> t<ENDMODULE> p<18> l<3:1> el<3:10>
    n<> u<190> t<Description> p<191> c<189> l<5:1> el<11:10>
      n<> u<189> t<Module_declaration> p<190> c<22> l<5:1> el<11:10>
        n<> u<22> t<Module_ansi_header> p<189> c<20> s<45> l<5:1> el<5:12>
          n<module> u<20> t<Module_keyword> p<22> s<21> l<5:1> el<5:7>
          n<top> u<21> t<StringConst> p<22> l<5:8> el<5:11>
        n<> u<45> t<Non_port_module_item> p<189> c<44> s<81> l<6:5> el<6:27>
          n<> u<44> t<Module_or_generate_item> p<45> c<43> l<6:5> el<6:27>
            n<> u<43> t<Module_common_item> p<44> c<42> l<6:5> el<6:27>
              n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<6:5> el<6:27>
                n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<6:5> el<6:27>
                  n<> u<40> t<Net_declaration> p<41> c<23> l<6:5> el<6:27>
                    n<> u<23> t<NetType_Wire> p<40> s<34> l<6:5> el<6:9>
                    n<> u<34> t<Data_type_or_implicit> p<40> c<33> s<39> l<6:10> el<6:15>
                      n<> u<33> t<Packed_dimension> p<34> c<32> l<6:10> el<6:15>
                        n<> u<32> t<Constant_range> p<33> c<27> l<6:11> el<6:14>
                          n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<6:11> el<6:12>
                            n<> u<26> t<Constant_primary> p<27> c<25> l<6:11> el<6:12>
                              n<> u<25> t<Primary_literal> p<26> c<24> l<6:11> el<6:12>
                                n<1> u<24> t<IntConst> p<25> l<6:11> el<6:12>
                          n<> u<31> t<Constant_expression> p<32> c<30> l<6:13> el<6:14>
                            n<> u<30> t<Constant_primary> p<31> c<29> l<6:13> el<6:14>
                              n<> u<29> t<Primary_literal> p<30> c<28> l<6:13> el<6:14>
                                n<0> u<28> t<IntConst> p<29> l<6:13> el<6:14>
                    n<> u<39> t<List_of_net_decl_assignments> p<40> c<36> l<6:16> el<6:26>
                      n<> u<36> t<Net_decl_assignment> p<39> c<35> s<38> l<6:16> el<6:20>
                        n<topA> u<35> t<StringConst> p<36> l<6:16> el<6:20>
                      n<> u<38> t<Net_decl_assignment> p<39> c<37> l<6:22> el<6:26>
                        n<topB> u<37> t<StringConst> p<38> l<6:22> el<6:26>
        n<> u<81> t<Non_port_module_item> p<189> c<80> s<107> l<7:5> el<7:57>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<7:5> el<7:57>
            n<> u<79> t<Module_instantiation> p<80> c<46> l<7:5> el<7:57>
              n<moduleA> u<46> t<StringConst> p<79> s<78> l<7:5> el<7:12>
              n<> u<78> t<Hierarchical_instance> p<79> c<48> l<7:13> el<7:56>
                n<> u<48> t<Name_of_instance> p<78> c<47> s<77> l<7:13> el<7:22>
                  n<instanceA> u<47> t<StringConst> p<48> l<7:13> el<7:22>
                n<> u<77> t<List_of_port_connections> p<78> c<62> l<7:23> el<7:55>
                  n<> u<62> t<Named_port_connection> p<77> c<49> s<76> l<7:23> el<7:38>
                    n<port0> u<49> t<StringConst> p<62> s<60> l<7:24> el<7:29>
                    n<> u<60> t<OPEN_PARENS> p<62> s<59> l<7:29> el<7:30>
                    n<> u<59> t<Expression> p<62> c<58> s<61> l<7:30> el<7:37>
                      n<> u<58> t<Primary> p<59> c<57> l<7:30> el<7:37>
                        n<> u<57> t<Complex_func_call> p<58> c<50> l<7:30> el<7:37>
                          n<topA> u<50> t<StringConst> p<57> s<56> l<7:30> el<7:34>
                          n<> u<56> t<Select> p<57> c<55> l<7:34> el<7:37>
                            n<> u<55> t<Bit_select> p<56> c<54> l<7:34> el<7:37>
                              n<> u<54> t<Expression> p<55> c<53> l<7:35> el<7:36>
                                n<> u<53> t<Primary> p<54> c<52> l<7:35> el<7:36>
                                  n<> u<52> t<Primary_literal> p<53> c<51> l<7:35> el<7:36>
                                    n<0> u<51> t<IntConst> p<52> l<7:35> el<7:36>
                    n<> u<61> t<CLOSE_PARENS> p<62> l<7:37> el<7:38>
                  n<> u<76> t<Named_port_connection> p<77> c<63> l<7:40> el<7:55>
                    n<port1> u<63> t<StringConst> p<76> s<74> l<7:41> el<7:46>
                    n<> u<74> t<OPEN_PARENS> p<76> s<73> l<7:46> el<7:47>
                    n<> u<73> t<Expression> p<76> c<72> s<75> l<7:47> el<7:54>
                      n<> u<72> t<Primary> p<73> c<71> l<7:47> el<7:54>
                        n<> u<71> t<Complex_func_call> p<72> c<64> l<7:47> el<7:54>
                          n<topB> u<64> t<StringConst> p<71> s<70> l<7:47> el<7:51>
                          n<> u<70> t<Select> p<71> c<69> l<7:51> el<7:54>
                            n<> u<69> t<Bit_select> p<70> c<68> l<7:51> el<7:54>
                              n<> u<68> t<Expression> p<69> c<67> l<7:52> el<7:53>
                                n<> u<67> t<Primary> p<68> c<66> l<7:52> el<7:53>
                                  n<> u<66> t<Primary_literal> p<67> c<65> l<7:52> el<7:53>
                                    n<0> u<65> t<IntConst> p<66> l<7:52> el<7:53>
                    n<> u<75> t<CLOSE_PARENS> p<76> l<7:54> el<7:55>
        n<> u<107> t<Non_port_module_item> p<189> c<106> s<145> l<8:5> el<8:41>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<8:5> el<8:41>
            n<> u<105> t<Udp_instantiation> p<106> c<82> l<8:5> el<8:41>
              n<moduleA> u<82> t<StringConst> p<105> s<104> l<8:5> el<8:12>
              n<> u<104> t<Udp_instance> p<105> c<84> l<8:13> el<8:40>
                n<> u<84> t<Name_of_instance> p<104> c<83> s<93> l<8:13> el<8:22>
                  n<instanceB> u<83> t<StringConst> p<84> l<8:13> el<8:22>
                n<> u<93> t<Net_lvalue> p<104> c<86> s<103> l<8:23> el<8:30>
                  n<> u<86> t<Ps_or_hierarchical_identifier> p<93> c<85> s<92> l<8:23> el<8:27>
                    n<topA> u<85> t<StringConst> p<86> l<8:23> el<8:27>
                  n<> u<92> t<Constant_select> p<93> c<91> l<8:27> el<8:30>
                    n<> u<91> t<Constant_bit_select> p<92> c<90> l<8:27> el<8:30>
                      n<> u<90> t<Constant_expression> p<91> c<89> l<8:28> el<8:29>
                        n<> u<89> t<Constant_primary> p<90> c<88> l<8:28> el<8:29>
                          n<> u<88> t<Primary_literal> p<89> c<87> l<8:28> el<8:29>
                            n<1> u<87> t<IntConst> p<88> l<8:28> el<8:29>
                n<> u<103> t<Expression> p<104> c<102> l<8:32> el<8:39>
                  n<> u<102> t<Primary> p<103> c<101> l<8:32> el<8:39>
                    n<> u<101> t<Complex_func_call> p<102> c<94> l<8:32> el<8:39>
                      n<topB> u<94> t<StringConst> p<101> s<100> l<8:32> el<8:36>
                      n<> u<100> t<Select> p<101> c<99> l<8:36> el<8:39>
                        n<> u<99> t<Bit_select> p<100> c<98> l<8:36> el<8:39>
                          n<> u<98> t<Expression> p<99> c<97> l<8:37> el<8:38>
                            n<> u<97> t<Primary> p<98> c<96> l<8:37> el<8:38>
                              n<> u<96> t<Primary_literal> p<97> c<95> l<8:37> el<8:38>
                                n<0> u<95> t<IntConst> p<96> l<8:37> el<8:38>
        n<> u<145> t<Non_port_module_item> p<189> c<144> s<187> l<9:5> el<9:50>
          n<> u<144> t<Module_or_generate_item> p<145> c<143> l<9:5> el<9:50>
            n<> u<143> t<Udp_instantiation> p<144> c<108> l<9:5> el<9:50>
              n<moduleA> u<108> t<StringConst> p<143> s<142> l<9:5> el<9:12>
              n<> u<142> t<Udp_instance> p<143> c<110> l<9:13> el<9:49>
                n<> u<110> t<Name_of_instance> p<142> c<109> s<119> l<9:13> el<9:22>
                  n<instanceC> u<109> t<StringConst> p<110> l<9:13> el<9:22>
                n<> u<119> t<Net_lvalue> p<142> c<112> s<141> l<9:23> el<9:30>
                  n<> u<112> t<Ps_or_hierarchical_identifier> p<119> c<111> s<118> l<9:23> el<9:27>
                    n<topA> u<111> t<StringConst> p<112> l<9:23> el<9:27>
                  n<> u<118> t<Constant_select> p<119> c<117> l<9:27> el<9:30>
                    n<> u<117> t<Constant_bit_select> p<118> c<116> l<9:27> el<9:30>
                      n<> u<116> t<Constant_expression> p<117> c<115> l<9:28> el<9:29>
                        n<> u<115> t<Constant_primary> p<116> c<114> l<9:28> el<9:29>
                          n<> u<114> t<Primary_literal> p<115> c<113> l<9:28> el<9:29>
                            n<1> u<113> t<IntConst> p<114> l<9:28> el<9:29>
                n<> u<141> t<Expression> p<142> c<129> l<9:32> el<9:48>
                  n<> u<129> t<Expression> p<141> c<128> s<140> l<9:32> el<9:39>
                    n<> u<128> t<Primary> p<129> c<127> l<9:32> el<9:39>
                      n<> u<127> t<Complex_func_call> p<128> c<120> l<9:32> el<9:39>
                        n<topB> u<120> t<StringConst> p<127> s<126> l<9:32> el<9:36>
                        n<> u<126> t<Select> p<127> c<125> l<9:36> el<9:39>
                          n<> u<125> t<Bit_select> p<126> c<124> l<9:36> el<9:39>
                            n<> u<124> t<Expression> p<125> c<123> l<9:37> el<9:38>
                              n<> u<123> t<Primary> p<124> c<122> l<9:37> el<9:38>
                                n<> u<122> t<Primary_literal> p<123> c<121> l<9:37> el<9:38>
                                  n<0> u<121> t<IntConst> p<122> l<9:37> el<9:38>
                  n<> u<140> t<BinOp_LogicOr> p<141> s<139> l<9:39> el<9:41>
                  n<> u<139> t<Expression> p<141> c<138> l<9:41> el<9:48>
                    n<> u<138> t<Primary> p<139> c<137> l<9:41> el<9:48>
                      n<> u<137> t<Complex_func_call> p<138> c<130> l<9:41> el<9:48>
                        n<topB> u<130> t<StringConst> p<137> s<136> l<9:41> el<9:45>
                        n<> u<136> t<Select> p<137> c<135> l<9:45> el<9:48>
                          n<> u<135> t<Bit_select> p<136> c<134> l<9:45> el<9:48>
                            n<> u<134> t<Expression> p<135> c<133> l<9:46> el<9:47>
                              n<> u<133> t<Primary> p<134> c<132> l<9:46> el<9:47>
                                n<> u<132> t<Primary_literal> p<133> c<131> l<9:46> el<9:47>
                                  n<1> u<131> t<IntConst> p<132> l<9:46> el<9:47>
        n<> u<187> t<Non_port_module_item> p<189> c<186> s<188> l<10:5> el<10:50>
          n<> u<186> t<Module_or_generate_item> p<187> c<185> l<10:5> el<10:50>
            n<> u<185> t<Module_instantiation> p<186> c<146> l<10:5> el<10:50>
              n<moduleA> u<146> t<StringConst> p<185> s<184> l<10:5> el<10:12>
              n<> u<184> t<Hierarchical_instance> p<185> c<148> l<10:13> el<10:49>
                n<> u<148> t<Name_of_instance> p<184> c<147> s<183> l<10:13> el<10:22>
                  n<instanceD> u<147> t<StringConst> p<148> l<10:13> el<10:22>
                n<> u<183> t<List_of_port_connections> p<184> c<171> l<10:23> el<10:48>
                  n<> u<171> t<Ordered_port_connection> p<183> c<170> s<182> l<10:23> el<10:39>
                    n<> u<170> t<Expression> p<171> c<158> l<10:23> el<10:39>
                      n<> u<158> t<Expression> p<170> c<157> s<169> l<10:23> el<10:30>
                        n<> u<157> t<Primary> p<158> c<156> l<10:23> el<10:30>
                          n<> u<156> t<Complex_func_call> p<157> c<149> l<10:23> el<10:30>
                            n<topA> u<149> t<StringConst> p<156> s<155> l<10:23> el<10:27>
                            n<> u<155> t<Select> p<156> c<154> l<10:27> el<10:30>
                              n<> u<154> t<Bit_select> p<155> c<153> l<10:27> el<10:30>
                                n<> u<153> t<Expression> p<154> c<152> l<10:28> el<10:29>
                                  n<> u<152> t<Primary> p<153> c<151> l<10:28> el<10:29>
                                    n<> u<151> t<Primary_literal> p<152> c<150> l<10:28> el<10:29>
                                      n<1> u<150> t<IntConst> p<151> l<10:28> el<10:29>
                      n<> u<169> t<BinOp_LogicOr> p<170> s<168> l<10:30> el<10:32>
                      n<> u<168> t<Expression> p<170> c<167> l<10:32> el<10:39>
                        n<> u<167> t<Primary> p<168> c<166> l<10:32> el<10:39>
                          n<> u<166> t<Complex_func_call> p<167> c<159> l<10:32> el<10:39>
                            n<topA> u<159> t<StringConst> p<166> s<165> l<10:32> el<10:36>
                            n<> u<165> t<Select> p<166> c<164> l<10:36> el<10:39>
                              n<> u<164> t<Bit_select> p<165> c<163> l<10:36> el<10:39>
                                n<> u<163> t<Expression> p<164> c<162> l<10:37> el<10:38>
                                  n<> u<162> t<Primary> p<163> c<161> l<10:37> el<10:38>
                                    n<> u<161> t<Primary_literal> p<162> c<160> l<10:37> el<10:38>
                                      n<0> u<160> t<IntConst> p<161> l<10:37> el<10:38>
                  n<> u<182> t<Ordered_port_connection> p<183> c<181> l<10:41> el<10:48>
                    n<> u<181> t<Expression> p<182> c<180> l<10:41> el<10:48>
                      n<> u<180> t<Primary> p<181> c<179> l<10:41> el<10:48>
                        n<> u<179> t<Complex_func_call> p<180> c<172> l<10:41> el<10:48>
                          n<topB> u<172> t<StringConst> p<179> s<178> l<10:41> el<10:45>
                          n<> u<178> t<Select> p<179> c<177> l<10:45> el<10:48>
                            n<> u<177> t<Bit_select> p<178> c<176> l<10:45> el<10:48>
                              n<> u<176> t<Expression> p<177> c<175> l<10:46> el<10:47>
                                n<> u<175> t<Primary> p<176> c<174> l<10:46> el<10:47>
                                  n<> u<174> t<Primary_literal> p<175> c<173> l<10:46> el<10:47>
                                    n<0> u<173> t<IntConst> p<174> l<10:46> el<10:47>
        n<> u<188> t<ENDMODULE> p<189> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: No timescale set for "moduleA".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: Compile module "work@moduleA".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:23: Implicit port type (wire) for "port0",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              5
Constant                                               9
Design                                                 1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 2
Operation                                              1
Port                                                   6
Range                                                  2
RefModule                                              2
RefObj                                                 2
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@moduleA
  |vpiDefName:work@moduleA
  |vpiNet:
  \_LogicNet: (work@moduleA.port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiFullName:work@moduleA.port0
  |vpiNet:
  \_LogicNet: (work@moduleA.port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiFullName:work@moduleA.port1
  |vpiPort:
  \_Port: (port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@moduleA.port0.port0), line:2:23, endln:2:28
      |vpiParent:
      \_Port: (port0), line:2:23, endln:2:28
      |vpiName:port0
      |vpiFullName:work@moduleA.port0.port0
      |vpiActual:
      \_LogicNet: (work@moduleA.port0), line:2:23, endln:2:28
    |vpiTypedef:
    \_RefTypespec: (work@moduleA.port0)
      |vpiParent:
      \_Port: (port0), line:2:23, endln:2:28
      |vpiFullName:work@moduleA.port0
      |vpiActual:
      \_LogicTypespec: , line:2:23, endln:2:23
  |vpiPort:
  \_Port: (port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@moduleA.port1.port1), line:2:30, endln:2:35
      |vpiParent:
      \_Port: (port1), line:2:30, endln:2:35
      |vpiName:port1
      |vpiFullName:work@moduleA.port1.port1
      |vpiActual:
      \_LogicNet: (work@moduleA.port1), line:2:30, endln:2:35
    |vpiTypedef:
    \_RefTypespec: (work@moduleA.port1)
      |vpiParent:
      \_Port: (port1), line:2:30, endln:2:35
      |vpiFullName:work@moduleA.port1
      |vpiActual:
      \_LogicTypespec: , line:2:23, endln:2:23
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.topA), line:6:16, endln:6:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topA)
      |vpiParent:
      \_LogicNet: (work@top.topA), line:6:16, endln:6:20
      |vpiFullName:work@top.topA
      |vpiActual:
      \_LogicTypespec: , line:6:5, endln:6:15
    |vpiName:topA
    |vpiFullName:work@top.topA
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@top.topB), line:6:22, endln:6:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topB)
      |vpiParent:
      \_LogicNet: (work@top.topB), line:6:22, endln:6:26
      |vpiFullName:work@top.topB
      |vpiActual:
      \_LogicTypespec: , line:6:5, endln:6:15
    |vpiName:topB
    |vpiFullName:work@top.topB
    |vpiNetType:1
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceA), line:7:13, endln:7:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceA
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: (port0), line:7:23, endln:7:38
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:13, endln:7:22
      |vpiName:port0
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topA), line:7:35, endln:7:36
        |vpiParent:
        \_Port: (port0), line:7:23, endln:7:38
        |vpiName:topA
        |vpiFullName:work@top.instanceA.topA
        |vpiIndex:
        \_Constant: , line:7:35, endln:7:36
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topA), line:7:35, endln:7:36
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_Port: (port1), line:7:40, endln:7:55
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:13, endln:7:22
      |vpiName:port1
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topB), line:7:52, endln:7:53
        |vpiParent:
        \_Port: (port1), line:7:40, endln:7:55
        |vpiName:topB
        |vpiFullName:work@top.instanceA.topB
        |vpiIndex:
        \_Constant: , line:7:52, endln:7:53
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topB), line:7:52, endln:7:53
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceD), line:10:13, endln:10:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceD
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:10:23, endln:10:39
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:13, endln:10:22
      |vpiHighConn:
      \_Operation: , line:10:23, endln:10:39
        |vpiParent:
        \_Port: , line:10:23, endln:10:39
        |vpiOpType:27
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:28, endln:10:29
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiIndex:
          \_Constant: , line:10:28, endln:10:29
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:28, endln:10:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:37, endln:10:38
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiIndex:
          \_Constant: , line:10:37, endln:10:38
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:37, endln:10:38
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiPort:
    \_Port: , line:10:41, endln:10:48
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:13, endln:10:22
      |vpiHighConn:
      \_BitSelect: (work@top.instanceD.topB), line:10:46, endln:10:47
        |vpiParent:
        \_Port: , line:10:41, endln:10:48
        |vpiName:topB
        |vpiFullName:work@top.instanceD.topB
        |vpiIndex:
        \_Constant: , line:10:46, endln:10:47
          |vpiParent:
          \_BitSelect: (work@top.instanceD.topB), line:10:46, endln:10:47
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
\_weaklyReferenced:
\_LogicTypespec: , line:2:23, endln:2:23
\_LogicTypespec: , line:2:23, endln:2:23
\_LogicTypespec: , line:6:5, endln:6:15
  |vpiRange:
  \_Range: , line:6:10, endln:6:15
    |vpiParent:
    \_LogicTypespec: , line:6:5, endln:6:15
    |vpiLeftRange:
    \_Constant: , line:6:11, endln:6:12
      |vpiParent:
      \_Range: , line:6:10, endln:6:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:6:13, endln:6:14
      |vpiParent:
      \_Range: , line:6:10, endln:6:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:6:5, endln:6:15
  |vpiRange:
  \_Range: , line:6:10, endln:6:15
    |vpiParent:
    \_LogicTypespec: , line:6:5, endln:6:15
    |vpiLeftRange:
    \_Constant: , line:6:11, endln:6:12
      |vpiParent:
      \_Range: , line:6:10, endln:6:15
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:6:13, endln:6:14
      |vpiParent:
      \_Range: , line:6:10, endln:6:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
