
---------- Begin Simulation Statistics ----------
final_tick                               1165448599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740328                       # Number of bytes of host memory used
host_op_rate                                   100059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14443.67                       # Real time elapsed on the host
host_tick_rate                               80689241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1441010068                       # Number of instructions simulated
sim_ops                                    1445215063                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.165449                       # Number of seconds simulated
sim_ticks                                1165448599000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.951407                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167443982                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190382381                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14821033                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258383934                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20559594                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21264162                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          704568                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327072350                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149134                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050464                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9067319                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654000                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30134780                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160622                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43558823                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508041                       # Number of instructions committed
system.cpu0.commit.committedOps            1251561794                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2164917612                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.578111                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.296259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1538283244     71.06%     71.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    371959077     17.18%     88.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98278865      4.54%     92.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89954612      4.16%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22372325      1.03%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5629482      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3670388      0.17%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4634839      0.21%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30134780      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2164917612                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112873                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808054                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697507                       # Number of loads committed
system.cpu0.commit.membars                    2104076                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104082      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522633     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747963     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255345     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251561794                       # Class of committed instruction
system.cpu0.commit.refs                     536003336                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508041                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251561794                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.855968                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.855968                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            266237155                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5778200                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166987536                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317906301                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               973243408                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                924420339                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9078296                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12890659                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3454511                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327072350                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242346622                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1215051298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4835882                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1338875150                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29664050                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140925                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946550105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188003576                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576877                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2176433709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.888655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1224905565     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               713754045     32.79%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121818831      5.60%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96766152      4.45%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12181332      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2744690      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55320      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203646      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2176433709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144469254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9128889                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318822240                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552809                       # Inst execution rate
system.cpu0.iew.exec_refs                   554963433                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149008840                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              213144215                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408478460                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056776                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5099669                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149661817                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1295085392                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            405954593                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7259830                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1283017182                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                928227                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9130366                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9078296                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11261204                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       153729                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19533013                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        15679                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9623                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4504670                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19780953                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2355988                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9623                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       406549                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8722340                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                533915293                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1274433616                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900978                       # average fanout of values written-back
system.cpu0.iew.wb_producers                481046070                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549111                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1274489372                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1573461751                       # number of integer regfile reads
system.cpu0.int_regfile_writes              816747091                       # number of integer regfile writes
system.cpu0.ipc                              0.538802                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538802                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106133      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            714827525     55.40%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834034      0.92%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.16%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411066531     31.86%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148342333     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1290277013                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1631166                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001264                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 253982     15.57%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1166274     71.50%     87.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               210908     12.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1289801993                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4758728450                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1274433565                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1338618307                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1291924347                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1290277013                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161045                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43523594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           109654                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           423                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22008417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2176433709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592840                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795442                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1222876526     56.19%     56.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          684892506     31.47%     87.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214927940      9.88%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43565829      2.00%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7877718      0.36%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1079314      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             707824      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             371662      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             134390      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2176433709                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555938                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12988537                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1191047                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408478460                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149661817                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2063                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2320902963                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9994273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              233675127                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535484                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7786501                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               986041108                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11446444                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24346                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1601688045                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1307775069                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          845365900                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                914327003                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13894363                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9078296                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             33156466                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44830411                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1601688001                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155709                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6263                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16196072                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6212                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3429877246                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2601774762                       # The number of ROB writes
system.cpu0.timesIdled                       31198008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2030                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.982392                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12386889                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14575830                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1809313                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18209201                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            667869                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683484                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15615                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21260183                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42834                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050211                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1336361                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16231317                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2126056                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11557839                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67692983                       # Number of instructions committed
system.cpu1.commit.committedOps              68743407                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302776400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.942331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273898561     90.46%     90.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14411324      4.76%     95.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5533922      1.83%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4175351      1.38%     98.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       897701      0.30%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       456868      0.15%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1081725      0.36%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194892      0.06%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2126056      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302776400                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075206                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65727881                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16754147                       # Number of loads committed
system.cpu1.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100507      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43611151     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17804358     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5227247      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68743407                       # Class of committed instruction
system.cpu1.commit.refs                      23031617                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67692983                       # Number of Instructions Simulated
system.cpu1.committedOps                     68743407                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.542081                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.542081                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            244050544                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               504948                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11754091                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84876343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16910863                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40128664                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1337931                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1234057                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2691424                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21260183                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14358132                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    287525677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               173683                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88826282                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3621766                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069146                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15782865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13054758                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.288897                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         305119426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.294565                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.724983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               248136871     81.32%     81.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36172162     11.86%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11484027      3.76%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7256473      2.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1437865      0.47%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  576918      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   53995      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     976      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           305119426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2347584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1409728                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17897998                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249496                       # Inst execution rate
system.cpu1.iew.exec_refs                    25982071                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6635309                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203496251                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19870149                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051077                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1158589                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6930490                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80265952                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19346762                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1323319                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76711774                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1040783                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8553534                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1337931                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10756680                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          670593                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        15311                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2225                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11986                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3116002                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       653020                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2225                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       409077                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1000651                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42208600                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75675577                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842245                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35549999                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.246126                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75720535                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97536244                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50755418                       # number of integer regfile writes
system.cpu1.ipc                              0.220163                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.220163                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100729      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49536062     63.48%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20756577     26.60%     92.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5641568      7.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78035093                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1449987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018581                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 307822     21.23%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                934057     64.42%     85.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               208106     14.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77384337                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         462774448                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75675565                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91790066                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77114266                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78035093                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151686                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11522544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134875                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           306                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4862582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    305119426                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.255753                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.731150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          257516255     84.40%     84.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29523560      9.68%     94.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11338542      3.72%     97.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3531677      1.16%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1992338      0.65%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             458872      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             439513      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             210724      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             107945      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      305119426                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.253800                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7133938                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          750993                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19870149                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6930490                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       307467010                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2023424796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              223679574                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45697183                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7287288                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19113873                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4656068                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                54342                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105622328                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82951978                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55619397                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40015252                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9036259                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1337931                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20942948                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9922214                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105622316                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29848                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14594652                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           839                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   380950368                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162952312                       # The number of ROB writes
system.cpu1.timesIdled                          21315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.797955                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11503300                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12669118                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1657365                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16928784                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            618252                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         631550                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           13298                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19712887                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31063                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050239                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1215049                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15110269                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2035724                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10800939                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64226032                       # Number of instructions committed
system.cpu2.commit.committedOps              65276480                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    286691719                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.227689                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.947214                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    259527339     90.52%     90.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13395910      4.67%     95.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5262813      1.84%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3938773      1.37%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       845602      0.29%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       426360      0.15%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1075761      0.38%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       183437      0.06%     99.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2035724      0.71%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    286691719                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014574                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62375005                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15867367                       # Number of loads committed
system.cpu2.commit.membars                    2100531                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100531      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41222198     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16917606     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5036001      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65276480                       # Class of committed instruction
system.cpu2.commit.refs                      21953619                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64226032                       # Number of Instructions Simulated
system.cpu2.committedOps                     65276480                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.531023                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.531023                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            232188782                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               469476                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10917083                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80221728                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15657325                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37120845                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1216559                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1155967                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2666976                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19712887                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13226444                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    272647519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               150265                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83805968                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3317750                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067740                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14544092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12121552                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.287983                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         288850487                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.293777                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.723866                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               235049790     81.37%     81.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34239575     11.85%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10570968      3.66%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7085664      2.45%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1354302      0.47%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  500290      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   48906      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     857      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           288850487                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2159165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1283186                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16678341                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.249991                       # Inst execution rate
system.cpu2.iew.exec_refs                    24693874                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6419113                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              192126452                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18747451                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051170                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1052663                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6712770                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76045979                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18274761                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1221455                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72749796                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                785342                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8211141                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1216559                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10239686                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        67861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          588170                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        15347                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2155                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        14057                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2880084                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       626518                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2155                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       362774                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        920412                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40142256                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71794240                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.843233                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 33849281                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.246707                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71836608                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92644037                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48280005                       # number of integer regfile writes
system.cpu2.ipc                              0.220701                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.220701                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100759      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46802759     63.27%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19639078     26.55%     92.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5428508      7.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73971251                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1407553                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019028                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 299056     21.25%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                913789     64.92%     86.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               194706     13.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73278031                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         438322981                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71794228                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         86816996                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72894154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73971251                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151825                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10769498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           122465                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           389                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4509944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    288850487                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.256088                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.733231                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          243842817     84.42%     84.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27889749      9.66%     94.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10669098      3.69%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3342393      1.16%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1947958      0.67%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             430940      0.15%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             423315      0.15%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             204031      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100186      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      288850487                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.254188                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7010370                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          728356                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18747451                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6712770                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu2.numCycles                       291009652                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2039882297                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              211910939                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43516930                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7348527                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17688612                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               4453116                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                53336                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100093446                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78483206                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52751769                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36965474                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9068282                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1216559                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             21041657                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9234839                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100093434                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27246                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               889                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15023940                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           885                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   360732283                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154319205                       # The number of ROB writes
system.cpu2.timesIdled                          19583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.887996                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10141527                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12235218                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1328689                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15044263                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            518451                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528899                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10448                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17320221                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19046                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050173                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           943506                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13576623                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1982847                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8730310                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58583012                       # Number of instructions committed
system.cpu3.commit.committedOps              59633382                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    251861730                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.236770                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.980139                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    227635356     90.38%     90.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11898905      4.72%     95.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4554642      1.81%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3419735      1.36%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       755965      0.30%     98.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       375799      0.15%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1069010      0.42%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       169471      0.07%     99.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1982847      0.79%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    251861730                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              866491                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56881283                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14738062                       # Number of loads committed
system.cpu3.commit.membars                    2100452                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100452      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37274982     62.51%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15788235     26.48%     92.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4469569      7.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59633382                       # Class of committed instruction
system.cpu3.commit.refs                      20257816                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58583012                       # Number of Instructions Simulated
system.cpu3.committedOps                     59633382                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.352137                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.352137                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            205164962                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               406749                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9643408                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71583694                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13151725                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31689399                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                944746                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1014170                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2634466                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17320221                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11388385                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    239886328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                97271                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      74443302                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2659858                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.067933                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12369040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10659978                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.291979                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         253585298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.297708                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.731331                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               205934913     81.21%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30233236     11.92%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9393946      3.70%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6218642      2.45%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1236118      0.49%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  538499      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29448      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     341      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     155      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           253585298                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1376007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              998471                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14880131                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.257898                       # Inst execution rate
system.cpu3.iew.exec_refs                    22522700                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5737012                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              165812371                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17099644                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1050962                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           818783                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5927014                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68337713                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16785688                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           954587                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65754026                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                933755                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7725489                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                944746                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9917390                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        65110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          498204                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        12871                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1622                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        12880                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2361582                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       407260                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1622                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257083                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        741388                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 36768702                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64961104                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.850772                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31281779                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.254788                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64996991                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83480339                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43830933                       # number of integer regfile writes
system.cpu3.ipc                              0.229772                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.229772                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100653      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41812588     62.68%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18072206     27.09%     92.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4723018      7.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66708613                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1391027                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020852                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 288799     20.76%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                902814     64.90%     85.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               199412     14.34%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65998973                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         388503245                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64961092                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77043193                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65186165                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66708613                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151548                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8704330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           109720                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3527813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    253585298                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.263062                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.747528                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          213211913     84.08%     84.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25120409      9.91%     93.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9335395      3.68%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2915996      1.15%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1904193      0.75%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             405427      0.16%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             405021      0.16%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             200159      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86785      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      253585298                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.261642                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6759636                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          651506                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17099644                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5927014                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu3.numCycles                       254961305                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2075930451                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185079134                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39905999                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7127380                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14902753                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4379890                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                50639                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89256299                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70237007                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47392998                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31958486                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8978898                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                944746                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             20669067                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7486999                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89256287                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31112                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               749                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14333702                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           747                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   318241418                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138455010                       # The number of ROB writes
system.cpu3.timesIdled                          12619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         11495520                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10092922                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25262840                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            2809468                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2033053                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14024508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27882367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       823022                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       274271                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69235272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6100474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139251303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6374745                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11076889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3770772                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10086987                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              973                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            574                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2940121                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2940088                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11076890                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6006                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41899300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41899300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1138415936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1138415936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1377                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14024564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14024564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14024564                       # Request fanout histogram
system.membus.respLayer1.occupancy        72152970427                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46620299219                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7231502819.148936                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   48002561236.604248                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          137     97.16%     97.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501032838500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   145806701500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1019641897500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13193829                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13193829                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13193829                       # number of overall hits
system.cpu2.icache.overall_hits::total       13193829                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        32615                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32615                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        32615                       # number of overall misses
system.cpu2.icache.overall_misses::total        32615                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2283139000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2283139000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2283139000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2283139000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13226444                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13226444                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13226444                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13226444                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002466                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002466                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002466                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002466                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70002.728806                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70002.728806                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70002.728806                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70002.728806                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26057                       # number of writebacks
system.cpu2.icache.writebacks::total            26057                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6526                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6526                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26089                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26089                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26089                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26089                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1855945000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1855945000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1855945000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1855945000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 71138.985779                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71138.985779                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 71138.985779                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71138.985779                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26057                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13193829                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13193829                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        32615                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32615                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2283139000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2283139000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13226444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13226444                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002466                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002466                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70002.728806                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70002.728806                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6526                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6526                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26089                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26089                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1855945000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1855945000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 71138.985779                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71138.985779                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.139583                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12867435                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26057                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           493.818744                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301960000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.139583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973112                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973112                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26478977                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26478977                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17783449                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17783449                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17783449                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17783449                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4645351                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4645351                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4645351                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4645351                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 442701966445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 442701966445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 442701966445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 442701966445                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22428800                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22428800                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22428800                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22428800                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.207115                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.207115                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.207115                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207115                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 95300.003476                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95300.003476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 95300.003476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95300.003476                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5994220                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       394524                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            73772                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3200                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    81.253321                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   123.288750                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1464457                       # number of writebacks
system.cpu2.dcache.writebacks::total          1464457                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3594528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3594528                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3594528                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3594528                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1050823                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1050823                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1050823                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1050823                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 100518868455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 100518868455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 100518868455                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 100518868455                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046852                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046852                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046852                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046852                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 95657.278585                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95657.278585                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 95657.278585                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95657.278585                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1464457                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14825640                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14825640                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2567585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2567585                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 232969376000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 232969376000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17393225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17393225                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.147620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.147620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90734.825137                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90734.825137                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1978514                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1978514                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       589071                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       589071                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50246315000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50246315000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033868                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033868                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85297.553266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85297.553266                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2957809                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2957809                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2077766                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2077766                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 209732590445                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 209732590445                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5035575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5035575                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.412617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.412617                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100941.391112                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100941.391112                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1616014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1616014                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461752                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461752                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  50272553455                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  50272553455                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108873.493683                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108873.493683                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          237                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          237                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5706500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5706500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.407917                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.407917                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24078.059072                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24078.059072                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          131                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          131                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3511500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.225473                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.225473                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26805.343511                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26805.343511                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          222                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       852000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       852000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.411141                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.411141                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5496.774194                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5496.774194                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       722000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       722000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.387268                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.387268                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4945.205479                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4945.205479                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       125500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       125500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       109500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634860                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634860                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415379                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415379                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48182305500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48182305500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050239                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395509                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395509                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 115996.007261                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 115996.007261                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415379                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415379                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47766926500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47766926500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395509                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 114996.007261                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 114996.007261                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.927336                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19884290                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466051                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.563164                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301971500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.927336                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.935229                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.935229                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48426077                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48426077                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9264824415.178572                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   53745908990.225365                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          108     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501032874500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   127788264500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1037660334500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11368957                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11368957                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11368957                       # number of overall hits
system.cpu3.icache.overall_hits::total       11368957                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        19428                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19428                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        19428                       # number of overall misses
system.cpu3.icache.overall_misses::total        19428                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1414794000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1414794000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1414794000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1414794000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11388385                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11388385                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11388385                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11388385                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001706                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001706                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001706                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001706                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 72822.421248                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 72822.421248                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 72822.421248                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 72822.421248                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16077                       # number of writebacks
system.cpu3.icache.writebacks::total            16077                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3319                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3319                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3319                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3319                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16109                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16109                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16109                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16109                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1182995000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1182995000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1182995000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1182995000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001415                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001415                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001415                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001415                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73436.898628                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73436.898628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73436.898628                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73436.898628                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16077                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11368957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11368957                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        19428                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19428                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1414794000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1414794000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11388385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11388385                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001706                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001706                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 72822.421248                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 72822.421248                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3319                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3319                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16109                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16109                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1182995000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1182995000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001415                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001415                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73436.898628                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73436.898628                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11015280                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16077                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           685.157679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        307682000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22792879                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22792879                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16016340                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16016340                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16016340                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16016340                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4463207                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4463207                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4463207                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4463207                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 425168193063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 425168193063                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 425168193063                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 425168193063                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20479547                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20479547                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20479547                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20479547                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.217935                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.217935                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.217935                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.217935                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95260.693278                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95260.693278                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95260.693278                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95260.693278                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5805810                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       392044                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            71112                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3129                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.643183                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   125.293704                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1331872                       # number of writebacks
system.cpu3.dcache.writebacks::total          1331872                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3488541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3488541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3488541                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3488541                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       974666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       974666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       974666                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       974666                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  92416328146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  92416328146                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  92416328146                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  92416328146                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047592                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047592                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047592                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047592                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94818.458986                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94818.458986                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94818.458986                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94818.458986                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1331872                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13538055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13538055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2472322                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2472322                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 225738087000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 225738087000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16010377                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16010377                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.154420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.154420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 91306.102927                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 91306.102927                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1916324                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1916324                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       555998                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       555998                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47474688000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47474688000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034727                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034727                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85386.436642                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85386.436642                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2478285                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2478285                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1990885                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1990885                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 199430106063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 199430106063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4469170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4469170                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.445471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.445471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100171.585030                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100171.585030                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1572217                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1572217                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  44941640146                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  44941640146                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107344.340016                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107344.340016                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6871500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6871500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.367816                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.367816                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35789.062500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35789.062500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3610000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 44567.901235                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44567.901235                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1281000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1281000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.444156                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.444156                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7491.228070                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7491.228070                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1129000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1129000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.438961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.438961                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6680.473373                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6680.473373                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691381                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691381                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358792                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358792                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39456968500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39456968500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050173                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050173                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109971.706448                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109971.706448                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358792                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358792                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39098176500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39098176500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341650                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341650                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108971.706448                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108971.706448                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.631463                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           18040889                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1333252                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.531492                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        307693500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.631463                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.832233                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.832233                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44394530                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44394530                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    312321531.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   583040343.909764                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         3000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1718428000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1160451454500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4997144500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205610510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205610510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205610510                       # number of overall hits
system.cpu0.icache.overall_hits::total      205610510                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36736112                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36736112                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36736112                       # number of overall misses
system.cpu0.icache.overall_misses::total     36736112                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480226450997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480226450997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480226450997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480226450997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242346622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242346622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242346622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242346622                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151585                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151585                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151585                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151585                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13072.326516                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13072.326516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13072.326516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13072.326516                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1274                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1203                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.541667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   171.857143                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34631123                       # number of writebacks
system.cpu0.icache.writebacks::total         34631123                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2104955                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2104955                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2104955                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2104955                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34631157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34631157                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34631157                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34631157                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424962207999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424962207999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424962207999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424962207999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142899                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142899                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142899                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142899                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12271.094725                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12271.094725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12271.094725                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12271.094725                       # average overall mshr miss latency
system.cpu0.icache.replacements              34631123                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205610510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205610510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36736112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36736112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480226450997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480226450997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242346622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242346622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13072.326516                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13072.326516                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2104955                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2104955                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34631157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34631157                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424962207999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424962207999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142899                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142899                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12271.094725                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12271.094725                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240241411                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34631123                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.937153                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        519324399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       519324399                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481882263                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481882263                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481882263                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481882263                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45685271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45685271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45685271                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45685271                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1142476073897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1142476073897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1142476073897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1142476073897                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527567534                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527567534                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527567534                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527567534                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086596                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086596                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086596                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086596                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25007.536322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25007.536322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25007.536322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25007.536322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10351741                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       355124                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           169466                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2779                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.084471                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   127.788413                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30512997                       # number of writebacks
system.cpu0.dcache.writebacks::total         30512997                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15637245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15637245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15637245                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15637245                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30048026                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30048026                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30048026                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30048026                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 503081118452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 503081118452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 503081118452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 503081118452                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056956                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16742.567996                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16742.567996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16742.567996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16742.567996                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30512997                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344597370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344597370                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36718845                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36718845                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 768898414500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 768898414500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381316215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381316215                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096295                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20940.157962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20940.157962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9913035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9913035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26805810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26805810                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 400863763500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 400863763500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070298                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070298                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14954.361144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14954.361144                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137284893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137284893                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8966426                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8966426                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 373577659397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 373577659397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251319                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251319                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061308                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061308                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41664.054262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41664.054262                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5724210                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5724210                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3242216                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3242216                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102217354952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102217354952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022169                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022169                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31527.003430                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31527.003430                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7953500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7953500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.235790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8124.106231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8124.106231                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1757000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009393                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45051.282051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45051.282051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          218                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          218                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1980500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1980500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4043                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.053920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053920                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9084.862385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9084.862385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          218                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          218                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1764500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1764500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053920                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053920                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8094.036697                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8094.036697                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584119                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466345                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466345                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54230249500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54230249500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443942                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443942                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 116287.833042                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 116287.833042                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466345                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466345                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  53763904500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  53763904500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443942                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443942                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 115287.833042                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 115287.833042                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996537                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512987116                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30514117                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.811468                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996537                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087766535                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087766535                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34567239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28895826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              427104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               12184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              421768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              425888                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64769050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34567239                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28895826                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11922                       # number of overall hits
system.l2.overall_hits::.cpu1.data             427104                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              12184                       # number of overall hits
system.l2.overall_hits::.cpu2.data             421768                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7119                       # number of overall hits
system.l2.overall_hits::.cpu3.data             425888                       # number of overall hits
system.l2.overall_hits::total                64769050                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63917                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1614031                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1114905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             13905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1040156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              8990                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            903305                       # number of demand (read+write) misses
system.l2.demand_misses::total                4774792                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63917                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1614031                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15583                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1114905                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            13905                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1040156                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             8990                       # number of overall misses
system.l2.overall_misses::.cpu3.data           903305                       # number of overall misses
system.l2.overall_misses::total               4774792                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6275837416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 188714189321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1819870432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 147483337619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1668722427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 139461689838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1072093463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 122953705853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     609449446369                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6275837416                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 188714189321                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1819870432                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 147483337619                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1668722427                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 139461689838                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1072093463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 122953705853                       # number of overall miss cycles
system.l2.overall_miss_latency::total    609449446369                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34631156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30509857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1542009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1461924                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1329193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69543842                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34631156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30509857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1542009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1461924                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1329193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69543842                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.052902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.566552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.532983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.711498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.558073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.679589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068659                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.052902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.566552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.532983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.711498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.558073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.679589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068659                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98187.296275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116921.043847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 116785.627414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 132283.322453                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 120008.804531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134077.667040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 119254.000334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 136115.382792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127638.951889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98187.296275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116921.043847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 116785.627414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 132283.322453                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 120008.804531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134077.667040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 119254.000334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 136115.382792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127638.951889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            7012860                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    238083                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.455526                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8164432                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3770773                       # number of writebacks
system.l2.writebacks::total                   3770773                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         185943                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1296                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          57536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            949                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          57010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              362986                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        185943                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1296                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         57536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           949                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         57010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             362986                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1428088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1056634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       982620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       846295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4411806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1428088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1056634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       982620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       846295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9784432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14196238                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5595342920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 160698971170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1577826436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131243803437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1444184440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 123967270144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    921793970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 108861233690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 534310426207                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5595342920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 160698971170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1577826436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131243803437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1444184440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 123967270144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    921793970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 108861233690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1057476852465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1591787278672                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.519433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.685232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.481851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.672142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.499162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.636698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063439                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.519433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.685232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.481851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.672142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.499162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.636698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204134                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 88435.955745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112527.359077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 110437.911108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124209.332122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 114882.224167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 126159.929723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 114636.732993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 128632.726992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121109.229691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 88435.955745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112527.359077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 110437.911108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124209.332122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 114882.224167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 126159.929723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 114636.732993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 128632.726992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 108077.490085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112127.401546                       # average overall mshr miss latency
system.l2.replacements                       20038581                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8094990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8094990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8094990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8094990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61035025                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61035025                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61035025                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61035025                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9784432                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9784432                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1057476852465                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1057476852465                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 108077.490085                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 108077.490085                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   99                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                128                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       423000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       453500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.957746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.450980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.388889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.563877                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6220.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3542.968750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1371000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       467500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       461000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.957746                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.450980                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.388889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.563877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20161.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20326.086957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20043.478261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20160.156250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.515152                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.244444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.572519                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       771000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       183000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       227000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1523500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.515152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.244444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.572519                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20289.473684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20636.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20313.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2698941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           145246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           152307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           170939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3167433                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1011561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         782703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         721178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         603014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3118456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 120451114300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 100482867762                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  94070576834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80055147432                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  395059706328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3710502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       927949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       873485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       773953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6285889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.272621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.843476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.825633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.779135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119074.494074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128379.305767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130440.164334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132758.356244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126684.393279                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       102819                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        26494                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        25910                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           181384                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       908742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       756542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       694684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       577104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2937072                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 102926292518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  90230215412                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  84361738529                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71611019144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 349129265603                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.244911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.815284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.795302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.745658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.467248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113262.391876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119266.630818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121439.011880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124086.852879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118869.835538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34567239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         12184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34598464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63917                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        13905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         8990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           102395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6275837416                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1819870432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1668722427                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1072093463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10836523738                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34631156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34700859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.566552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.532983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.558073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98187.296275                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 116785.627414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 120008.804531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 119254.000334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105830.594638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          647                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1296                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1334                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          949                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4226                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12571                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5595342920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1577826436                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1444184440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    921793970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9539147766                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.519433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.481851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.499162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 88435.955745                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 110437.911108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 114882.224167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 114636.732993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97170.672677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26196885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       281858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       269461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       254949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27003153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       602470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       332202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       318978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       300291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1553941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  68263075021                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47000469857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45391113004                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42898558421                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 203553216303                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26799355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       614060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       588439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       555240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28557094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.540993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.542075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.540831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113305.351339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 141481.598115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 142301.704205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 142856.623812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130991.598975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        83124                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        32110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        31042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        31100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       177376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       519346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       300092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       287936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       269191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1376565                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  57772678652                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41013588025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39605531615                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  37250214546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175642012838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.488701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.489322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.484819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111241.212317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 136670.047935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 137549.773613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 138378.380206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 127594.420051                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          825                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          845                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          768                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          785                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3223                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1974                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         1830                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1788                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1833                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            7425                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     29009748                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     29555744                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     31102759                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     31002749                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    120671000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2799                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2675                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         2556                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         2618                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         10648                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.705252                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.684112                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.699531                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.700153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.697314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14695.920973                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16150.679781                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17395.279083                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 16913.665576                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16251.986532                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          369                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          359                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          330                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          362                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1420                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1605                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1458                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6005                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     33264173                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     30712154                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     30219189                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     30623423                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    124818939                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.573419                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.549907                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.570423                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.561879                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.563956                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20725.341433                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20878.418763                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20726.467078                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20818.098572                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20785.834971                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999886                       # Cycle average of tags in use
system.l2.tags.total_refs                   147919301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20043223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.380016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.709675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.202815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.494011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.547715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.008391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.481816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.394715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.146252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1129522255                       # Number of tag accesses
system.l2.tags.data_accesses               1129522255                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4049344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91523648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        914368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      67665920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        804544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      62928768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        514624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54204736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    614480576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          897086528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4049344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       914368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       804544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       514624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6282880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241329408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241329408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1430057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1057280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         983262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         846949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9601259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14016977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3770772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3770772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3474494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         78530832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           784563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58059978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           690330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         53995318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           441567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46509761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    527248114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769734958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3474494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       784563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       690330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       441567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5390954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207069971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207069971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207069971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3474494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        78530832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          784563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58059978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          690330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        53995318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          441567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46509761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    527248114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            976804929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3735309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1392363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1050894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    976510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    839267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9596586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002420530250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230762                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230762                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19810845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3526897                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14016978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3770772                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14016978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3770772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  63190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35463                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            830940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            832492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            835403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            882917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1046028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            958449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            860058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            875588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            832031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            992217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           844952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           865512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           818870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           835648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           810199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           832484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231788                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 839455106652                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69768940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1101088631652                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     60159.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78909.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10303438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1628252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14016978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3770772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  923664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1096656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1154315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1075544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  857431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  673532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  518434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  437860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  392440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  417374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 855872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2621249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1385395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 433276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 364849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 306722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 234448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 137210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  44412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  23105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 108859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 149653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 179001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 198248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  31944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  38870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  43973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  47404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  48867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  49538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  49968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  50102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  50385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  51305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  58354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  34601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     91                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5757371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.634515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.362479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.101167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2645456     45.95%     45.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1961733     34.07%     80.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       287871      5.00%     85.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       182459      3.17%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       218838      3.80%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        83745      1.45%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        67172      1.17%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        56308      0.98%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       253789      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5757371                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.467620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.238097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.345482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230757    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230762                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.186738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.790935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214620     93.00%     93.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1300      0.56%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9147      3.96%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2979      1.29%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1190      0.52%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              650      0.28%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              364      0.16%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              199      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              134      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               71      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               35      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               33      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230762                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              893042432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4044160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239058176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               897086592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241329408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       766.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1165448587500                       # Total gap between requests
system.mem_ctrls.avgGap                      65519.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4049216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89111232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       914368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     67257216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       804544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     62496640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       514624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     53713088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    614181504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239058176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3474384.029870029073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 76460885.599297031760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 784563.129411767353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57709294.135931253433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 690329.887298615999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53624535.696919225156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 441567.307594318001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46087908.163507089019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 526991498.833145856857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205121166.394743740559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1430057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1057280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       983262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       846949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9601260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3770772                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2955550598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 101253108058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    971725538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  86910147653                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    910428059                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  82745416629                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    580249858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  73369035441                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 751392969818                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28463013181028                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     46712.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70803.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     68014.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82201.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     72422.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     84153.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     72161.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     86627.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78259.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7548325.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20191662960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10732108200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48779858820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9710327520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     91999315200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150849611370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     320501010720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       652763894790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.096683                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 831539312884                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38916800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 294992486116                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20916044520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11117114745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50850187500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9787854960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     91999315200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     271826219850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     218625972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       675122708775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.281411                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 565351207537                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38916800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 561180591463                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7901715695.312500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   50344601795.104591                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501032940000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154028990000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1011419609000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14323925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14323925                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14323925                       # number of overall hits
system.cpu1.icache.overall_hits::total       14323925                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        34207                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34207                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        34207                       # number of overall misses
system.cpu1.icache.overall_misses::total        34207                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2455837500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2455837500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2455837500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2455837500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14358132                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14358132                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14358132                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14358132                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002382                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002382                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002382                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002382                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71793.419476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71793.419476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71793.419476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71793.419476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27473                       # number of writebacks
system.cpu1.icache.writebacks::total            27473                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6702                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6702                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6702                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6702                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27505                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27505                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2004374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2004374500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2004374500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2004374500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001916                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001916                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001916                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001916                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72873.095801                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72873.095801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72873.095801                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72873.095801                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27473                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14323925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14323925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        34207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2455837500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2455837500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14358132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14358132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002382                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002382                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71793.419476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71793.419476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6702                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6702                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2004374500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2004374500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72873.095801                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72873.095801                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13370524                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27473                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           486.678703                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        295563000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991794                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28743769                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28743769                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18769667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18769667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18769667                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18769667                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4822242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4822242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4822242                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4822242                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 455466553553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 455466553553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 455466553553                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 455466553553                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23591909                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23591909                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23591909                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23591909                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204402                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204402                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204402                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204402                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94451.202066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94451.202066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94451.202066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94451.202066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6217162                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       384159                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77813                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3213                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.898757                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   119.563959                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1544626                       # number of writebacks
system.cpu1.dcache.writebacks::total          1544626                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3722378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3722378                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3722378                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3722378                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1099864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1099864                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1099864                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1099864                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104824348056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104824348056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104824348056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104824348056                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046620                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046620                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046620                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046620                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95306.645236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95306.645236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95306.645236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95306.645236                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1544626                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15697450                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15697450                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2667640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2667640                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 241059411500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 241059411500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18365090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18365090                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90364.296344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90364.296344                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2053065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2053065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       614575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       614575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52059817000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52059817000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84708.647439                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84708.647439                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3072217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3072217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2154602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2154602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 214407142053                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 214407142053                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5226819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5226819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99511.251755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99511.251755                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1669313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1669313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52764531056                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52764531056                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092846                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092846                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108728.059066                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108728.059066                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          370                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5832500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5832500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.360967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.360967                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27906.698565                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27906.698565                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.183074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.183074                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31353.773585                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31353.773585                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1181500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1181500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.428934                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.428934                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6991.124260                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6991.124260                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1049500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1049500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411168                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6478.395062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6478.395062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       300500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       300500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603706                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603706                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52162172000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52162172000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425157                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425157                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 116823.265137                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 116823.265137                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  51715667000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  51715667000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 115823.265137                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 115823.265137                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.150685                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20919680                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546244                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.529352                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        295574500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.150685                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50832458                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50832458                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1165448599000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63260782                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11865763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61459692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16267808                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16011397                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1072                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1702                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           65                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6289142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6289142                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34700859                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28559925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        10648                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        10648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103893434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91540394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        82483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4636044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        78235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4395476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3997513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208671874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4432785792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3905462912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3518592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197544640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3337344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187288384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2059904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170308160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8902305728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36057475                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241723264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105680769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078554                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98868379     93.55%     93.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6143810      5.81%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87665      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 353008      0.33%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 216060      0.20%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11847      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105680769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139244685313                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2200899520                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39860408                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2001334685                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24678381                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45773168866                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51947801827                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2321117407                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41963970                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1833061952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122732                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784360                       # Number of bytes of host memory used
host_op_rate                                   123448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20069.17                       # Real time elapsed on the host
host_tick_rate                               33265616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463129331                       # Number of instructions simulated
sim_ops                                    2477500485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.667613                       # Number of seconds simulated
sim_ticks                                667613353000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.069619                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               89397182                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99253425                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10589775                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123205507                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9159494                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9265408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          105914                       # Number of indirect misses.
system.cpu0.branchPred.lookups              167602348                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       140377                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24193                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10163925                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67411326                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9407323                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5842397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      270107383                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275135135                       # Number of instructions committed
system.cpu0.commit.committedOps             278032032                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1279725315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.217259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.916092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1158623469     90.54%     90.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63448439      4.96%     95.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23702071      1.85%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14625664      1.14%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4687780      0.37%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3149612      0.25%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1022004      0.08%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1058953      0.08%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9407323      0.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1279725315                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7521601                       # Number of function calls committed.
system.cpu0.commit.int_insts                263946853                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63848769                       # Number of loads committed
system.cpu0.commit.membars                    4351308                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4352143      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203816338     73.31%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63872490     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884813      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278032032                       # Class of committed instruction
system.cpu0.commit.refs                      69757841                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275135135                       # Number of Instructions Simulated
system.cpu0.committedOps                    278032032                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.836248                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.836248                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            907577734                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               437449                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75215364                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             591409270                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98050967                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                297906915                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10165482                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               406848                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9098651                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  167602348                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101908524                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1196078277                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1676649                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     688186847                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                7397                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        45482                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21197426                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.125958                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116069846                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98556676                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.517192                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1322799749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.527361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.932346                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               882317062     66.70%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261691973     19.78%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142047917     10.74%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17238734      1.30%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5140397      0.39%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9922008      0.75%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1196148      0.09%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3223374      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1322799749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2185                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1397                       # number of floating regfile writes
system.cpu0.idleCycles                        7822069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10773010                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107723212                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.348939                       # Inst execution rate
system.cpu0.iew.exec_refs                   116739827                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7026553                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              154237655                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125035958                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2998973                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6394326                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9424883                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          547256016                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109713274                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9645122                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464305294                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1019722                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             55372601                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10165482                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             56920128                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1038780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          183563                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          643                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1277                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11371                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61187189                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3515811                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1277                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4904961                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5868049                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339466660                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450267910                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755221                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256372224                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.338389                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451558955                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603435047                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341221120                       # number of integer regfile writes
system.cpu0.ipc                              0.206772                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.206772                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4360314      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349361603     73.71%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32427      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82153      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 92      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                873      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                43      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113067838     23.86%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7043756      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            571      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            67      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473950415                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2389                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4716                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2278                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2639                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1343481                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 524541     39.04%     39.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     39.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     93      0.01%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     39.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                782708     58.26%     97.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36010      2.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               49      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470931193                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2272817157                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450265632                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        816478419                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 536930511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473950415                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10325505                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      269223987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           777812                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4483108                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    125880308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1322799749                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.358293                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.852237                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1049147183     79.31%     79.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147356290     11.14%     90.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85232535      6.44%     96.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22414528      1.69%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9365058      0.71%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5694392      0.43%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2541974      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             680877      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             366912      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1322799749                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.356187                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6009354                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          950401                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125035958                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9424883                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3400                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1330621818                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4604983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              281014329                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205622514                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5607074                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106188847                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              60589115                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1343111                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            756416527                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             570280125                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          429040203                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                295928662                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4387515                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10165482                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73856977                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               223417694                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2352                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       756414175                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     555645452                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3150635                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29195924                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3151788                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1818449490                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1139666377                       # The number of ROB writes
system.cpu0.timesIdled                         333245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  690                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.104216                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               89529384                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            99362037                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11201972                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115347480                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9315593                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        9651184                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          335591                       # Number of indirect misses.
system.cpu1.branchPred.lookups              158590835                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       133995                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1654                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         10000745                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64158470                       # Number of branches committed
system.cpu1.commit.bw_lim_events              8989772                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5799503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      229032771                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259250677                       # Number of instructions committed
system.cpu1.commit.committedOps             262149175                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1159474961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226093                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.926040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1042194783     89.89%     89.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     63421839      5.47%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22818555      1.97%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13614447      1.17%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4289619      0.37%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2644894      0.23%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       561601      0.05%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       939451      0.08%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      8989772      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1159474961                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7111729                       # Number of function calls committed.
system.cpu1.commit.int_insts                248158704                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60512329                       # Number of loads committed
system.cpu1.commit.membars                    4348049                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4348049      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192827731     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             50      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60513983     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4459266      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262149175                       # Class of committed instruction
system.cpu1.commit.refs                      64973249                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259250677                       # Number of Instructions Simulated
system.cpu1.committedOps                    262149175                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.617817                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.617817                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            801484449                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1205727                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            74377440                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             544022864                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89617958                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                288732102                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              10001306                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               366248                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6901897                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  158590835                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 97356090                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1081796273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1921884                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     640651712                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               22405066                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132471                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         103738882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          98844977                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.535138                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1196737712                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.544907                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.941137                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               784749319     65.57%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               242833459     20.29%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               136547143     11.41%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                15628565      1.31%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3212649      0.27%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 9317076      0.78%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1293470      0.11%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3148141      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    7890      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1196737712                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         434357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10501610                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               100383380                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.356984                       # Inst execution rate
system.cpu1.iew.exec_refs                   106116470                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5250899                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              103170838                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            112756334                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2582126                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         13124896                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7132650                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          490296970                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            100865571                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9043307                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            427371434                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                681298                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57452256                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              10001306                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             58382393                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       996954                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11868                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     52244005                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2671730                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           177                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4271416                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6230194                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                305465467                       # num instructions consuming a value
system.cpu1.iew.wb_count                    413818364                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768305                       # average fanout of values written-back
system.cpu1.iew.wb_producers                234690670                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.345663                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     414859867                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               554855876                       # number of integer regfile reads
system.cpu1.int_regfile_writes              312889774                       # number of integer regfile writes
system.cpu1.ipc                              0.216553                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.216553                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4348557      1.00%      1.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            323007602     74.01%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           103796229     23.78%     98.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5262157      1.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             436414741                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1310440                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003003                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 558549     42.62%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                751864     57.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   27      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             433376624                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2071698018                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    413818364                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        718444835                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 480833965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                436414741                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9463005                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      228147795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           820384                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3663502                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     96097129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1196737712                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.364670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.844727                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          940650661     78.60%     78.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          138594199     11.58%     90.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82173908      6.87%     97.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19682306      1.64%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7839768      0.66%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5063111      0.42%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1737614      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             643663      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             352482      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1196737712                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.364538                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5793955                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          807530                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           112756334                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7132650                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu1.numCycles                      1197172069                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   137847448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              229820248                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194189030                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3635212                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98312927                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              56317119                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1050422                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            682958805                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             518213705                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          387814581                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                284686943                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4084246                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              10001306                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67098332                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               193625551                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       682958805                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     506817956                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2758977                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24603130                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2760359                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1641663976                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1019762437                       # The number of ROB writes
system.cpu1.timesIdled                           4760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.528068                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               84059128                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            92854216                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10177605                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105668367                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8462334                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8660321                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          197987                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147149687                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       132556                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1700                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9109377                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61290251                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9384211                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4953877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      212735869                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248605329                       # Number of instructions committed
system.cpu2.commit.committedOps             251081072                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1012332203                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.248022                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.984843                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    902829950     89.18%     89.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     58711440      5.80%     94.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20917972      2.07%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12572262      1.24%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4224402      0.42%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2253551      0.22%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       491054      0.05%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       947361      0.09%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9384211      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1012332203                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6537990                       # Number of function calls committed.
system.cpu2.commit.int_insts                237735541                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58059961                       # Number of loads committed
system.cpu2.commit.membars                    3713942                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713942      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185059431     73.71%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             50      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58061661     23.12%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4245892      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251081072                       # Class of committed instruction
system.cpu2.commit.refs                      62307553                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248605329                       # Number of Instructions Simulated
system.cpu2.committedOps                    251081072                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.213038                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.213038                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            672107408                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1072316                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            70868700                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             511040777                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83631995                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                275710191                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9109881                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               476215                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6316344                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147149687                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 90899407                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    939787213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1544069                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     595860196                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20356218                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.140493                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          96910497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          92521462                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.568903                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1046875819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.578146                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.939088                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               659907998     63.04%     63.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               227195900     21.70%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               132603965     12.67%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13052419      1.25%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 3172629      0.30%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6971218      0.67%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1673716      0.16%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2286961      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   11013      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1046875819                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         507971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9598152                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                95824876                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.390200                       # Inst execution rate
system.cpu2.iew.exec_refs                   101483187                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5055928                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               81948420                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            106529814                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2145830                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11550904                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6695155                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          462946586                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             96427259                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8419535                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            408689153                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                583483                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             59477359                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9109881                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             60229583                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       979131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12076                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     48469853                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2447563                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3819271                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5778881                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                289464179                       # num instructions consuming a value
system.cpu2.iew.wb_count                    395692998                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.775020                       # average fanout of values written-back
system.cpu2.iew.wb_producers                224340656                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.377792                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     396699442                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               530698139                       # number of integer regfile reads
system.cpu2.int_regfile_writes              299277435                       # number of integer regfile writes
system.cpu2.ipc                              0.237358                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.237358                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3714389      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            309153217     74.12%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  81      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            99172467     23.78%     98.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5068438      1.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             417108688                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1404989                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003368                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 658046     46.84%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                746912     53.16%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   31      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             414799288                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1883340785                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    395692998                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        674812178                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 455155088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                417108688                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7791498                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      211865514                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           842601                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2837621                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     84291849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1046875819                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.398432                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.880197                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          803500442     76.75%     76.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130715804     12.49%     89.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78913563      7.54%     96.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18517415      1.77%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7282080      0.70%     99.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5132169      0.49%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1823526      0.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             643368      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             347452      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1046875819                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.398239                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5000418                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          764178                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           106529814                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6695155                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    447                       # number of misc regfile reads
system.cpu2.numCycles                      1047383790                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   287635714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              214183031                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186338226                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2858990                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91576670                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              55225548                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               995959                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            642735383                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             488048929                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          365654809                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                271992305                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4149355                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9109881                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             65116100                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               179316583                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       642735383                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     394897832                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2308594                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22274681                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2310781                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1466762970                       # The number of ROB reads
system.cpu2.rob.rob_writes                  962296025                       # The number of ROB writes
system.cpu2.timesIdled                           4953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.273268                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73632408                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            80672479                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7377996                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         92908743                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6567449                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6579033                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11584                       # Number of indirect misses.
system.cpu3.branchPred.lookups              129221582                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       137380                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1701                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7299181                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58479832                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10835133                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3792562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      206121666                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239128122                       # Number of instructions committed
system.cpu3.commit.committedOps             241023143                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    860896371                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.279968                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.097204                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    765483743     88.92%     88.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     48192527      5.60%     94.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17331454      2.01%     96.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11375464      1.32%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3866185      0.45%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2063387      0.24%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       660769      0.08%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1087709      0.13%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10835133      1.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    860896371                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5791099                       # Number of function calls committed.
system.cpu3.commit.int_insts                228521612                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55837156                       # Number of loads committed
system.cpu3.commit.membars                    2842851                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2842851      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178372017     74.01%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             76      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55838857     23.17%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3969246      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        241023143                       # Class of committed instruction
system.cpu3.commit.refs                      59808103                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239128122                       # Number of Instructions Simulated
system.cpu3.committedOps                    241023143                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.737603                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.737603                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            560055581                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                79648                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            64719781                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             478107783                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                70409798                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                248337430                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7299739                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                75267                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7197362                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  129221582                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 78702733                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    803467069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1377335                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     537690550                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               14757108                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.144581                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          82454275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          80199857                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.601601                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         893299910                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.607210                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.928198                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               541168014     60.58%     60.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               206967333     23.17%     83.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               124113793     13.89%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9797269      1.10%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2583401      0.29%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6346641      0.71%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  499504      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1821811      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           893299910                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         466081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7806560                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91183047                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.439887                       # Inst execution rate
system.cpu3.iew.exec_refs                    97850704                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4776183                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               82331376                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            102845576                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1677886                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4167289                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6269803                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          446361985                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93074521                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7574709                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            393155869                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                662782                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             58940443                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7299739                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             59804974                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       956668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12264                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47008420                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2298856                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           125                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3344578                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4461982                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                282696814                       # num instructions consuming a value
system.cpu3.iew.wb_count                    380817571                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.773681                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218717263                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.426082                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     382066137                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               511347670                       # number of integer regfile reads
system.cpu3.int_regfile_writes              289515175                       # number of integer regfile writes
system.cpu3.ipc                              0.267551                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.267551                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2843348      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            297318455     74.19%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 119      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95780138     23.90%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4788422      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             400730578                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1612466                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004024                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 864724     53.63%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     53.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                747692     46.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   50      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             399499696                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1697212878                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    380817571                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        651700910                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 440395836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                400730578                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5966149                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      205338842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           839346                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2173587                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     84468319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    893299910                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.448596                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952363                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          667477535     74.72%     74.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          117647943     13.17%     87.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72885455      8.16%     96.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18305436      2.05%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7797857      0.87%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5363947      0.60%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2717723      0.30%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             754196      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             349818      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      893299910                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.448362                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4678359                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          813119                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           102845576                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6269803                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    497                       # number of misc regfile reads
system.cpu3.numCycles                       893765991                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   441254067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              217747087                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179574755                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2919013                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                76513931                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              55983986                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               978506                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            613630906                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             463877921                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          351262660                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                247152721                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4269452                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7299739                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             66069448                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               171687905                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       613630906                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     278516984                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1778058                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 21084271                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1780256                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1297203122                       # The number of ROB reads
system.cpu3.rob.rob_writes                  926898267                       # The number of ROB writes
system.cpu3.timesIdled                           4940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         47770734                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14296311                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            66260323                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            2875301                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3902507                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     69365752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     137746726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2406024                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1308582                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31082604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26294313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64354084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27602895                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           69235006                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5165299                       # Transaction distribution
system.membus.trans_dist::CleanEvict         63229215                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17755                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5557                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93226                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      69235008                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    207074738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              207074738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4767581312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4767581312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          69352065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                69352065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            69352065                       # Request fanout histogram
system.membus.respLayer1.occupancy       357416602609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        179674577657                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    481343168.896321                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1371859399.875114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5999932500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   523691745500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 143921607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     90893158                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        90893158                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     90893158                       # number of overall hits
system.cpu2.icache.overall_hits::total       90893158                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6249                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6249                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6249                       # number of overall misses
system.cpu2.icache.overall_misses::total         6249                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    467875000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    467875000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    467875000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    467875000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     90899407                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     90899407                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     90899407                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     90899407                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 74871.979517                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74871.979517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 74871.979517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74871.979517                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1527                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    84.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5878                       # number of writebacks
system.cpu2.icache.writebacks::total             5878                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          371                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          371                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          371                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          371                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5878                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5878                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5878                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    439945500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    439945500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    439945500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    439945500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74846.121130                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74846.121130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74846.121130                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74846.121130                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5878                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     90893158                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       90893158                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    467875000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    467875000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     90899407                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     90899407                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 74871.979517                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74871.979517                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          371                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          371                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5878                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    439945500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    439945500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74846.121130                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74846.121130                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91251519                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5910                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15440.189340                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        181804692                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       181804692                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78216180                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78216180                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78216180                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78216180                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     15253083                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15253083                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     15253083                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15253083                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1499907119564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1499907119564                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1499907119564                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1499907119564                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     93469263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93469263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     93469263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93469263                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.163188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.163188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163188                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98334.685490                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98334.685490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98334.685490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98334.685490                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     95613936                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       302103                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1110460                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3867                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    86.102999                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.123351                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6918860                       # number of writebacks
system.cpu2.dcache.writebacks::total          6918860                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8325351                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8325351                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8325351                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8325351                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6927732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6927732                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6927732                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6927732                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 797872496656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 797872496656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 797872496656                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 797872496656                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.074118                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.074118                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.074118                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.074118                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115170.808665                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115170.808665                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115170.808665                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115170.808665                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6918859                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76256925                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76256925                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     14204234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     14204234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1413499339000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1413499339000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     90461159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     90461159                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.157020                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.157020                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99512.535417                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99512.535417                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7390883                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7390883                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6813351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6813351                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 789537846000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 789537846000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.075318                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.075318                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 115880.988078                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 115880.988078                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1959255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1959255                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1048849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1048849                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  86407780564                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  86407780564                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.348674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.348674                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 82383.432281                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82383.432281                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       934468                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       934468                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   8334650656                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8334650656                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 72867.440012                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72867.440012                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234506                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234506                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3676                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     81422500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     81422500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.002969                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.002969                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22149.755169                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22149.755169                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          266                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          266                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3410                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3410                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     72844500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     72844500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002754                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002754                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21362.023460                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21362.023460                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236096                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236096                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1627                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1627                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     31278500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31278500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237723                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001315                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19224.646589                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19224.646589                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1613                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1613                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     29728500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     29728500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001303                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001303                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18430.564166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18430.564166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       712000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       712000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       649000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       649000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          355                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            355                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1345                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     59800499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     59800499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1700                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1700                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.791176                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.791176                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 44461.337546                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 44461.337546                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1345                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58455499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58455499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791176                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791176                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 43461.337546                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 43461.337546                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.388059                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87637582                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6927496                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.650687                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.388059                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        198821200                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       198821200                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    805585744.525548                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2118401398.774158                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8208081000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   446882859000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 220730494000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     78696477                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        78696477                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     78696477                       # number of overall hits
system.cpu3.icache.overall_hits::total       78696477                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6256                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6256                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6256                       # number of overall misses
system.cpu3.icache.overall_misses::total         6256                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    433847999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    433847999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    433847999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    433847999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     78702733                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     78702733                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     78702733                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     78702733                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69349.104699                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69349.104699                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69349.104699                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69349.104699                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          674                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5842                       # number of writebacks
system.cpu3.icache.writebacks::total             5842                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          414                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          414                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5842                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5842                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5842                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5842                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    403481999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    403481999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    403481999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    403481999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69065.730743                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69065.730743                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69065.730743                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69065.730743                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5842                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     78696477                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       78696477                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6256                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6256                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    433847999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    433847999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     78702733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     78702733                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69349.104699                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69349.104699                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          414                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5842                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5842                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    403481999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    403481999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69065.730743                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69065.730743                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           79072105                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5874                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13461.373000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        157411308                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       157411308                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     75509852                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75509852                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     75509852                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75509852                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     14942848                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      14942848                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     14942848                       # number of overall misses
system.cpu3.dcache.overall_misses::total     14942848                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1442291371627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1442291371627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1442291371627                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1442291371627                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90452700                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90452700                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90452700                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90452700                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.165201                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.165201                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.165201                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.165201                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96520.514137                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96520.514137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96520.514137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96520.514137                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     93159381                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       281385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1079682                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3745                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.284092                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.136182                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6226555                       # number of writebacks
system.cpu3.dcache.writebacks::total          6226555                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8708046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8708046                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8708046                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8708046                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6234802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6234802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6234802                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6234802                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 716673241195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 716673241195                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 716673241195                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 716673241195                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114947.233480                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114947.233480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114947.233480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114947.233480                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6226555                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73531649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73531649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     13899318                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13899318                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1354160475500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1354160475500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87430967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87430967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.158975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.158975                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97426.397144                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97426.397144                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7778534                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7778534                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6120784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6120784                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 708194316500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 708194316500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115703.203462                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115703.203462                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1978203                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1978203                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1043530                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1043530                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  88130896127                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  88130896127                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021733                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021733                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.345342                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.345342                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 84454.587915                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84454.587915                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       929512                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       929512                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8478924695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8478924695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037733                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037733                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 74364.790603                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74364.790603                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       944153                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       944153                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3716                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3716                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     82665500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     82665500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003920                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003920                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22245.828848                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22245.828848                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          266                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          266                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3450                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3450                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     71955000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     71955000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003640                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20856.521739                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20856.521739                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       946028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       946028                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1443                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1443                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     27161500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27161500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       947471                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       947471                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001523                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001523                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 18822.938323                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18822.938323                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1428                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1428                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     25798500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25798500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18066.176471                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18066.176471                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       744000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       744000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       679000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       679000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          375                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            375                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1326                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1326                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     55943498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     55943498                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1701                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1701                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.779541                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.779541                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42189.666667                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42189.666667                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1326                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     54617498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     54617498                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.779541                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.779541                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41189.666667                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41189.666667                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.471127                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83655490                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6235060                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.416950                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.471127                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983473                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983473                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        190934518                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       190934518                       # Number of data accesses
system.cpu0.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    28426320.987654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24983739.108957                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       192000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    153168000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   665310821000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2302532000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101450953                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101450953                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101450953                       # number of overall hits
system.cpu0.icache.overall_hits::total      101450953                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       457571                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        457571                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       457571                       # number of overall misses
system.cpu0.icache.overall_misses::total       457571                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10195596499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10195596499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10195596499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10195596499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101908524                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101908524                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101908524                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101908524                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004490                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004490                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004490                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004490                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22281.998857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22281.998857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22281.998857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22281.998857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3162                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       413769                       # number of writebacks
system.cpu0.icache.writebacks::total           413769                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43784                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43784                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43784                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43784                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       413787                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       413787                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       413787                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       413787                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9052159499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9052159499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9052159499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9052159499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004060                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004060                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004060                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004060                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21876.374799                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21876.374799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21876.374799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21876.374799                       # average overall mshr miss latency
system.cpu0.icache.replacements                413769                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101450953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101450953                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       457571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       457571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10195596499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10195596499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101908524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101908524                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22281.998857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22281.998857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43784                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43784                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       413787                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       413787                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9052159499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9052159499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21876.374799                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21876.374799                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101864994                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           413819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           246.158330                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204230835                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204230835                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89764465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89764465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89764465                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89764465                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     17996954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      17996954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     17996954                       # number of overall misses
system.cpu0.dcache.overall_misses::total     17996954                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1690243169600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1690243169600                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1690243169600                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1690243169600                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107761419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107761419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107761419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107761419                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167007                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167007                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167007                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167007                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93918.291373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93918.291373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93918.291373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93918.291373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    103877481                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       238824                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1280186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3092                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    81.142491                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.239327                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9586407                       # number of writebacks
system.cpu0.dcache.writebacks::total          9586407                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8404072                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8404072                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8404072                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8404072                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9592882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9592882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9592882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9592882                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1014251854875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1014251854875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1014251854875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1014251854875                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089020                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105729.628997                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105729.628997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105729.628997                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105729.628997                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9586406                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86553711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86553711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16788200                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16788200                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1596239367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1596239367000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103341911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103341911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.162453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.162453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95081.031141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95081.031141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7365357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7365357                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9422843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9422843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1003983989500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1003983989500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 106547.884699                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106547.884699                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3210754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3210754                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1208754                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1208754                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  94003802600                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  94003802600                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419508                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419508                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.273504                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.273504                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77769.176028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77769.176028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1038715                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1038715                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       170039                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       170039                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  10267865375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10267865375                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038475                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038475                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60385.354977                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60385.354977                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1473593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1473593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9185                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9185                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131998000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131998000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1482778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1482778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006194                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006194                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14371.039739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14371.039739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5675                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3510                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3510                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     69222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     69222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19721.509972                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19721.509972                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1463783                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1463783                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1575                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1575                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     32616500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     32616500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465358                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465358                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001075                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001075                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20708.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20708.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1560                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1560                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     31058500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31058500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19909.294872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19909.294872                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        40500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        40500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        38500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        38500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21240                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21240                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2953                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2953                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     82093494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     82093494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24193                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24193                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.122060                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.122060                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27800.031832                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27800.031832                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2953                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     79140494                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     79140494                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.122060                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.122060                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26800.031832                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26800.031832                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986828                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102342118                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9593896                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.667420                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986828                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231061360                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231061360                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              368672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1731256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1282631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1106896                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2246                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1064727                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5560740                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             368672                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1731256                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2227                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1282631                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2085                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1106896                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2246                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1064727                       # number of overall hits
system.l2.overall_hits::total                 5560740                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             45104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7850610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6670944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           5808678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5158246                       # number of demand (read+write) misses
system.l2.demand_misses::total               25544544                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            45104                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7850610                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3573                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6670944                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3793                       # number of overall misses
system.l2.overall_misses::.cpu2.data          5808678                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3596                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5158246                       # number of overall misses
system.l2.overall_misses::total              25544544                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3995765917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 969313733040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    362807974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 857333294068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    404687466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 764606034369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    367052468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 685113401192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3281496776494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3995765917                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 969313733040                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    362807974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 857333294068                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    404687466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 764606034369                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    367052468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 685113401192                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3281496776494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          413776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9581866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7953575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6915574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6222973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31105284                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         413776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9581866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7953575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6915574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6222973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31105284                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.109006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.819320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.645288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.839942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.615543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.821228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.109006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.819320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.645288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.839942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.615543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.821228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88590.056691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123469.861965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101541.554436                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128517.537258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 106693.241761                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 131631.678390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102072.432703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 132819.063145                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128461.748094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88590.056691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123469.861965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101541.554436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128517.537258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 106693.241761                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 131631.678390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102072.432703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 132819.063145                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128461.748094                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           58890939                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3809970                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.457061                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  41587404                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5165298                       # number of writebacks
system.l2.writebacks::total                   5165298                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         103636                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            598                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          91245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            544                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          95528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              388731                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        103636                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           598                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         91245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           544                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         95528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             388731                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7746974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2967                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6574603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      5717433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5062718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25155813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7746974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6574603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      5717433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5062718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     44749078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         69904891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3531858420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 883170162629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    285649975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 783456864517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    325677967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 699625060270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    296225469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 626337469482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2997028968729                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3531858420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 883170162629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    285649975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 783456864517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    325677967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 699625060270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    296225469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 626337469482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4741695643276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7738724612005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.108443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.808504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.511552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.826622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.543552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.826747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.522424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.813553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.808731                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.108443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.808504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.511552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.826622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.543552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.826747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.522424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.813553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.247364                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78711.381962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114001.952585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96275.690934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119164.132727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 101933.635994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 122366.988869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 97059.459043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123715.654216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119138.624887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78711.381962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114001.952585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96275.690934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119164.132727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 101933.635994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 122366.988869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 97059.459043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123715.654216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105961.862349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110703.621754                       # average overall mshr miss latency
system.l2.replacements                       95145265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5466603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5466603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5466603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5466603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24279237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24279237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24279237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24279237                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     44749078                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       44749078                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4741695643276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4741695643276                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105961.862349                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105961.862349                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1385                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2007                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1374                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1066                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5832                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3618                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15825                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     77749464                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    109015394                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     66295944                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     54255958                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    307316760                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5003                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7854                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4088                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21657                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.723166                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.744461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.708404                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.739237                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.730711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21489.625207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18644.671455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 19860.977831                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17953.659166                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19419.700474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           50                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           88                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           55                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             232                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3568                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5759                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2983                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         15593                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     75040473                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    121414945                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     69716468                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     62646967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    328818853                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.713172                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.733257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.696732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.729697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.719998                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21031.522702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21082.643688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21235.597929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21001.329869                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21087.593984                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           131                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                554                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          829                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          871                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          788                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          674                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9264991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     11574489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8494486                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      6879498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36213464                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1038                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          788                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.863542                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.839114                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.847312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.855330                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.850915                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11176.104946                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13288.735936                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 10779.804569                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10206.970326                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11452.708412                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            53                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          818                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          855                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          776                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          660                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16967496                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18087997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     16153497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     14061497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     65270487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.852083                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.823699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.834409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.837563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.836652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20742.660147                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21155.552047                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20816.362113                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21305.298485                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20994.045352                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            92780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            52113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            52172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            52521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                249586                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          73972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          58478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          58688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              249483                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8753822463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7368064705                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7458866763                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7608479988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31189233919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110591                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            499069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.443605                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.528777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.529388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.526266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118339.675323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125997.207582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127093.558530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 130405.004508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125015.467663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41720                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        38431                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        38810                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        38164                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           157125                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        32252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20047                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        20181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4065130185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3148554438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   3149384746                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   3243884205                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13606953574                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.181272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.179307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.182031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.185061                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 126042.731769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 157058.634110                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 158435.695040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 160739.517616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 147328.369757                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        368672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2085                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             375230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        45104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            56066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3995765917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    362807974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    404687466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    367052468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5130313825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       413776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         431296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.109006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.645288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.615543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88590.056691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101541.554436                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 106693.241761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102072.432703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91504.901812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          233                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          606                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          598                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          544                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1981                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2967                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54085                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3531858420                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    285649975                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    325677967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    296225469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4439411831                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.108443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.511552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.543552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.522424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.125401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78711.381962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96275.690934                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 101933.635994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 97059.459043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82082.126856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1638476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1230518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1054724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1012206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4935924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7776638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6612466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5749990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5099901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25238995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 960559910577                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 849965229363                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 757147167606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 677504921204                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3245177228750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9415114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7842984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6804714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6112107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30174919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.825974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.843106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.845001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.834393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 123518.660709                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128539.826044                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 131677.997285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132846.680985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128577.910046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61916                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        57910                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        52435                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        57364                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       229625                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7714722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6554556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5697555                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5042537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25009370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 879105032444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 780308310079                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 696475675524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 623093585277                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2978982603324                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.819398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.835722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.837295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.825008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113951.615164                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 119048.233027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122241.150024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123567.479084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 119114.659958                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          686                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          130                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          102                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1042                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          519                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          161                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          158                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          166                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1004                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     17261446                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5548711                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      4932703                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      6622456                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34365316                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1205                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          285                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          288                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          268                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2046                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.430705                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.564912                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.548611                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.619403                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.490714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33259.048170                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34464.043478                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 31219.639241                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 39894.313253                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34228.402390                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          297                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          492                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          222                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          512                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4564983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1988237                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1976983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2033239                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10563442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.184232                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.340351                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.326389                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.369403                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250244                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20562.986486                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20497.288660                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21031.734043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20537.767677                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20631.722656                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999808                       # Cycle average of tags in use
system.l2.tags.total_refs                   104652898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  95146856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.395720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.205387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.751487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.075418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.079517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.571796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.909949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.105492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.063678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.048117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.467343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 582177008                       # Number of tag accesses
system.l2.tags.data_accesses                582177008                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2872064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     495843712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        189888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     420801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        204480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     365941696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        195328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     324041664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2826912192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4437002176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2872064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       189888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       204480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       195328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3461760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330579136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330579136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7747558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6575018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        5717839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5063151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     44170503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            69328159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5165299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5165299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4301987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        742710897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           284428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        630306674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           306285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        548134177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           292577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        485373252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4234355378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6646065655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4301987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       284428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       306285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       292577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5185277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      495165554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            495165554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      495165554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4301987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       742710897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          284428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       630306674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          306285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       548134177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          292577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       485373252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4234355378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7141231209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5153293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7698026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6554880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   5694932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5042070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  44087491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            82176072                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4876789                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    69328161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5165299                       # Number of write requests accepted
system.mem_ctrls.readBursts                  69328161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5165299                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 196671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12006                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4220823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4135186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4110003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4029200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4105671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5039312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4734511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4586132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4608630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4879982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4588402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4420829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3986971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3949505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3864115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3872218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3996337106760                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               345657450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5292552544260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     57807.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                76557.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       147                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 45024521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3237442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              69328161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5165299                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2125030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2771269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2768764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2869237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2655033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2611963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2502249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2467959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2421976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2586890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5098273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               13928558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               13757058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4068792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2691576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1853469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1102055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 575483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 187647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  88209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 269647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 277272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 282956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 287778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 292724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 291460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 291941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 293146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 295179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  97326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  68813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  53252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  44155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  38663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  34754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  37460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  39145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  39584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  39328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  39866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  41279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  41010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  41067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  40578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  40280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  40231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  39649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  37948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  35326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    247                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     26022814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.694516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.425469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.690022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8903791     34.22%     34.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11565934     44.45%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1930029      7.42%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1251689      4.81%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1213773      4.66%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       539950      2.07%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       213159      0.82%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       106040      0.41%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       298449      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     26022814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     216.445945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.750339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        173032     54.18%     54.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        66654     20.87%     75.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        38261     11.98%     87.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        15233      4.77%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         7099      2.22%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4240      1.33%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3337      1.04%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2638      0.83%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2050      0.64%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1684      0.53%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1211      0.38%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          989      0.31%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          764      0.24%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          599      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          442      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          320      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          234      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          190      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          128      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559          116      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           71      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           50      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           31      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.134583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.122233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           302700     94.77%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4019      1.26%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6258      1.96%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3202      1.00%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1513      0.47%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              802      0.25%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              395      0.12%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              190      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              113      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               72      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               45      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4424415360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12586944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329810496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4437002304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330579136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6627.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       494.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6646.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    495.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        55.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    51.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  667613349000                       # Total gap between requests
system.mem_ctrls.avgGap                       8962.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2872128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    492673664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       189888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    419512320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       204480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    364475648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       195328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    322692480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2821599424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329810496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4302082.915348758921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 737962567.384418368340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 284428.103702113905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 628376167.305329442024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 306285.066170628241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 545938223.617285847664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 292576.532692568842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 483352345.410622715950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4226397526.833169937134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 494014229.221086263657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7747558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6575018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      5717839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5063151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     44170504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5165299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1674393168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 560567350242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160357063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 509218914070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    190840562                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 461079389597                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    167568541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 415056867890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3344436863127                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18815078830275                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37310.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72354.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54046.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77447.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59731.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     80638.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54904.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     81976.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75716.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3642592.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          92250470760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          49032284235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        243978455280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13245739560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      52700462880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     302559347610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1576708320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       755343468645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1131.408569                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1644552369                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22292920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 643675880631                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          93552435480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          49724294895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        249620361900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13654429020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      52700462880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301580655330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2400870240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       763233509745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1143.226849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3800671829                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22292920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 641519761171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                536                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          269                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    256607630.111524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   675314271.896238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          269    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2896036000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            269                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   598585900500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  69027452500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     97349913                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        97349913                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     97349913                       # number of overall hits
system.cpu1.icache.overall_hits::total       97349913                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6177                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6177                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6177                       # number of overall misses
system.cpu1.icache.overall_misses::total         6177                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    425684498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    425684498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    425684498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    425684498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     97356090                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     97356090                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     97356090                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     97356090                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000063                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000063                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68914.440343                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68914.440343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68914.440343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68914.440343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1289                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.933333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5800                       # number of writebacks
system.cpu1.icache.writebacks::total             5800                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          377                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          377                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5800                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5800                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    399140498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    399140498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    399140498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    399140498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68817.327241                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68817.327241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68817.327241                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68817.327241                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5800                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     97349913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       97349913                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6177                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6177                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    425684498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    425684498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     97356090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     97356090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68914.440343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68914.440343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    399140498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    399140498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68817.327241                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68817.327241                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           98336619                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5832                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16861.560185                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        194717980                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       194717980                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81578386                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81578386                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81578386                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81578386                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16090031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16090031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16090031                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16090031                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1571392920727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1571392920727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1571392920727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1571392920727                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     97668417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     97668417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     97668417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97668417                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.164741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.164741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164741                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97662.516668                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97662.516668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97662.516668                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97662.516668                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     97900462                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       264678                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1151222                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3178                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.040472                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.284456                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7955842                       # number of writebacks
system.cpu1.dcache.writebacks::total          7955842                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8125610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8125610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8125610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8125610                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7964421                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7964421                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7964421                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7964421                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 894532767321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 894532767321                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 894532767321                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 894532767321                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.081546                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.081546                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.081546                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.081546                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 112316.107765                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112316.107765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 112316.107765                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 112316.107765                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7955842                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79617350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79617350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15041093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15041093                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1485767135000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1485767135000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     94658443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     94658443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158899                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98780.529779                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98780.529779                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7194082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7194082                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7847011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7847011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 886191611000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 886191611000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.082898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.082898                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112933.652189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112933.652189                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1961036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1961036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1048938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1048938                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85625785727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85625785727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3009974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3009974                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.348487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.348487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81630.931215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81630.931215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       931528                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       931528                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117410                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117410                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8341156321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8341156321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71042.980334                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71042.980334                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1445842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1445842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3889                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3889                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     82228000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     82228000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21143.738750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21143.738750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3611                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3611                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     71534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     71534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19810.163390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19810.163390                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1447505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1447505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1731                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1731                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     35228000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     35228000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1449236                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1449236                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001194                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001194                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20351.242057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20351.242057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1709                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1709                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33581000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001179                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19649.502633                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19649.502633                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       679000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       679000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       617000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       617000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1323                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1323                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     55927000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     55927000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1654                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.799879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.799879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42272.864701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42272.864701                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1323                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     54604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     54604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.799879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.799879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41272.864701                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41272.864701                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.963417                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92469835                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7961220                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.615033                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.963417                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998857                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998857                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        209099268                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       209099268                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 667613353000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30646344                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10631901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25652331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        89979967                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         68164015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23581                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          192                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        431308                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30215042                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2046                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1241332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28776360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23889712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20774526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18695726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93430216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52962816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1226769216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       742400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1018202752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       752384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885403648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       747776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    796769856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3982350848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       163355157                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333238336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        195711149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.172531                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              166593707     85.12%     85.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26861763     13.73%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 590838      0.30%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 936639      0.48%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 728202      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          195711149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64283720185                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10409494667                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9110780                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9369234797                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9039846                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14410576832                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         620851135                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11963309956                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9009709                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22507                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
