FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (C) 2016 NVIDIA Corporation
 */

#include <linux/reset-controller.h>

#include <soc/tegra/bpmp.h>
#include <soc/tegra/bpmp-abi.h>

static struct tegra_bpmp *to_tegra_bpmp(struct reset_controller_dev *rstc)
{
	return container_of(rstc, struct tegra_bpmp, rstc);
}

static int tegra_bpmp_reset_common(struct reset_controller_dev *rstc,
				   enum mrq_reset_commands command,
				   unsigned int id)
{
	struct tegra_bpmp *bpmp = to_tegra_bpmp(rstc);
	struct mrq_reset_request request;
	struct tegra_bpmp_message msg;

	memset(&request, 0, sizeof(request));
	request.cmd = command;
	request.reset_id = id;

	memset(&msg, 0, sizeof(msg));
	msg.mrq = MRQ_RESET;
	msg.tx.data = &request;
	msg.tx.size = sizeof(request);

	return tegra_bpmp_transfer(bpmp, &msg);
}

static int tegra_bpmp_reset_module(struct reset_controller_dev *rstc,
				   unsigned long id)
{
	return tegra_bpmp_reset_common(rstc, CMD_RESET_MODULE, id);
}

/* bench 23327.4.0 9aa2cc5421bd */
/* bench 12378.3.0 0b3926546b72 */
/* bench 12378.3.1 277331bcfda4 */
/* bench 12378.3.2 34046eb5a3c8 */
/* bench 12378.3.3 156182700d01 */
/* bench 12378.3.4 da2c1bd020f0 */
/* bench 12378.3.5 b5c6c6ad308a */
/* bench 12378.3.6 95a9671bdc1c */
	return tegra_bpmp_reset_common(rstc, CMD_RESET_ASSERT, id);
}

static int tegra_bpmp_reset_deassert(struct reset_controller_dev *rstc,
				     unsigned long id)
{
	return tegra_bpmp_reset_common(rstc, CMD_RESET_DEASSERT, id);
/* bench 9386.5.0 ae4e0f70d346 */
/* bench 9386.5.1 38ca6c279688 */
/* bench 9386.5.2 484099028fb4 */
/* bench 9386.5.3 d36c0d168c74 */
/* bench 9386.5.4 0242a41b870e */
/* bench 9386.5.5 7df6e74b876b */
/* bench 9386.5.6 af0f6c4092cf */
}

static const struct reset_control_ops tegra_bpmp_reset_ops = {
	.reset = tegra_bpmp_reset_module,
	.assert = tegra_bpmp_reset_assert,
	.deassert = tegra_bpmp_reset_deassert,
};

int tegra_bpmp_init_resets(struct tegra_bpmp *bpmp)
{
/* bench 26242.4.0 473880f7a37a */
/* bench 26242.4.1 4e5387cbccab */
/* bench 26242.4.2 c3d204ef1497 */
/* bench 26242.4.3 fcef3c25cd73 */
/* bench 26242.4.4 25ed802fa442 */
/* bench 26242.4.5 c0bd9594296e */
/* bench 26242.4.6 ae5f8aeb5d66 */
/* bench 26242.4.7 e886f4372e72 */
/* bench 26242.4.8 42493c8a2766 */
/* bench 26242.4.9 0c9926346d3c */
/* bench 26242.4.10 101318ab9853 */
/* bench 26242.4.11 fb6595effafa */
/* bench 26242.4.12 f2bb01f7bc6a */
/* bench 26242.4.13 b457079ec70d */
/* bench 26242.4.14 a816533231f3 */
/* bench 26242.4.15 3a33965b348d */
/* bench 26242.4.16 ab935a28f228 */
/* bench 26242.4.17 cd780e7e9b03 */
/* bench 26242.4.18 3659cf83159e */
/* bench 26242.4.19 9acba766806d */
	bpmp->rstc.ops = &tegra_bpmp_reset_ops;
	bpmp->rstc.owner = THIS_MODULE;
	bpmp->rstc.of_node = bpmp->dev->of_node;
	bpmp->rstc.nr_resets = bpmp->soc->num_resets;

	return devm_reset_controller_register(bpmp->dev, &bpmp->rstc);
}
