-- generated by newgenasym Tue Jul 12 19:54:40 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity con_5747832_6 is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	\6\:       INOUT  STD_LOGIC;    
	\7\:       INOUT  STD_LOGIC;    
	\8\:       INOUT  STD_LOGIC;    
	\9\:       INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1));
end con_5747832_6;
