// Seed: 3547665038
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input wand  id_2,
    input uwire id_3
);
  wire id_5;
  assign module_1.type_1 = 0;
  supply1 id_6 = 1;
  wire id_7, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  tri0  id_5
);
  always id_2 <= id_5 - 1;
  reg id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0
  );
  always id_7 <= 1;
endmodule
