/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __CAM_MAIN_CSI_FIFO_HEADER_H__
#define __CAM_MAIN_CSI_FIFO_HEADER_H__

// #define CAM_MAIN_CG_CON_0 0x0000
// #define CAM_MAIN_LARB27_CG_CON_0_SHIFT 0
// #define CAM_MAIN_LARB27_CG_CON_0_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_CG_CON_0_SHIFT 1
// #define CAM_MAIN_CAM_CG_CON_0_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_SUBA_CG_CON_0_SHIFT 2
// #define CAM_MAIN_CAM_SUBA_CG_CON_0_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SUBB_CG_CON_0_SHIFT 3
// #define CAM_MAIN_CAM_SUBB_CG_CON_0_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_SUBC_CG_CON_0_SHIFT 4
// #define CAM_MAIN_CAM_SUBC_CG_CON_0_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_MRAW_CG_CON_0_SHIFT 5
// #define CAM_MAIN_CAM_MRAW_CG_CON_0_MASK (0x1 << 5)
// #define CAM_MAIN_CAMTG_CG_CON_0_SHIFT 6
// #define CAM_MAIN_CAMTG_CG_CON_0_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_CG_CON_0_SHIFT 7
// #define CAM_MAIN_SENINF_CG_CON_0_MASK (0x1 << 7)
// #define CAM_MAIN_ADLRD_CG_CON_0_SHIFT 8
// #define CAM_MAIN_ADLRD_CG_CON_0_MASK (0x1 << 8)
// #define CAM_MAIN_ADLWR_CG_CON_0_SHIFT 9
// #define CAM_MAIN_ADLWR_CG_CON_0_MASK (0x1 << 9)
// #define CAM_MAIN_UISP_CG_CON_0_SHIFT 10
// #define CAM_MAIN_UISP_CG_CON_0_MASK (0x1 << 10)
// #define CAM_MAIN_SDL_0_CG_CON_0_SHIFT 11
// #define CAM_MAIN_SDL_0_CG_CON_0_MASK (0x1 << 11)
// #define CAM_MAIN_SDL_1_CG_CON_0_SHIFT 12
// #define CAM_MAIN_SDL_1_CG_CON_0_MASK (0x1 << 12)
// #define CAM_MAIN_LARB27_GALS_CG_CON_0_SHIFT 13
// #define CAM_MAIN_LARB27_GALS_CG_CON_0_MASK (0x1 << 13)
// #define CAM_MAIN_CAM2SYS_GALS_CG_CON_0_SHIFT 14
// #define CAM_MAIN_CAM2SYS_GALS_CG_CON_0_MASK (0x1 << 14)
// #define CAM_MAIN_RESERVED_4_CG_CON_0_SHIFT 15
// #define CAM_MAIN_RESERVED_4_CG_CON_0_MASK (0x1 << 15)
// #define CAM_MAIN_IPS_CG_CON_0_SHIFT 16
// #define CAM_MAIN_IPS_CG_CON_0_MASK (0x1 << 16)
// #define CAM_MAIN_RESERVED_0_CG_CON_0_SHIFT 17
// #define CAM_MAIN_RESERVED_0_CG_CON_0_MASK (0x1 << 17)
// #define CAM_MAIN_RESERVED_1_CG_CON_0_SHIFT 18
// #define CAM_MAIN_RESERVED_1_CG_CON_0_MASK (0x1 << 18)
// #define CAM_MAIN_RESERVED_2_CG_CON_0_SHIFT 19
// #define CAM_MAIN_RESERVED_2_CG_CON_0_MASK (0x1 << 19)
// #define CAM_MAIN_RESERVED_3_CG_CON_0_SHIFT 20
// #define CAM_MAIN_RESERVED_3_CG_CON_0_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_ASG_CG_CON_0_SHIFT 21
// #define CAM_MAIN_CAM_ASG_CG_CON_0_MASK (0x1 << 21)

// #define CAM_MAIN_CG_SET_0 0x0004
// #define CAM_MAIN_LARB27_CG_SET_0_SHIFT 0
// #define CAM_MAIN_LARB27_CG_SET_0_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_CG_SET_0_SHIFT 1
// #define CAM_MAIN_CAM_CG_SET_0_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_SUBA_CG_SET_0_SHIFT 2
// #define CAM_MAIN_CAM_SUBA_CG_SET_0_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SUBB_CG_SET_0_SHIFT 3
// #define CAM_MAIN_CAM_SUBB_CG_SET_0_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_SUBC_CG_SET_0_SHIFT 4
// #define CAM_MAIN_CAM_SUBC_CG_SET_0_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_MRAW_CG_SET_0_SHIFT 5
// #define CAM_MAIN_CAM_MRAW_CG_SET_0_MASK (0x1 << 5)
// #define CAM_MAIN_CAMTG_CG_SET_0_SHIFT 6
// #define CAM_MAIN_CAMTG_CG_SET_0_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_CG_SET_0_SHIFT 7
// #define CAM_MAIN_SENINF_CG_SET_0_MASK (0x1 << 7)
// #define CAM_MAIN_ADLRD_CG_SET_0_SHIFT 8
// #define CAM_MAIN_ADLRD_CG_SET_0_MASK (0x1 << 8)
// #define CAM_MAIN_ADLWR_CG_SET_0_SHIFT 9
// #define CAM_MAIN_ADLWR_CG_SET_0_MASK (0x1 << 9)
// #define CAM_MAIN_UISP_CG_SET_0_SHIFT 10
// #define CAM_MAIN_UISP_CG_SET_0_MASK (0x1 << 10)
// #define CAM_MAIN_SDL_0_CG_SET_0_SHIFT 11
// #define CAM_MAIN_SDL_0_CG_SET_0_MASK (0x1 << 11)
// #define CAM_MAIN_SDL_1_CG_SET_0_SHIFT 12
// #define CAM_MAIN_SDL_1_CG_SET_0_MASK (0x1 << 12)
// #define CAM_MAIN_LARB27_GALS_CG_SET_0_SHIFT 13
// #define CAM_MAIN_LARB27_GALS_CG_SET_0_MASK (0x1 << 13)
// #define CAM_MAIN_CAM2SYS_GALS_CG_SET_0_SHIFT 14
// #define CAM_MAIN_CAM2SYS_GALS_CG_SET_0_MASK (0x1 << 14)
// #define CAM_MAIN_RESERVED_4_CG_SET_0_SHIFT 15
// #define CAM_MAIN_RESERVED_4_CG_SET_0_MASK (0x1 << 15)
// #define CAM_MAIN_IPS_CG_SET_0_SHIFT 16
// #define CAM_MAIN_IPS_CG_SET_0_MASK (0x1 << 16)
// #define CAM_MAIN_RESERVED_0_CG_SET_0_SHIFT 17
// #define CAM_MAIN_RESERVED_0_CG_SET_0_MASK (0x1 << 17)
// #define CAM_MAIN_RESERVED_1_CG_SET_0_SHIFT 18
// #define CAM_MAIN_RESERVED_1_CG_SET_0_MASK (0x1 << 18)
// #define CAM_MAIN_RESERVED_2_CG_SET_0_SHIFT 19
// #define CAM_MAIN_RESERVED_2_CG_SET_0_MASK (0x1 << 19)
// #define CAM_MAIN_RESERVED_3_CG_SET_0_SHIFT 20
// #define CAM_MAIN_RESERVED_3_CG_SET_0_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_ASG_CG_SET_0_SHIFT 21
// #define CAM_MAIN_CAM_ASG_CG_SET_0_MASK (0x1 << 21)

// #define CAM_MAIN_CG_CLR_0 0x0008
// #define CAM_MAIN_LARB27_CG_CLR_0_SHIFT 0
// #define CAM_MAIN_LARB27_CG_CLR_0_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_CG_CLR_0_SHIFT 1
// #define CAM_MAIN_CAM_CG_CLR_0_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_SUBA_CG_CLR_0_SHIFT 2
// #define CAM_MAIN_CAM_SUBA_CG_CLR_0_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SUBB_CG_CLR_0_SHIFT 3
// #define CAM_MAIN_CAM_SUBB_CG_CLR_0_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_SUBC_CG_CLR_0_SHIFT 4
// #define CAM_MAIN_CAM_SUBC_CG_CLR_0_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_MRAW_CG_CLR_0_SHIFT 5
// #define CAM_MAIN_CAM_MRAW_CG_CLR_0_MASK (0x1 << 5)
// #define CAM_MAIN_CAMTG_CG_CLR_0_SHIFT 6
// #define CAM_MAIN_CAMTG_CG_CLR_0_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_CG_CLR_0_SHIFT 7
// #define CAM_MAIN_SENINF_CG_CLR_0_MASK (0x1 << 7)
// #define CAM_MAIN_ADLRD_CG_CLR_0_SHIFT 8
// #define CAM_MAIN_ADLRD_CG_CLR_0_MASK (0x1 << 8)
// #define CAM_MAIN_ADLWR_CG_CLR_0_SHIFT 9
// #define CAM_MAIN_ADLWR_CG_CLR_0_MASK (0x1 << 9)
// #define CAM_MAIN_UISP_CG_CLR_0_SHIFT 10
// #define CAM_MAIN_UISP_CG_CLR_0_MASK (0x1 << 10)
// #define CAM_MAIN_SDL_0_CG_CLR_0_SHIFT 11
// #define CAM_MAIN_SDL_0_CG_CLR_0_MASK (0x1 << 11)
// #define CAM_MAIN_SDL_1_CG_CLR_0_SHIFT 12
// #define CAM_MAIN_SDL_1_CG_CLR_0_MASK (0x1 << 12)
// #define CAM_MAIN_LARB27_GALS_CG_CLR_0_SHIFT 13
// #define CAM_MAIN_LARB27_GALS_CG_CLR_0_MASK (0x1 << 13)
// #define CAM_MAIN_CAM2SYS_GALS_CG_CLR_0_SHIFT 14
// #define CAM_MAIN_CAM2SYS_GALS_CG_CLR_0_MASK (0x1 << 14)
// #define CAM_MAIN_RESERVED_4_CG_CLR_0_SHIFT 15
// #define CAM_MAIN_RESERVED_4_CG_CLR_0_MASK (0x1 << 15)
// #define CAM_MAIN_IPS_CG_CLR_0_SHIFT 16
// #define CAM_MAIN_IPS_CG_CLR_0_MASK (0x1 << 16)
// #define CAM_MAIN_RESERVED_0_CG_CLR_0_SHIFT 17
// #define CAM_MAIN_RESERVED_0_CG_CLR_0_MASK (0x1 << 17)
// #define CAM_MAIN_RESERVED_1_CG_CLR_0_SHIFT 18
// #define CAM_MAIN_RESERVED_1_CG_CLR_0_MASK (0x1 << 18)
// #define CAM_MAIN_RESERVED_2_CG_CLR_0_SHIFT 19
// #define CAM_MAIN_RESERVED_2_CG_CLR_0_MASK (0x1 << 19)
// #define CAM_MAIN_RESERVED_3_CG_CLR_0_SHIFT 20
// #define CAM_MAIN_RESERVED_3_CG_CLR_0_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_ASG_CG_CLR_0_SHIFT 21
// #define CAM_MAIN_CAM_ASG_CG_CLR_0_MASK (0x1 << 21)

// #define CAM_MAIN_DBG_CG_CON_0 0x000c
// #define CAM_MAIN_CAMSYS_DBG_CG_CON_0_SHIFT 0
// #define CAM_MAIN_CAMSYS_DBG_CG_CON_0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL0 0x0010
// #define CAM_MAIN_DELSEL_0_SHIFT 0
// #define CAM_MAIN_DELSEL_0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL1 0x0014
// #define CAM_MAIN_DELSEL_1_SHIFT 0
// #define CAM_MAIN_DELSEL_1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL2 0x0018
// #define CAM_MAIN_DELSEL_2_SHIFT 0
// #define CAM_MAIN_DELSEL_2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL3 0x001c
// #define CAM_MAIN_DELSEL_3_SHIFT 0
// #define CAM_MAIN_DELSEL_3_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL4 0x0020
// #define CAM_MAIN_DELSEL_4_SHIFT 0
// #define CAM_MAIN_DELSEL_4_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL5 0x0024
// #define CAM_MAIN_DELSEL_5_SHIFT 0
// #define CAM_MAIN_DELSEL_5_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL6 0x0028
// #define CAM_MAIN_DELSEL_6_SHIFT 0
// #define CAM_MAIN_DELSEL_6_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL7 0x002c
// #define CAM_MAIN_DELSEL_7_SHIFT 0
// #define CAM_MAIN_DELSEL_7_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL8 0x0030
// #define CAM_MAIN_DELSEL_8_SHIFT 0
// #define CAM_MAIN_DELSEL_8_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL9 0x0034
// #define CAM_MAIN_DELSEL_9_SHIFT 0
// #define CAM_MAIN_DELSEL_9_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL10 0x0038
// #define CAM_MAIN_DELSEL_10_SHIFT 0
// #define CAM_MAIN_DELSEL_10_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL11 0x003c
// #define CAM_MAIN_DELSEL_11_SHIFT 0
// #define CAM_MAIN_DELSEL_11_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL12 0x0040
// #define CAM_MAIN_DELSEL_12_SHIFT 0
// #define CAM_MAIN_DELSEL_12_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL13 0x0044
// #define CAM_MAIN_DELSEL_13_SHIFT 0
// #define CAM_MAIN_DELSEL_13_MASK (0xffffffff << 0)

// #define CAM_MAIN_SRAM_DEL14 0x0048
// #define CAM_MAIN_DELSEL_14_SHIFT 0
// #define CAM_MAIN_DELSEL_14_MASK (0xffffffff << 0)

// #define CAM_MAIN_CG_CON_1 0x004c
// #define CAM_MAIN_CAM_QOF_CG_CON_1_SHIFT 0
// #define CAM_MAIN_CAM_QOF_CG_CON_1_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_BWR_CG_CON_1_SHIFT 1
// #define CAM_MAIN_CAM_BWR_CG_CON_1_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_RTCQ_CG_CON_1_SHIFT 2
// #define CAM_MAIN_CAM_RTCQ_CG_CON_1_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SDLCQ_CG_CON_1_SHIFT 3
// #define CAM_MAIN_CAM_SDLCQ_CG_CON_1_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_WLA_CG_CON_1_SHIFT 4
// #define CAM_MAIN_CAM_WLA_CG_CON_1_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_DVC_CG_CON_1_SHIFT 5
// #define CAM_MAIN_CAM_DVC_CG_CON_1_MASK (0x1 << 5)
// #define CAM_MAIN_CAM_CVFS_CG_CON_1_SHIFT 6
// #define CAM_MAIN_CAM_CVFS_CG_CON_1_MASK (0x1 << 6)

// #define CAM_MAIN_CG_SET_1 0x0050
// #define CAM_MAIN_CAM_QOF_CG_SET_1_SHIFT 0
// #define CAM_MAIN_CAM_QOF_CG_SET_1_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_BWR_CG_SET_1_SHIFT 1
// #define CAM_MAIN_CAM_BWR_CG_SET_1_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_RTCQ_CG_SET_1_SHIFT 2
// #define CAM_MAIN_CAM_RTCQ_CG_SET_1_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SDLCQ_CG_SET_1_SHIFT 3
// #define CAM_MAIN_CAM_SDLCQ_CG_SET_1_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_WLA_CG_SET_1_SHIFT 4
// #define CAM_MAIN_CAM_WLA_CG_SET_1_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_DVC_CG_SET_1_SHIFT 5
// #define CAM_MAIN_CAM_DVC_CG_SET_1_MASK (0x1 << 5)
// #define CAM_MAIN_CAM_CVFS_CG_SET_1_SHIFT 6
// #define CAM_MAIN_CAM_CVFS_CG_SET_1_MASK (0x1 << 6)

// #define CAM_MAIN_CG_CLR_1 0x0054
// #define CAM_MAIN_CAM_QOF_CG_CLR_1_SHIFT 0
// #define CAM_MAIN_CAM_QOF_CG_CLR_1_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_BWR_CG_CLR_1_SHIFT 1
// #define CAM_MAIN_CAM_BWR_CG_CLR_1_MASK (0x1 << 1)
// #define CAM_MAIN_CAM_RTCQ_CG_CLR_1_SHIFT 2
// #define CAM_MAIN_CAM_RTCQ_CG_CLR_1_MASK (0x1 << 2)
// #define CAM_MAIN_CAM_SDLCQ_CG_CLR_1_SHIFT 3
// #define CAM_MAIN_CAM_SDLCQ_CG_CLR_1_MASK (0x1 << 3)
// #define CAM_MAIN_CAM_WLA_CG_CLR_1_SHIFT 4
// #define CAM_MAIN_CAM_WLA_CG_CLR_1_MASK (0x1 << 4)
// #define CAM_MAIN_CAM_DVC_CG_CLR_1_SHIFT 5
// #define CAM_MAIN_CAM_DVC_CG_CLR_1_MASK (0x1 << 5)
// #define CAM_MAIN_CAM_CVFS_CG_CLR_1_SHIFT 6
// #define CAM_MAIN_CAM_CVFS_CG_CLR_1_MASK (0x1 << 6)

// #define CAM_MAIN_SW_RST_1 0x0058
// #define CAM_MAIN_CAM_QOF0_RST_SHIFT 0
// #define CAM_MAIN_CAM_QOF0_RST_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_QOF1_RST_SHIFT 2
// #define CAM_MAIN_CAM_QOF1_RST_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_QOF2_RST_SHIFT 4
// #define CAM_MAIN_CAM_QOF2_RST_MASK (0x3 << 4)
// #define CAM_MAIN_CAM_QOF3_RST_SHIFT 6
// #define CAM_MAIN_CAM_QOF3_RST_MASK (0x3 << 6)
// #define CAM_MAIN_CAM_BWR_RST_SHIFT 8
// #define CAM_MAIN_CAM_BWR_RST_MASK (0x3 << 8)
// #define CAM_MAIN_CAM_DEBOUNCE_RST_SHIFT 10
// #define CAM_MAIN_CAM_DEBOUNCE_RST_MASK (0x1 << 10)
// #define CAM_MAIN_ROOTCQ_RST_SHIFT 11
// #define CAM_MAIN_ROOTCQ_RST_MASK (0x1 << 11)
// #define CAM_MAIN_SDLCQ_RST_SHIFT 12
// #define CAM_MAIN_SDLCQ_RST_MASK (0x1 << 12)
// #define CAM_MAIN_WLA_RST_SHIFT 13
// #define CAM_MAIN_WLA_RST_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_DVC0_RST_SHIFT 14
// #define CAM_MAIN_CAM_DVC0_RST_MASK (0x3 << 14)
// #define CAM_MAIN_CAM_DVC1_RST_SHIFT 16
// #define CAM_MAIN_CAM_DVC1_RST_MASK (0x3 << 16)
// #define CAM_MAIN_CAM_DVC2_RST_SHIFT 18
// #define CAM_MAIN_CAM_DVC2_RST_MASK (0x3 << 18)
// #define CAM_MAIN_CAM_DVC3_RST_SHIFT 20
// #define CAM_MAIN_CAM_DVC3_RST_MASK (0x3 << 20)
// #define CAM_MAIN_CVFS_APB_RST_SHIFT 22
// #define CAM_MAIN_CVFS_APB_RST_MASK (0x1 << 22)
// #define CAM_MAIN_CVFS_RST_SHIFT 23
// #define CAM_MAIN_CVFS_RST_MASK (0x1 << 23)

// #define CAM_MAIN_DBG_CG_CON_1 0x005c
// #define CAM_MAIN_CAMSYS_DBG_CG_CON_1_SHIFT 0
// #define CAM_MAIN_CAMSYS_DBG_CG_CON_1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SW_RST_0 0x0060
// #define CAM_MAIN_ASYNC_TIF_RST_SHIFT 0
// #define CAM_MAIN_ASYNC_TIF_RST_MASK (0x1 << 0)
// #define CAM_MAIN_CAM_RST_SHIFT 1
// #define CAM_MAIN_CAM_RST_MASK (0x3 << 1)
// #define CAM_MAIN_SENINF_RST_SHIFT 3
// #define CAM_MAIN_SENINF_RST_MASK (0x3 << 3)
// #define CAM_MAIN_ADLRD_RST_SHIFT 5
// #define CAM_MAIN_ADLRD_RST_MASK (0x3 << 5)
// #define CAM_MAIN_ADLWR_RST_SHIFT 7
// #define CAM_MAIN_ADLWR_RST_MASK (0x3 << 7)
// #define CAM_MAIN_UISP_RST_SHIFT 9
// #define CAM_MAIN_UISP_RST_MASK (0x3 << 9)
// #define CAM_MAIN_CAM2SYS_COMMON_RST_SHIFT 11
// #define CAM_MAIN_CAM2SYS_COMMON_RST_MASK (0x3 << 11)
// #define CAM_MAIN_LARB27_COMMON_RST_SHIFT 13
// #define CAM_MAIN_LARB27_COMMON_RST_MASK (0x3 << 13)
// #define CAM_MAIN_ASG_RST_SHIFT 15
// #define CAM_MAIN_ASG_RST_MASK (0x3 << 15)
// #define CAM_MAIN_SDL_0_RST_SHIFT 17
// #define CAM_MAIN_SDL_0_RST_MASK (0x3 << 17)
// #define CAM_MAIN_LARB27_RST_SHIFT 19
// #define CAM_MAIN_LARB27_RST_MASK (0x3 << 19)

// #define CAM_MAIN_DEFAULT_DELSEL 0x0064
// #define CAM_MAIN_USE_DEFAULT_DELSEL_BUS_SHIFT 0
// #define CAM_MAIN_USE_DEFAULT_DELSEL_BUS_MASK (0xffffffff << 0)

// #define CAM_MAIN_GALS_BIST_CTRL 0x0068
// #define CAM_MAIN_LARB27_GALS_BIST_EN_SHIFT 0
// #define CAM_MAIN_LARB27_GALS_BIST_EN_MASK (0x1 << 0)
// #define CAM_MAIN_CAM2MMSYS_GALS_BIST_EN_SHIFT 4
// #define CAM_MAIN_CAM2MMSYS_GALS_BIST_EN_MASK (0x1 << 4)

// #define CAM_MAIN_GALS_BIST_STATUS 0x006c
// #define CAM_MAIN_LARB27_GALS_BIST_DONE_SHIFT 0
// #define CAM_MAIN_LARB27_GALS_BIST_DONE_MASK (0x1 << 0)
// #define CAM_MAIN_LARB27_GALS_BIST_FAIL_SHIFT 1
// #define CAM_MAIN_LARB27_GALS_BIST_FAIL_MASK (0x1 << 1)
// #define CAM_MAIN_CAM2SYS_GALS_BIST_DONE_SHIFT 4
// #define CAM_MAIN_CAM2SYS_GALS_BIST_DONE_MASK (0x1 << 4)
// #define CAM_MAIN_CAM2SYS_GALS_BIST_FAIL_SHIFT 5
// #define CAM_MAIN_CAM2SYS_GALS_BIST_FAIL_MASK (0x1 << 5)

// #define CAM_MAIN_MB_RST 0x0070
// #define CAM_MAIN_MBIST_RSTB_SHIFT 0
// #define CAM_MAIN_MBIST_RSTB_MASK (0x1 << 0)

// #define CAM_MAIN_MB_CON 0x0074
// #define CAM_MAIN_USE_DEFAULT_DELSEL_SHIFT 2
// #define CAM_MAIN_USE_DEFAULT_DELSEL_MASK (0x1 << 2)
// #define CAM_MAIN_MEM_ISO_EN_SHIFT 3
// #define CAM_MAIN_MEM_ISO_EN_MASK (0x1 << 3)

// #define CAM_MAIN_MB_RP_CON 0x0078
// #define CAM_MAIN_RP_LOAD_FUSE_SHIFT 0
// #define CAM_MAIN_RP_LOAD_FUSE_MASK (0x1 << 0)
// #define CAM_MAIN_RP_FUSE_SEL_SHIFT 1
// #define CAM_MAIN_RP_FUSE_SEL_MASK (0x1 << 1)

// #define CAM_MAIN_MB_RP_PRE_FUSE_0 0x007c
// #define CAM_MAIN_PREFUSE_0_SHIFT 0
// #define CAM_MAIN_PREFUSE_0_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_1 0x0080
// #define CAM_MAIN_PREFUSE_1_SHIFT 0
// #define CAM_MAIN_PREFUSE_1_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_2 0x0084
// #define CAM_MAIN_PREFUSE_2_SHIFT 0
// #define CAM_MAIN_PREFUSE_2_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_3 0x0088
// #define CAM_MAIN_PREFUSE_3_SHIFT 0
// #define CAM_MAIN_PREFUSE_3_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_4 0x008c
// #define CAM_MAIN_PREFUSE_4_SHIFT 0
// #define CAM_MAIN_PREFUSE_4_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_5 0x0090
// #define CAM_MAIN_PREFUSE_5_SHIFT 0
// #define CAM_MAIN_PREFUSE_5_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_6 0x0094
// #define CAM_MAIN_PREFUSE_6_SHIFT 0
// #define CAM_MAIN_PREFUSE_6_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_7 0x0098
// #define CAM_MAIN_PREFUSE_7_SHIFT 0
// #define CAM_MAIN_PREFUSE_7_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_8 0x009c
// #define CAM_MAIN_PREFUSE_8_SHIFT 0
// #define CAM_MAIN_PREFUSE_8_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_9 0x00a0
// #define CAM_MAIN_PREFUSE_9_SHIFT 0
// #define CAM_MAIN_PREFUSE_9_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_10 0x00a4
// #define CAM_MAIN_PREFUSE_10_SHIFT 0
// #define CAM_MAIN_PREFUSE_10_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_11 0x00a8
// #define CAM_MAIN_PREFUSE_11_SHIFT 0
// #define CAM_MAIN_PREFUSE_11_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_12 0x00ac
// #define CAM_MAIN_PREFUSE_12_SHIFT 0
// #define CAM_MAIN_PREFUSE_12_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_13 0x00b0
// #define CAM_MAIN_PREFUSE_13_SHIFT 0
// #define CAM_MAIN_PREFUSE_13_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_14 0x00b4
// #define CAM_MAIN_PREFUSE_14_SHIFT 0
// #define CAM_MAIN_PREFUSE_14_MASK (0xffffffff << 0)

// #define CAM_MAIN_MB_RP_PRE_FUSE_15 0x00b8
// #define CAM_MAIN_PREFUSE_15_SHIFT 0
// #define CAM_MAIN_PREFUSE_15_MASK (0xffffffff << 0)

// #define CAM_MAIN_DBG_SEL 0x00bc
// #define CAM_MAIN_DBG_SEL_SHIFT 0
// #define CAM_MAIN_DBG_SEL_MASK (0x1f << 0)
// #define CAM_MAIN_DBG_EN_SHIFT 9
// #define CAM_MAIN_DBG_EN_MASK (0x1 << 9)
// #define CAM_MAIN_EVENT_TX_RISE_DISABLE_SHIFT 10
// #define CAM_MAIN_EVENT_TX_RISE_DISABLE_MASK (0x1 << 10)
// #define CAM_MAIN_FAIL_SEL_SHIFT 16
// #define CAM_MAIN_FAIL_SEL_MASK (0xff << 16)

// #define CAM_MAIN_FUNCTION_DIS 0x00c0
// #define CAM_MAIN_LARB27_DCM_DIS_SHIFT 0
// #define CAM_MAIN_LARB27_DCM_DIS_MASK (0x1 << 0)
// #define CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_SHIFT 1
// #define CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_MASK (0x1 << 1)
// #define CAM_MAIN_ADLRD_DCM_DIS_SHIFT 2
// #define CAM_MAIN_ADLRD_DCM_DIS_MASK (0x1 << 2)
// #define CAM_MAIN_ADLWR_DCM_DIS_SHIFT 3
// #define CAM_MAIN_ADLWR_DCM_DIS_MASK (0x1 << 3)
// #define CAM_MAIN_DVC_DCM_DIS_SHIFT 4
// #define CAM_MAIN_DVC_DCM_DIS_MASK (0x1 << 4)
// #define CAM_MAIN_DVC_DCM_STATUS_SHIFT 20
// #define CAM_MAIN_DVC_DCM_STATUS_MASK (0x1 << 20)

// #define CAM_MAIN_HALT1_EN 0x00c4
// #define CAM_MAIN_CAMSYS_HALT1_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT1_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT2_EN 0x00c8
// #define CAM_MAIN_CAMSYS_HALT2_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT2_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT3_EN 0x00cc
// #define CAM_MAIN_CAMSYS_HALT3_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT3_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT4_EN 0x00d0
// #define CAM_MAIN_CAMSYS_HALT4_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT4_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT5_EN 0x00d4
// #define CAM_MAIN_CAMSYS_HALT5_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT5_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT6_EN 0x00d8
// #define CAM_MAIN_CAMSYS_HALT6_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT6_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT7_EN 0x00dc
// #define CAM_MAIN_CAMSYS_HALT7_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT7_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT8_EN 0x00e0
// #define CAM_MAIN_CAMSYS_HALT8_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT8_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT9_EN 0x00e4
// #define CAM_MAIN_CAMSYS_HALT9_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT9_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT10_EN 0x00e8
// #define CAM_MAIN_CAMSYS_HALT10_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT10_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT11_EN 0x00ec
// #define CAM_MAIN_CAMSYS_HALT11_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT11_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT12_EN 0x00f0
// #define CAM_MAIN_CAMSYS_HALT12_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT12_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_HALT13_EN 0x00f4
// #define CAM_MAIN_CAMSYS_HALT13_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_HALT13_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT1_EN 0x00f8
// #define CAM_MAIN_CAMSYS_ULTRA_HALT1_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT1_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT2_EN 0x00fc
// #define CAM_MAIN_CAMSYS_ULTRA_HALT2_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT2_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT3_EN 0x0100
// #define CAM_MAIN_CAMSYS_ULTRA_HALT3_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT3_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT4_EN 0x0104
// #define CAM_MAIN_CAMSYS_ULTRA_HALT4_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT4_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT5_EN 0x0108
// #define CAM_MAIN_CAMSYS_ULTRA_HALT5_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT5_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT6_EN 0x010c
// #define CAM_MAIN_CAMSYS_ULTRA_HALT6_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT6_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT7_EN 0x0110
// #define CAM_MAIN_CAMSYS_ULTRA_HALT7_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT7_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT8_EN 0x0114
// #define CAM_MAIN_CAMSYS_ULTRA_HALT8_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT8_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT9_EN 0x0118
// #define CAM_MAIN_CAMSYS_ULTRA_HALT9_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT9_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT10_EN 0x011c
// #define CAM_MAIN_CAMSYS_ULTRA_HALT10_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT10_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT11_EN 0x0120
// #define CAM_MAIN_CAMSYS_ULTRA_HALT11_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT11_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT12_EN 0x0124
// #define CAM_MAIN_CAMSYS_ULTRA_HALT12_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT12_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_ULTRA_HALT13_EN 0x0128
// #define CAM_MAIN_CAMSYS_ULTRA_HALT13_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_ULTRA_HALT13_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT1_EN 0x012c
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT1_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT1_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT2_EN 0x0130
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT2_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT2_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT3_EN 0x0134
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT3_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT3_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT4_EN 0x0138
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT4_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT4_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT5_EN 0x013c
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT5_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT5_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT6_EN 0x0140
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT6_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT6_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT7_EN 0x0144
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT7_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT7_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT8_EN 0x0148
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT8_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT8_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT9_EN 0x014c
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT9_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT9_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT10_EN 0x0150
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT10_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT10_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT11_EN 0x0154
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT11_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT11_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT12_EN 0x0158
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT12_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT12_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_PREULTRA_HALT13_EN 0x015c
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT13_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_PREULTRA_HALT13_EN_MASK (0xffffffff << 0)

// #define CAM_MAIN_APB3_SPARE 0x0160
// #define CAM_MAIN_CAMSYS_APB3_SPARE_SHIFT 0
// #define CAM_MAIN_CAMSYS_APB3_SPARE_MASK (0xffffffff << 0)

// #define CAM_MAIN_APB3_SPARE2 0x0164
// #define CAM_MAIN_CAMSYS_APB3_SPARE2_SHIFT 0
// #define CAM_MAIN_CAMSYS_APB3_SPARE2_MASK (0xffffffff << 0)

// #define CAM_MAIN_APB3_SPARE3 0x0168
// #define CAM_MAIN_CAMSYS_APB3_SPARE3_SHIFT 0
// #define CAM_MAIN_CAMSYS_APB3_SPARE3_MASK (0xffffffff << 0)

// #define CAM_MAIN_APB3_SPARE4 0x016c
// #define CAM_MAIN_CAMSYS_APB3_SPARE4_SHIFT 0
// #define CAM_MAIN_CAMSYS_APB3_SPARE4_MASK (0xffffffff << 0)

// #define CAM_MAIN_FLASH 0x018c
// #define CAM_MAIN_CAM_FLASH_SEL_0_SHIFT 0
// #define CAM_MAIN_CAM_FLASH_SEL_0_MASK (0x7 << 0)
// #define CAM_MAIN_CAM_FLASH_SEL_1_SHIFT 4
// #define CAM_MAIN_CAM_FLASH_SEL_1_MASK (0x7 << 4)
// #define CAM_MAIN_CAM_FLASH_SEL_2_SHIFT 8
// #define CAM_MAIN_CAM_FLASH_SEL_2_MASK (0x7 << 8)
// #define CAM_MAIN_CAM_FLASH_SEL_3_SHIFT 12
// #define CAM_MAIN_CAM_FLASH_SEL_3_MASK (0x7 << 12)
// #define CAM_MAIN_TSREC_FLASH_SEL_0_SHIFT 16
// #define CAM_MAIN_TSREC_FLASH_SEL_0_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_FLASH_SEL_1_SHIFT 17
// #define CAM_MAIN_TSREC_FLASH_SEL_1_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_FLASH_SEL_2_SHIFT 18
// #define CAM_MAIN_TSREC_FLASH_SEL_2_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_FLASH_SEL_3_SHIFT 19
// #define CAM_MAIN_TSREC_FLASH_SEL_3_MASK (0x1 << 19)

// #define CAM_MAIN_SECURE1 0x01e8
// #define CAM_MAIN_CAMSYS_SECURE_EN_SHIFT 0
// #define CAM_MAIN_CAMSYS_SECURE_EN_MASK (0x1 << 0)
// #define CAM_MAIN_LARB_SECURE_EN_SHIFT 1
// #define CAM_MAIN_LARB_SECURE_EN_MASK (0x1 << 1)

// #define CAM_MAIN_ASYNC_TIF_CHK_SEL_G0 0x01ec
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_CHK_SEL_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_CHK_SEL_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_CHK_SEL_SHIFT 2
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_CHK_SEL_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_CHK_SEL_SHIFT 4
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_CHK_SEL_MASK (0x3 << 4)
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_CHK_SEL_SHIFT 6
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_CHK_SEL_MASK (0x3 << 6)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_CHK_SEL_SHIFT 8
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_CHK_SEL_MASK (0x3 << 8)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_CHK_SEL_SHIFT 10
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_CHK_SEL_MASK (0x3 << 10)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_CHK_SEL_SHIFT 12
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_CHK_SEL_MASK (0x3 << 12)
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_CHK_SEL_SHIFT 14
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_CHK_SEL_MASK (0x3 << 14)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_CHK_SEL_SHIFT 16
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_CHK_SEL_MASK (0x3 << 16)
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_CHK_SEL_SHIFT 18
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_CHK_SEL_MASK (0x3 << 18)
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_CHK_SEL_SHIFT 20
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_CHK_SEL_MASK (0x3 << 20)
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_CHK_SEL_SHIFT 22
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_CHK_SEL_MASK (0x3 << 22)
// #define CAM_MAIN_CAM_SUBB2SUBA_SRMG_SRC_CHK_SEL_SHIFT 24
// #define CAM_MAIN_CAM_SUBB2SUBA_SRMG_SRC_CHK_SEL_MASK (0x3 << 24)
// #define CAM_MAIN_CAM_SUBC2SUBB_SRMG_SRC_CHK_SEL_SHIFT 26
// #define CAM_MAIN_CAM_SUBC2SUBB_SRMG_SRC_CHK_SEL_MASK (0x3 << 26)

// #define CAM_MAIN_ASYNC_TIF_CHK_SEL_G1 0x01f0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_CHK_SEL_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_CHK_SEL_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_CHK_SEL_SHIFT 2
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_CHK_SEL_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_CHK_SEL_SHIFT 4
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_CHK_SEL_MASK (0x3 << 4)
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_CHK_SEL_SHIFT 6
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_CHK_SEL_MASK (0x3 << 6)
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_CHK_SEL_SHIFT 8
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_CHK_SEL_MASK (0x3 << 8)
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_CHK_SEL_SHIFT 10
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_CHK_SEL_MASK (0x3 << 10)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_CHK_SEL_SHIFT 12
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_CHK_SEL_MASK (0x3 << 12)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_CHK_SEL_SHIFT 14
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_CHK_SEL_MASK (0x3 << 14)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_CHK_SEL_SHIFT 16
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_CHK_SEL_MASK (0x3 << 16)
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_CHK_SEL_SHIFT 18
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_CHK_SEL_MASK (0x3 << 18)
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_CHK_SEL_SHIFT 20
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_CHK_SEL_MASK (0x3 << 20)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_CHK_SEL_SHIFT 22
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_CHK_SEL_MASK (0x3 << 22)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_CHK_SEL_SHIFT 24
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_CHK_SEL_MASK (0x3 << 24)
// #define CAM_MAIN_CAM_SUBB2SUBA_ADL_EXP3_SRC_CHK_SEL_SHIFT 26
// #define CAM_MAIN_CAM_SUBB2SUBA_ADL_EXP3_SRC_CHK_SEL_MASK (0x3 << 26)
// #define CAM_MAIN_CAM_SUBC2SUBB_ADL_EXP3_SRC_CHK_SEL_SHIFT 28
// #define CAM_MAIN_CAM_SUBC2SUBB_ADL_EXP3_SRC_CHK_SEL_MASK (0x3 << 28)

// #define CAM_MAIN_SUBA2SUBB_RAW_SEP_DEBUG0 0x01f4
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_SEP_DEBUG0 0x01f8
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBC_RAW_SEP_DEBUG0 0x01fc
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R4B_DEBUG0 0x0200
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R6B_DEBUG0 0x0204
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R6B_DEBUG0 0x0208
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R7B_DEBUG0 0x020c
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_MRG_R5B_DEBUG0 0x0210
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R1B_DEBUG0 0x0214
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R2B_DEBUG0 0x0218
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R3B_DEBUG0 0x021c
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R4B_DEBUG0 0x0220
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R5B_DEBUG0 0x0224
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R4B_DEBUG0 0x0228
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R6B_DEBUG0 0x022c
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R6B_DEBUG0 0x0230
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R7B_DEBUG0 0x0234
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_MRG_R5B_DEBUG0 0x0238
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R1B_DEBUG0 0x023c
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R2B_DEBUG0 0x0240
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R3B_DEBUG0 0x0244
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R4B_DEBUG0 0x0248
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R5B_DEBUG0 0x024c
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBB_RAW_SEP_DEBUG1 0x0250
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_SEP_DEBUG1 0x0254
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBC_RAW_SEP_DEBUG1 0x0258
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R4B_DEBUG1 0x025c
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R6B_DEBUG1 0x0260
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R6B_DEBUG1 0x0264
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R7B_DEBUG1 0x0268
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_MRG_R5B_DEBUG1 0x026c
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R1B_DEBUG1 0x0270
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R2B_DEBUG1 0x0274
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R3B_DEBUG1 0x0278
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R4B_DEBUG1 0x027c
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R5B_DEBUG1 0x0280
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R4B_DEBUG1 0x0284
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R6B_DEBUG1 0x0288
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R6B_DEBUG1 0x028c
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R7B_DEBUG1 0x0290
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_MRG_R5B_DEBUG1 0x0294
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R1B_DEBUG1 0x0298
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R2B_DEBUG1 0x029c
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R3B_DEBUG1 0x02a0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R4B_DEBUG1 0x02a4
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R5B_DEBUG1 0x02a8
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBB_RAW_SEP_DEBUG2 0x02ac
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_SEP_DEBUG2 0x02b0
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBC_RAW_SEP_DEBUG2 0x02b4
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R4B_DEBUG2 0x02b8
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_MRG_R6B_DEBUG2 0x02bc
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_MRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R6B_DEBUG2 0x02c0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R7B_DEBUG2 0x02c4
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R7B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_MRG_R5B_DEBUG2 0x02c8
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_MRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R1B_DEBUG2 0x02cc
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R1B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R2B_DEBUG2 0x02d0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R2B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R3B_DEBUG2 0x02d4
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R3B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R4B_DEBUG2 0x02d8
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_YUV_PMRG_R5B_DEBUG2 0x02dc
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_YUV_PMRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R4B_DEBUG2 0x02e0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_MRG_R6B_DEBUG2 0x02e4
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_MRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R6B_DEBUG2 0x02e8
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R7B_DEBUG2 0x02ec
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R7B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_MRG_R5B_DEBUG2 0x02f0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_MRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R1B_DEBUG2 0x02f4
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R1B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R2B_DEBUG2 0x02f8
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R2B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R3B_DEBUG2 0x02fc
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R3B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R4B_DEBUG2 0x0300
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_YUV_PMRG_R5B_DEBUG2 0x0304
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_YUV_PMRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_AXI_GALS_BIST_CTRL0_0 0x0308
// #define CAM_MAIN_BRESP_EN_CTRL_CAM2MMSYS_SHIFT 0
// #define CAM_MAIN_BRESP_EN_CTRL_CAM2MMSYS_MASK (0x3 << 0)
// #define CAM_MAIN_WSTRB_EN_CTRL_CAM2MMSYS_SHIFT 2
// #define CAM_MAIN_WSTRB_EN_CTRL_CAM2MMSYS_MASK (0x3 << 2)
// #define CAM_MAIN_WDATA_EN_CTRL_CAM2MMSYS_SHIFT 4
// #define CAM_MAIN_WDATA_EN_CTRL_CAM2MMSYS_MASK (0x3 << 4)
// #define CAM_MAIN_AWULTRA_EN_CTRL_CAM2MMSYS_SHIFT 6
// #define CAM_MAIN_AWULTRA_EN_CTRL_CAM2MMSYS_MASK (0x3 << 6)
// #define CAM_MAIN_AWDOMAIN_EN_CTRL_CAM2MMSYS_SHIFT 8
// #define CAM_MAIN_AWDOMAIN_EN_CTRL_CAM2MMSYS_MASK (0x3 << 8)
// #define CAM_MAIN_AWUSER_EN_CTRL_CAM2MMSYS_SHIFT 10
// #define CAM_MAIN_AWUSER_EN_CTRL_CAM2MMSYS_MASK (0x3 << 10)
// #define CAM_MAIN_AWPROT_EN_CTRL_CAM2MMSYS_SHIFT 12
// #define CAM_MAIN_AWPROT_EN_CTRL_CAM2MMSYS_MASK (0x3 << 12)
// #define CAM_MAIN_AWCACHE_EN_CTRL_CAM2MMSYS_SHIFT 14
// #define CAM_MAIN_AWCACHE_EN_CTRL_CAM2MMSYS_MASK (0x3 << 14)
// #define CAM_MAIN_AWBURST_EN_CTRL_CAM2MMSYS_SHIFT 16
// #define CAM_MAIN_AWBURST_EN_CTRL_CAM2MMSYS_MASK (0x3 << 16)
// #define CAM_MAIN_AWSIZE_EN_CTRL_CAM2MMSYS_SHIFT 18
// #define CAM_MAIN_AWSIZE_EN_CTRL_CAM2MMSYS_MASK (0x3 << 18)
// #define CAM_MAIN_AWADDR_EN_CTRL_CAM2MMSYS_SHIFT 20
// #define CAM_MAIN_AWADDR_EN_CTRL_CAM2MMSYS_MASK (0x3 << 20)
// #define CAM_MAIN_AWLEN_EN_CTRL_CAM2MMSYS_SHIFT 22
// #define CAM_MAIN_AWLEN_EN_CTRL_CAM2MMSYS_MASK (0x3 << 22)
// #define CAM_MAIN_AWID_EN_CTRL_CAM2MMSYS_SHIFT 24
// #define CAM_MAIN_AWID_EN_CTRL_CAM2MMSYS_MASK (0x3 << 24)

// #define CAM_MAIN_AXI_GALS_BIST_CTRL0_1 0x030c
// #define CAM_MAIN_RRESP_EN_CTRL_CAM2MMSYS_SHIFT 0
// #define CAM_MAIN_RRESP_EN_CTRL_CAM2MMSYS_MASK (0x3 << 0)
// #define CAM_MAIN_RDATA_EN_CTRL_CAM2MMSYS_SHIFT 2
// #define CAM_MAIN_RDATA_EN_CTRL_CAM2MMSYS_MASK (0x3 << 2)
// #define CAM_MAIN_ARULTRA_EN_CTRL_CAM2MMSYS_SHIFT 4
// #define CAM_MAIN_ARULTRA_EN_CTRL_CAM2MMSYS_MASK (0x3 << 4)
// #define CAM_MAIN_ARDOMAIN_EN_CTRL_CAM2MMSYS_SHIFT 6
// #define CAM_MAIN_ARDOMAIN_EN_CTRL_CAM2MMSYS_MASK (0x3 << 6)
// #define CAM_MAIN_ARUSER_EN_CTRL_CAM2MMSYS_SHIFT 8
// #define CAM_MAIN_ARUSER_EN_CTRL_CAM2MMSYS_MASK (0x3 << 8)
// #define CAM_MAIN_ARPROT_EN_CTRL_CAM2MMSYS_SHIFT 10
// #define CAM_MAIN_ARPROT_EN_CTRL_CAM2MMSYS_MASK (0x3 << 10)
// #define CAM_MAIN_ARCACHE_EN_CTRL_CAM2MMSYS_SHIFT 12
// #define CAM_MAIN_ARCACHE_EN_CTRL_CAM2MMSYS_MASK (0x3 << 12)
// #define CAM_MAIN_ARBURST_EN_CTRL_CAM2MMSYS_SHIFT 14
// #define CAM_MAIN_ARBURST_EN_CTRL_CAM2MMSYS_MASK (0x3 << 14)
// #define CAM_MAIN_ARSIZE_EN_CTRL_CAM2MMSYS_SHIFT 16
// #define CAM_MAIN_ARSIZE_EN_CTRL_CAM2MMSYS_MASK (0x3 << 16)
// #define CAM_MAIN_ARADDR_EN_CTRL_CAM2MMSYS_SHIFT 18
// #define CAM_MAIN_ARADDR_EN_CTRL_CAM2MMSYS_MASK (0x3 << 18)
// #define CAM_MAIN_ARLEN_EN_CTRL_CAM2MMSYS_SHIFT 20
// #define CAM_MAIN_ARLEN_EN_CTRL_CAM2MMSYS_MASK (0x3 << 20)
// #define CAM_MAIN_ARID_EN_CTRL_CAM2MMSYS_SHIFT 22
// #define CAM_MAIN_ARID_EN_CTRL_CAM2MMSYS_MASK (0x3 << 22)

// #define CAM_MAIN_AXI_GALS_BIST_CTRL1_0 0x0310
// #define CAM_MAIN_BRESP_EN_CTRL_LARB27_SHIFT 0
// #define CAM_MAIN_BRESP_EN_CTRL_LARB27_MASK (0x3 << 0)
// #define CAM_MAIN_WSTRB_EN_CTRL_LARB27_SHIFT 2
// #define CAM_MAIN_WSTRB_EN_CTRL_LARB27_MASK (0x3 << 2)
// #define CAM_MAIN_WDATA_EN_CTRL_LARB27_SHIFT 4
// #define CAM_MAIN_WDATA_EN_CTRL_LARB27_MASK (0x3 << 4)
// #define CAM_MAIN_AWULTRA_EN_CTRL_LARB27_SHIFT 6
// #define CAM_MAIN_AWULTRA_EN_CTRL_LARB27_MASK (0x3 << 6)
// #define CAM_MAIN_AWDOMAIN_EN_CTRL_LARB27_SHIFT 8
// #define CAM_MAIN_AWDOMAIN_EN_CTRL_LARB27_MASK (0x3 << 8)
// #define CAM_MAIN_AWUSER_EN_CTRL_LARB27_SHIFT 10
// #define CAM_MAIN_AWUSER_EN_CTRL_LARB27_MASK (0x3 << 10)
// #define CAM_MAIN_AWPROT_EN_CTRL_LARB27_SHIFT 12
// #define CAM_MAIN_AWPROT_EN_CTRL_LARB27_MASK (0x3 << 12)
// #define CAM_MAIN_AWCACHE_EN_CTRL_LARB27_SHIFT 14
// #define CAM_MAIN_AWCACHE_EN_CTRL_LARB27_MASK (0x3 << 14)
// #define CAM_MAIN_AWBURST_EN_CTRL_LARB27_SHIFT 16
// #define CAM_MAIN_AWBURST_EN_CTRL_LARB27_MASK (0x3 << 16)
// #define CAM_MAIN_AWSIZE_EN_CTRL_LARB27_SHIFT 18
// #define CAM_MAIN_AWSIZE_EN_CTRL_LARB27_MASK (0x3 << 18)
// #define CAM_MAIN_AWADDR_EN_CTRL_LARB27_SHIFT 20
// #define CAM_MAIN_AWADDR_EN_CTRL_LARB27_MASK (0x3 << 20)
// #define CAM_MAIN_AWLEN_EN_CTRL_LARB27_SHIFT 22
// #define CAM_MAIN_AWLEN_EN_CTRL_LARB27_MASK (0x3 << 22)
// #define CAM_MAIN_AWID_EN_CTRL_LARB27_SHIFT 24
// #define CAM_MAIN_AWID_EN_CTRL_LARB27_MASK (0x3 << 24)

// #define CAM_MAIN_AXI_GALS_BIST_CTRL1_1 0x0314
// #define CAM_MAIN_RRESP_EN_CTRL_LARB27_SHIFT 0
// #define CAM_MAIN_RRESP_EN_CTRL_LARB27_MASK (0x3 << 0)
// #define CAM_MAIN_RDATA_EN_CTRL_LARB27_SHIFT 2
// #define CAM_MAIN_RDATA_EN_CTRL_LARB27_MASK (0x3 << 2)
// #define CAM_MAIN_ARULTRA_EN_CTRL_LARB27_SHIFT 4
// #define CAM_MAIN_ARULTRA_EN_CTRL_LARB27_MASK (0x3 << 4)
// #define CAM_MAIN_ARDOMAIN_EN_CTRL_LARB27_SHIFT 6
// #define CAM_MAIN_ARDOMAIN_EN_CTRL_LARB27_MASK (0x3 << 6)
// #define CAM_MAIN_ARUSER_EN_CTRL_LARB27_SHIFT 8
// #define CAM_MAIN_ARUSER_EN_CTRL_LARB27_MASK (0x3 << 8)
// #define CAM_MAIN_ARPROT_EN_CTRL_LARB27_SHIFT 10
// #define CAM_MAIN_ARPROT_EN_CTRL_LARB27_MASK (0x3 << 10)
// #define CAM_MAIN_ARCACHE_EN_CTRL_LARB27_SHIFT 12
// #define CAM_MAIN_ARCACHE_EN_CTRL_LARB27_MASK (0x3 << 12)
// #define CAM_MAIN_ARBURST_EN_CTRL_LARB27_SHIFT 14
// #define CAM_MAIN_ARBURST_EN_CTRL_LARB27_MASK (0x3 << 14)
// #define CAM_MAIN_ARSIZE_EN_CTRL_LARB27_SHIFT 16
// #define CAM_MAIN_ARSIZE_EN_CTRL_LARB27_MASK (0x3 << 16)
// #define CAM_MAIN_ARADDR_EN_CTRL_LARB27_SHIFT 18
// #define CAM_MAIN_ARADDR_EN_CTRL_LARB27_MASK (0x3 << 18)
// #define CAM_MAIN_ARLEN_EN_CTRL_LARB27_SHIFT 20
// #define CAM_MAIN_ARLEN_EN_CTRL_LARB27_MASK (0x3 << 20)
// #define CAM_MAIN_ARID_EN_CTRL_LARB27_SHIFT 22
// #define CAM_MAIN_ARID_EN_CTRL_LARB27_MASK (0x3 << 22)

// #define CAM_MAIN_ADLWR_CTRL 0x0328
// #define CAM_MAIN_ADLWR_EN_SHIFT 0
// #define CAM_MAIN_ADLWR_EN_MASK (0x1 << 0)
// #define CAM_MAIN_ADLWR_MUX_SEL_SHIFT 1
// #define CAM_MAIN_ADLWR_MUX_SEL_MASK (0x7 << 1)

// #define CAM_MAIN_ADLRD_CTRL 0x032c
// #define CAM_MAIN_ADLRD_EN_SHIFT 0
// #define CAM_MAIN_ADLRD_EN_MASK (0x1 << 0)
// #define CAM_MAIN_ADLRD_MUX_SEL_SHIFT 1
// #define CAM_MAIN_ADLRD_MUX_SEL_MASK (0x7 << 1)

// #define CAM_MAIN_SENINF_CTRL 0x0330
// #define CAM_MAIN_SENINF_MUX_SEL_SHIFT 0
// #define CAM_MAIN_SENINF_MUX_SEL_MASK (0x1 << 0)

// #define CAM_MAIN_AXI_MUX_SEL 0x0334
// #define CAM_MAIN_SUBA_AXI_MUX_SEL_SHIFT 0
// #define CAM_MAIN_SUBA_AXI_MUX_SEL_MASK (0x1 << 0)
// #define CAM_MAIN_SUBC_AXI_MUX_SEL_SHIFT 1
// #define CAM_MAIN_SUBC_AXI_MUX_SEL_MASK (0x1 << 1)

// #define CAM_MAIN_DL_BIST_TX_CTRL 0x0338
// #define CAM_MAIN_ADL2SUBA_BIST_EN_SHIFT 0
// #define CAM_MAIN_ADL2SUBA_BIST_EN_MASK (0x1 << 0)
// #define CAM_MAIN_ADL2SUBB_BIST_EN_SHIFT 1
// #define CAM_MAIN_ADL2SUBB_BIST_EN_MASK (0x1 << 1)
// #define CAM_MAIN_ADL2SUBC_BIST_EN_SHIFT 2
// #define CAM_MAIN_ADL2SUBC_BIST_EN_MASK (0x1 << 2)
// #define CAM_MAIN_DRZB2N_A_O_BIST_EN_SHIFT 3
// #define CAM_MAIN_DRZB2N_A_O_BIST_EN_MASK (0x1 << 3)
// #define CAM_MAIN_DRZB2N_A_BO_BIST_EN_SHIFT 4
// #define CAM_MAIN_DRZB2N_A_BO_BIST_EN_MASK (0x1 << 4)
// #define CAM_MAIN_DRZB2N_A_CO_BIST_EN_SHIFT 5
// #define CAM_MAIN_DRZB2N_A_CO_BIST_EN_MASK (0x1 << 5)
// #define CAM_MAIN_DRZB2N_B_O_BIST_EN_SHIFT 6
// #define CAM_MAIN_DRZB2N_B_O_BIST_EN_MASK (0x1 << 6)
// #define CAM_MAIN_DRZB2N_B_BO_BIST_EN_SHIFT 7
// #define CAM_MAIN_DRZB2N_B_BO_BIST_EN_MASK (0x1 << 7)
// #define CAM_MAIN_DRZB2N_B_CO_BIST_EN_SHIFT 8
// #define CAM_MAIN_DRZB2N_B_CO_BIST_EN_MASK (0x1 << 8)
// #define CAM_MAIN_DRZB2N_C_O_BIST_EN_SHIFT 9
// #define CAM_MAIN_DRZB2N_C_O_BIST_EN_MASK (0x1 << 9)
// #define CAM_MAIN_DRZB2N_C_BO_BIST_EN_SHIFT 10
// #define CAM_MAIN_DRZB2N_C_BO_BIST_EN_MASK (0x1 << 10)
// #define CAM_MAIN_DRZB2N_C_CO_BIST_EN_SHIFT 11
// #define CAM_MAIN_DRZB2N_C_CO_BIST_EN_MASK (0x1 << 11)
// #define CAM_MAIN_DRZB2N_A_DO_BIST_EN_SHIFT 12
// #define CAM_MAIN_DRZB2N_A_DO_BIST_EN_MASK (0x1 << 12)
// #define CAM_MAIN_DRZB2N_B_DO_BIST_EN_SHIFT 13
// #define CAM_MAIN_DRZB2N_B_DO_BIST_EN_MASK (0x1 << 13)
// #define CAM_MAIN_DRZB2N_C_DO_BIST_EN_SHIFT 14
// #define CAM_MAIN_DRZB2N_C_DO_BIST_EN_MASK (0x1 << 14)

// #define CAM_MAIN_DL_BIST_TX_STATUS 0x033c
// #define CAM_MAIN_ADL2SUBA_BIST_TX_DONE_SHIFT 0
// #define CAM_MAIN_ADL2SUBA_BIST_TX_DONE_MASK (0x1 << 0)
// #define CAM_MAIN_ADL2SUBB_BIST_TX_DONE_SHIFT 1
// #define CAM_MAIN_ADL2SUBB_BIST_TX_DONE_MASK (0x1 << 1)
// #define CAM_MAIN_ADL2SUBC_BIST_TX_DONE_SHIFT 2
// #define CAM_MAIN_ADL2SUBC_BIST_TX_DONE_MASK (0x1 << 2)
// #define CAM_MAIN_DRZB2N_A_O_BIST_TX_DONE_SHIFT 3
// #define CAM_MAIN_DRZB2N_A_O_BIST_TX_DONE_MASK (0x1 << 3)
// #define CAM_MAIN_DRZB2N_A_BO_BIST_TX_DONE_SHIFT 4
// #define CAM_MAIN_DRZB2N_A_BO_BIST_TX_DONE_MASK (0x1 << 4)
// #define CAM_MAIN_DRZB2N_A_CO_BIST_TX_DONE_SHIFT 5
// #define CAM_MAIN_DRZB2N_A_CO_BIST_TX_DONE_MASK (0x1 << 5)
// #define CAM_MAIN_DRZB2N_B_O_BIST_TX_DONE_SHIFT 6
// #define CAM_MAIN_DRZB2N_B_O_BIST_TX_DONE_MASK (0x1 << 6)
// #define CAM_MAIN_DRZB2N_B_BO_BIST_TX_DONE_SHIFT 7
// #define CAM_MAIN_DRZB2N_B_BO_BIST_TX_DONE_MASK (0x1 << 7)
// #define CAM_MAIN_DRZB2N_B_CO_BIST_TX_DONE_SHIFT 8
// #define CAM_MAIN_DRZB2N_B_CO_BIST_TX_DONE_MASK (0x1 << 8)
// #define CAM_MAIN_DRZB2N_C_O_BIST_TX_DONE_SHIFT 9
// #define CAM_MAIN_DRZB2N_C_O_BIST_TX_DONE_MASK (0x1 << 9)
// #define CAM_MAIN_DRZB2N_C_BO_BIST_TX_DONE_SHIFT 10
// #define CAM_MAIN_DRZB2N_C_BO_BIST_TX_DONE_MASK (0x1 << 10)
// #define CAM_MAIN_DRZB2N_C_CO_BIST_TX_DONE_SHIFT 11
// #define CAM_MAIN_DRZB2N_C_CO_BIST_TX_DONE_MASK (0x1 << 11)
// #define CAM_MAIN_DRZB2N_A_DO_BIST_TX_DONE_SHIFT 12
// #define CAM_MAIN_DRZB2N_A_DO_BIST_TX_DONE_MASK (0x1 << 12)
// #define CAM_MAIN_DRZB2N_B_DO_BIST_TX_DONE_SHIFT 13
// #define CAM_MAIN_DRZB2N_B_DO_BIST_TX_DONE_MASK (0x1 << 13)
// #define CAM_MAIN_DRZB2N_C_DO_BIST_TX_DONE_SHIFT 14
// #define CAM_MAIN_DRZB2N_C_DO_BIST_TX_DONE_MASK (0x1 << 14)

// #define CAM_MAIN_DL_BIST_TX_ADL2SUBA_DEBUG 0x0340
// #define CAM_MAIN_ADL2SUBA_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_ADL2SUBA_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DL_BIST_TX_ADL2SUBB_DEBUG 0x0344
// #define CAM_MAIN_ADL2SUBB_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_ADL2SUBB_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DL_BIST_TX_ADL2SUBC_DEBUG 0x0348
// #define CAM_MAIN_ADL2SUBC_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_ADL2SUBC_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DL_BIST_RX_CTRL 0x034c
// #define CAM_MAIN_SUBA2ADL_BIST_EN_SHIFT 0
// #define CAM_MAIN_SUBA2ADL_BIST_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB2ADL_BIST_EN_SHIFT 1
// #define CAM_MAIN_SUBB2ADL_BIST_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SUBC2ADL_BIST_EN_SHIFT 2
// #define CAM_MAIN_SUBC2ADL_BIST_EN_MASK (0x1 << 2)
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_EN_SHIFT 3
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_EN_MASK (0x1 << 3)
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_EN_SHIFT 4
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_EN_MASK (0x1 << 4)
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_EN_SHIFT 5
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_EN_MASK (0x1 << 5)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1A_I_EN_SHIFT 6
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1A_I_EN_MASK (0x1 << 6)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1B_I_EN_SHIFT 7
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1B_I_EN_MASK (0x1 << 7)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1C_I_EN_SHIFT 8
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_1C_I_EN_MASK (0x1 << 8)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2A_I_EN_SHIFT 9
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2A_I_EN_MASK (0x1 << 9)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2B_I_EN_SHIFT 10
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2B_I_EN_MASK (0x1 << 10)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2C_I_EN_SHIFT 11
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_2C_I_EN_MASK (0x1 << 11)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3A_I_EN_SHIFT 12
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3A_I_EN_MASK (0x1 << 12)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3B_I_EN_SHIFT 13
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3B_I_EN_MASK (0x1 << 13)
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3C_I_EN_SHIFT 14
// #define CAM_MAIN_DRZB2N_RAW_HDR_MUX_3C_I_EN_MASK (0x1 << 14)

// #define CAM_MAIN_DL_BIST_RX_OK_STATUS 0x0350
// #define CAM_MAIN_SUBA2ADL_BIST_RX_OK_SHIFT 0
// #define CAM_MAIN_SUBA2ADL_BIST_RX_OK_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB2ADL_BIST_RX_OK_SHIFT 1
// #define CAM_MAIN_SUBB2ADL_BIST_RX_OK_MASK (0x1 << 1)
// #define CAM_MAIN_SUBC2ADL_BIST_RX_OK_SHIFT 2
// #define CAM_MAIN_SUBC2ADL_BIST_RX_OK_MASK (0x1 << 2)
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_OK_SHIFT 3
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_OK_MASK (0x1 << 3)
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_OK_SHIFT 4
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_OK_MASK (0x1 << 4)
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_OK_SHIFT 5
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_OK_MASK (0x1 << 5)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_OK_SHIFT 6
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_OK_MASK (0x1 << 6)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_OK_SHIFT 7
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_OK_MASK (0x1 << 7)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_OK_SHIFT 8
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_OK_MASK (0x1 << 8)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_OK_SHIFT 9
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_OK_MASK (0x1 << 9)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_OK_SHIFT 10
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_OK_MASK (0x1 << 10)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_OK_SHIFT 11
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_OK_MASK (0x1 << 11)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_OK_SHIFT 12
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_OK_MASK (0x1 << 12)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_OK_SHIFT 13
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_OK_MASK (0x1 << 13)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_OK_SHIFT 14
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_OK_MASK (0x1 << 14)

// #define CAM_MAIN_DL_BIST_RX_DONE_STATUS 0x0354
// #define CAM_MAIN_SUBA2ADL_BIST_RX_DONE_SHIFT 0
// #define CAM_MAIN_SUBA2ADL_BIST_RX_DONE_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB2ADL_BIST_RX_DONE_SHIFT 1
// #define CAM_MAIN_SUBB2ADL_BIST_RX_DONE_MASK (0x1 << 1)
// #define CAM_MAIN_SUBC2ADL_BIST_RX_DONE_SHIFT 2
// #define CAM_MAIN_SUBC2ADL_BIST_RX_DONE_MASK (0x1 << 2)
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_DONE_SHIFT 3
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_DONE_MASK (0x1 << 3)
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_DONE_SHIFT 4
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_DONE_MASK (0x1 << 4)
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_DONE_SHIFT 5
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_DONE_MASK (0x1 << 5)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_DONE_SHIFT 6
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_DONE_MASK (0x1 << 6)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_DONE_SHIFT 7
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_DONE_MASK (0x1 << 7)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_DONE_SHIFT 8
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_DONE_MASK (0x1 << 8)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_DONE_SHIFT 9
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_DONE_MASK (0x1 << 9)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_DONE_SHIFT 10
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_DONE_MASK (0x1 << 10)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_DONE_SHIFT 11
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_DONE_MASK (0x1 << 11)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_DONE_SHIFT 12
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_DONE_MASK (0x1 << 12)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_DONE_SHIFT 13
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_DONE_MASK (0x1 << 13)
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_DONE_SHIFT 14
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_DONE_MASK (0x1 << 14)

// #define CAM_MAIN_DL_BIST_RX_SUBA2ADL_DEBUG 0x0358
// #define CAM_MAIN_SUBA2ADL_BIST_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBA2ADL_BIST_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DL_BIST_RX_SUBB2ADL_DEBUG 0x035c
// #define CAM_MAIN_SUBB2ADL_BIST_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBB2ADL_BIST_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DL_BIST_RX_SUBC2ADL_DEBUG 0x0360
// #define CAM_MAIN_SUBC2ADL_BIST_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBC2ADL_BIST_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_CTRL 0x0364
// #define CAM_MAIN_SUBA_TG_BIST_EN_SHIFT 0
// #define CAM_MAIN_SUBA_TG_BIST_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB_TG_BIST_EN_SHIFT 1
// #define CAM_MAIN_SUBB_TG_BIST_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SUBC_TG_BIST_EN_SHIFT 2
// #define CAM_MAIN_SUBC_TG_BIST_EN_MASK (0x1 << 2)
// #define CAM_MAIN_MRAW0_TG_BIST_EN_SHIFT 3
// #define CAM_MAIN_MRAW0_TG_BIST_EN_MASK (0x1 << 3)
// #define CAM_MAIN_MRAW1_TG_BIST_EN_SHIFT 4
// #define CAM_MAIN_MRAW1_TG_BIST_EN_MASK (0x1 << 4)
// #define CAM_MAIN_MRAW2_TG_BIST_EN_SHIFT 5
// #define CAM_MAIN_MRAW2_TG_BIST_EN_MASK (0x1 << 5)
// #define CAM_MAIN_MRAW3_TG_BIST_EN_SHIFT 6
// #define CAM_MAIN_MRAW3_TG_BIST_EN_MASK (0x1 << 6)
// #define CAM_MAIN_MRAW4_TG_BIST_EN_SHIFT 7
// #define CAM_MAIN_MRAW4_TG_BIST_EN_MASK (0x1 << 7)
// #define CAM_MAIN_MRAW5_TG_BIST_EN_SHIFT 8
// #define CAM_MAIN_MRAW5_TG_BIST_EN_MASK (0x1 << 8)

// #define CAM_MAIN_TG_BIST_TX_STATUS 0x0368
// #define CAM_MAIN_SUBA_TG_BIST_TX_DONE_SHIFT 0
// #define CAM_MAIN_SUBA_TG_BIST_TX_DONE_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB_TG_BIST_TX_DONE_SHIFT 2
// #define CAM_MAIN_SUBB_TG_BIST_TX_DONE_MASK (0x1 << 2)
// #define CAM_MAIN_SUBC_TG_BIST_TX_DONE_SHIFT 4
// #define CAM_MAIN_SUBC_TG_BIST_TX_DONE_MASK (0x1 << 4)
// #define CAM_MAIN_MRAW0_TG_BIST_TX_DONE_SHIFT 6
// #define CAM_MAIN_MRAW0_TG_BIST_TX_DONE_MASK (0x1 << 6)
// #define CAM_MAIN_MRAW1_TG_BIST_TX_DONE_SHIFT 8
// #define CAM_MAIN_MRAW1_TG_BIST_TX_DONE_MASK (0x1 << 8)
// #define CAM_MAIN_MRAW2_TG_BIST_TX_DONE_SHIFT 10
// #define CAM_MAIN_MRAW2_TG_BIST_TX_DONE_MASK (0x1 << 10)
// #define CAM_MAIN_MRAW3_TG_BIST_TX_DONE_SHIFT 12
// #define CAM_MAIN_MRAW3_TG_BIST_TX_DONE_MASK (0x1 << 12)
// #define CAM_MAIN_MRAW4_TG_BIST_TX_DONE_SHIFT 14
// #define CAM_MAIN_MRAW4_TG_BIST_TX_DONE_MASK (0x1 << 14)
// #define CAM_MAIN_MRAW5_TG_BIST_TX_DONE_SHIFT 16
// #define CAM_MAIN_MRAW5_TG_BIST_TX_DONE_MASK (0x1 << 16)

// #define CAM_MAIN_TG_BIST_TX_SUBA_DEBUG 0x0374
// #define CAM_MAIN_SUBA_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBA_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_SUBB_DEBUG 0x0378
// #define CAM_MAIN_SUBB_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBB_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_SUBC_DEBUG 0x037c
// #define CAM_MAIN_SUBC_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_SUBC_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW0_DEBUG 0x0380
// #define CAM_MAIN_MRAW0_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW0_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW1_DEBUG 0x0384
// #define CAM_MAIN_MRAW1_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW1_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW2_DEBUG 0x0388
// #define CAM_MAIN_MRAW2_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW2_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW3_DEBUG 0x038c
// #define CAM_MAIN_MRAW3_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW3_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_IPS_CTRL 0x0394
// #define CAM_MAIN_IPS_TRIGGER_SHIFT 0
// #define CAM_MAIN_IPS_TRIGGER_MASK (0xf << 0)
// #define CAM_MAIN_IPS_APB_DCM_EN_SHIFT 4
// #define CAM_MAIN_IPS_APB_DCM_EN_MASK (0x1 << 4)
// #define CAM_MAIN_IPS_P2P_DCM_EN_SHIFT 5
// #define CAM_MAIN_IPS_P2P_DCM_EN_MASK (0x1 << 5)

// #define CAM_MAIN_IPS_STATUS 0x0398
// #define CAM_MAIN_IPS_APB_DCM_STATUS_SHIFT 0
// #define CAM_MAIN_IPS_APB_DCM_STATUS_MASK (0x1 << 0)

// #define CAM_MAIN_DCIF_BIST_CTRL0 0x039c
// #define CAM_MAIN_DCIF_BIST_EN_SHIFT 0
// #define CAM_MAIN_DCIF_BIST_EN_MASK (0x1 << 0)

// #define CAM_MAIN_DCIF_BIST_CTRL1 0x03a0
// #define CAM_MAIN_DCIF_BIST_PATTIME_SHIFT 0
// #define CAM_MAIN_DCIF_BIST_PATTIME_MASK (0xffff << 0)
// #define CAM_MAIN_DCIF_BIST_PERIOD_SHIFT 16
// #define CAM_MAIN_DCIF_BIST_PERIOD_MASK (0xffff << 16)

// #define CAM_MAIN_DBG_GALS_SEL 0x03a4
// #define CAM_MAIN_DBG_GALS_SEL_SHIFT 0
// #define CAM_MAIN_DBG_GALS_SEL_MASK (0x1f << 0)

// #define CAM_MAIN_CAMSYS_MAIN_DBG_DATA 0x03a8
// #define CAM_MAIN_CAMSYS_MAIN_DBG_DATA_SHIFT 0
// #define CAM_MAIN_CAMSYS_MAIN_DBG_DATA_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_SEL 0x03ac
// #define CAM_MAIN_DRZB2N_RAW_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_SEL_MASK (0x3 << 0)

// #define CAM_MAIN_DRZB2N_HDR_RAW_SEL 0x03b0
// #define CAM_MAIN_DRZB2N_HDR_RAW_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_HDR_RAW_SEL_MASK (0x3 << 0)

// #define CAM_MAIN_DRZB2N_SRC1_SEL 0x03b4
// #define CAM_MAIN_DRZB2N_SRC1_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_SRC1_SEL_MASK (0x1 << 0)

// #define CAM_MAIN_DRZB2N_SRC2_SEL 0x03b8
// #define CAM_MAIN_DRZB2N_SRC2_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_SRC2_SEL_MASK (0x1 << 0)

// #define CAM_MAIN_DRZB2N_SRC3_SEL 0x03bc
// #define CAM_MAIN_DRZB2N_SRC3_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_SRC3_SEL_MASK (0x1 << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_DEBUG 0x03c0
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_A_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_DEBUG 0x03c4
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_B_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_DEBUG 0x03c8
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_C_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_DEBUG 0x03cc
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1A_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_DEBUG 0x03d0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1B_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_DEBUG 0x03d4
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_1C_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_DEBUG 0x03d8
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2A_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_DEBUG 0x03dc
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2B_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_DEBUG 0x03e0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_2C_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_DEBUG 0x03e4
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3A_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_DEBUG 0x03e8
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3B_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_DEBUG 0x03ec
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_RAW_MUX_HDR_3C_I_RX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_A_O_BIST_TX_DEBUG 0x03f0
// #define CAM_MAIN_DRZB2N_A_O_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_A_O_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_A_BO_BIST_TX_DEBUG 0x03f4
// #define CAM_MAIN_DRZB2N_A_BO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_A_BO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_A_CO_BIST_TX_DEBUG 0x03f8
// #define CAM_MAIN_DRZB2N_A_CO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_A_CO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_B_O_BIST_TX_DEBUG 0x03fc
// #define CAM_MAIN_DRZB2N_B_O_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_B_O_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_B_BO_BIST_TX_DEBUG 0x0400
// #define CAM_MAIN_DRZB2N_B_BO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_B_BO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_B_CO_BIST_TX_DEBUG 0x0404
// #define CAM_MAIN_DRZB2N_B_CO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_B_CO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_C_O_BIST_TX_DEBUG 0x0408
// #define CAM_MAIN_DRZB2N_C_O_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_C_O_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_C_BO_BIST_TX_DEBUG 0x040c
// #define CAM_MAIN_DRZB2N_C_BO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_C_BO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_C_CO_BIST_TX_DEBUG 0x0410
// #define CAM_MAIN_DRZB2N_C_CO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_C_CO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_GALS_DBG_STATUS 0x0414
// #define CAM_MAIN_GALS_SUBA_SLPRDY_SHIFT 0
// #define CAM_MAIN_GALS_SUBA_SLPRDY_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_SUBB_SLPRDY_SHIFT 1
// #define CAM_MAIN_GALS_SUBB_SLPRDY_MASK (0x1 << 1)
// #define CAM_MAIN_GALS_SUBC_SLPRDY_SHIFT 2
// #define CAM_MAIN_GALS_SUBC_SLPRDY_MASK (0x1 << 2)
// #define CAM_MAIN_GALS_MRAW_SLPRDY_SHIFT 3
// #define CAM_MAIN_GALS_MRAW_SLPRDY_MASK (0x1 << 3)
// #define CAM_MAIN_GALS_MAIN_LARB27_SLPRDY_SHIFT 4
// #define CAM_MAIN_GALS_MAIN_LARB27_SLPRDY_MASK (0x1 << 4)
// #define CAM_MAIN_GALS_CAM2SYS_SLPRDY_SHIFT 5
// #define CAM_MAIN_GALS_CAM2SYS_SLPRDY_MASK (0x1 << 5)

// #define CAM_MAIN_SUBB2SUBA_FUS_SRC_DEBUG0 0x0420
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_FUS_SRC_DEBUG1 0x0424
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_FUS_SRC_DEBUG2 0x0428
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBB2SUBA_FUS_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_FUS_SRC_DEBUG0 0x042c
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_FUS_SRC_DEBUG1 0x0430
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_FUS_SRC_DEBUG2 0x0434
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBB_FUS_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_A_DO_BIST_TX_DEBUG 0x0438
// #define CAM_MAIN_DRZB2N_A_DO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_A_DO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_B_DO_BIST_TX_DEBUG 0x043c
// #define CAM_MAIN_DRZB2N_B_DO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_B_DO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_DRZB2N_C_DO_BIST_TX_DEBUG 0x0440
// #define CAM_MAIN_DRZB2N_C_DO_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_DRZB2N_C_DO_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_SENINF_OUTMUX_SW_RST_0 0x0444
// #define CAM_MAIN_SENINF_OUTMUX_RST_SHIFT 0
// #define CAM_MAIN_SENINF_OUTMUX_RST_MASK (0xfffff << 0)

// #define CAM_MAIN_SUBA_CQ_SEC_MASK 0x04a8
// #define CAM_MAIN_SUBA2SENINF_CQ_MASK_EN_SHIFT 0
// #define CAM_MAIN_SUBA2SENINF_CQ_MASK_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SUBA2UISP_CQ_MASK_EN_SHIFT 1
// #define CAM_MAIN_SUBA2UISP_CQ_MASK_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SUBA2ADLWR_CQ_MASK_EN_SHIFT 2
// #define CAM_MAIN_SUBA2ADLWR_CQ_MASK_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SUBA2ADLRD_CQ_MASK_EN_SHIFT 3
// #define CAM_MAIN_SUBA2ADLRD_CQ_MASK_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SUBA2MRAW_CQ_MASK_EN_SHIFT 4
// #define CAM_MAIN_SUBA2MRAW_CQ_MASK_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SUBA2SUBB_CQ_MASK_EN_SHIFT 6
// #define CAM_MAIN_SUBA2SUBB_CQ_MASK_EN_MASK (0x1 << 6)
// #define CAM_MAIN_SUBA2SUBC_CQ_MASK_EN_SHIFT 7
// #define CAM_MAIN_SUBA2SUBC_CQ_MASK_EN_MASK (0x1 << 7)
// #define CAM_MAIN_SUBA2SDL0_A_CQ_MASK_EN_SHIFT 8
// #define CAM_MAIN_SUBA2SDL0_A_CQ_MASK_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SUBA2SDL0_B_CQ_MASK_EN_SHIFT 9
// #define CAM_MAIN_SUBA2SDL0_B_CQ_MASK_EN_MASK (0x1 << 9)
// #define CAM_MAIN_SUBA2SDL0_C_CQ_MASK_EN_SHIFT 10
// #define CAM_MAIN_SUBA2SDL0_C_CQ_MASK_EN_MASK (0x1 << 10)
// #define CAM_MAIN_SUBA2SDL1_A_CQ_MASK_EN_SHIFT 11
// #define CAM_MAIN_SUBA2SDL1_A_CQ_MASK_EN_MASK (0x1 << 11)
// #define CAM_MAIN_SUBA2SDL1_B_CQ_MASK_EN_SHIFT 12
// #define CAM_MAIN_SUBA2SDL1_B_CQ_MASK_EN_MASK (0x1 << 12)
// #define CAM_MAIN_SUBA2SDL1_C_CQ_MASK_EN_SHIFT 13
// #define CAM_MAIN_SUBA2SDL1_C_CQ_MASK_EN_MASK (0x1 << 13)

// #define CAM_MAIN_SUBB_CQ_SEC_MASK 0x04ac
// #define CAM_MAIN_SUBB2SENINF_CQ_MASK_EN_SHIFT 0
// #define CAM_MAIN_SUBB2SENINF_CQ_MASK_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SUBB2UISP_CQ_MASK_EN_SHIFT 1
// #define CAM_MAIN_SUBB2UISP_CQ_MASK_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SUBB2ADLWR_CQ_MASK_EN_SHIFT 2
// #define CAM_MAIN_SUBB2ADLWR_CQ_MASK_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SUBB2ADLRD_CQ_MASK_EN_SHIFT 3
// #define CAM_MAIN_SUBB2ADLRD_CQ_MASK_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SUBB2MRAW_CQ_MASK_EN_SHIFT 4
// #define CAM_MAIN_SUBB2MRAW_CQ_MASK_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SUBB2SUBA_CQ_MASK_EN_SHIFT 5
// #define CAM_MAIN_SUBB2SUBA_CQ_MASK_EN_MASK (0x1 << 5)
// #define CAM_MAIN_SUBB2SUBC_CQ_MASK_EN_SHIFT 7
// #define CAM_MAIN_SUBB2SUBC_CQ_MASK_EN_MASK (0x1 << 7)
// #define CAM_MAIN_SUBB2SDL0_A_CQ_MASK_EN_SHIFT 8
// #define CAM_MAIN_SUBB2SDL0_A_CQ_MASK_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SUBB2SDL0_B_CQ_MASK_EN_SHIFT 9
// #define CAM_MAIN_SUBB2SDL0_B_CQ_MASK_EN_MASK (0x1 << 9)
// #define CAM_MAIN_SUBB2SDL0_C_CQ_MASK_EN_SHIFT 10
// #define CAM_MAIN_SUBB2SDL0_C_CQ_MASK_EN_MASK (0x1 << 10)
// #define CAM_MAIN_SUBB2SDL1_A_CQ_MASK_EN_SHIFT 11
// #define CAM_MAIN_SUBB2SDL1_A_CQ_MASK_EN_MASK (0x1 << 11)
// #define CAM_MAIN_SUBB2SDL1_B_CQ_MASK_EN_SHIFT 12
// #define CAM_MAIN_SUBB2SDL1_B_CQ_MASK_EN_MASK (0x1 << 12)
// #define CAM_MAIN_SUBB2SDL1_C_CQ_MASK_EN_SHIFT 13
// #define CAM_MAIN_SUBB2SDL1_C_CQ_MASK_EN_MASK (0x1 << 13)

// #define CAM_MAIN_SUBC_CQ_SEC_MASK 0x04b0
// #define CAM_MAIN_SUBC2SENINF_CQ_MASK_EN_SHIFT 0
// #define CAM_MAIN_SUBC2SENINF_CQ_MASK_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SUBC2UISP_CQ_MASK_EN_SHIFT 1
// #define CAM_MAIN_SUBC2UISP_CQ_MASK_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SUBC2ADLWR_CQ_MASK_EN_SHIFT 2
// #define CAM_MAIN_SUBC2ADLWR_CQ_MASK_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SUBC2ADLRD_CQ_MASK_EN_SHIFT 3
// #define CAM_MAIN_SUBC2ADLRD_CQ_MASK_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SUBC2MRAW_CQ_MASK_EN_SHIFT 4
// #define CAM_MAIN_SUBC2MRAW_CQ_MASK_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SUBC2SUBA_CQ_MASK_EN_SHIFT 5
// #define CAM_MAIN_SUBC2SUBA_CQ_MASK_EN_MASK (0x1 << 5)
// #define CAM_MAIN_SUBC2SUBB_CQ_MASK_EN_SHIFT 6
// #define CAM_MAIN_SUBC2SUBB_CQ_MASK_EN_MASK (0x1 << 6)
// #define CAM_MAIN_SUBC2SDL0_A_CQ_MASK_EN_SHIFT 8
// #define CAM_MAIN_SUBC2SDL0_A_CQ_MASK_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SUBC2SDL0_B_CQ_MASK_EN_SHIFT 9
// #define CAM_MAIN_SUBC2SDL0_B_CQ_MASK_EN_MASK (0x1 << 9)
// #define CAM_MAIN_SUBC2SDL0_C_CQ_MASK_EN_SHIFT 10
// #define CAM_MAIN_SUBC2SDL0_C_CQ_MASK_EN_MASK (0x1 << 10)
// #define CAM_MAIN_SUBC2SDL1_A_CQ_MASK_EN_SHIFT 11
// #define CAM_MAIN_SUBC2SDL1_A_CQ_MASK_EN_MASK (0x1 << 11)
// #define CAM_MAIN_SUBC2SDL1_B_CQ_MASK_EN_SHIFT 12
// #define CAM_MAIN_SUBC2SDL1_B_CQ_MASK_EN_MASK (0x1 << 12)
// #define CAM_MAIN_SUBC2SDL1_C_CQ_MASK_EN_SHIFT 13
// #define CAM_MAIN_SUBC2SDL1_C_CQ_MASK_EN_MASK (0x1 << 13)

// #define CAM_MAIN_MRAW_CQ_SEC_MASK 0x04b4
// #define CAM_MAIN_MRAW2SENINF_CQ_MASK_EN_SHIFT 0
// #define CAM_MAIN_MRAW2SENINF_CQ_MASK_EN_MASK (0x1 << 0)
// #define CAM_MAIN_MRAW2UISP_CQ_MASK_EN_SHIFT 1
// #define CAM_MAIN_MRAW2UISP_CQ_MASK_EN_MASK (0x1 << 1)
// #define CAM_MAIN_MRAW2ADLWR_CQ_MASK_EN_SHIFT 2
// #define CAM_MAIN_MRAW2ADLWR_CQ_MASK_EN_MASK (0x1 << 2)
// #define CAM_MAIN_MRAW2ADLRD_CQ_MASK_EN_SHIFT 3
// #define CAM_MAIN_MRAW2ADLRD_CQ_MASK_EN_MASK (0x1 << 3)
// #define CAM_MAIN_MRAW2SUBA_CQ_MASK_EN_SHIFT 5
// #define CAM_MAIN_MRAW2SUBA_CQ_MASK_EN_MASK (0x1 << 5)
// #define CAM_MAIN_MRAW2SUBB_CQ_MASK_EN_SHIFT 6
// #define CAM_MAIN_MRAW2SUBB_CQ_MASK_EN_MASK (0x1 << 6)
// #define CAM_MAIN_MRAW2SUBC_CQ_MASK_EN_SHIFT 7
// #define CAM_MAIN_MRAW2SUBC_CQ_MASK_EN_MASK (0x1 << 7)
// #define CAM_MAIN_MRAW2SDL0_A_CQ_MASK_EN_SHIFT 8
// #define CAM_MAIN_MRAW2SDL0_A_CQ_MASK_EN_MASK (0x1 << 8)
// #define CAM_MAIN_MRAW2SDL0_B_CQ_MASK_EN_SHIFT 9
// #define CAM_MAIN_MRAW2SDL0_B_CQ_MASK_EN_MASK (0x1 << 9)
// #define CAM_MAIN_MRAW2SDL0_C_CQ_MASK_EN_SHIFT 10
// #define CAM_MAIN_MRAW2SDL0_C_CQ_MASK_EN_MASK (0x1 << 10)
// #define CAM_MAIN_MRAW2SDL1_A_CQ_MASK_EN_SHIFT 11
// #define CAM_MAIN_MRAW2SDL1_A_CQ_MASK_EN_MASK (0x1 << 11)
// #define CAM_MAIN_MRAW2SDL1_B_CQ_MASK_EN_SHIFT 12
// #define CAM_MAIN_MRAW2SDL1_B_CQ_MASK_EN_MASK (0x1 << 12)
// #define CAM_MAIN_MRAW2SDL1_C_CQ_MASK_EN_SHIFT 13
// #define CAM_MAIN_MRAW2SDL1_C_CQ_MASK_EN_MASK (0x1 << 13)

// #define CAM_MAIN_SDLCQ_CQ_SEC_MASK 0x04b8
// #define CAM_MAIN_SDLCQ2SENINF_CQ_MASK_EN_SHIFT 0
// #define CAM_MAIN_SDLCQ2SENINF_CQ_MASK_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SDLCQ2UISP_CQ_MASK_EN_SHIFT 1
// #define CAM_MAIN_SDLCQ2UISP_CQ_MASK_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SDLCQ2ADLWR_CQ_MASK_EN_SHIFT 2
// #define CAM_MAIN_SDLCQ2ADLWR_CQ_MASK_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SDLCQ2ADLRD_CQ_MASK_EN_SHIFT 3
// #define CAM_MAIN_SDLCQ2ADLRD_CQ_MASK_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ2MRAW_CQ_MASK_EN_SHIFT 4
// #define CAM_MAIN_SDLCQ2MRAW_CQ_MASK_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SDLCQ2SUBA_CQ_MASK_EN_SHIFT 5
// #define CAM_MAIN_SDLCQ2SUBA_CQ_MASK_EN_MASK (0x1 << 5)
// #define CAM_MAIN_SDLCQ2SUBB_CQ_MASK_EN_SHIFT 6
// #define CAM_MAIN_SDLCQ2SUBB_CQ_MASK_EN_MASK (0x1 << 6)
// #define CAM_MAIN_SDLCQ2SUBC_CQ_MASK_EN_SHIFT 7
// #define CAM_MAIN_SDLCQ2SUBC_CQ_MASK_EN_MASK (0x1 << 7)
// #define CAM_MAIN_SDLCQ2SDL0_A_CQ_MASK_EN_SHIFT 8
// #define CAM_MAIN_SDLCQ2SDL0_A_CQ_MASK_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SDLCQ2SDL0_B_CQ_MASK_EN_SHIFT 9
// #define CAM_MAIN_SDLCQ2SDL0_B_CQ_MASK_EN_MASK (0x1 << 9)
// #define CAM_MAIN_SDLCQ2SDL0_C_CQ_MASK_EN_SHIFT 10
// #define CAM_MAIN_SDLCQ2SDL0_C_CQ_MASK_EN_MASK (0x1 << 10)
// #define CAM_MAIN_SDLCQ2SDL1_A_CQ_MASK_EN_SHIFT 11
// #define CAM_MAIN_SDLCQ2SDL1_A_CQ_MASK_EN_MASK (0x1 << 11)
// #define CAM_MAIN_SDLCQ2SDL1_B_CQ_MASK_EN_SHIFT 12
// #define CAM_MAIN_SDLCQ2SDL1_B_CQ_MASK_EN_MASK (0x1 << 12)
// #define CAM_MAIN_SDLCQ2SDL1_C_CQ_MASK_EN_SHIFT 13
// #define CAM_MAIN_SDLCQ2SDL1_C_CQ_MASK_EN_MASK (0x1 << 13)

// #define CAM_MAIN_DRZB2N_AIHDR_SEL 0x04bc
// #define CAM_MAIN_DRZB2N_AIHDR_SEL_SHIFT 0
// #define CAM_MAIN_DRZB2N_AIHDR_SEL_MASK (0x1 << 0)

// #define CAM_MAIN_DEBOUNCE_PERIOD 0x04c0
// #define CAM_MAIN_DEB_PERIOD_SHIFT 0
// #define CAM_MAIN_DEB_PERIOD_MASK (0xffffffff << 0)

// #define CAM_MAIN_ASYNC_TIF_CHK_SEL_G2 0x04c4
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP5_O_CHK_SEL_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBB_RAW_SEP5_O_CHK_SEL_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP5_O_CHK_SEL_SHIFT 2
// #define CAM_MAIN_CAM_SUBB2SUBC_RAW_SEP5_O_CHK_SEL_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP5_O2_CHK_SEL_SHIFT 4
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_SEP5_O2_CHK_SEL_MASK (0x3 << 4)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R8B_CHK_SEL_SHIFT 6
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R8B_CHK_SEL_MASK (0x3 << 6)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R9B_CHK_SEL_SHIFT 8
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R9B_CHK_SEL_MASK (0x3 << 8)
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R10B_CHK_SEL_SHIFT 10
// #define CAM_MAIN_CAM_SUBB2SUBA_RAW_PMRG_R10B_CHK_SEL_MASK (0x3 << 10)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R8B_CHK_SEL_SHIFT 12
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R8B_CHK_SEL_MASK (0x3 << 12)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R9B_CHK_SEL_SHIFT 14
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R9B_CHK_SEL_MASK (0x3 << 14)
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R10B_CHK_SEL_SHIFT 16
// #define CAM_MAIN_CAM_SUBC2SUBB_RAW_PMRG_R10B_CHK_SEL_MASK (0x3 << 16)

// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG0 0x04c8
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG1 0x04cc
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG2 0x04d0
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_SRMG_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG0 0x04d4
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG1 0x04d8
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG2 0x04dc
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_SRMG_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG0 0x04f0
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG1 0x04f4
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG2 0x04f8
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_ADL_EXP_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG0 0x04fc
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG1 0x0500
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG2 0x0504
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_ADL_EXP_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG0 0x0508
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG1 0x050c
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG2 0x0510
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R8B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG0 0x0514
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG1 0x0518
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG2 0x051c
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R9B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG0 0x0520
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG1 0x0524
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG2 0x0528
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBB2SUBA_RAW_PMRG_R10B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG0 0x052c
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG1 0x0530
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG2 0x0534
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R8B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG0 0x0538
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG1 0x053c
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG2 0x0540
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R9B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG0 0x0544
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG1 0x0548
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG2 0x054c
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBB_RAW_PMRG_R10B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_PPC_PROT_EN_0 0x0580
// #define CAM_MAIN_GALS_TX91_PROT_EN_SHIFT 0
// #define CAM_MAIN_GALS_TX91_PROT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_RX91_PROT_EN_SHIFT 1
// #define CAM_MAIN_GALS_RX91_PROT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_MM2VCORE_GALS_TX91_PROT_EN_SHIFT 2
// #define CAM_MAIN_MM2VCORE_GALS_TX91_PROT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_MM2VCORE_GALS_RX91_PROT_EN_SHIFT 3
// #define CAM_MAIN_MM2VCORE_GALS_RX91_PROT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_GALS_TX54_PROT_EN_SHIFT 4
// #define CAM_MAIN_GALS_TX54_PROT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_GALS_RX54_PROT_EN_SHIFT 5
// #define CAM_MAIN_GALS_RX54_PROT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_MM2VCORE_GALS_TX54_PROT_EN_SHIFT 6
// #define CAM_MAIN_MM2VCORE_GALS_TX54_PROT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_MM2VCORE_GALS_RX54_PROT_EN_SHIFT 7
// #define CAM_MAIN_MM2VCORE_GALS_RX54_PROT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_GALS_TX6_PROT_EN_SHIFT 8
// #define CAM_MAIN_GALS_TX6_PROT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_GALS_TX51_PROT_EN_SHIFT 9
// #define CAM_MAIN_GALS_TX51_PROT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_GALS_RX51_PROT_EN_SHIFT 10
// #define CAM_MAIN_GALS_RX51_PROT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_MM2VCORE_GALS_TX51_PROT_EN_SHIFT 11
// #define CAM_MAIN_MM2VCORE_GALS_TX51_PROT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_MM2VCORE_GALS_RX51_PROT_EN_SHIFT 12
// #define CAM_MAIN_MM2VCORE_GALS_RX51_PROT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_GALS_TX45_PROT_EN_SHIFT 13
// #define CAM_MAIN_GALS_TX45_PROT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_GALS_RX45_PROT_EN_SHIFT 14
// #define CAM_MAIN_GALS_RX45_PROT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_MM2VCORE_GALS_TX45_PROT_EN_SHIFT 15
// #define CAM_MAIN_MM2VCORE_GALS_TX45_PROT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_MM2VCORE_GALS_RX45_PROT_EN_SHIFT 16
// #define CAM_MAIN_MM2VCORE_GALS_RX45_PROT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_GALS_TX52_PROT_EN_SHIFT 17
// #define CAM_MAIN_GALS_TX52_PROT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_GALS_RX52_PROT_EN_SHIFT 18
// #define CAM_MAIN_GALS_RX52_PROT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_MM2VCORE_GALS_TX52_PROT_EN_SHIFT 19
// #define CAM_MAIN_MM2VCORE_GALS_TX52_PROT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_MM2VCORE_GALS_RX52_PROT_EN_SHIFT 20
// #define CAM_MAIN_MM2VCORE_GALS_RX52_PROT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_GALS_TX13_PROT_EN_SHIFT 21
// #define CAM_MAIN_GALS_TX13_PROT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_GALS_TX50_PROT_EN_SHIFT 22
// #define CAM_MAIN_GALS_TX50_PROT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_GALS_RX50_PROT_EN_SHIFT 23
// #define CAM_MAIN_GALS_RX50_PROT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_MM2VCORE_GALS_TX50_PROT_EN_SHIFT 24
// #define CAM_MAIN_MM2VCORE_GALS_TX50_PROT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_MM2VCORE_GALS_RX50_PROT_EN_SHIFT 25
// #define CAM_MAIN_MM2VCORE_GALS_RX50_PROT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_GALS_TX16_PROT_EN_SHIFT 26
// #define CAM_MAIN_GALS_TX16_PROT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_GALS_TX43_PROT_EN_SHIFT 27
// #define CAM_MAIN_GALS_TX43_PROT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_GALS_RX43_PROT_EN_SHIFT 28
// #define CAM_MAIN_GALS_RX43_PROT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_MM2VCORE_GALS_TX43_PROT_EN_SHIFT 29
// #define CAM_MAIN_MM2VCORE_GALS_TX43_PROT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_MM2VCORE_GALS_RX43_PROT_EN_SHIFT 30
// #define CAM_MAIN_MM2VCORE_GALS_RX43_PROT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_GALS_TX47_PROT_EN_SHIFT 31
// #define CAM_MAIN_GALS_TX47_PROT_EN_MASK (0x1 << 31)

// #define CAM_MAIN_PPC_PROT_EN_1 0x0584
// #define CAM_MAIN_GALS_TX44_PROT_EN_SHIFT 0
// #define CAM_MAIN_GALS_TX44_PROT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_RX44_PROT_EN_SHIFT 1
// #define CAM_MAIN_GALS_RX44_PROT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_MM2VCORE_GALS_TX44_PROT_EN_SHIFT 2
// #define CAM_MAIN_MM2VCORE_GALS_TX44_PROT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_MM2VCORE_GALS_RX44_PROT_EN_SHIFT 3
// #define CAM_MAIN_MM2VCORE_GALS_RX44_PROT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_GALS_TX48_PROT_EN_SHIFT 4
// #define CAM_MAIN_GALS_TX48_PROT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_GALS_RX48_PROT_EN_SHIFT 5
// #define CAM_MAIN_GALS_RX48_PROT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_MM2VCORE_GALS_TX48_PROT_EN_SHIFT 6
// #define CAM_MAIN_MM2VCORE_GALS_TX48_PROT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_MM2VCORE_GALS_RX48_PROT_EN_SHIFT 7
// #define CAM_MAIN_MM2VCORE_GALS_RX48_PROT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_GALS_TX46_PROT_EN_SHIFT 8
// #define CAM_MAIN_GALS_TX46_PROT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_GALS_RX46_PROT_EN_SHIFT 9
// #define CAM_MAIN_GALS_RX46_PROT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_MM2VCORE_GALS_TX46_PROT_EN_SHIFT 10
// #define CAM_MAIN_MM2VCORE_GALS_TX46_PROT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_MM2VCORE_GALS_RX46_PROT_EN_SHIFT 11
// #define CAM_MAIN_MM2VCORE_GALS_RX46_PROT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_GALS_TX53_PROT_EN_SHIFT 12
// #define CAM_MAIN_GALS_TX53_PROT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_GALS_RX53_PROT_EN_SHIFT 13
// #define CAM_MAIN_GALS_RX53_PROT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_MM2VCORE_GALS_TX53_PROT_EN_SHIFT 14
// #define CAM_MAIN_MM2VCORE_GALS_TX53_PROT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_MM2VCORE_GALS_RX53_PROT_EN_SHIFT 15
// #define CAM_MAIN_MM2VCORE_GALS_RX53_PROT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_GALS_TX94_PROT_EN_SHIFT 16
// #define CAM_MAIN_GALS_TX94_PROT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_GALS_RX94_PROT_EN_SHIFT 17
// #define CAM_MAIN_GALS_RX94_PROT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_MM2VCORE_GALS_TX94_PROT_EN_SHIFT 18
// #define CAM_MAIN_MM2VCORE_GALS_TX94_PROT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_MM2VCORE_GALS_RX94_PROT_EN_SHIFT 19
// #define CAM_MAIN_MM2VCORE_GALS_RX94_PROT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_GALS_TX22_PROT_EN_SHIFT 20
// #define CAM_MAIN_GALS_TX22_PROT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_GALS_RX22_PROT_EN_SHIFT 21
// #define CAM_MAIN_GALS_RX22_PROT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_MM2VCORE_GALS_TX22_PROT_EN_SHIFT 22
// #define CAM_MAIN_MM2VCORE_GALS_TX22_PROT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_MM2VCORE_GALS_RX22_PROT_EN_SHIFT 23
// #define CAM_MAIN_MM2VCORE_GALS_RX22_PROT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_GALS_CAM2SYS_PROT_EN_SHIFT 24
// #define CAM_MAIN_GALS_CAM2SYS_PROT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_GALS_TX93_PROT_EN_SHIFT 25
// #define CAM_MAIN_GALS_TX93_PROT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_GALS_RX93_PROT_EN_SHIFT 26
// #define CAM_MAIN_GALS_RX93_PROT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_MM2VCORE_GALS_TX93_PROT_EN_SHIFT 27
// #define CAM_MAIN_MM2VCORE_GALS_TX93_PROT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_MM2VCORE_GALS_RX93_PROT_EN_SHIFT 28
// #define CAM_MAIN_MM2VCORE_GALS_RX93_PROT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_GALS_TX60_PROT_EN_SHIFT 29
// #define CAM_MAIN_GALS_TX60_PROT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_GALS_RX60_PROT_EN_SHIFT 30
// #define CAM_MAIN_GALS_RX60_PROT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_GALS_TX90_PROT_EN_SHIFT 31
// #define CAM_MAIN_GALS_TX90_PROT_EN_MASK (0x1 << 31)

// #define CAM_MAIN_PPC_PROT_EN_2 0x0588
// #define CAM_MAIN_GALS_RX90_PROT_EN_SHIFT 0
// #define CAM_MAIN_GALS_RX90_PROT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_CCU2SYS_PROT_EN_SHIFT 1
// #define CAM_MAIN_GALS_CCU2SYS_PROT_EN_MASK (0x1 << 1)

// #define CAM_MAIN_PPC_PROT_RDY_0 0x058c
// #define CAM_MAIN_GALS_TX91_PROT_RDY_SHIFT 0
// #define CAM_MAIN_GALS_TX91_PROT_RDY_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_RX91_PROT_RDY_SHIFT 1
// #define CAM_MAIN_GALS_RX91_PROT_RDY_MASK (0x1 << 1)
// #define CAM_MAIN_MM2VCORE_GALS_TX91_PROT_RDY_SHIFT 2
// #define CAM_MAIN_MM2VCORE_GALS_TX91_PROT_RDY_MASK (0x1 << 2)
// #define CAM_MAIN_MM2VCORE_GALS_RX91_PROT_RDY_SHIFT 3
// #define CAM_MAIN_MM2VCORE_GALS_RX91_PROT_RDY_MASK (0x1 << 3)
// #define CAM_MAIN_GALS_TX54_PROT_RDY_SHIFT 4
// #define CAM_MAIN_GALS_TX54_PROT_RDY_MASK (0x1 << 4)
// #define CAM_MAIN_GALS_RX54_PROT_RDY_SHIFT 5
// #define CAM_MAIN_GALS_RX54_PROT_RDY_MASK (0x1 << 5)
// #define CAM_MAIN_MM2VCORE_GALS_TX54_PROT_RDY_SHIFT 6
// #define CAM_MAIN_MM2VCORE_GALS_TX54_PROT_RDY_MASK (0x1 << 6)
// #define CAM_MAIN_MM2VCORE_GALS_RX54_PROT_RDY_SHIFT 7
// #define CAM_MAIN_MM2VCORE_GALS_RX54_PROT_RDY_MASK (0x1 << 7)
// #define CAM_MAIN_GALS_TX6_PROT_RDY_SHIFT 8
// #define CAM_MAIN_GALS_TX6_PROT_RDY_MASK (0x1 << 8)
// #define CAM_MAIN_GALS_TX51_PROT_RDY_SHIFT 9
// #define CAM_MAIN_GALS_TX51_PROT_RDY_MASK (0x1 << 9)
// #define CAM_MAIN_GALS_RX51_PROT_RDY_SHIFT 10
// #define CAM_MAIN_GALS_RX51_PROT_RDY_MASK (0x1 << 10)
// #define CAM_MAIN_MM2VCORE_GALS_TX51_PROT_RDY_SHIFT 11
// #define CAM_MAIN_MM2VCORE_GALS_TX51_PROT_RDY_MASK (0x1 << 11)
// #define CAM_MAIN_MM2VCORE_GALS_RX51_PROT_RDY_SHIFT 12
// #define CAM_MAIN_MM2VCORE_GALS_RX51_PROT_RDY_MASK (0x1 << 12)
// #define CAM_MAIN_GALS_TX45_PROT_RDY_SHIFT 13
// #define CAM_MAIN_GALS_TX45_PROT_RDY_MASK (0x1 << 13)
// #define CAM_MAIN_GALS_RX45_PROT_RDY_SHIFT 14
// #define CAM_MAIN_GALS_RX45_PROT_RDY_MASK (0x1 << 14)
// #define CAM_MAIN_MM2VCORE_GALS_TX45_PROT_RDY_SHIFT 15
// #define CAM_MAIN_MM2VCORE_GALS_TX45_PROT_RDY_MASK (0x1 << 15)
// #define CAM_MAIN_MM2VCORE_GALS_RX45_PROT_RDY_SHIFT 16
// #define CAM_MAIN_MM2VCORE_GALS_RX45_PROT_RDY_MASK (0x1 << 16)
// #define CAM_MAIN_GALS_TX52_PROT_RDY_SHIFT 17
// #define CAM_MAIN_GALS_TX52_PROT_RDY_MASK (0x1 << 17)
// #define CAM_MAIN_GALS_RX52_PROT_RDY_SHIFT 18
// #define CAM_MAIN_GALS_RX52_PROT_RDY_MASK (0x1 << 18)
// #define CAM_MAIN_MM2VCORE_GALS_TX52_PROT_RDY_SHIFT 19
// #define CAM_MAIN_MM2VCORE_GALS_TX52_PROT_RDY_MASK (0x1 << 19)
// #define CAM_MAIN_MM2VCORE_GALS_RX52_PROT_RDY_SHIFT 20
// #define CAM_MAIN_MM2VCORE_GALS_RX52_PROT_RDY_MASK (0x1 << 20)
// #define CAM_MAIN_GALS_TX13_PROT_RDY_SHIFT 21
// #define CAM_MAIN_GALS_TX13_PROT_RDY_MASK (0x1 << 21)
// #define CAM_MAIN_GALS_TX50_PROT_RDY_SHIFT 22
// #define CAM_MAIN_GALS_TX50_PROT_RDY_MASK (0x1 << 22)
// #define CAM_MAIN_GALS_RX50_PROT_RDY_SHIFT 23
// #define CAM_MAIN_GALS_RX50_PROT_RDY_MASK (0x1 << 23)
// #define CAM_MAIN_MM2VCORE_GALS_TX50_PROT_RDY_SHIFT 24
// #define CAM_MAIN_MM2VCORE_GALS_TX50_PROT_RDY_MASK (0x1 << 24)
// #define CAM_MAIN_MM2VCORE_GALS_RX50_PROT_RDY_SHIFT 25
// #define CAM_MAIN_MM2VCORE_GALS_RX50_PROT_RDY_MASK (0x1 << 25)
// #define CAM_MAIN_GALS_TX16_PROT_RDY_SHIFT 26
// #define CAM_MAIN_GALS_TX16_PROT_RDY_MASK (0x1 << 26)
// #define CAM_MAIN_GALS_TX43_PROT_RDY_SHIFT 27
// #define CAM_MAIN_GALS_TX43_PROT_RDY_MASK (0x1 << 27)
// #define CAM_MAIN_GALS_RX43_PROT_RDY_SHIFT 28
// #define CAM_MAIN_GALS_RX43_PROT_RDY_MASK (0x1 << 28)
// #define CAM_MAIN_MM2VCORE_GALS_TX43_PROT_RDY_SHIFT 29
// #define CAM_MAIN_MM2VCORE_GALS_TX43_PROT_RDY_MASK (0x1 << 29)
// #define CAM_MAIN_MM2VCORE_GALS_RX43_PROT_RDY_SHIFT 30
// #define CAM_MAIN_MM2VCORE_GALS_RX43_PROT_RDY_MASK (0x1 << 30)
// #define CAM_MAIN_GALS_TX47_PROT_RDY_SHIFT 31
// #define CAM_MAIN_GALS_TX47_PROT_RDY_MASK (0x1 << 31)

// #define CAM_MAIN_PPC_PROT_RDY_1 0x0590
// #define CAM_MAIN_GALS_TX44_PROT_RDY_SHIFT 0
// #define CAM_MAIN_GALS_TX44_PROT_RDY_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_RX44_PROT_RDY_SHIFT 1
// #define CAM_MAIN_GALS_RX44_PROT_RDY_MASK (0x1 << 1)
// #define CAM_MAIN_MM2VCORE_GALS_TX44_PROT_RDY_SHIFT 2
// #define CAM_MAIN_MM2VCORE_GALS_TX44_PROT_RDY_MASK (0x1 << 2)
// #define CAM_MAIN_MM2VCORE_GALS_RX44_PROT_RDY_SHIFT 3
// #define CAM_MAIN_MM2VCORE_GALS_RX44_PROT_RDY_MASK (0x1 << 3)
// #define CAM_MAIN_GALS_TX48_PROT_RDY_SHIFT 4
// #define CAM_MAIN_GALS_TX48_PROT_RDY_MASK (0x1 << 4)
// #define CAM_MAIN_GALS_RX48_PROT_RDY_SHIFT 5
// #define CAM_MAIN_GALS_RX48_PROT_RDY_MASK (0x1 << 5)
// #define CAM_MAIN_MM2VCORE_GALS_TX48_PROT_RDY_SHIFT 6
// #define CAM_MAIN_MM2VCORE_GALS_TX48_PROT_RDY_MASK (0x1 << 6)
// #define CAM_MAIN_MM2VCORE_GALS_RX48_PROT_RDY_SHIFT 7
// #define CAM_MAIN_MM2VCORE_GALS_RX48_PROT_RDY_MASK (0x1 << 7)
// #define CAM_MAIN_GALS_TX46_PROT_RDY_SHIFT 8
// #define CAM_MAIN_GALS_TX46_PROT_RDY_MASK (0x1 << 8)
// #define CAM_MAIN_GALS_RX46_PROT_RDY_SHIFT 9
// #define CAM_MAIN_GALS_RX46_PROT_RDY_MASK (0x1 << 9)
// #define CAM_MAIN_MM2VCORE_GALS_TX46_PROT_RDY_SHIFT 10
// #define CAM_MAIN_MM2VCORE_GALS_TX46_PROT_RDY_MASK (0x1 << 10)
// #define CAM_MAIN_MM2VCORE_GALS_RX46_PROT_RDY_SHIFT 11
// #define CAM_MAIN_MM2VCORE_GALS_RX46_PROT_RDY_MASK (0x1 << 11)
// #define CAM_MAIN_GALS_TX53_PROT_RDY_SHIFT 12
// #define CAM_MAIN_GALS_TX53_PROT_RDY_MASK (0x1 << 12)
// #define CAM_MAIN_GALS_RX53_PROT_RDY_SHIFT 13
// #define CAM_MAIN_GALS_RX53_PROT_RDY_MASK (0x1 << 13)
// #define CAM_MAIN_MM2VCORE_GALS_TX53_PROT_RDY_SHIFT 14
// #define CAM_MAIN_MM2VCORE_GALS_TX53_PROT_RDY_MASK (0x1 << 14)
// #define CAM_MAIN_MM2VCORE_GALS_RX53_PROT_RDY_SHIFT 15
// #define CAM_MAIN_MM2VCORE_GALS_RX53_PROT_RDY_MASK (0x1 << 15)
// #define CAM_MAIN_GALS_TX94_PROT_RDY_SHIFT 16
// #define CAM_MAIN_GALS_TX94_PROT_RDY_MASK (0x1 << 16)
// #define CAM_MAIN_GALS_RX94_PROT_RDY_SHIFT 17
// #define CAM_MAIN_GALS_RX94_PROT_RDY_MASK (0x1 << 17)
// #define CAM_MAIN_MM2VCORE_GALS_TX94_PROT_RDY_SHIFT 18
// #define CAM_MAIN_MM2VCORE_GALS_TX94_PROT_RDY_MASK (0x1 << 18)
// #define CAM_MAIN_MM2VCORE_GALS_RX94_PROT_RDY_SHIFT 19
// #define CAM_MAIN_MM2VCORE_GALS_RX94_PROT_RDY_MASK (0x1 << 19)
// #define CAM_MAIN_GALS_TX22_PROT_RDY_SHIFT 20
// #define CAM_MAIN_GALS_TX22_PROT_RDY_MASK (0x1 << 20)
// #define CAM_MAIN_GALS_RX22_PROT_RDY_SHIFT 21
// #define CAM_MAIN_GALS_RX22_PROT_RDY_MASK (0x1 << 21)
// #define CAM_MAIN_MM2VCORE_GALS_TX22_PROT_RDY_SHIFT 22
// #define CAM_MAIN_MM2VCORE_GALS_TX22_PROT_RDY_MASK (0x1 << 22)
// #define CAM_MAIN_MM2VCORE_GALS_RX22_PROT_RDY_SHIFT 23
// #define CAM_MAIN_MM2VCORE_GALS_RX22_PROT_RDY_MASK (0x1 << 23)
// #define CAM_MAIN_GALS_CAM2SYS_PROT_RDY_SHIFT 24
// #define CAM_MAIN_GALS_CAM2SYS_PROT_RDY_MASK (0x1 << 24)
// #define CAM_MAIN_GALS_TX93_PROT_RDY_SHIFT 25
// #define CAM_MAIN_GALS_TX93_PROT_RDY_MASK (0x1 << 25)
// #define CAM_MAIN_GALS_RX93_PROT_RDY_SHIFT 26
// #define CAM_MAIN_GALS_RX93_PROT_RDY_MASK (0x1 << 26)
// #define CAM_MAIN_MM2VCORE_GALS_TX93_PROT_RDY_SHIFT 27
// #define CAM_MAIN_MM2VCORE_GALS_TX93_PROT_RDY_MASK (0x1 << 27)
// #define CAM_MAIN_MM2VCORE_GALS_RX93_PROT_RDY_SHIFT 28
// #define CAM_MAIN_MM2VCORE_GALS_RX93_PROT_RDY_MASK (0x1 << 28)
// #define CAM_MAIN_GALS_TX60_PROT_RDY_SHIFT 29
// #define CAM_MAIN_GALS_TX60_PROT_RDY_MASK (0x1 << 29)
// #define CAM_MAIN_GALS_RX60_PROT_RDY_SHIFT 30
// #define CAM_MAIN_GALS_RX60_PROT_RDY_MASK (0x1 << 30)
// #define CAM_MAIN_GALS_TX90_PROT_RDY_SHIFT 31
// #define CAM_MAIN_GALS_TX90_PROT_RDY_MASK (0x1 << 31)

// #define CAM_MAIN_PPC_PROT_RDY_2 0x0594
// #define CAM_MAIN_GALS_RX90_PROT_RDY_SHIFT 0
// #define CAM_MAIN_GALS_RX90_PROT_RDY_MASK (0x1 << 0)
// #define CAM_MAIN_GALS_CCU2SYS_PROT_RDY_SHIFT 1
// #define CAM_MAIN_GALS_CCU2SYS_PROT_RDY_MASK (0x1 << 1)

// #define CAM_MAIN_I2C_GCE_EN 0x05a0
// #define CAM_MAIN_I2C_GCE_EN_SHIFT 0
// #define CAM_MAIN_I2C_GCE_EN_MASK (0x3f << 0)

// #define CAM_MAIN_I2C_GCE_LAT 0x05a4
// #define CAM_MAIN_I2C_GCE_LAT_SHIFT 0
// #define CAM_MAIN_I2C_GCE_LAT_MASK (0x3f << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW4_DEBUG 0x05a8
// #define CAM_MAIN_MRAW4_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW4_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_TG_BIST_TX_MRAW5_DEBUG 0x05ac
// #define CAM_MAIN_MRAW5_TG_BIST_TX_DEBUG_SHIFT 0
// #define CAM_MAIN_MRAW5_TG_BIST_TX_DEBUG_MASK (0xffffffff << 0)

// #define CAM_MAIN_ASYNC_TIF_CHK_SEL_G3 0x05b0
// #define CAM_MAIN_CAM_SUBC2SUBA_RAW_SEP_CHK_SEL_SHIFT 0
// #define CAM_MAIN_CAM_SUBC2SUBA_RAW_SEP_CHK_SEL_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_SUBC2SUBA_RAW_SEP5_O_CHK_SEL_SHIFT 2
// #define CAM_MAIN_CAM_SUBC2SUBA_RAW_SEP5_O_CHK_SEL_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_MRG_R4B_CHK_SEL_SHIFT 4
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_MRG_R4B_CHK_SEL_MASK (0x3 << 4)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_MRG_R6B_CHK_SEL_SHIFT 6
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_MRG_R6B_CHK_SEL_MASK (0x3 << 6)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R6B_CHK_SEL_SHIFT 8
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R6B_CHK_SEL_MASK (0x3 << 8)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R7B_CHK_SEL_SHIFT 10
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R7B_CHK_SEL_MASK (0x3 << 10)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R8B_CHK_SEL_SHIFT 12
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R8B_CHK_SEL_MASK (0x3 << 12)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R9B_CHK_SEL_SHIFT 14
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R9B_CHK_SEL_MASK (0x3 << 14)
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R10B_CHK_SEL_SHIFT 16
// #define CAM_MAIN_CAM_SUBA2SUBC_RAW_PMRG_R10B_CHK_SEL_MASK (0x3 << 16)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_MRG_R5B_CHK_SEL_SHIFT 18
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_MRG_R5B_CHK_SEL_MASK (0x3 << 18)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R1B_CHK_SEL_SHIFT 20
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R1B_CHK_SEL_MASK (0x3 << 20)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R2B_CHK_SEL_SHIFT 22
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R2B_CHK_SEL_MASK (0x3 << 22)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R3B_CHK_SEL_SHIFT 24
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R3B_CHK_SEL_MASK (0x3 << 24)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R4B_CHK_SEL_SHIFT 26
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R4B_CHK_SEL_MASK (0x3 << 26)
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R5B_CHK_SEL_SHIFT 28
// #define CAM_MAIN_CAM_SUBA2SUBC_YUV_PMRG_R5B_CHK_SEL_MASK (0x3 << 28)

// #define CAM_MAIN_ASYNC_TIF_CHK_SEL_G4 0x05b4
// #define CAM_MAIN_CAM_SUBA2SUBC_FUS_SRC_CHK_SEL_SHIFT 0
// #define CAM_MAIN_CAM_SUBA2SUBC_FUS_SRC_CHK_SEL_MASK (0x3 << 0)
// #define CAM_MAIN_CAM_SUBA2SUBC_SRMG_SRC_CHK_SEL_SHIFT 2
// #define CAM_MAIN_CAM_SUBA2SUBC_SRMG_SRC_CHK_SEL_MASK (0x3 << 2)
// #define CAM_MAIN_CAM_SUBA2SUBC_ADL_EXP_SRC_CHK_SEL_SHIFT 4
// #define CAM_MAIN_CAM_SUBA2SUBC_ADL_EXP_SRC_CHK_SEL_MASK (0x3 << 4)

// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG0 0x05b8
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG1 0x05bc
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG2 0x05c0
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBC2SUBA_RAW_SEP_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG0 0x05c4
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG1 0x05c8
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG2 0x05cc
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG0 0x05d0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG1 0x05d4
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG2 0x05d8
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_MRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG0 0x05dc
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG1 0x05e0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG2 0x05e4
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R6B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG0 0x05e8
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG1 0x05ec
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG2 0x05f0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R7B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG0 0x05f4
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG1 0x05f8
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG2 0x05fc
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R8B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG0 0x0600
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG1 0x0604
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG2 0x0608
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R9B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG0 0x060c
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG1 0x0610
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG2 0x0614
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_RAW_PMRG_R10B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG0 0x0618
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG1 0x061c
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG2 0x0620
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_MRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG0 0x0624
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG1 0x0628
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG2 0x062c
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R1B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG0 0x0630
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG1 0x0634
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG2 0x0638
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R2B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG0 0x063c
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG1 0x0640
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG2 0x0644
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R3B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG0 0x0648
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG1 0x064c
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG2 0x0650
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R4B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG0 0x0654
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG1 0x0658
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG2 0x065c
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_YUV_PMRG_R5B_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG0 0x0660
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG1 0x0664
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG2 0x0668
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_FUS_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG0 0x066c
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG1 0x0670
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG2 0x0674
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_SRMG_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG0 0x0678
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG0_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG0_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG1 0x067c
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG1_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG1_MASK (0xffffffff << 0)

// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG2 0x0680
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG2_SHIFT 0
// #define CAM_MAIN_SUBA2SUBC_ADL_EXP_SRC_DEBUG2_MASK (0xffffffff << 0)

// #define CAM_MAIN_WLA2P0_CTL_0 0x0684
// #define CAM_MAIN_WLA2P0_DBG_URG_DAT_SHIFT 0
// #define CAM_MAIN_WLA2P0_DBG_URG_DAT_MASK (0x1 << 0)
// #define CAM_MAIN_WLA2P0_DBG_URG_MUX_EN_SHIFT 4
// #define CAM_MAIN_WLA2P0_DBG_URG_MUX_EN_MASK (0x1 << 4)
// #define CAM_MAIN_WLA2P0_DBG_RDY_DAT_SHIFT 8
// #define CAM_MAIN_WLA2P0_DBG_RDY_DAT_MASK (0x3f << 8)
// #define CAM_MAIN_WLA2P0_DBG_RDY_MUX_EN_SHIFT 16
// #define CAM_MAIN_WLA2P0_DBG_RDY_MUX_EN_MASK (0x3f << 16)

// #define CAM_MAIN_WLA2P0_CTL_1 0x0688
// #define CAM_MAIN_WLA2P0_SW_DDREN_URG_SHIFT 0
// #define CAM_MAIN_WLA2P0_SW_DDREN_URG_MASK (0x1 << 0)
// #define CAM_MAIN_WLA2P0_SRT_VOTE_EN_SHIFT 1
// #define CAM_MAIN_WLA2P0_SRT_VOTE_EN_MASK (0x1 << 1)
// #define CAM_MAIN_WLA2P0_DBG_SRT_DDREN_SHIFT 2
// #define CAM_MAIN_WLA2P0_DBG_SRT_DDREN_MASK (0x1 << 2)
// #define CAM_MAIN_WLA2P0_DBG_SRT_DDREN_MUX_EN_SHIFT 3
// #define CAM_MAIN_WLA2P0_DBG_SRT_DDREN_MUX_EN_MASK (0x1 << 3)
// #define CAM_MAIN_WLA2P0_DBG_P1_BUSY_SHIFT 4
// #define CAM_MAIN_WLA2P0_DBG_P1_BUSY_MASK (0x1 << 4)
// #define CAM_MAIN_WLA2P0_DBG_P1_BUSY_MUX_EN_SHIFT 5
// #define CAM_MAIN_WLA2P0_DBG_P1_BUSY_MUX_EN_MASK (0x1 << 5)

// #define CAM_MAIN_INT_0_EN 0x068c
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENT_EN_SHIFT 2
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENT_EN_SHIFT 3
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENT_EN_SHIFT 4
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENT_EN_SHIFT 5
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENT_EN_SHIFT 6
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENT_EN_SHIFT 7
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENT_EN_SHIFT 8
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENT_EN_SHIFT 9
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENT_EN_SHIFT 10
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENT_EN_SHIFT 11
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENT_EN_SHIFT 12
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENT_EN_SHIFT 13
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENT_EN_SHIFT 14
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENT_EN_SHIFT 15
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENT_EN_SHIFT 16
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENT_EN_SHIFT 17
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENT_EN_SHIFT 18
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENT_EN_SHIFT 19
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENT_EN_SHIFT 20
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENT_EN_SHIFT 21
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENT_EN_SHIFT 22
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENT_EN_SHIFT 23
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENT_EN_SHIFT 24
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENT_EN_SHIFT 25
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENT_EN_SHIFT 26
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENT_EN_SHIFT 27
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENT_EN_SHIFT 28
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENT_EN_SHIFT 29
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENT_EN_SHIFT 30
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_INT_0_WCLR_EN_SHIFT 31
// #define CAM_MAIN_INT_0_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_INT_0_STATUS 0x0690
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENT_SHIFT 0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENT_SHIFT 1
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENT_MASK (0x1 << 1)
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENT_SHIFT 2
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENT_MASK (0x1 << 2)
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENT_SHIFT 3
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENT_MASK (0x1 << 3)
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENT_SHIFT 4
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENT_MASK (0x1 << 4)
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENT_SHIFT 5
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENT_MASK (0x1 << 5)
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENT_SHIFT 6
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENT_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENT_SHIFT 7
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENT_MASK (0x1 << 7)
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENT_SHIFT 8
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENT_MASK (0x1 << 8)
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENT_SHIFT 9
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENT_MASK (0x1 << 9)
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENT_SHIFT 10
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENT_MASK (0x1 << 10)
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENT_SHIFT 11
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENT_MASK (0x1 << 11)
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENT_SHIFT 12
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENT_MASK (0x1 << 12)
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENT_SHIFT 13
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENT_MASK (0x1 << 13)
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENT_SHIFT 14
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENT_MASK (0x1 << 14)
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENT_SHIFT 15
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENT_MASK (0x1 << 15)
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENT_SHIFT 16
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENT_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENT_SHIFT 17
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENT_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENT_SHIFT 18
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENT_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENT_SHIFT 19
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENT_MASK (0x1 << 19)
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENT_SHIFT 20
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENT_MASK (0x1 << 20)
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENT_SHIFT 21
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENT_MASK (0x1 << 21)
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENT_SHIFT 22
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENT_MASK (0x1 << 22)
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENT_SHIFT 23
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENT_MASK (0x1 << 23)
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENT_SHIFT 24
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENT_MASK (0x1 << 24)
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENT_SHIFT 25
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENT_MASK (0x1 << 25)
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENT_SHIFT 26
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENT_MASK (0x1 << 26)
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENT_SHIFT 27
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENT_MASK (0x1 << 27)
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENT_SHIFT 28
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENT_MASK (0x1 << 28)
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENT_SHIFT 29
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENT_MASK (0x1 << 29)
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENT_SHIFT 30
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENT_MASK (0x1 << 30)

// #define CAM_MAIN_INT_0_STATUSX 0x0694
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENTX_SHIFT 0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_INT_EVENTX_MASK (0x1 << 0)
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENTX_SHIFT 1
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_INT_EVENTX_MASK (0x1 << 1)
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENTX_SHIFT 2
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_INT_EVENTX_MASK (0x1 << 2)
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENTX_SHIFT 3
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_INT_EVENTX_MASK (0x1 << 3)
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENTX_SHIFT 4
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_INT_EVENTX_MASK (0x1 << 4)
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENTX_SHIFT 5
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_INT_EVENTX_MASK (0x1 << 5)
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENTX_SHIFT 6
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_INT_EVENTX_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENTX_SHIFT 7
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_INT_EVENTX_MASK (0x1 << 7)
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENTX_SHIFT 8
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_INT_EVENTX_MASK (0x1 << 8)
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENTX_SHIFT 9
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_INT_EVENTX_MASK (0x1 << 9)
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENTX_SHIFT 10
// #define CAM_MAIN_TSREC_0_CID_CHK_INT_EVENTX_MASK (0x1 << 10)
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENTX_SHIFT 11
// #define CAM_MAIN_TSREC_1_CID_CHK_INT_EVENTX_MASK (0x1 << 11)
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENTX_SHIFT 12
// #define CAM_MAIN_TSREC_2_CID_CHK_INT_EVENTX_MASK (0x1 << 12)
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENTX_SHIFT 13
// #define CAM_MAIN_TSREC_3_CID_CHK_INT_EVENTX_MASK (0x1 << 13)
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENTX_SHIFT 14
// #define CAM_MAIN_TSREC_4_CID_CHK_INT_EVENTX_MASK (0x1 << 14)
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENTX_SHIFT 15
// #define CAM_MAIN_TSREC_5_CID_CHK_INT_EVENTX_MASK (0x1 << 15)
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENTX_SHIFT 16
// #define CAM_MAIN_TSREC_6_CID_CHK_INT_EVENTX_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENTX_SHIFT 17
// #define CAM_MAIN_TSREC_7_CID_CHK_INT_EVENTX_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENTX_SHIFT 18
// #define CAM_MAIN_TSREC_8_CID_CHK_INT_EVENTX_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENTX_SHIFT 19
// #define CAM_MAIN_TSREC_9_CID_CHK_INT_EVENTX_MASK (0x1 << 19)
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENTX_SHIFT 20
// #define CAM_MAIN_TSREC_10_CID_CHK_INT_EVENTX_MASK (0x1 << 20)
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENTX_SHIFT 21
// #define CAM_MAIN_TSREC_11_CID_CHK_INT_EVENTX_MASK (0x1 << 21)
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENTX_SHIFT 22
// #define CAM_MAIN_TSREC_12_CID_CHK_INT_EVENTX_MASK (0x1 << 22)
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENTX_SHIFT 23
// #define CAM_MAIN_TSREC_13_CID_CHK_INT_EVENTX_MASK (0x1 << 23)
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENTX_SHIFT 24
// #define CAM_MAIN_FLASH_0_CID_CHK_INT_EVENTX_MASK (0x1 << 24)
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENTX_SHIFT 25
// #define CAM_MAIN_FLASH_1_CID_CHK_INT_EVENTX_MASK (0x1 << 25)
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENTX_SHIFT 26
// #define CAM_MAIN_FLASH_2_CID_CHK_INT_EVENTX_MASK (0x1 << 26)
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENTX_SHIFT 27
// #define CAM_MAIN_FLASH_3_CID_CHK_INT_EVENTX_MASK (0x1 << 27)
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENTX_SHIFT 28
// #define CAM_MAIN_UISP_CID_CHK_INT_EVENTX_MASK (0x1 << 28)
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENTX_SHIFT 29
// #define CAM_MAIN_QOF_A_CID_CHK_INT_EVENTX_MASK (0x1 << 29)
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENTX_SHIFT 30
// #define CAM_MAIN_QOF_B_CID_CHK_INT_EVENTX_MASK (0x1 << 30)

// #define CAM_MAIN_INT_1_EN 0x0698
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENT_EN_SHIFT 2
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENT_EN_SHIFT 3
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENT_EN_SHIFT 4
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENT_EN_SHIFT 5
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENT_EN_SHIFT 6
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENT_EN_SHIFT 7
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENT_EN_SHIFT 8
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENT_EN_SHIFT 9
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENT_EN_SHIFT 10
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENT_EN_SHIFT 11
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENT_EN_SHIFT 12
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENT_EN_SHIFT 13
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENT_EN_SHIFT 14
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENT_EN_SHIFT 15
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENT_EN_SHIFT 16
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENT_EN_SHIFT 17
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENT_EN_SHIFT 18
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENT_EN_SHIFT 19
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENT_EN_SHIFT 20
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENT_EN_SHIFT 21
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENT_EN_SHIFT 22
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENT_EN_SHIFT 23
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENT_EN_SHIFT 24
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENT_EN_SHIFT 25
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENT_EN_SHIFT 26
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENT_EN_SHIFT 27
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENT_EN_SHIFT 28
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENT_EN_SHIFT 29
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENT_EN_SHIFT 30
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_INT_1_WCLR_EN_SHIFT 31
// #define CAM_MAIN_INT_1_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_INT_1_STATUS 0x069c
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENT_SHIFT 0
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENT_SHIFT 1
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENT_MASK (0x1 << 1)
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENT_SHIFT 2
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENT_MASK (0x1 << 2)
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENT_SHIFT 3
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENT_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENT_SHIFT 4
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENT_MASK (0x1 << 4)
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENT_SHIFT 5
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENT_MASK (0x1 << 5)
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENT_SHIFT 6
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENT_MASK (0x1 << 6)
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENT_SHIFT 7
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENT_MASK (0x1 << 7)
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENT_SHIFT 8
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENT_MASK (0x1 << 8)
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENT_SHIFT 9
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENT_MASK (0x1 << 9)
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENT_SHIFT 10
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENT_MASK (0x1 << 10)
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENT_SHIFT 11
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENT_MASK (0x1 << 11)
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENT_SHIFT 12
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENT_MASK (0x1 << 12)
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENT_SHIFT 13
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENT_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENT_SHIFT 14
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENT_MASK (0x1 << 14)
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENT_SHIFT 15
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENT_MASK (0x1 << 15)
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENT_SHIFT 16
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENT_MASK (0x1 << 16)
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENT_SHIFT 17
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENT_MASK (0x1 << 17)
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENT_SHIFT 18
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENT_MASK (0x1 << 18)
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENT_SHIFT 19
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENT_MASK (0x1 << 19)
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENT_SHIFT 20
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENT_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENT_SHIFT 21
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENT_MASK (0x1 << 21)
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENT_SHIFT 22
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENT_MASK (0x1 << 22)
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENT_SHIFT 23
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENT_MASK (0x1 << 23)
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENT_SHIFT 24
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENT_MASK (0x1 << 24)
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENT_SHIFT 25
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENT_MASK (0x1 << 25)
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENT_SHIFT 26
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENT_MASK (0x1 << 26)
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENT_SHIFT 27
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENT_MASK (0x1 << 27)
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENT_SHIFT 28
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENT_MASK (0x1 << 28)
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENT_SHIFT 29
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENT_MASK (0x1 << 29)
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENT_SHIFT 30
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENT_MASK (0x1 << 30)

// #define CAM_MAIN_INT_1_STATUSX 0x06a0
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENTX_SHIFT 0
// #define CAM_MAIN_QOF_C_CID_CHK_INT_EVENTX_MASK (0x1 << 0)
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENTX_SHIFT 1
// #define CAM_MAIN_ADL_RD_CID_CHK_INT_EVENTX_MASK (0x1 << 1)
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENTX_SHIFT 2
// #define CAM_MAIN_ADL_WR_CID_CHK_INT_EVENTX_MASK (0x1 << 2)
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENTX_SHIFT 3
// #define CAM_MAIN_SDL_0_CID_CHK_INT_EVENTX_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENTX_SHIFT 4
// #define CAM_MAIN_SDLCQ_CID_CHK_INT_EVENTX_MASK (0x1 << 4)
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENTX_SHIFT 5
// #define CAM_MAIN_PDA_0_CID_CHK_INT_EVENTX_MASK (0x1 << 5)
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENTX_SHIFT 6
// #define CAM_MAIN_PDA_1_CID_CHK_INT_EVENTX_MASK (0x1 << 6)
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENTX_SHIFT 7
// #define CAM_MAIN_CAMSV_A_CID_CHK_INT_EVENTX_MASK (0x1 << 7)
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENTX_SHIFT 8
// #define CAM_MAIN_CAMSV_B_CID_CHK_INT_EVENTX_MASK (0x1 << 8)
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENTX_SHIFT 9
// #define CAM_MAIN_CAMSV_C_CID_CHK_INT_EVENTX_MASK (0x1 << 9)
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENTX_SHIFT 10
// #define CAM_MAIN_CAMSV_D_CID_CHK_INT_EVENTX_MASK (0x1 << 10)
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENTX_SHIFT 11
// #define CAM_MAIN_CAMSV_E_CID_CHK_INT_EVENTX_MASK (0x1 << 11)
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENTX_SHIFT 12
// #define CAM_MAIN_CAMSV_F_CID_CHK_INT_EVENTX_MASK (0x1 << 12)
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENTX_SHIFT 13
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_INT_EVENTX_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENTX_SHIFT 14
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_INT_EVENTX_MASK (0x1 << 14)
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENTX_SHIFT 15
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_INT_EVENTX_MASK (0x1 << 15)
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENTX_SHIFT 16
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_INT_EVENTX_MASK (0x1 << 16)
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENTX_SHIFT 17
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_INT_EVENTX_MASK (0x1 << 17)
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENTX_SHIFT 18
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_INT_EVENTX_MASK (0x1 << 18)
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENTX_SHIFT 19
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_INT_EVENTX_MASK (0x1 << 19)
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENTX_SHIFT 20
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_INT_EVENTX_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENTX_SHIFT 21
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_INT_EVENTX_MASK (0x1 << 21)
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENTX_SHIFT 22
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_INT_EVENTX_MASK (0x1 << 22)
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENTX_SHIFT 23
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_INT_EVENTX_MASK (0x1 << 23)
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENTX_SHIFT 24
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_INT_EVENTX_MASK (0x1 << 24)
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENTX_SHIFT 25
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_INT_EVENTX_MASK (0x1 << 25)
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENTX_SHIFT 26
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_INT_EVENTX_MASK (0x1 << 26)
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENTX_SHIFT 27
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_INT_EVENTX_MASK (0x1 << 27)
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENTX_SHIFT 28
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_INT_EVENTX_MASK (0x1 << 28)
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENTX_SHIFT 29
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_INT_EVENTX_MASK (0x1 << 29)
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENTX_SHIFT 30
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_INT_EVENTX_MASK (0x1 << 30)

// #define CAM_MAIN_INT_2_EN 0x06a4
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_INT_2_WCLR_EN_SHIFT 31
// #define CAM_MAIN_INT_2_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_INT_2_STATUS 0x06a8
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENT_SHIFT 0
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENT_SHIFT 1
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENT_MASK (0x1 << 1)

// #define CAM_MAIN_INT_2_STATUSX 0x06ac
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENTX_SHIFT 0
// #define CAM_MAIN_ROOTCQ_CID_CHK_INT_EVENTX_MASK (0x1 << 0)
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENTX_SHIFT 1
// #define CAM_MAIN_SENMON_CID_CHK_INT_EVENTX_MASK (0x1 << 1)

// #define CAM_MAIN_CCU_INT_0_EN 0x06bc
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_CCU_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_CCU_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_CCU_INT_EVENT_EN_SHIFT 2
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_CCU_INT_EVENT_EN_SHIFT 3
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_CCU_INT_EVENT_EN_SHIFT 4
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_CCU_INT_EVENT_EN_SHIFT 5
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_CCU_INT_EVENT_EN_SHIFT 6
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_CCU_INT_EVENT_EN_SHIFT 7
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_CCU_INT_EVENT_EN_SHIFT 8
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_CCU_INT_EVENT_EN_SHIFT 9
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_TSREC_0_CID_CHK_CCU_INT_EVENT_EN_SHIFT 10
// #define CAM_MAIN_TSREC_0_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_TSREC_1_CID_CHK_CCU_INT_EVENT_EN_SHIFT 11
// #define CAM_MAIN_TSREC_1_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_TSREC_2_CID_CHK_CCU_INT_EVENT_EN_SHIFT 12
// #define CAM_MAIN_TSREC_2_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_TSREC_3_CID_CHK_CCU_INT_EVENT_EN_SHIFT 13
// #define CAM_MAIN_TSREC_3_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_TSREC_4_CID_CHK_CCU_INT_EVENT_EN_SHIFT 14
// #define CAM_MAIN_TSREC_4_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_TSREC_5_CID_CHK_CCU_INT_EVENT_EN_SHIFT 15
// #define CAM_MAIN_TSREC_5_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_TSREC_6_CID_CHK_CCU_INT_EVENT_EN_SHIFT 16
// #define CAM_MAIN_TSREC_6_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_7_CID_CHK_CCU_INT_EVENT_EN_SHIFT 17
// #define CAM_MAIN_TSREC_7_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_8_CID_CHK_CCU_INT_EVENT_EN_SHIFT 18
// #define CAM_MAIN_TSREC_8_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_9_CID_CHK_CCU_INT_EVENT_EN_SHIFT 19
// #define CAM_MAIN_TSREC_9_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_TSREC_10_CID_CHK_CCU_INT_EVENT_EN_SHIFT 20
// #define CAM_MAIN_TSREC_10_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_TSREC_11_CID_CHK_CCU_INT_EVENT_EN_SHIFT 21
// #define CAM_MAIN_TSREC_11_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_TSREC_12_CID_CHK_CCU_INT_EVENT_EN_SHIFT 22
// #define CAM_MAIN_TSREC_12_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_TSREC_13_CID_CHK_CCU_INT_EVENT_EN_SHIFT 23
// #define CAM_MAIN_TSREC_13_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_FLASH_0_CID_CHK_CCU_INT_EVENT_EN_SHIFT 24
// #define CAM_MAIN_FLASH_0_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_FLASH_1_CID_CHK_CCU_INT_EVENT_EN_SHIFT 25
// #define CAM_MAIN_FLASH_1_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_FLASH_2_CID_CHK_CCU_INT_EVENT_EN_SHIFT 26
// #define CAM_MAIN_FLASH_2_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_FLASH_3_CID_CHK_CCU_INT_EVENT_EN_SHIFT 27
// #define CAM_MAIN_FLASH_3_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_UISP_CID_CHK_CCU_INT_EVENT_EN_SHIFT 28
// #define CAM_MAIN_UISP_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_QOF_A_CID_CHK_CCU_INT_EVENT_EN_SHIFT 29
// #define CAM_MAIN_QOF_A_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_QOF_B_CID_CHK_CCU_INT_EVENT_EN_SHIFT 30
// #define CAM_MAIN_QOF_B_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_CCU_INT_0_WCLR_EN_SHIFT 31
// #define CAM_MAIN_CCU_INT_0_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_CCU_INT_0_STATUS 0x07c0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_CCU_INT_EVENT_SHIFT 0
// #define CAM_MAIN_SENINF_OUT_MUX_0_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_CCU_INT_EVENT_SHIFT 1
// #define CAM_MAIN_SENINF_OUT_MUX_1_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 1)
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_CCU_INT_EVENT_SHIFT 2
// #define CAM_MAIN_SENINF_OUT_MUX_2_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 2)
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_CCU_INT_EVENT_SHIFT 3
// #define CAM_MAIN_SENINF_OUT_MUX_3_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 3)
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_CCU_INT_EVENT_SHIFT 4
// #define CAM_MAIN_SENINF_OUT_MUX_4_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 4)
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_CCU_INT_EVENT_SHIFT 5
// #define CAM_MAIN_SENINF_OUT_MUX_5_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 5)
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_CCU_INT_EVENT_SHIFT 6
// #define CAM_MAIN_SENINF_OUT_MUX_6_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 6)
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_CCU_INT_EVENT_SHIFT 7
// #define CAM_MAIN_SENINF_OUT_MUX_7_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 7)
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_CCU_INT_EVENT_SHIFT 8
// #define CAM_MAIN_SENINF_OUT_MUX_8_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 8)
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_CCU_INT_EVENT_SHIFT 9
// #define CAM_MAIN_SENINF_OUT_MUX_9_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 9)
// #define CAM_MAIN_TSREC_0_CID_CHK_CCU_INT_EVENT_SHIFT 10
// #define CAM_MAIN_TSREC_0_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 10)
// #define CAM_MAIN_TSREC_1_CID_CHK_CCU_INT_EVENT_SHIFT 11
// #define CAM_MAIN_TSREC_1_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 11)
// #define CAM_MAIN_TSREC_2_CID_CHK_CCU_INT_EVENT_SHIFT 12
// #define CAM_MAIN_TSREC_2_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 12)
// #define CAM_MAIN_TSREC_3_CID_CHK_CCU_INT_EVENT_SHIFT 13
// #define CAM_MAIN_TSREC_3_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 13)
// #define CAM_MAIN_TSREC_4_CID_CHK_CCU_INT_EVENT_SHIFT 14
// #define CAM_MAIN_TSREC_4_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 14)
// #define CAM_MAIN_TSREC_5_CID_CHK_CCU_INT_EVENT_SHIFT 15
// #define CAM_MAIN_TSREC_5_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 15)
// #define CAM_MAIN_TSREC_6_CID_CHK_CCU_INT_EVENT_SHIFT 16
// #define CAM_MAIN_TSREC_6_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 16)
// #define CAM_MAIN_TSREC_7_CID_CHK_CCU_INT_EVENT_SHIFT 17
// #define CAM_MAIN_TSREC_7_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 17)
// #define CAM_MAIN_TSREC_8_CID_CHK_CCU_INT_EVENT_SHIFT 18
// #define CAM_MAIN_TSREC_8_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 18)
// #define CAM_MAIN_TSREC_9_CID_CHK_CCU_INT_EVENT_SHIFT 19
// #define CAM_MAIN_TSREC_9_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 19)
// #define CAM_MAIN_TSREC_10_CID_CHK_CCU_INT_EVENT_SHIFT 20
// #define CAM_MAIN_TSREC_10_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 20)
// #define CAM_MAIN_TSREC_11_CID_CHK_CCU_INT_EVENT_SHIFT 21
// #define CAM_MAIN_TSREC_11_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 21)
// #define CAM_MAIN_TSREC_12_CID_CHK_CCU_INT_EVENT_SHIFT 22
// #define CAM_MAIN_TSREC_12_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 22)
// #define CAM_MAIN_TSREC_13_CID_CHK_CCU_INT_EVENT_SHIFT 23
// #define CAM_MAIN_TSREC_13_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 23)
// #define CAM_MAIN_FLASH_0_CID_CHK_CCU_INT_EVENT_SHIFT 24
// #define CAM_MAIN_FLASH_0_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 24)
// #define CAM_MAIN_FLASH_1_CID_CHK_CCU_INT_EVENT_SHIFT 25
// #define CAM_MAIN_FLASH_1_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 25)
// #define CAM_MAIN_FLASH_2_CID_CHK_CCU_INT_EVENT_SHIFT 26
// #define CAM_MAIN_FLASH_2_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 26)
// #define CAM_MAIN_FLASH_3_CID_CHK_CCU_INT_EVENT_SHIFT 27
// #define CAM_MAIN_FLASH_3_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 27)
// #define CAM_MAIN_UISP_CID_CHK_CCU_INT_EVENT_SHIFT 28
// #define CAM_MAIN_UISP_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 28)
// #define CAM_MAIN_QOF_A_CID_CHK_CCU_INT_EVENT_SHIFT 29
// #define CAM_MAIN_QOF_A_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 29)
// #define CAM_MAIN_QOF_B_CID_CHK_CCU_INT_EVENT_SHIFT 30
// #define CAM_MAIN_QOF_B_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 30)

// #define CAM_MAIN_CCU_INT_1_EN 0x07c4
// #define CAM_MAIN_QOF_C_CID_CHK_CCU_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_QOF_C_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_ADL_RD_CID_CHK_CCU_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_ADL_RD_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_ADL_WR_CID_CHK_CCU_INT_EVENT_EN_SHIFT 2
// #define CAM_MAIN_ADL_WR_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 2)
// #define CAM_MAIN_SDL_0_CID_CHK_CCU_INT_EVENT_EN_SHIFT 3
// #define CAM_MAIN_SDL_0_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ_CID_CHK_CCU_INT_EVENT_EN_SHIFT 4
// #define CAM_MAIN_SDLCQ_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 4)
// #define CAM_MAIN_PDA_0_CID_CHK_CCU_INT_EVENT_EN_SHIFT 5
// #define CAM_MAIN_PDA_0_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 5)
// #define CAM_MAIN_PDA_1_CID_CHK_CCU_INT_EVENT_EN_SHIFT 6
// #define CAM_MAIN_PDA_1_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 6)
// #define CAM_MAIN_CAMSV_A_CID_CHK_CCU_INT_EVENT_EN_SHIFT 7
// #define CAM_MAIN_CAMSV_A_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 7)
// #define CAM_MAIN_CAMSV_B_CID_CHK_CCU_INT_EVENT_EN_SHIFT 8
// #define CAM_MAIN_CAMSV_B_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 8)
// #define CAM_MAIN_CAMSV_C_CID_CHK_CCU_INT_EVENT_EN_SHIFT 9
// #define CAM_MAIN_CAMSV_C_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 9)
// #define CAM_MAIN_CAMSV_D_CID_CHK_CCU_INT_EVENT_EN_SHIFT 10
// #define CAM_MAIN_CAMSV_D_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 10)
// #define CAM_MAIN_CAMSV_E_CID_CHK_CCU_INT_EVENT_EN_SHIFT 11
// #define CAM_MAIN_CAMSV_E_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 11)
// #define CAM_MAIN_CAMSV_F_CID_CHK_CCU_INT_EVENT_EN_SHIFT 12
// #define CAM_MAIN_CAMSV_F_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 12)
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_CCU_INT_EVENT_EN_SHIFT 13
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 14
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 14)
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_CCU_INT_EVENT_EN_SHIFT 15
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 15)
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 16
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 16)
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_CCU_INT_EVENT_EN_SHIFT 17
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 17)
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 18
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 18)
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_CCU_INT_EVENT_EN_SHIFT 19
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 19)
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 20
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_CCU_INT_EVENT_EN_SHIFT 21
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 21)
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 22
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 22)
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_CCU_INT_EVENT_EN_SHIFT 23
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 23)
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 24
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 24)
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_CCU_INT_EVENT_EN_SHIFT 25
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 25)
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 26
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 26)
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_CCU_INT_EVENT_EN_SHIFT 27
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 27)
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 28
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 28)
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_CCU_INT_EVENT_EN_SHIFT 29
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 29)
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_CCU_INT_EVENT_EN_SHIFT 30
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_CCU_INT_EVENT_EN_MASK (0x1 << 30)
// #define CAM_MAIN_CCU_INT_1_WCLR_EN_SHIFT 31
// #define CAM_MAIN_CCU_INT_1_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_CCU_INT_1_STATUS 0x07c8
// #define CAM_MAIN_QOF_C_CID_CHK_CCU_INT_EVENT_SHIFT 0
// #define CAM_MAIN_QOF_C_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_ADL_RD_CID_CHK_CCU_INT_EVENT_SHIFT 1
// #define CAM_MAIN_ADL_RD_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 1)
// #define CAM_MAIN_ADL_WR_CID_CHK_CCU_INT_EVENT_SHIFT 2
// #define CAM_MAIN_ADL_WR_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 2)
// #define CAM_MAIN_SDL_0_CID_CHK_CCU_INT_EVENT_SHIFT 3
// #define CAM_MAIN_SDL_0_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 3)
// #define CAM_MAIN_SDLCQ_CID_CHK_CCU_INT_EVENT_SHIFT 4
// #define CAM_MAIN_SDLCQ_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 4)
// #define CAM_MAIN_PDA_0_CID_CHK_CCU_INT_EVENT_SHIFT 5
// #define CAM_MAIN_PDA_0_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 5)
// #define CAM_MAIN_PDA_1_CID_CHK_CCU_INT_EVENT_SHIFT 6
// #define CAM_MAIN_PDA_1_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 6)
// #define CAM_MAIN_CAMSV_A_CID_CHK_CCU_INT_EVENT_SHIFT 7
// #define CAM_MAIN_CAMSV_A_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 7)
// #define CAM_MAIN_CAMSV_B_CID_CHK_CCU_INT_EVENT_SHIFT 8
// #define CAM_MAIN_CAMSV_B_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 8)
// #define CAM_MAIN_CAMSV_C_CID_CHK_CCU_INT_EVENT_SHIFT 9
// #define CAM_MAIN_CAMSV_C_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 9)
// #define CAM_MAIN_CAMSV_D_CID_CHK_CCU_INT_EVENT_SHIFT 10
// #define CAM_MAIN_CAMSV_D_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 10)
// #define CAM_MAIN_CAMSV_E_CID_CHK_CCU_INT_EVENT_SHIFT 11
// #define CAM_MAIN_CAMSV_E_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 11)
// #define CAM_MAIN_CAMSV_F_CID_CHK_CCU_INT_EVENT_SHIFT 12
// #define CAM_MAIN_CAMSV_F_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 12)
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_CCU_INT_EVENT_SHIFT 13
// #define CAM_MAIN_CAM_RAW_A_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 13)
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_CCU_INT_EVENT_SHIFT 14
// #define CAM_MAIN_CAM_RAW_A_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 14)
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_CCU_INT_EVENT_SHIFT 15
// #define CAM_MAIN_CAM_RAW_B_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 15)
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_CCU_INT_EVENT_SHIFT 16
// #define CAM_MAIN_CAM_RAW_B_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 16)
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_CCU_INT_EVENT_SHIFT 17
// #define CAM_MAIN_CAM_RAW_C_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 17)
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_CCU_INT_EVENT_SHIFT 18
// #define CAM_MAIN_CAM_RAW_C_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 18)
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_CCU_INT_EVENT_SHIFT 19
// #define CAM_MAIN_CAM_RMS_A_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 19)
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_CCU_INT_EVENT_SHIFT 20
// #define CAM_MAIN_CAM_RMS_A_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 20)
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_CCU_INT_EVENT_SHIFT 21
// #define CAM_MAIN_CAM_RMS_B_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 21)
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_CCU_INT_EVENT_SHIFT 22
// #define CAM_MAIN_CAM_RMS_B_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 22)
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_CCU_INT_EVENT_SHIFT 23
// #define CAM_MAIN_CAM_RMS_C_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 23)
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_CCU_INT_EVENT_SHIFT 24
// #define CAM_MAIN_CAM_RMS_C_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 24)
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_CCU_INT_EVENT_SHIFT 25
// #define CAM_MAIN_CAM_YUV_A_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 25)
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_CCU_INT_EVENT_SHIFT 26
// #define CAM_MAIN_CAM_YUV_A_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 26)
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_CCU_INT_EVENT_SHIFT 27
// #define CAM_MAIN_CAM_YUV_B_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 27)
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_CCU_INT_EVENT_SHIFT 28
// #define CAM_MAIN_CAM_YUV_B_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 28)
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_CCU_INT_EVENT_SHIFT 29
// #define CAM_MAIN_CAM_YUV_C_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 29)
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_CCU_INT_EVENT_SHIFT 30
// #define CAM_MAIN_CAM_YUV_C_STAT_PROT_CCU_INT_EVENT_MASK (0x1 << 30)

// #define CAM_MAIN_CCU_INT_2_EN 0x07cc
// #define CAM_MAIN_ROOTCQ_CID_CHK_CCU_INT_EVENT_EN_SHIFT 0
// #define CAM_MAIN_ROOTCQ_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 0)
// #define CAM_MAIN_SENMON_CID_CHK_CCU_INT_EVENT_EN_SHIFT 1
// #define CAM_MAIN_SENMON_CID_CHK_CCU_INT_EVENT_EN_MASK (0x1 << 1)
// #define CAM_MAIN_CCU_INT_2_WCLR_EN_SHIFT 31
// #define CAM_MAIN_CCU_INT_2_WCLR_EN_MASK (0x1 << 31)

// #define CAM_MAIN_CCU_INT_2_STATUS 0x07d0
// #define CAM_MAIN_ROOTCQ_CID_CHK_CCU_INT_EVENT_SHIFT 0
// #define CAM_MAIN_ROOTCQ_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 0)
// #define CAM_MAIN_SENMON_CID_CHK_CCU_INT_EVENT_SHIFT 1
// #define CAM_MAIN_SENMON_CID_CHK_CCU_INT_EVENT_MASK (0x1 << 1)

#define CAM_MAIN_CSI_FIFO_OFFSET 0x07dc

#define CAM_MAIN_CSI_AFIFO_CTL (0x07dc - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_AFIFO_0A_MIPI_SPLIT_VMM_SHIFT 0
#define CAM_MAIN_CSR_AFIFO_0A_MIPI_SPLIT_VMM_MASK (0x3 << 0)
#define CAM_MAIN_CSR_AFIFO_1A_MIPI_SPLIT_VMM_SHIFT 2
#define CAM_MAIN_CSR_AFIFO_1A_MIPI_SPLIT_VMM_MASK (0x3 << 2)
#define CAM_MAIN_CSR_AFIFO_2A_MIPI_SPLIT_VMM_SHIFT 4
#define CAM_MAIN_CSR_AFIFO_2A_MIPI_SPLIT_VMM_MASK (0x3 << 4)
#define CAM_MAIN_CSR_AFIFO_3A_MIPI_SPLIT_VMM_SHIFT 6
#define CAM_MAIN_CSR_AFIFO_3A_MIPI_SPLIT_VMM_MASK (0x3 << 6)
#define CAM_MAIN_CSR_AFIFO_4A_MIPI_SPLIT_VMM_SHIFT 8
#define CAM_MAIN_CSR_AFIFO_4A_MIPI_SPLIT_VMM_MASK (0x3 << 8)
#define CAM_MAIN_CSR_AFIFO_5A_MIPI_SPLIT_VMM_SHIFT 10
#define CAM_MAIN_CSR_AFIFO_5A_MIPI_SPLIT_VMM_MASK (0x3 << 10)
#define CAM_MAIN_CSR_AFIFO_0A_POP_HALF_EN_VMM_SHIFT 12
#define CAM_MAIN_CSR_AFIFO_0A_POP_HALF_EN_VMM_MASK (0x1 << 12)
#define CAM_MAIN_CSR_AFIFO_1A_POP_HALF_EN_VMM_SHIFT 13
#define CAM_MAIN_CSR_AFIFO_1A_POP_HALF_EN_VMM_MASK (0x1 << 13)
#define CAM_MAIN_CSR_AFIFO_2A_POP_HALF_EN_VMM_SHIFT 14
#define CAM_MAIN_CSR_AFIFO_2A_POP_HALF_EN_VMM_MASK (0x1 << 14)
#define CAM_MAIN_CSR_AFIFO_3A_POP_HALF_EN_VMM_SHIFT 15
#define CAM_MAIN_CSR_AFIFO_3A_POP_HALF_EN_VMM_MASK (0x1 << 15)
#define CAM_MAIN_CSR_AFIFO_4A_POP_HALF_EN_VMM_SHIFT 16
#define CAM_MAIN_CSR_AFIFO_4A_POP_HALF_EN_VMM_MASK (0x1 << 16)
#define CAM_MAIN_CSR_AFIFO_5A_POP_HALF_EN_VMM_SHIFT 17
#define CAM_MAIN_CSR_AFIFO_5A_POP_HALF_EN_VMM_MASK (0x1 << 17)

#define CAM_MAIN_CSI_AFIFO_STS (0x07e0 - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_AFIFO_0A_OVERRUN_VMM_SHIFT 0
#define CAM_MAIN_CSR_AFIFO_0A_OVERRUN_VMM_MASK (0x1 << 0)
#define CAM_MAIN_CSR_AFIFO_1A_OVERRUN_VMM_SHIFT 1
#define CAM_MAIN_CSR_AFIFO_1A_OVERRUN_VMM_MASK (0x1 << 1)
#define CAM_MAIN_CSR_AFIFO_2A_OVERRUN_VMM_SHIFT 2
#define CAM_MAIN_CSR_AFIFO_2A_OVERRUN_VMM_MASK (0x1 << 2)
#define CAM_MAIN_CSR_AFIFO_3A_OVERRUN_VMM_SHIFT 3
#define CAM_MAIN_CSR_AFIFO_3A_OVERRUN_VMM_MASK (0x1 << 3)
#define CAM_MAIN_CSR_AFIFO_4A_OVERRUN_VMM_SHIFT 4
#define CAM_MAIN_CSR_AFIFO_4A_OVERRUN_VMM_MASK (0x1 << 4)
#define CAM_MAIN_CSR_AFIFO_5A_OVERRUN_VMM_SHIFT 5
#define CAM_MAIN_CSR_AFIFO_5A_OVERRUN_VMM_MASK (0x1 << 5)

#define CAM_MAIN_CSI_AFIFO_BIST_GEN_CTL (0x07e4 - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_PRBS_0A_GEN_EN_VMM_SHIFT 0
#define CAM_MAIN_CSR_PRBS_0A_GEN_EN_VMM_MASK (0x1 << 0)
#define CAM_MAIN_CSR_PRBS_1A_GEN_EN_VMM_SHIFT 1
#define CAM_MAIN_CSR_PRBS_1A_GEN_EN_VMM_MASK (0x1 << 1)
#define CAM_MAIN_CSR_PRBS_2A_GEN_EN_VMM_SHIFT 2
#define CAM_MAIN_CSR_PRBS_2A_GEN_EN_VMM_MASK (0x1 << 2)
#define CAM_MAIN_CSR_PRBS_3A_GEN_EN_VMM_SHIFT 3
#define CAM_MAIN_CSR_PRBS_3A_GEN_EN_VMM_MASK (0x1 << 3)
#define CAM_MAIN_CSR_PRBS_4A_GEN_EN_VMM_SHIFT 4
#define CAM_MAIN_CSR_PRBS_4A_GEN_EN_VMM_MASK (0x1 << 4)
#define CAM_MAIN_CSR_PRBS_5A_GEN_EN_VMM_SHIFT 5
#define CAM_MAIN_CSR_PRBS_5A_GEN_EN_VMM_MASK (0x1 << 5)
#define CAM_MAIN_CSR_PRBS_0A_GEN_MODE_VMM_SHIFT 8
#define CAM_MAIN_CSR_PRBS_0A_GEN_MODE_VMM_MASK (0x1 << 8)
#define CAM_MAIN_CSR_PRBS_1A_GEN_MODE_VMM_SHIFT 9
#define CAM_MAIN_CSR_PRBS_1A_GEN_MODE_VMM_MASK (0x1 << 9)
#define CAM_MAIN_CSR_PRBS_2A_GEN_MODE_VMM_SHIFT 10
#define CAM_MAIN_CSR_PRBS_2A_GEN_MODE_VMM_MASK (0x1 << 10)
#define CAM_MAIN_CSR_PRBS_3A_GEN_MODE_VMM_SHIFT 11
#define CAM_MAIN_CSR_PRBS_3A_GEN_MODE_VMM_MASK (0x1 << 11)
#define CAM_MAIN_CSR_PRBS_4A_GEN_MODE_VMM_SHIFT 12
#define CAM_MAIN_CSR_PRBS_4A_GEN_MODE_VMM_MASK (0x1 << 12)
#define CAM_MAIN_CSR_PRBS_5A_GEN_MODE_VMM_SHIFT 13
#define CAM_MAIN_CSR_PRBS_5A_GEN_MODE_VMM_MASK (0x1 << 13)

#define CAM_MAIN_CSI_AFIFO_BIST_GEN_STS (0x07e8 - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_PRBS_0A_GEN_CHECK_DONE_VMM_SHIFT 0
#define CAM_MAIN_CSR_PRBS_0A_GEN_CHECK_DONE_VMM_MASK (0x1 << 0)
#define CAM_MAIN_CSR_PRBS_1A_GEN_CHECK_DONE_VMM_SHIFT 1
#define CAM_MAIN_CSR_PRBS_1A_GEN_CHECK_DONE_VMM_MASK (0x1 << 1)
#define CAM_MAIN_CSR_PRBS_2A_GEN_CHECK_DONE_VMM_SHIFT 2
#define CAM_MAIN_CSR_PRBS_2A_GEN_CHECK_DONE_VMM_MASK (0x1 << 2)
#define CAM_MAIN_CSR_PRBS_3A_GEN_CHECK_DONE_VMM_SHIFT 3
#define CAM_MAIN_CSR_PRBS_3A_GEN_CHECK_DONE_VMM_MASK (0x1 << 3)
#define CAM_MAIN_CSR_PRBS_4A_GEN_CHECK_DONE_VMM_SHIFT 4
#define CAM_MAIN_CSR_PRBS_4A_GEN_CHECK_DONE_VMM_MASK (0x1 << 4)
#define CAM_MAIN_CSR_PRBS_5A_GEN_CHECK_DONE_VMM_SHIFT 5
#define CAM_MAIN_CSR_PRBS_5A_GEN_CHECK_DONE_VMM_MASK (0x1 << 5)

#define CAM_MAIN_CSI_AFIFO_BIST_CHK_CTL (0x07ec - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_EN_VMM_SHIFT 0
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_EN_VMM_MASK (0x1 << 0)
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_EN_VMM_SHIFT 1
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_EN_VMM_MASK (0x1 << 1)
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_EN_VMM_SHIFT 2
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_EN_VMM_MASK (0x1 << 2)
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_EN_VMM_SHIFT 3
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_EN_VMM_MASK (0x1 << 3)
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_EN_VMM_SHIFT 4
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_EN_VMM_MASK (0x1 << 4)
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_EN_VMM_SHIFT 5
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_EN_VMM_MASK (0x1 << 5)
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_MODE_VMM_SHIFT 8
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_MODE_VMM_MASK (0x1 << 8)
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_MODE_VMM_SHIFT 9
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_MODE_VMM_MASK (0x1 << 9)
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_MODE_VMM_SHIFT 10
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_MODE_VMM_MASK (0x1 << 10)
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_MODE_VMM_SHIFT 11
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_MODE_VMM_MASK (0x1 << 11)
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_MODE_VMM_SHIFT 12
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_MODE_VMM_MASK (0x1 << 12)
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_MODE_VMM_SHIFT 13
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_MODE_VMM_MASK (0x1 << 13)

#define CAM_MAIN_CSI_AFIFO_BIST_CHK_STS (0x07f0 - CAM_MAIN_CSI_FIFO_OFFSET)
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_DONE_VMM_SHIFT 0
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_DONE_VMM_MASK (0x1 << 0)
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_DONE_VMM_SHIFT 1
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_DONE_VMM_MASK (0x1 << 1)
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_DONE_VMM_SHIFT 2
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_DONE_VMM_MASK (0x1 << 2)
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_DONE_VMM_SHIFT 3
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_DONE_VMM_MASK (0x1 << 3)
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_DONE_VMM_SHIFT 4
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_DONE_VMM_MASK (0x1 << 4)
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_DONE_VMM_SHIFT 5
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_DONE_VMM_MASK (0x1 << 5)
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_FAIL_VMM_SHIFT 8
#define CAM_MAIN_CSR_PRBS_0A_CHECKER_FAIL_VMM_MASK (0x1 << 8)
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_FAIL_VMM_SHIFT 9
#define CAM_MAIN_CSR_PRBS_1A_CHECKER_FAIL_VMM_MASK (0x1 << 9)
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_FAIL_VMM_SHIFT 10
#define CAM_MAIN_CSR_PRBS_2A_CHECKER_FAIL_VMM_MASK (0x1 << 10)
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_FAIL_VMM_SHIFT 11
#define CAM_MAIN_CSR_PRBS_3A_CHECKER_FAIL_VMM_MASK (0x1 << 11)
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_FAIL_VMM_SHIFT 12
#define CAM_MAIN_CSR_PRBS_4A_CHECKER_FAIL_VMM_MASK (0x1 << 12)
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_FAIL_VMM_SHIFT 13
#define CAM_MAIN_CSR_PRBS_5A_CHECKER_FAIL_VMM_MASK (0x1 << 13)

#endif
