17:01:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\week9_1\workspace\temp_xsdb_launch_script.tcl
17:01:46 INFO  : Registering command handlers for Vitis TCF services
17:01:47 INFO  : XSCT server has started successfully.
17:01:48 INFO  : Platform repository initialization has completed.
17:01:48 INFO  : Successfully done setting XSCT server connection channel  
17:01:48 INFO  : plnx-install-location is set to ''
17:01:48 INFO  : Successfully done query RDI_DATADIR 
17:01:48 INFO  : Successfully done setting workspace for the tool. 
17:02:23 INFO  : Result from executing command 'getProjects': top
17:02:23 INFO  : Result from executing command 'getPlatforms': 
17:02:24 INFO  : Platform 'top' is added to custom repositories.
17:02:29 INFO  : Platform 'top' is added to custom repositories.
17:12:46 INFO  : Result from executing command 'getProjects': top
17:12:46 INFO  : Result from executing command 'getPlatforms': top|D:/Xilinx/week9_1/workspace/top/export/top/top.xpfm
17:12:46 INFO  : Checking for BSP changes to sync application flags for project 'week9_1'...
17:12:51 INFO  : Checking for BSP changes to sync application flags for project 'week9_1'...
17:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:56 INFO  : 'jtag frequency' command is executed.
17:14:56 INFO  : Context for 'APU' is selected.
17:14:56 INFO  : System reset is completed.
17:14:59 INFO  : 'after 3000' command is executed.
17:14:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:01 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit"
17:15:01 INFO  : Context for 'APU' is selected.
17:15:01 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa'.
17:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:01 INFO  : Context for 'APU' is selected.
17:15:01 INFO  : Sourcing of 'D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl' is done.
17:15:02 INFO  : 'ps7_init' command is executed.
17:15:02 INFO  : 'ps7_post_config' command is executed.
17:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:02 INFO  : The application 'D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:02 INFO  : 'con' command is executed.
17:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:02 INFO  : Launch script is exported to file 'D:\Xilinx\week9_1\workspace\.sdk\launch_scripts\single_application_debug\debugger_week9_1-default.tcl'
17:18:40 INFO  : Disconnected from the channel tcfchan#4.
22:56:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\week9_1\workspace\temp_xsdb_launch_script.tcl
22:56:30 INFO  : XSCT server has started successfully.
22:56:30 INFO  : Successfully done setting XSCT server connection channel  
22:56:30 INFO  : plnx-install-location is set to ''
22:56:30 INFO  : Successfully done setting workspace for the tool. 
22:56:31 INFO  : Platform repository initialization has completed.
22:56:31 INFO  : Registering command handlers for Vitis TCF services
22:56:32 INFO  : Successfully done query RDI_DATADIR 
22:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:57:07 INFO  : 'jtag frequency' command is executed.
22:57:07 INFO  : Context for 'APU' is selected.
22:57:07 INFO  : System reset is completed.
22:57:10 INFO  : 'after 3000' command is executed.
22:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:57:13 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit"
22:57:13 INFO  : Context for 'APU' is selected.
22:57:13 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa'.
22:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:13 INFO  : Context for 'APU' is selected.
22:57:13 INFO  : Sourcing of 'D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl' is done.
22:57:13 INFO  : 'ps7_init' command is executed.
22:57:13 INFO  : 'ps7_post_config' command is executed.
22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : The application 'D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : 'con' command is executed.
22:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:13 INFO  : Launch script is exported to file 'D:\Xilinx\week9_1\workspace\.sdk\launch_scripts\single_application_debug\debugger_week9_1-default.tcl'
22:58:07 INFO  : Disconnected from the channel tcfchan#1.
14:47:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Xilinx\week9_1\workspace\temp_xsdb_launch_script.tcl
14:47:26 INFO  : XSCT server has started successfully.
14:47:26 INFO  : Successfully done setting XSCT server connection channel  
14:47:26 INFO  : plnx-install-location is set to ''
14:47:26 INFO  : Successfully done setting workspace for the tool. 
14:47:29 INFO  : Platform repository initialization has completed.
14:47:29 INFO  : Registering command handlers for Vitis TCF services
14:47:30 INFO  : Successfully done query RDI_DATADIR 
14:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:59 INFO  : 'jtag frequency' command is executed.
14:48:59 INFO  : Context for 'APU' is selected.
14:48:59 INFO  : System reset is completed.
14:49:02 INFO  : 'after 3000' command is executed.
14:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:49:05 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit"
14:49:05 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa'.
14:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:05 INFO  : Context for 'APU' is selected.
14:49:05 INFO  : Sourcing of 'D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl' is done.
14:49:05 INFO  : 'ps7_init' command is executed.
14:49:05 INFO  : 'ps7_post_config' command is executed.
14:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:05 INFO  : The application 'D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:05 INFO  : 'con' command is executed.
14:49:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:05 INFO  : Launch script is exported to file 'D:\Xilinx\week9_1\workspace\.sdk\launch_scripts\single_application_debug\debugger_week9_1-default.tcl'
14:49:57 INFO  : Disconnected from the channel tcfchan#1.
14:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:58 INFO  : 'jtag frequency' command is executed.
14:49:58 INFO  : Context for 'APU' is selected.
14:49:58 INFO  : System reset is completed.
14:50:01 INFO  : 'after 3000' command is executed.
14:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:50:03 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit"
14:50:03 INFO  : Context for 'APU' is selected.
14:50:04 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa'.
14:50:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:04 INFO  : Context for 'APU' is selected.
14:50:04 INFO  : Sourcing of 'D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl' is done.
14:50:05 INFO  : 'ps7_init' command is executed.
14:50:05 INFO  : 'ps7_post_config' command is executed.
14:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:05 INFO  : The application 'D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:05 INFO  : 'con' command is executed.
14:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:05 INFO  : Launch script is exported to file 'D:\Xilinx\week9_1\workspace\.sdk\launch_scripts\single_application_debug\debugger_week9_1-default.tcl'
14:50:49 INFO  : Disconnected from the channel tcfchan#2.
14:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:51 INFO  : 'jtag frequency' command is executed.
14:50:51 INFO  : Context for 'APU' is selected.
14:50:51 INFO  : System reset is completed.
14:50:54 INFO  : 'after 3000' command is executed.
14:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:50:56 INFO  : FPGA configured successfully with bitstream "D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit"
14:50:56 INFO  : Context for 'APU' is selected.
14:50:57 INFO  : Hardware design and registers information is loaded from 'D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa'.
14:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:57 INFO  : Context for 'APU' is selected.
14:50:57 INFO  : Sourcing of 'D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl' is done.
14:50:58 INFO  : 'ps7_init' command is executed.
14:50:58 INFO  : 'ps7_post_config' command is executed.
14:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:58 INFO  : The application 'D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/Xilinx/week9_1/workspace/week9_1/_ide/bitstream/top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Xilinx/week9_1/workspace/top/export/top/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/Xilinx/week9_1/workspace/week9_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/Xilinx/week9_1/workspace/week9_1/Debug/week9_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:58 INFO  : 'con' command is executed.
14:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:58 INFO  : Launch script is exported to file 'D:\Xilinx\week9_1\workspace\.sdk\launch_scripts\single_application_debug\debugger_week9_1-default.tcl'
14:52:45 INFO  : Disconnected from the channel tcfchan#3.
