// Seed: 2699953685
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4
);
  initial $unsigned(69);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input  tri1  _id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  tri0  id_5
);
  wire id_7;
  assign id_7 = id_0;
  logic [7:0] id_8;
  assign id_8[-1-""] = -1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [id_0 : id_0] id_9;
  ;
endmodule
