<map id="Defines and Type Definitions" name="Defines and Type Definitions">
<area shape="rect" id="node1" href="$a00435.html" title="Type definitions for the Trace Port Interface (TPI) " alt="" coords="261,5,400,44"/>
<area shape="rect" id="node2" href="$a00422.html" title="Core Register type definitions. " alt="" coords="265,68,397,107"/>
<area shape="rect" id="node3" href="$a00428.html" title="Definitions for base addresses, unions, and structures. " alt="" coords="273,131,389,156"/>
<area shape="rect" id="node4" href="$a00425.html" title="Type definitions for the System Timer Registers. " alt="" coords="264,180,398,219"/>
<area shape="rect" id="node5" href="$a00423.html" title="Type definitions for the NVIC Registers. " alt="" coords="244,243,417,281"/>
<area shape="rect" id="node6" href="$a00432.html" title="Type definitions for the System Control and ID Register not in the SCB. " alt="" coords="260,305,401,344"/>
<area shape="rect" id="node7" href="$a00424.html" title="Type definitions for the System Control Block Registers. " alt="" coords="256,368,405,407"/>
<area shape="rect" id="node8" href="$a00434.html" title="Type definitions for the Data Watchpoint and Trace (DWT) " alt="" coords="258,431,403,469"/>
<area shape="rect" id="node9" href="$a00426.html" title="Cortex&#45;M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..." alt="" coords="254,493,407,532"/>
<area shape="rect" id="node10" href="$a00433.html" title="Type definitions for the Instrumentation Trace Macrocell (ITM) " alt="" coords="256,556,406,595"/>
<area shape="rect" id="node12" href="$a00427.html" title="Macros for use with bit field definitions (xxx_Pos, xxx_Msk). " alt="" coords="259,619,403,657"/>
</map>
