
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v' to AST representation.
Generating RTLIL representation for module `\wrapper_qs_intr_10_20'.
Generating RTLIL representation for module `\quadintr_10_20'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: quadintr_10_20      
root of   1 design levels: wrapper_qs_intr_10_20
Automatically selected wrapper_qs_intr_10_20 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \wrapper_qs_intr_10_20
Used module:     \quadintr_10_20

2.3. Analyzing design hierarchy..
Top module:  \wrapper_qs_intr_10_20
Used module:     \quadintr_10_20
Removed 0 unused modules.
Mapping positional arguments of cell wrapper_qs_intr_10_20.my_inst_quadintr (quadintr_10_20).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 61 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
     1/53: $0\dout20[15:0] [15:9]
     2/53: $0\dout20[15:0] [8:0]
     3/53: $0\dout19[15:0] [8:0]
     4/53: $0\dout18[15:0] [8:0]
     5/53: $0\dout17[15:0] [8:0]
     6/53: $0\dout16[15:0] [8:0]
     7/53: $0\dout15[15:0] [8:0]
     8/53: $0\dout14[15:0] [8:0]
     9/53: $0\dout13[15:0] [8:0]
    10/53: $0\dout12[15:0] [8:0]
    11/53: $0\dout11[15:0] [8:0]
    12/53: $0\dout10[15:0] [8:0]
    13/53: $0\dout9[15:0] [8:0]
    14/53: $0\dout8[15:0] [8:0]
    15/53: $0\dout7[15:0] [8:0]
    16/53: $0\dout6[15:0] [8:0]
    17/53: $0\dout5[15:0] [8:0]
    18/53: $0\dout4[15:0] [8:0]
    19/53: $0\dout3[15:0] [8:0]
    20/53: $0\dout2[15:0] [8:0]
    21/53: $0\dout1[15:0] [8:0]
    22/53: $0\dout0[15:0] [8:0]
    23/53: $0\dinr9[7:0]
    24/53: $0\dinr8[7:0]
    25/53: $0\dinr7[7:0]
    26/53: $0\dinr6[7:0]
    27/53: $0\dinr5[7:0]
    28/53: $0\dinr4[7:0]
    29/53: $0\dinr3[7:0]
    30/53: $0\dinr2[7:0]
    31/53: $0\dinr1[7:0]
    32/53: $0\dinr0[7:0]
    33/53: $0\dout19[15:0] [15:9]
    34/53: $0\dout18[15:0] [15:9]
    35/53: $0\dout17[15:0] [15:9]
    36/53: $0\dout16[15:0] [15:9]
    37/53: $0\dout15[15:0] [15:9]
    38/53: $0\dout14[15:0] [15:9]
    39/53: $0\dout13[15:0] [15:9]
    40/53: $0\dout12[15:0] [15:9]
    41/53: $0\dout11[15:0] [15:9]
    42/53: $0\dout10[15:0] [15:9]
    43/53: $0\dout9[15:0] [15:9]
    44/53: $0\dout8[15:0] [15:9]
    45/53: $0\dout7[15:0] [15:9]
    46/53: $0\dout6[15:0] [15:9]
    47/53: $0\dout5[15:0] [15:9]
    48/53: $0\dout4[15:0] [15:9]
    49/53: $0\dout3[15:0] [15:9]
    50/53: $0\dout2[15:0] [15:9]
    51/53: $0\dout1[15:0] [15:9]
    52/53: $0\dout0[15:0] [15:9]
    53/53: $0\dinr10[7:0]
Creating decoders for process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
     1/42: $0\my_ram20[15:0]
     2/42: $0\my_ram19[15:0]
     3/42: $0\my_ram18[15:0]
     4/42: $0\my_ram17[15:0]
     5/42: $0\my_ram16[15:0]
     6/42: $0\my_ram15[15:0]
     7/42: $0\my_ram14[15:0]
     8/42: $0\my_ram13[15:0]
     9/42: $0\my_ram12[15:0]
    10/42: $0\my_ram11[15:0]
    11/42: $0\my_ram10[15:0]
    12/42: $0\my_ram9[15:0]
    13/42: $0\my_ram8[15:0]
    14/42: $0\my_ram7[15:0]
    15/42: $0\my_ram6[15:0]
    16/42: $0\my_ram5[15:0]
    17/42: $0\my_ram4[15:0]
    18/42: $0\my_ram3[15:0]
    19/42: $0\my_ram2[15:0]
    20/42: $0\my_ram1[15:0]
    21/42: $0\my_ram0[15:0]
    22/42: $0\tmy_ram20[15:0]
    23/42: $0\tmy_ram19[15:0]
    24/42: $0\tmy_ram18[15:0]
    25/42: $0\tmy_ram17[15:0]
    26/42: $0\tmy_ram16[15:0]
    27/42: $0\tmy_ram15[15:0]
    28/42: $0\tmy_ram14[15:0]
    29/42: $0\tmy_ram13[15:0]
    30/42: $0\tmy_ram12[15:0]
    31/42: $0\tmy_ram11[15:0]
    32/42: $0\tmy_ram10[15:0]
    33/42: $0\tmy_ram9[15:0]
    34/42: $0\tmy_ram8[15:0]
    35/42: $0\tmy_ram7[15:0]
    36/42: $0\tmy_ram6[15:0]
    37/42: $0\tmy_ram5[15:0]
    38/42: $0\tmy_ram4[15:0]
    39/42: $0\tmy_ram3[15:0]
    40/42: $0\tmy_ram2[15:0]
    41/42: $0\tmy_ram1[15:0]
    42/42: $0\tmy_ram0[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\quadintr_10_20.\dout0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$236' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$237' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$238' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$241' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$242' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$243' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout12' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout14' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout16' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout18' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dout20' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$257' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$258' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$259' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `\quadintr_10_20.\dinr10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$270' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$271' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_111' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$272' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_113' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_115' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_117' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$275' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_119' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$276' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_21' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$277' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_23' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$278' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_25' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$279' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_27' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$280' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_29' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$281' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_211' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$282' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_213' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$283' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_215' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$284' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_217' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$285' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_219' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$286' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_31' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$287' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_33' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$288' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_35' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$289' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_37' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$290' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_39' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$291' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_311' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$292' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_313' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$293' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_315' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$294' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_317' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$295' with positive edge clock.
Creating register for signal `\quadintr_10_20.\tmp_319' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$296' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\quadintr_10_20.\add_tmp19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr0' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr1' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr2' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr3' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr4' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr5' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr6' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr7' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr8' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr9' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr10' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr11' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr12' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr13' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr14' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr15' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr16' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr17' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr18' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr19' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\quadintr_10_20.\doutr20' using process `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram0' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram1' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$329' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram2' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$330' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram3' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram4' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram5' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram6' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram7' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram8' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram9' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram10' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram11' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram12' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram13' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram14' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram15' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram16' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram17' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram18' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram19' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\tmy_ram20' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$348' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram0' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$349' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram1' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram2' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram3' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram4' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram5' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram6' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram7' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram8' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram9' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram10' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram11' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram12' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram13' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$362' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram14' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$363' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram15' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$364' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram16' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$365' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram17' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$366' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram18' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$367' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram19' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$368' with positive edge clock.
Creating register for signal `\wrapper_qs_intr_10_20.\my_ram20' using process `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
  created $dff cell `$procdff$369' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
Removing empty process `quadintr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:480$3'.
Found and cleaned up 1 empty switch in `\wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
Removing empty process `wrapper_qs_intr_10_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v:185$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.
<suppressed ~1 debug messages>
Optimizing module wrapper_qs_intr_10_20.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.
Optimizing module wrapper_qs_intr_10_20.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
<suppressed ~9 debug messages>
Finding identical cells in module `\wrapper_qs_intr_10_20'.
Removed a total of 3 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \quadintr_10_20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper_qs_intr_10_20..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \quadintr_10_20.
  Optimizing cells in module \wrapper_qs_intr_10_20.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
Finding identical cells in module `\wrapper_qs_intr_10_20'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$235 ($dff) from module quadintr_10_20 (D = { \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 [8] \doutr0 }, Q = \dout0).
Adding EN signal on $procdff$236 ($dff) from module quadintr_10_20 (D = { \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 [8] \doutr1 }, Q = \dout1).
Adding EN signal on $procdff$237 ($dff) from module quadintr_10_20 (D = { \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 [8] \doutr2 }, Q = \dout2).
Adding EN signal on $procdff$238 ($dff) from module quadintr_10_20 (D = { \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 [8] \doutr3 }, Q = \dout3).
Adding EN signal on $procdff$239 ($dff) from module quadintr_10_20 (D = { \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 [8] \doutr4 }, Q = \dout4).
Adding EN signal on $procdff$240 ($dff) from module quadintr_10_20 (D = { \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 [8] \doutr5 }, Q = \dout5).
Adding EN signal on $procdff$241 ($dff) from module quadintr_10_20 (D = { \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 [8] \doutr6 }, Q = \dout6).
Adding EN signal on $procdff$242 ($dff) from module quadintr_10_20 (D = { \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 [8] \doutr7 }, Q = \dout7).
Adding EN signal on $procdff$243 ($dff) from module quadintr_10_20 (D = { \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 [8] \doutr8 }, Q = \dout8).
Adding EN signal on $procdff$244 ($dff) from module quadintr_10_20 (D = { \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 [8] \doutr9 }, Q = \dout9).
Adding EN signal on $procdff$245 ($dff) from module quadintr_10_20 (D = { \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 [8] \doutr10 }, Q = \dout10).
Adding EN signal on $procdff$246 ($dff) from module quadintr_10_20 (D = { \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 [8] \doutr11 }, Q = \dout11).
Adding EN signal on $procdff$247 ($dff) from module quadintr_10_20 (D = { \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 [8] \doutr12 }, Q = \dout12).
Adding EN signal on $procdff$248 ($dff) from module quadintr_10_20 (D = { \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 [8] \doutr13 }, Q = \dout13).
Adding EN signal on $procdff$249 ($dff) from module quadintr_10_20 (D = { \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 [8] \doutr14 }, Q = \dout14).
Adding EN signal on $procdff$250 ($dff) from module quadintr_10_20 (D = { \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 [8] \doutr15 }, Q = \dout15).
Adding EN signal on $procdff$251 ($dff) from module quadintr_10_20 (D = { \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 [8] \doutr16 }, Q = \dout16).
Adding EN signal on $procdff$252 ($dff) from module quadintr_10_20 (D = { \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 [8] \doutr17 }, Q = \dout17).
Adding EN signal on $procdff$253 ($dff) from module quadintr_10_20 (D = { \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 [8] \doutr18 }, Q = \dout18).
Adding EN signal on $procdff$254 ($dff) from module quadintr_10_20 (D = { \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 [8] \doutr19 }, Q = \dout19).
Adding EN signal on $procdff$255 ($dff) from module quadintr_10_20 (D = { \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 [8] \doutr20 }, Q = \dout20).
Adding EN signal on $procdff$256 ($dff) from module quadintr_10_20 (D = \din0, Q = \dinr0).
Adding EN signal on $procdff$257 ($dff) from module quadintr_10_20 (D = \din1, Q = \dinr1).
Adding EN signal on $procdff$258 ($dff) from module quadintr_10_20 (D = \din2, Q = \dinr2).
Adding EN signal on $procdff$259 ($dff) from module quadintr_10_20 (D = \din3, Q = \dinr3).
Adding EN signal on $procdff$260 ($dff) from module quadintr_10_20 (D = \din4, Q = \dinr4).
Adding EN signal on $procdff$261 ($dff) from module quadintr_10_20 (D = \din5, Q = \dinr5).
Adding EN signal on $procdff$262 ($dff) from module quadintr_10_20 (D = \din6, Q = \dinr6).
Adding EN signal on $procdff$263 ($dff) from module quadintr_10_20 (D = \din7, Q = \dinr7).
Adding EN signal on $procdff$264 ($dff) from module quadintr_10_20 (D = \din8, Q = \dinr8).
Adding EN signal on $procdff$265 ($dff) from module quadintr_10_20 (D = \din9, Q = \dinr9).
Adding EN signal on $procdff$266 ($dff) from module quadintr_10_20 (D = \din10, Q = \dinr10).
Adding EN signal on $procdff$369 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram20, Q = \my_ram20).
Adding EN signal on $procdff$328 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp0, Q = \tmy_ram0).
Adding EN signal on $procdff$329 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp1, Q = \tmy_ram1).
Adding EN signal on $procdff$330 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp2, Q = \tmy_ram2).
Adding EN signal on $procdff$331 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp3, Q = \tmy_ram3).
Adding EN signal on $procdff$332 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp4, Q = \tmy_ram4).
Adding EN signal on $procdff$333 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp5, Q = \tmy_ram5).
Adding EN signal on $procdff$334 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp6, Q = \tmy_ram6).
Adding EN signal on $procdff$335 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp7, Q = \tmy_ram7).
Adding EN signal on $procdff$336 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp8, Q = \tmy_ram8).
Adding EN signal on $procdff$337 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp9, Q = \tmy_ram9).
Adding EN signal on $procdff$338 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp10, Q = \tmy_ram10).
Adding EN signal on $procdff$339 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp11, Q = \tmy_ram11).
Adding EN signal on $procdff$340 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp12, Q = \tmy_ram12).
Adding EN signal on $procdff$341 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp13, Q = \tmy_ram13).
Adding EN signal on $procdff$342 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp14, Q = \tmy_ram14).
Adding EN signal on $procdff$343 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp15, Q = \tmy_ram15).
Adding EN signal on $procdff$344 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp16, Q = \tmy_ram16).
Adding EN signal on $procdff$345 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp17, Q = \tmy_ram17).
Adding EN signal on $procdff$346 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp18, Q = \tmy_ram18).
Adding EN signal on $procdff$347 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp19, Q = \tmy_ram19).
Adding EN signal on $procdff$348 ($dff) from module wrapper_qs_intr_10_20 (D = \dout_tmp20, Q = \tmy_ram20).
Adding EN signal on $procdff$349 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram0, Q = \my_ram0).
Adding EN signal on $procdff$350 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram1, Q = \my_ram1).
Adding EN signal on $procdff$351 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram2, Q = \my_ram2).
Adding EN signal on $procdff$352 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram3, Q = \my_ram3).
Adding EN signal on $procdff$353 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram4, Q = \my_ram4).
Adding EN signal on $procdff$354 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram5, Q = \my_ram5).
Adding EN signal on $procdff$355 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram6, Q = \my_ram6).
Adding EN signal on $procdff$356 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram7, Q = \my_ram7).
Adding EN signal on $procdff$357 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram8, Q = \my_ram8).
Adding EN signal on $procdff$358 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram9, Q = \my_ram9).
Adding EN signal on $procdff$359 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram10, Q = \my_ram10).
Adding EN signal on $procdff$360 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram11, Q = \my_ram11).
Adding EN signal on $procdff$361 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram12, Q = \my_ram12).
Adding EN signal on $procdff$362 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram13, Q = \my_ram13).
Adding EN signal on $procdff$363 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram14, Q = \my_ram14).
Adding EN signal on $procdff$364 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram15, Q = \my_ram15).
Adding EN signal on $procdff$365 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram16, Q = \my_ram16).
Adding EN signal on $procdff$366 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram17, Q = \my_ram17).
Adding EN signal on $procdff$367 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram18, Q = \my_ram18).
Adding EN signal on $procdff$368 ($dff) from module wrapper_qs_intr_10_20 (D = \tmy_ram19, Q = \my_ram19).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \quadintr_10_20..
Finding unused cells or wires in module \wrapper_qs_intr_10_20..
Removed 95 unused cells and 373 unused wires.
<suppressed ~142 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.
Optimizing module wrapper_qs_intr_10_20.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \quadintr_10_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \wrapper_qs_intr_10_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \quadintr_10_20.
  Optimizing cells in module \wrapper_qs_intr_10_20.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\quadintr_10_20'.
Finding identical cells in module `\wrapper_qs_intr_10_20'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \quadintr_10_20..
Finding unused cells or wires in module \wrapper_qs_intr_10_20..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module quadintr_10_20.
Optimizing module wrapper_qs_intr_10_20.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== quadintr_10_20 ===

   Number of wires:                145
   Number of wire bits:           1365
   Number of public wires:         106
   Number of public wire bits:    1033
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     $add                          242
     $dff                          503
     $dffe                         424
     $sub                           90

=== wrapper_qs_intr_10_20 ===

   Number of wires:                100
   Number of wire bits:           1462
   Number of public wires:         100
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $dffe                         672

=== design hierarchy ===

   wrapper_qs_intr_10_20             1
     quadintr_10_20                  0

   Number of wires:                100
   Number of wire bits:           1462
   Number of public wires:         100
   Number of public wire bits:    1462
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $dffe                         672

End of script. Logfile hash: c2da9f5e39, CPU: user 0.20s system 0.00s, MEM: 15.34 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 28% 2x read_verilog (0 sec), 18% 4x opt_expr (0 sec), ...
