m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim
vAssignment_Circuit2
Z1 !s110 1715841580
!i10b 1
!s100 ^o;18H8>P:`:28UFeVfg`2
If^`VOJ@Ri6lFn4Xg9_aSf2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1715841344
8C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/Assignment_Circuit2.v
FC:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/Assignment_Circuit2.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1715841580.000000
!s107 C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/Assignment_Circuit2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2|C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/Assignment_Circuit2.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2}
Z6 tCvgOpt 0
n@assignment_@circuit2
vAssignment_Circuit2_vlg_tst
R1
!i10b 1
!s100 CEbX?R2_KKW973zNg5KEm0
IoH:OVdCBQzG<XOmzXCTgY1
R2
R0
w1715841439
8C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim/Assignment_Circuit2.vt
FC:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim/Assignment_Circuit2.vt
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim/Assignment_Circuit2.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim|C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim/Assignment_Circuit2.vt|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+C:/Users/Ricardo Aldair TT/Documents/RATT_repos/Curso_HDL/Proyectos/Assignment_Circuit2/simulation/modelsim}
R6
n@assignment_@circuit2_vlg_tst
