#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  2 16:50:40 2020
# Process ID: 12532
# Current directory: Z:/ee26/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log display_butterfly.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_butterfly.tcl
# Log file: Z:/ee26/lab3/lab3.runs/synth_1/display_butterfly.vds
# Journal file: Z:/ee26/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_butterfly.tcl -notrace
Command: synth_design -top display_butterfly -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 387.332 ; gain = 97.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_butterfly' [Z:/ee26/lab3/lab3.srcs/sources_1/new/display_butterfly.vhd:48]
INFO: [Synth 8-3491] module 'fft_butterfly' declared at 'Z:/ee26/lab3/lab3.srcs/sources_1/new/fft_butterfly.vhd:39' bound to instance 'fft' of component 'fft_butterfly' [Z:/ee26/lab3/lab3.srcs/sources_1/new/display_butterfly.vhd:75]
INFO: [Synth 8-638] synthesizing module 'fft_butterfly' [Z:/ee26/lab3/lab3.srcs/sources_1/new/fft_butterfly.vhd:50]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
WARNING: [Synth 8-151] case item 1'b1 is unreachable [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Common 17-14] Message 'Synth 8-151' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Synth 8-226] default block is never used [Z:/ee26/lab3/lab3.runs/synth_1/vhdl_packages/1993/src/float_pkg_c.vhd:4455]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'fft_butterfly' (1#1) [Z:/ee26/lab3/lab3.srcs/sources_1/new/fft_butterfly.vhd:50]
INFO: [Synth 8-3491] module 'sevenseg' declared at 'Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg.vhd:34' bound to instance 'display' of component 'sevenseg' [Z:/ee26/lab3/lab3.srcs/sources_1/new/display_butterfly.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sevenseg' [Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg.vhd:43]
INFO: [Synth 8-3491] module 'sevenseg_decode' declared at 'Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg_decode.vhd:34' bound to instance 'dec' of component 'sevenseg_decode' [Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'sevenseg_decode' [Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg_decode.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sevenseg_decode' (2#1) [Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg_decode.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sevenseg' (3#1) [Z:/ee26/lab3/lab3.srcs/sources_1/new/sevenseg.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display_butterfly' (4#1) [Z:/ee26/lab3/lab3.srcs/sources_1/new/display_butterfly.vhd:48]
WARNING: [Synth 8-3331] design sevenseg has unconnected port point[7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][0]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-9]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-10]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-11]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-12]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-13]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-14]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-15]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-16]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-17]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-18]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-19]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-20]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-21]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-22]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[r][-23]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][0]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-9]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-10]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-11]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-12]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-13]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-14]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-15]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-16]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-17]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-18]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-19]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-20]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-21]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-22]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port A[i][-23]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][0]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-1]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-2]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-3]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-4]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-5]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-6]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-9]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-10]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-11]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-12]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-13]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-14]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-15]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-16]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-17]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-18]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-19]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-20]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-21]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-22]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[r][-23]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[i][8]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[i][7]
WARNING: [Synth 8-3331] design fft_butterfly has unconnected port B[i][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 691.941 ; gain = 402.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 691.941 ; gain = 402.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/ee26/lab3/lab3.srcs/constrs_1/new/use_sevenseg_contraints.xdc]
Finished Parsing XDC File [Z:/ee26/lab3/lab3.srcs/constrs_1/new/use_sevenseg_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/ee26/lab3/lab3.srcs/constrs_1/new/use_sevenseg_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_butterfly_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_butterfly_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 784.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "segments" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "AN_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'to_display_reg' [Z:/ee26/lab3/lab3.srcs/sources_1/new/display_butterfly.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display_butterfly 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module sevenseg_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sevenseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "display/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'to_display_reg[28]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[24]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[20]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[16]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[12]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[8]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[4]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[0]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[29]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[25]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[21]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[17]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[13]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[9]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[5]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[1]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[30]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[26]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[22]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[18]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[14]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[10]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[6]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[2]' (LD) to 'to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[31]' (LD) to 'to_display_reg[27]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[27]' (LD) to 'to_display_reg[23]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[23]' (LD) to 'to_display_reg[19]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[19]' (LD) to 'to_display_reg[15]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[15]' (LD) to 'to_display_reg[11]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[11]' (LD) to 'to_display_reg[7]'
INFO: [Synth 8-3886] merging instance 'to_display_reg[7]' (LD) to 'to_display_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\to_display_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/DP_reg )
INFO: [Synth 8-3886] merging instance 'display/decode_digit_reg[1]' (FDE) to 'display/decode_digit_reg[0]'
INFO: [Synth 8-3886] merging instance 'display/decode_digit_reg[0]' (FDE) to 'display/decode_digit_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/decode_digit_reg[2]' (FDE) to 'display/decode_digit_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/decode_digit_reg[3] )
WARNING: [Synth 8-3332] Sequential element (to_display_reg[3]) is unused and will be removed from module display_butterfly.
WARNING: [Synth 8-3332] Sequential element (display/decode_digit_reg[3]) is unused and will be removed from module display_butterfly.
WARNING: [Synth 8-3332] Sequential element (display/DP_reg) is unused and will be removed from module display_butterfly.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 784.484 ; gain = 494.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |LUT6   |     2|
|9     |FDRE   |    39|
|10    |FDSE   |     4|
|11    |IBUF   |     1|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |    91|
|2     |  display |sevenseg |    73|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 799.902 ; gain = 510.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 799.902 ; gain = 417.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 799.902 ; gain = 510.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 800.816 ; gain = 523.711
INFO: [Common 17-1381] The checkpoint 'Z:/ee26/lab3/lab3.runs/synth_1/display_butterfly.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_butterfly_utilization_synth.rpt -pb display_butterfly_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 800.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar  2 16:51:36 2020...
