
PROFET2_12V_Shield_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b250  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000884  0800b420  0800b420  0001b420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bca4  0800bca4  00020264  2**0
                  CONTENTS
  4 .ARM          00000008  0800bca4  0800bca4  0001bca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcac  0800bcac  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcac  0800bcac  0001bcac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcb0  0800bcb0  0001bcb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800bcb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  20000264  0800bf18  00020264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009f4  0800bf18  000209f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011db6  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002818  00000000  00000000  0003204a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00034868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ec0  00000000  00000000  00035820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000246b4  00000000  00000000  000366e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e53  00000000  00000000  0005ad94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df2a4  00000000  00000000  0006cbe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014be8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057d0  00000000  00000000  0014bee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000264 	.word	0x20000264
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b408 	.word	0x0800b408

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000268 	.word	0x20000268
 800020c:	0800b408 	.word	0x0800b408

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <enableDiag>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */
void enableDiag(char num)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
	if (num == '1')
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	2b31      	cmp	r3, #49	; 0x31
 800103a:	d111      	bne.n	8001060 <enableDiag+0x34>
	{
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	482a      	ldr	r0, [pc, #168]	; (80010ec <enableDiag+0xc0>)
 8001042:	f003 fd17 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_SET);
 8001046:	2201      	movs	r2, #1
 8001048:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800104c:	4828      	ldr	r0, [pc, #160]	; (80010f0 <enableDiag+0xc4>)
 800104e:	f003 fd11 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001058:	4826      	ldr	r0, [pc, #152]	; (80010f4 <enableDiag+0xc8>)
 800105a:	f003 fd0b 	bl	8004a74 <HAL_GPIO_WritePin>
 800105e:	e03d      	b.n	80010dc <enableDiag+0xb0>
	}
	else if (num == '2')
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	2b32      	cmp	r3, #50	; 0x32
 8001064:	d111      	bne.n	800108a <enableDiag+0x5e>
	{
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	4821      	ldr	r0, [pc, #132]	; (80010f0 <enableDiag+0xc4>)
 800106c:	f003 fd02 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001076:	481e      	ldr	r0, [pc, #120]	; (80010f0 <enableDiag+0xc4>)
 8001078:	f003 fcfc 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001082:	481c      	ldr	r0, [pc, #112]	; (80010f4 <enableDiag+0xc8>)
 8001084:	f003 fcf6 	bl	8004a74 <HAL_GPIO_WritePin>
 8001088:	e028      	b.n	80010dc <enableDiag+0xb0>
	}
	else if (num == '3')
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	2b33      	cmp	r3, #51	; 0x33
 800108e:	d111      	bne.n	80010b4 <enableDiag+0x88>
	{
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2180      	movs	r1, #128	; 0x80
 8001094:	4817      	ldr	r0, [pc, #92]	; (80010f4 <enableDiag+0xc8>)
 8001096:	f003 fced 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_SET);
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010a0:	4813      	ldr	r0, [pc, #76]	; (80010f0 <enableDiag+0xc4>)
 80010a2:	f003 fce7 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 80010a6:	2200      	movs	r2, #0
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	4811      	ldr	r0, [pc, #68]	; (80010f4 <enableDiag+0xc8>)
 80010ae:	f003 fce1 	bl	8004a74 <HAL_GPIO_WritePin>
 80010b2:	e013      	b.n	80010dc <enableDiag+0xb0>
	}
	else if (num == '4')
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2b34      	cmp	r3, #52	; 0x34
 80010b8:	d110      	bne.n	80010dc <enableDiag+0xb0>
	{
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2108      	movs	r1, #8
 80010be:	480c      	ldr	r0, [pc, #48]	; (80010f0 <enableDiag+0xc4>)
 80010c0:	f003 fcd8 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ca:	4809      	ldr	r0, [pc, #36]	; (80010f0 <enableDiag+0xc4>)
 80010cc:	f003 fcd2 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d6:	4807      	ldr	r0, [pc, #28]	; (80010f4 <enableDiag+0xc8>)
 80010d8:	f003 fccc 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	diagEnb = DIAG_EN;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <enableDiag+0xcc>)
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40020800 	.word	0x40020800
 80010f0:	40020400 	.word	0x40020400
 80010f4:	40020000 	.word	0x40020000
 80010f8:	20000080 	.word	0x20000080

080010fc <disableDiag>:

void disableDiag(char num)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
	if (num == '1')
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2b31      	cmp	r3, #49	; 0x31
 800110a:	d10c      	bne.n	8001126 <disableDiag+0x2a>
	{
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001112:	4820      	ldr	r0, [pc, #128]	; (8001194 <disableDiag+0x98>)
 8001114:	f003 fcae 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 8001118:	2200      	movs	r2, #0
 800111a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800111e:	481e      	ldr	r0, [pc, #120]	; (8001198 <disableDiag+0x9c>)
 8001120:	f003 fca8 	bl	8004a74 <HAL_GPIO_WritePin>
 8001124:	e02e      	b.n	8001184 <disableDiag+0x88>
	}
	else if (num == '2')
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2b32      	cmp	r3, #50	; 0x32
 800112a:	d10c      	bne.n	8001146 <disableDiag+0x4a>
	{
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001132:	4818      	ldr	r0, [pc, #96]	; (8001194 <disableDiag+0x98>)
 8001134:	f003 fc9e 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 8001138:	2200      	movs	r2, #0
 800113a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113e:	4816      	ldr	r0, [pc, #88]	; (8001198 <disableDiag+0x9c>)
 8001140:	f003 fc98 	bl	8004a74 <HAL_GPIO_WritePin>
 8001144:	e01e      	b.n	8001184 <disableDiag+0x88>
	}
	else if (num == '3')
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	2b33      	cmp	r3, #51	; 0x33
 800114a:	d10c      	bne.n	8001166 <disableDiag+0x6a>
	{
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001152:	4810      	ldr	r0, [pc, #64]	; (8001194 <disableDiag+0x98>)
 8001154:	f003 fc8e 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800115e:	480e      	ldr	r0, [pc, #56]	; (8001198 <disableDiag+0x9c>)
 8001160:	f003 fc88 	bl	8004a74 <HAL_GPIO_WritePin>
 8001164:	e00e      	b.n	8001184 <disableDiag+0x88>
	}
	else if (num == '4')
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	2b34      	cmp	r3, #52	; 0x34
 800116a:	d10b      	bne.n	8001184 <disableDiag+0x88>
	{
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001172:	4808      	ldr	r0, [pc, #32]	; (8001194 <disableDiag+0x98>)
 8001174:	f003 fc7e 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800117e:	4806      	ldr	r0, [pc, #24]	; (8001198 <disableDiag+0x9c>)
 8001180:	f003 fc78 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	diagEnb = DIAG_DIS;
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <disableDiag+0xa0>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]

}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020400 	.word	0x40020400
 8001198:	40020000 	.word	0x40020000
 800119c:	20000080 	.word	0x20000080

080011a0 <ReadADC>:

void ReadADC(char num)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_Start(&hadc1);
 80011aa:	4846      	ldr	r0, [pc, #280]	; (80012c4 <ReadADC+0x124>)
 80011ac:	f001 fdae 	bl	8002d0c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 80011b0:	2164      	movs	r1, #100	; 0x64
 80011b2:	4844      	ldr	r0, [pc, #272]	; (80012c4 <ReadADC+0x124>)
 80011b4:	f001 feaf 	bl	8002f16 <HAL_ADC_PollForConversion>
	Shield.A1_adc_raw_value_Vbb = HAL_ADC_GetValue(&hadc1);    // Vbb raw value
 80011b8:	4842      	ldr	r0, [pc, #264]	; (80012c4 <ReadADC+0x124>)
 80011ba:	f002 f9e3 	bl	8003584 <HAL_ADC_GetValue>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <ReadADC+0x128>)
 80011c4:	615a      	str	r2, [r3, #20]
	HAL_ADC_Stop(&hadc1);
 80011c6:	483f      	ldr	r0, [pc, #252]	; (80012c4 <ReadADC+0x124>)
 80011c8:	f001 fe72 	bl	8002eb0 <HAL_ADC_Stop>

	/* Change GPIO Channel */
	switch (num)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	3b31      	subs	r3, #49	; 0x31
 80011d0:	2b03      	cmp	r3, #3
 80011d2:	d915      	bls.n	8001200 <ReadADC+0x60>
	case '2':
	case '3':
	case '4':
		break;
	default:
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_SET); // Select sense signal from PROFET+2 device U1 and U3 (DEN1_DEN3= high,DEN2_DEN4 = low)
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011da:	483c      	ldr	r0, [pc, #240]	; (80012cc <ReadADC+0x12c>)
 80011dc:	f003 fc4a 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_RESET); // Select sense signal from PROFET+2 device U1 and U3
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011e6:	483a      	ldr	r0, [pc, #232]	; (80012d0 <ReadADC+0x130>)
 80011e8:	f003 fc44 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET); // open load in state OFF diagnosis disabled
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f2:	4837      	ldr	r0, [pc, #220]	; (80012d0 <ReadADC+0x130>)
 80011f4:	f003 fc3e 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_Delay(1); // generously delay of 1ms to give the PROFET+2 time to provide the sense signal
 80011f8:	2001      	movs	r0, #1
 80011fa:	f001 fd1f 	bl	8002c3c <HAL_Delay>
		break;
 80011fe:	e000      	b.n	8001202 <ReadADC+0x62>
		break;
 8001200:	bf00      	nop
	}

// tsIS(DIAG) <= 3 x (tON_max + tsIS(ON)_max) = 3 x (210µs + 40) = 750µs!
// Vbb, ADC 1,3 READ
	HAL_ADC_Start_DMA(&hadc1, ADC_Value, 4);
 8001202:	2204      	movs	r2, #4
 8001204:	4933      	ldr	r1, [pc, #204]	; (80012d4 <ReadADC+0x134>)
 8001206:	482f      	ldr	r0, [pc, #188]	; (80012c4 <ReadADC+0x124>)
 8001208:	f002 f852 	bl	80032b0 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	e008      	b.n	8001224 <ReadADC+0x84>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001212:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001216:	2100      	movs	r1, #0
 8001218:	482f      	ldr	r0, [pc, #188]	; (80012d8 <ReadADC+0x138>)
 800121a:	f002 ff4d 	bl	80040b8 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3301      	adds	r3, #1
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b03      	cmp	r3, #3
 8001228:	ddf3      	ble.n	8001212 <ReadADC+0x72>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 800122a:	4826      	ldr	r0, [pc, #152]	; (80012c4 <ReadADC+0x124>)
 800122c:	f002 f950 	bl	80034d0 <HAL_ADC_Stop_DMA>
// ADC 1,3 SET Data
	Shield.A2_adc_raw_value_IS_1 = ADC_Value[1]; // read analog value from analog input A2 -> device U1 -> sense IS1
 8001230:	4b28      	ldr	r3, [pc, #160]	; (80012d4 <ReadADC+0x134>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	461a      	mov	r2, r3
 8001236:	4b24      	ldr	r3, [pc, #144]	; (80012c8 <ReadADC+0x128>)
 8001238:	619a      	str	r2, [r3, #24]
	Shield.A3_adc_raw_value_IS_3 = ADC_Value[2]; // read analog value from analog input A3 -> device U3 -> sense IS3
 800123a:	4b26      	ldr	r3, [pc, #152]	; (80012d4 <ReadADC+0x134>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	461a      	mov	r2, r3
 8001240:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <ReadADC+0x128>)
 8001242:	621a      	str	r2, [r3, #32]

	/* Change GPIO Channel */
	switch (num)
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	3b31      	subs	r3, #49	; 0x31
 8001248:	2b03      	cmp	r3, #3
 800124a:	d915      	bls.n	8001278 <ReadADC+0xd8>
	case '2':
	case '3':
	case '4':
		break;
	default:
		HAL_GPIO_WritePin(DEN1_DEN3_GPIO_Port, DEN1_DEN3_Pin, GPIO_PIN_RESET); // Select sense signal from PROFET+2 device U2 and U4 (DEN1_DEN3= low, DEN2_DEN4 = high)
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001252:	481e      	ldr	r0, [pc, #120]	; (80012cc <ReadADC+0x12c>)
 8001254:	f003 fc0e 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEN2_DEN4_GPIO_Port, DEN2_DEN4_Pin, GPIO_PIN_SET); // Select sense signal from PROFET+2 device U2 and U4
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800125e:	481c      	ldr	r0, [pc, #112]	; (80012d0 <ReadADC+0x130>)
 8001260:	f003 fc08 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET); // open load in state OFF diagnosis disabled
 8001264:	2200      	movs	r2, #0
 8001266:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126a:	4819      	ldr	r0, [pc, #100]	; (80012d0 <ReadADC+0x130>)
 800126c:	f003 fc02 	bl	8004a74 <HAL_GPIO_WritePin>
		HAL_Delay(1); // generously delay of 1ms to give the PROFET+2 time to provide the sense signal
 8001270:	2001      	movs	r0, #1
 8001272:	f001 fce3 	bl	8002c3c <HAL_Delay>
		break;
 8001276:	e000      	b.n	800127a <ReadADC+0xda>
		break;
 8001278:	bf00      	nop
	}

	/* Vbb, ADC 2,4 READ */
	HAL_ADC_Start_DMA(&hadc1, ADC_Value, 4);
 800127a:	2204      	movs	r2, #4
 800127c:	4915      	ldr	r1, [pc, #84]	; (80012d4 <ReadADC+0x134>)
 800127e:	4811      	ldr	r0, [pc, #68]	; (80012c4 <ReadADC+0x124>)
 8001280:	f002 f816 	bl	80032b0 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	e008      	b.n	800129c <ReadADC+0xfc>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 800128a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800128e:	2100      	movs	r1, #0
 8001290:	4811      	ldr	r0, [pc, #68]	; (80012d8 <ReadADC+0x138>)
 8001292:	f002 ff11 	bl	80040b8 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	3301      	adds	r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2b03      	cmp	r3, #3
 80012a0:	ddf3      	ble.n	800128a <ReadADC+0xea>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80012a2:	4808      	ldr	r0, [pc, #32]	; (80012c4 <ReadADC+0x124>)
 80012a4:	f002 f914 	bl	80034d0 <HAL_ADC_Stop_DMA>
// ADC 2,4 SET Data
	Shield.A2_adc_raw_value_IS_2 = ADC_Value[1]; // read analog value from analog input A2 -> device U2 -> sense IS2
 80012a8:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <ReadADC+0x134>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <ReadADC+0x128>)
 80012b0:	61da      	str	r2, [r3, #28]
	Shield.A3_adc_raw_value_IS_4 = ADC_Value[2]; // read analog value from analog input A3 -> device U4 -> sense IS4
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <ReadADC+0x134>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <ReadADC+0x128>)
 80012ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200004a8 	.word	0x200004a8
 80012c8:	20000000 	.word	0x20000000
 80012cc:	40020400 	.word	0x40020400
 80012d0:	40020000 	.word	0x40020000
 80012d4:	20000498 	.word	0x20000498
 80012d8:	200004f0 	.word	0x200004f0

080012dc <readIS>:

float readIS(char num)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
	ReadADC(num);
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff ff59 	bl	80011a0 <ReadADC>

	// Calculate ADC voltage for analog input A1 -> Vbb
	Shield.A1_Vbb_ADC_Voltage = (float) (Shield.A1_adc_raw_value_Vbb
 80012ee:	4b92      	ldr	r3, [pc, #584]	; (8001538 <readIS+0x25c>)
 80012f0:	695b      	ldr	r3, [r3, #20]
			/ Shield.max_adc_reading * Shield.adc_reference_voltage); // e.g. 1024/1024*5 -> 5V max
 80012f2:	ee07 3a90 	vmov	s15, r3
 80012f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012fa:	4b8f      	ldr	r3, [pc, #572]	; (8001538 <readIS+0x25c>)
 80012fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001300:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001304:	4b8c      	ldr	r3, [pc, #560]	; (8001538 <readIS+0x25c>)
 8001306:	edd3 7a03 	vldr	s15, [r3, #12]
	Shield.A1_Vbb_ADC_Voltage = (float) (Shield.A1_adc_raw_value_Vbb
 800130a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800130e:	4b8a      	ldr	r3, [pc, #552]	; (8001538 <readIS+0x25c>)
 8001310:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	Shield.A1_Vbb_ADC_Voltage = (Shield.A1_Vbb_ADC_Voltage
 8001314:	4b88      	ldr	r3, [pc, #544]	; (8001538 <readIS+0x25c>)
 8001316:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
			- Shield.A1_Vbb_Offset) * Shield.A1_Vbb_Gain; // e.g. (5V - 0V) * 1 = 5V
 800131a:	4b87      	ldr	r3, [pc, #540]	; (8001538 <readIS+0x25c>)
 800131c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001320:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <readIS+0x25c>)
 8001326:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800132a:	ee67 7a27 	vmul.f32	s15, s14, s15
	Shield.A1_Vbb_ADC_Voltage = (Shield.A1_Vbb_ADC_Voltage
 800132e:	4b82      	ldr	r3, [pc, #520]	; (8001538 <readIS+0x25c>)
 8001330:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	Shield.A1_Vbb_Real_Voltage = (float) ((Shield.A1_Vbb_ADC_Voltage
 8001334:	4b80      	ldr	r3, [pc, #512]	; (8001538 <readIS+0x25c>)
 8001336:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
			* (Shield.Vbb_Resistor_1 + Shield.Vbb_Resistor_2))
 800133a:	4b7f      	ldr	r3, [pc, #508]	; (8001538 <readIS+0x25c>)
 800133c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001340:	4b7d      	ldr	r3, [pc, #500]	; (8001538 <readIS+0x25c>)
 8001342:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800134a:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ Shield.Vbb_Resistor_2); // e.g. (5V *(47k + 10k))/10k = 28.5V max measurable VS
 800134e:	4b7a      	ldr	r3, [pc, #488]	; (8001538 <readIS+0x25c>)
 8001350:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
	Shield.A1_Vbb_Real_Voltage = (float) ((Shield.A1_Vbb_ADC_Voltage
 8001354:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001358:	4b77      	ldr	r3, [pc, #476]	; (8001538 <readIS+0x25c>)
 800135a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	if (num == '1')
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2b31      	cmp	r3, #49	; 0x31
 8001362:	d137      	bne.n	80013d4 <readIS+0xf8>
	{
		// Calculate ADC voltage for analog input A2 -> ISense 1
		Shield.Ux_IS_Voltage[0] = Shield.A2_adc_raw_value_IS_1
 8001364:	4b74      	ldr	r3, [pc, #464]	; (8001538 <readIS+0x25c>)
 8001366:	699b      	ldr	r3, [r3, #24]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. 1024/1024*5 -> 5V
 8001368:	ee07 3a90 	vmov	s15, r3
 800136c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001370:	4b71      	ldr	r3, [pc, #452]	; (8001538 <readIS+0x25c>)
 8001372:	edd3 7a02 	vldr	s15, [r3, #8]
 8001376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800137a:	4b6f      	ldr	r3, [pc, #444]	; (8001538 <readIS+0x25c>)
 800137c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001380:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[0] = Shield.A2_adc_raw_value_IS_1
 8001384:	4b6c      	ldr	r3, [pc, #432]	; (8001538 <readIS+0x25c>)
 8001386:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

		Shield.Ux_IS_Ampere[0] = (float) ((Shield.Ux_IS_Voltage[0]
 800138a:	4b6b      	ldr	r3, [pc, #428]	; (8001538 <readIS+0x25c>)
 800138c:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
				* Shield.kilis) / 1000); // e.g. (5*22700)/1000 -> 113.5 A max
 8001390:	4b69      	ldr	r3, [pc, #420]	; (8001538 <readIS+0x25c>)
 8001392:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001394:	ee07 3a90 	vmov	s15, r3
 8001398:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139c:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[0] = (float) ((Shield.Ux_IS_Voltage[0]
 80013a0:	eddf 6a66 	vldr	s13, [pc, #408]	; 800153c <readIS+0x260>
 80013a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a8:	4b63      	ldr	r3, [pc, #396]	; (8001538 <readIS+0x25c>)
 80013aa:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		Shield.Ux_IS_Ampere[0] = (Shield.Ux_IS_Ampere[0] - Shield.Ampere_Offset)
 80013ae:	4b62      	ldr	r3, [pc, #392]	; (8001538 <readIS+0x25c>)
 80013b0:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80013b4:	4b60      	ldr	r3, [pc, #384]	; (8001538 <readIS+0x25c>)
 80013b6:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80013ba:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;             // (113.5 - 0) * 1 = 113.5A
 80013be:	4b5e      	ldr	r3, [pc, #376]	; (8001538 <readIS+0x25c>)
 80013c0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80013c4:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[0] = (Shield.Ux_IS_Ampere[0] - Shield.Ampere_Offset)
 80013c8:	4b5b      	ldr	r3, [pc, #364]	; (8001538 <readIS+0x25c>)
 80013ca:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		return Shield.Ux_IS_Ampere[0];
 80013ce:	4b5a      	ldr	r3, [pc, #360]	; (8001538 <readIS+0x25c>)
 80013d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d2:	e18a      	b.n	80016ea <readIS+0x40e>
	}
	else if (num == '2')
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	2b32      	cmp	r3, #50	; 0x32
 80013d8:	d137      	bne.n	800144a <readIS+0x16e>
	{
		// Calculate ADC voltage for analog input A2 -> ISense 2
		Shield.Ux_IS_Voltage[1] = Shield.A2_adc_raw_value_IS_2
 80013da:	4b57      	ldr	r3, [pc, #348]	; (8001538 <readIS+0x25c>)
 80013dc:	69db      	ldr	r3, [r3, #28]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. calculation for 10A // e.g. (91/1024)*5 = 0,4443359375
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013e6:	4b54      	ldr	r3, [pc, #336]	; (8001538 <readIS+0x25c>)
 80013e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80013ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013f0:	4b51      	ldr	r3, [pc, #324]	; (8001538 <readIS+0x25c>)
 80013f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80013f6:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[1] = Shield.A2_adc_raw_value_IS_2
 80013fa:	4b4f      	ldr	r3, [pc, #316]	; (8001538 <readIS+0x25c>)
 80013fc:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

		Shield.Ux_IS_Ampere[1] = (float) ((Shield.Ux_IS_Voltage[1]
 8001400:	4b4d      	ldr	r3, [pc, #308]	; (8001538 <readIS+0x25c>)
 8001402:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
				* Shield.kilis) / 1000); // e.g. (0,4443359375*22700)/1000 = 10,086 A
 8001406:	4b4c      	ldr	r3, [pc, #304]	; (8001538 <readIS+0x25c>)
 8001408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800140a:	ee07 3a90 	vmov	s15, r3
 800140e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001412:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[1] = (float) ((Shield.Ux_IS_Voltage[1]
 8001416:	eddf 6a49 	vldr	s13, [pc, #292]	; 800153c <readIS+0x260>
 800141a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800141e:	4b46      	ldr	r3, [pc, #280]	; (8001538 <readIS+0x25c>)
 8001420:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		Shield.Ux_IS_Ampere[1] = (Shield.Ux_IS_Ampere[1] - Shield.Ampere_Offset)
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <readIS+0x25c>)
 8001426:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800142a:	4b43      	ldr	r3, [pc, #268]	; (8001538 <readIS+0x25c>)
 800142c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001430:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;           // e.g. (10,086-0) * 1 = 10,086A
 8001434:	4b40      	ldr	r3, [pc, #256]	; (8001538 <readIS+0x25c>)
 8001436:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800143a:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[1] = (Shield.Ux_IS_Ampere[1] - Shield.Ampere_Offset)
 800143e:	4b3e      	ldr	r3, [pc, #248]	; (8001538 <readIS+0x25c>)
 8001440:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		return Shield.Ux_IS_Ampere[1];
 8001444:	4b3c      	ldr	r3, [pc, #240]	; (8001538 <readIS+0x25c>)
 8001446:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001448:	e14f      	b.n	80016ea <readIS+0x40e>
	}
	else if (num == '3')
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b33      	cmp	r3, #51	; 0x33
 800144e:	d137      	bne.n	80014c0 <readIS+0x1e4>
	{
		// Calculate ADC voltage for analog input A3 -> ISense 3
		Shield.Ux_IS_Voltage[2] = Shield.A3_adc_raw_value_IS_3
 8001450:	4b39      	ldr	r3, [pc, #228]	; (8001538 <readIS+0x25c>)
 8001452:	6a1b      	ldr	r3, [r3, #32]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. calculation for 2.2A // e.g. (20/1024)*5 = 0,09765625
 8001454:	ee07 3a90 	vmov	s15, r3
 8001458:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800145c:	4b36      	ldr	r3, [pc, #216]	; (8001538 <readIS+0x25c>)
 800145e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001466:	4b34      	ldr	r3, [pc, #208]	; (8001538 <readIS+0x25c>)
 8001468:	edd3 7a03 	vldr	s15, [r3, #12]
 800146c:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[2] = Shield.A3_adc_raw_value_IS_3
 8001470:	4b31      	ldr	r3, [pc, #196]	; (8001538 <readIS+0x25c>)
 8001472:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

		Shield.Ux_IS_Ampere[2] = (float) ((Shield.Ux_IS_Voltage[2]
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <readIS+0x25c>)
 8001478:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
				* Shield.kilis) / 1000); // (0,09765625*22700)/1000 = 2,216796 A
 800147c:	4b2e      	ldr	r3, [pc, #184]	; (8001538 <readIS+0x25c>)
 800147e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001488:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[2] = (float) ((Shield.Ux_IS_Voltage[2]
 800148c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 800153c <readIS+0x260>
 8001490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001494:	4b28      	ldr	r3, [pc, #160]	; (8001538 <readIS+0x25c>)
 8001496:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		Shield.Ux_IS_Ampere[2] = (Shield.Ux_IS_Ampere[2] - Shield.Ampere_Offset)
 800149a:	4b27      	ldr	r3, [pc, #156]	; (8001538 <readIS+0x25c>)
 800149c:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80014a0:	4b25      	ldr	r3, [pc, #148]	; (8001538 <readIS+0x25c>)
 80014a2:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80014a6:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;      // e.g. (2,2167-0) * 1 = 2,2167A
 80014aa:	4b23      	ldr	r3, [pc, #140]	; (8001538 <readIS+0x25c>)
 80014ac:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80014b0:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[2] = (Shield.Ux_IS_Ampere[2] - Shield.Ampere_Offset)
 80014b4:	4b20      	ldr	r3, [pc, #128]	; (8001538 <readIS+0x25c>)
 80014b6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		return Shield.Ux_IS_Ampere[2];
 80014ba:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <readIS+0x25c>)
 80014bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80014be:	e114      	b.n	80016ea <readIS+0x40e>
	}
	else if (num == '4')
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	2b34      	cmp	r3, #52	; 0x34
 80014c4:	d13c      	bne.n	8001540 <readIS+0x264>
	{
		// Calculate ADC voltage for analog input A3 -> ISense 4
		Shield.Ux_IS_Voltage[3] = Shield.A3_adc_raw_value_IS_4
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <readIS+0x25c>)
 80014c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				/ Shield.max_adc_reading * Shield.adc_reference_voltage;
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <readIS+0x25c>)
 80014d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80014d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80014dc:	4b16      	ldr	r3, [pc, #88]	; (8001538 <readIS+0x25c>)
 80014de:	edd3 7a03 	vldr	s15, [r3, #12]
 80014e2:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[3] = Shield.A3_adc_raw_value_IS_4
 80014e6:	4b14      	ldr	r3, [pc, #80]	; (8001538 <readIS+0x25c>)
 80014e8:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

		Shield.Ux_IS_Ampere[3] = (float) ((Shield.Ux_IS_Voltage[3]
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <readIS+0x25c>)
 80014ee:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
				* Shield.kilis) / 1000);
 80014f2:	4b11      	ldr	r3, [pc, #68]	; (8001538 <readIS+0x25c>)
 80014f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fe:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[3] = (float) ((Shield.Ux_IS_Voltage[3]
 8001502:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800153c <readIS+0x260>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <readIS+0x25c>)
 800150c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		Shield.Ux_IS_Ampere[3] = (Shield.Ux_IS_Ampere[3] - Shield.Ampere_Offset)
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <readIS+0x25c>)
 8001512:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <readIS+0x25c>)
 8001518:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800151c:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;
 8001520:	4b05      	ldr	r3, [pc, #20]	; (8001538 <readIS+0x25c>)
 8001522:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001526:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[3] = (Shield.Ux_IS_Ampere[3] - Shield.Ampere_Offset)
 800152a:	4b03      	ldr	r3, [pc, #12]	; (8001538 <readIS+0x25c>)
 800152c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		return Shield.Ux_IS_Ampere[3];
 8001530:	4b01      	ldr	r3, [pc, #4]	; (8001538 <readIS+0x25c>)
 8001532:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001534:	e0d9      	b.n	80016ea <readIS+0x40e>
 8001536:	bf00      	nop
 8001538:	20000000 	.word	0x20000000
 800153c:	447a0000 	.word	0x447a0000
	}
	else // ALL
	{
		// Calculate ADC voltage for analog input A2 -> ISense 1
		Shield.Ux_IS_Voltage[0] = Shield.A2_adc_raw_value_IS_1
 8001540:	4b6d      	ldr	r3, [pc, #436]	; (80016f8 <readIS+0x41c>)
 8001542:	699b      	ldr	r3, [r3, #24]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. 1024/1024*5 -> 5V
 8001544:	ee07 3a90 	vmov	s15, r3
 8001548:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800154c:	4b6a      	ldr	r3, [pc, #424]	; (80016f8 <readIS+0x41c>)
 800154e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001556:	4b68      	ldr	r3, [pc, #416]	; (80016f8 <readIS+0x41c>)
 8001558:	edd3 7a03 	vldr	s15, [r3, #12]
 800155c:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[0] = Shield.A2_adc_raw_value_IS_1
 8001560:	4b65      	ldr	r3, [pc, #404]	; (80016f8 <readIS+0x41c>)
 8001562:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

		Shield.Ux_IS_Ampere[0] = (float) ((Shield.Ux_IS_Voltage[0]
 8001566:	4b64      	ldr	r3, [pc, #400]	; (80016f8 <readIS+0x41c>)
 8001568:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
				* Shield.kilis) / 1000); // e.g. (5*22700)/1000 -> 113.5 A max
 800156c:	4b62      	ldr	r3, [pc, #392]	; (80016f8 <readIS+0x41c>)
 800156e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[0] = (float) ((Shield.Ux_IS_Voltage[0]
 800157c:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80016fc <readIS+0x420>
 8001580:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001584:	4b5c      	ldr	r3, [pc, #368]	; (80016f8 <readIS+0x41c>)
 8001586:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		Shield.Ux_IS_Ampere[0] = (Shield.Ux_IS_Ampere[0] - Shield.Ampere_Offset)
 800158a:	4b5b      	ldr	r3, [pc, #364]	; (80016f8 <readIS+0x41c>)
 800158c:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8001590:	4b59      	ldr	r3, [pc, #356]	; (80016f8 <readIS+0x41c>)
 8001592:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001596:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;             // (113.5 - 0) * 1 = 113.5A
 800159a:	4b57      	ldr	r3, [pc, #348]	; (80016f8 <readIS+0x41c>)
 800159c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80015a0:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[0] = (Shield.Ux_IS_Ampere[0] - Shield.Ampere_Offset)
 80015a4:	4b54      	ldr	r3, [pc, #336]	; (80016f8 <readIS+0x41c>)
 80015a6:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

		// Calculate ADC voltage for analog input A2 -> ISense 2
		Shield.Ux_IS_Voltage[1] = Shield.A2_adc_raw_value_IS_2
 80015aa:	4b53      	ldr	r3, [pc, #332]	; (80016f8 <readIS+0x41c>)
 80015ac:	69db      	ldr	r3, [r3, #28]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. calculation for 10A // e.g. (91/1024)*5 = 0,4443359375
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015b6:	4b50      	ldr	r3, [pc, #320]	; (80016f8 <readIS+0x41c>)
 80015b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80015bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015c0:	4b4d      	ldr	r3, [pc, #308]	; (80016f8 <readIS+0x41c>)
 80015c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80015c6:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[1] = Shield.A2_adc_raw_value_IS_2
 80015ca:	4b4b      	ldr	r3, [pc, #300]	; (80016f8 <readIS+0x41c>)
 80015cc:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

		Shield.Ux_IS_Ampere[1] = (float) ((Shield.Ux_IS_Voltage[1]
 80015d0:	4b49      	ldr	r3, [pc, #292]	; (80016f8 <readIS+0x41c>)
 80015d2:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
				* Shield.kilis) / 1000); // e.g. (0,4443359375*22700)/1000 = 10,086 A
 80015d6:	4b48      	ldr	r3, [pc, #288]	; (80016f8 <readIS+0x41c>)
 80015d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80015da:	ee07 3a90 	vmov	s15, r3
 80015de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e2:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[1] = (float) ((Shield.Ux_IS_Voltage[1]
 80015e6:	eddf 6a45 	vldr	s13, [pc, #276]	; 80016fc <readIS+0x420>
 80015ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ee:	4b42      	ldr	r3, [pc, #264]	; (80016f8 <readIS+0x41c>)
 80015f0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		Shield.Ux_IS_Ampere[1] = (Shield.Ux_IS_Ampere[1] - Shield.Ampere_Offset)
 80015f4:	4b40      	ldr	r3, [pc, #256]	; (80016f8 <readIS+0x41c>)
 80015f6:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 80015fa:	4b3f      	ldr	r3, [pc, #252]	; (80016f8 <readIS+0x41c>)
 80015fc:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001600:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;           // e.g. (10,086-0) * 1 = 10,086A
 8001604:	4b3c      	ldr	r3, [pc, #240]	; (80016f8 <readIS+0x41c>)
 8001606:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800160a:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[1] = (Shield.Ux_IS_Ampere[1] - Shield.Ampere_Offset)
 800160e:	4b3a      	ldr	r3, [pc, #232]	; (80016f8 <readIS+0x41c>)
 8001610:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

		// Calculate ADC voltage for analog input A3 -> ISense 3
		Shield.Ux_IS_Voltage[2] = Shield.A3_adc_raw_value_IS_3
 8001614:	4b38      	ldr	r3, [pc, #224]	; (80016f8 <readIS+0x41c>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
				/ Shield.max_adc_reading * Shield.adc_reference_voltage; // e.g. calculation for 2.2A // e.g. (20/1024)*5 = 0,09765625
 8001618:	ee07 3a90 	vmov	s15, r3
 800161c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001620:	4b35      	ldr	r3, [pc, #212]	; (80016f8 <readIS+0x41c>)
 8001622:	edd3 7a02 	vldr	s15, [r3, #8]
 8001626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800162a:	4b33      	ldr	r3, [pc, #204]	; (80016f8 <readIS+0x41c>)
 800162c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001630:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[2] = Shield.A3_adc_raw_value_IS_3
 8001634:	4b30      	ldr	r3, [pc, #192]	; (80016f8 <readIS+0x41c>)
 8001636:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

		Shield.Ux_IS_Ampere[2] = (float) ((Shield.Ux_IS_Voltage[2]
 800163a:	4b2f      	ldr	r3, [pc, #188]	; (80016f8 <readIS+0x41c>)
 800163c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
				* Shield.kilis) / 1000); // (0,09765625*22700)/1000 = 2,216796 A
 8001640:	4b2d      	ldr	r3, [pc, #180]	; (80016f8 <readIS+0x41c>)
 8001642:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001644:	ee07 3a90 	vmov	s15, r3
 8001648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800164c:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[2] = (float) ((Shield.Ux_IS_Voltage[2]
 8001650:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80016fc <readIS+0x420>
 8001654:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001658:	4b27      	ldr	r3, [pc, #156]	; (80016f8 <readIS+0x41c>)
 800165a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		Shield.Ux_IS_Ampere[2] = (Shield.Ux_IS_Ampere[2] - Shield.Ampere_Offset)
 800165e:	4b26      	ldr	r3, [pc, #152]	; (80016f8 <readIS+0x41c>)
 8001660:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 8001664:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <readIS+0x41c>)
 8001666:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800166a:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;           // e.g. (2,2167-0) * 1 = 2,2167A
 800166e:	4b22      	ldr	r3, [pc, #136]	; (80016f8 <readIS+0x41c>)
 8001670:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001674:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[2] = (Shield.Ux_IS_Ampere[2] - Shield.Ampere_Offset)
 8001678:	4b1f      	ldr	r3, [pc, #124]	; (80016f8 <readIS+0x41c>)
 800167a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

		// Calculate ADC voltage for analog input A3 -> ISense 4
		Shield.Ux_IS_Voltage[3] = Shield.A3_adc_raw_value_IS_4
 800167e:	4b1e      	ldr	r3, [pc, #120]	; (80016f8 <readIS+0x41c>)
 8001680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				/ Shield.max_adc_reading * Shield.adc_reference_voltage;
 8001682:	ee07 3a90 	vmov	s15, r3
 8001686:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800168a:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <readIS+0x41c>)
 800168c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001694:	4b18      	ldr	r3, [pc, #96]	; (80016f8 <readIS+0x41c>)
 8001696:	edd3 7a03 	vldr	s15, [r3, #12]
 800169a:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Voltage[3] = Shield.A3_adc_raw_value_IS_4
 800169e:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <readIS+0x41c>)
 80016a0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

		Shield.Ux_IS_Ampere[3] = (float) ((Shield.Ux_IS_Voltage[3]
 80016a4:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <readIS+0x41c>)
 80016a6:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
				* Shield.kilis) / 1000);
 80016aa:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <readIS+0x41c>)
 80016ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80016ae:	ee07 3a90 	vmov	s15, r3
 80016b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b6:	ee27 7a27 	vmul.f32	s14, s14, s15
		Shield.Ux_IS_Ampere[3] = (float) ((Shield.Ux_IS_Voltage[3]
 80016ba:	eddf 6a10 	vldr	s13, [pc, #64]	; 80016fc <readIS+0x420>
 80016be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <readIS+0x41c>)
 80016c4:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		Shield.Ux_IS_Ampere[3] = (Shield.Ux_IS_Ampere[3] - Shield.Ampere_Offset)
 80016c8:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <readIS+0x41c>)
 80016ca:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80016ce:	4b0a      	ldr	r3, [pc, #40]	; (80016f8 <readIS+0x41c>)
 80016d0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80016d4:	ee37 7a67 	vsub.f32	s14, s14, s15
				* Shield.Ampere_Gain;
 80016d8:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <readIS+0x41c>)
 80016da:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80016de:	ee67 7a27 	vmul.f32	s15, s14, s15
		Shield.Ux_IS_Ampere[3] = (Shield.Ux_IS_Ampere[3] - Shield.Ampere_Offset)
 80016e2:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <readIS+0x41c>)
 80016e4:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	}
	//HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET);

}
 80016e8:	e001      	b.n	80016ee <readIS+0x412>
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eeb0 0a67 	vmov.f32	s0, s15
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000000 	.word	0x20000000
 80016fc:	447a0000 	.word	0x447a0000

08001700 <diagRead>:

float diagRead(char num)
{
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
	uint16_t AnalogDigitalConverterResult = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	81fb      	strh	r3, [r7, #14]
	float amps = 0.0;
 800170e:	f04f 0300 	mov.w	r3, #0
 8001712:	60bb      	str	r3, [r7, #8]
	//DiagStatus_t diagStatus = NORMAL;
	//DiagEnable_t diagEnb = DIAG_DIS;

	if (diagEnb == DIAG_EN)
 8001714:	4b2a      	ldr	r3, [pc, #168]	; (80017c0 <diagRead+0xc0>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d13d      	bne.n	8001798 <diagRead+0x98>
	{
		//readIS(num);
		//amps = Shield.Ux_IS_Ampere[n];
		amps = readIS(num);
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fddc 	bl	80012dc <readIS>
 8001724:	ed87 0a02 	vstr	s0, [r7, #8]

		if (amps > (0.0044 * Shield.kilis))
 8001728:	68b8      	ldr	r0, [r7, #8]
 800172a:	f7fe ff2d 	bl	8000588 <__aeabi_f2d>
 800172e:	4604      	mov	r4, r0
 8001730:	460d      	mov	r5, r1
 8001732:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <diagRead+0xc4>)
 8001734:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe ff14 	bl	8000564 <__aeabi_i2d>
 800173c:	a31c      	add	r3, pc, #112	; (adr r3, 80017b0 <diagRead+0xb0>)
 800173e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001742:	f7fe ff79 	bl	8000638 <__aeabi_dmul>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4620      	mov	r0, r4
 800174c:	4629      	mov	r1, r5
 800174e:	f7ff fa03 	bl	8000b58 <__aeabi_dcmpgt>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d002      	beq.n	800175e <diagRead+0x5e>
		{
			return OVERLOAD;
 8001758:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800175c:	e01e      	b.n	800179c <diagRead+0x9c>
		}
		else if (amps < (0.00002 * Shield.kilis))
 800175e:	68b8      	ldr	r0, [r7, #8]
 8001760:	f7fe ff12 	bl	8000588 <__aeabi_f2d>
 8001764:	4604      	mov	r4, r0
 8001766:	460d      	mov	r5, r1
 8001768:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <diagRead+0xc4>)
 800176a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800176c:	4618      	mov	r0, r3
 800176e:	f7fe fef9 	bl	8000564 <__aeabi_i2d>
 8001772:	a311      	add	r3, pc, #68	; (adr r3, 80017b8 <diagRead+0xb8>)
 8001774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001778:	f7fe ff5e 	bl	8000638 <__aeabi_dmul>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	4620      	mov	r0, r4
 8001782:	4629      	mov	r1, r5
 8001784:	f7ff f9ca 	bl	8000b1c <__aeabi_dcmplt>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <diagRead+0x92>
		{
			return OPEN_LOAD;
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <diagRead+0xc8>)
 8001790:	e004      	b.n	800179c <diagRead+0x9c>
		}
		else
		{
			return NORMAL;
 8001792:	f04f 0300 	mov.w	r3, #0
 8001796:	e001      	b.n	800179c <diagRead+0x9c>
		}
	}

	else
	{
		return NOT_ENABLED;
 8001798:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800179c:	ee07 3a90 	vmov	s15, r3
	}

	return diagStatus;

}
 80017a0:	eeb0 0a67 	vmov.f32	s0, s15
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bdb0      	pop	{r4, r5, r7, pc}
 80017aa:	bf00      	nop
 80017ac:	f3af 8000 	nop.w
 80017b0:	01a36e2f 	.word	0x01a36e2f
 80017b4:	3f7205bc 	.word	0x3f7205bc
 80017b8:	88e368f1 	.word	0x88e368f1
 80017bc:	3ef4f8b5 	.word	0x3ef4f8b5
 80017c0:	20000080 	.word	0x20000080
 80017c4:	20000000 	.word	0x20000000
 80017c8:	40a00000 	.word	0x40a00000
 80017cc:	00000000 	.word	0x00000000

080017d0 <diagnosisOff>:

int diagnosisOff(float CurrentON, float CurrentOFF)
{
 80017d0:	b5b0      	push	{r4, r5, r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80017da:	edc7 0a00 	vstr	s1, [r7]
	if ((CurrentON > (0.0018 * Shield.kilis))
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7fe fed2 	bl	8000588 <__aeabi_f2d>
 80017e4:	4604      	mov	r4, r0
 80017e6:	460d      	mov	r5, r1
 80017e8:	4b43      	ldr	r3, [pc, #268]	; (80018f8 <diagnosisOff+0x128>)
 80017ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe feb9 	bl	8000564 <__aeabi_i2d>
 80017f2:	a33d      	add	r3, pc, #244	; (adr r3, 80018e8 <diagnosisOff+0x118>)
 80017f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f8:	f7fe ff1e 	bl	8000638 <__aeabi_dmul>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	4620      	mov	r0, r4
 8001802:	4629      	mov	r1, r5
 8001804:	f7ff f9a8 	bl	8000b58 <__aeabi_dcmpgt>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d04b      	beq.n	80018a6 <diagnosisOff+0xd6>
			&& (CurrentON < (0.0044 * Shield.kilis)))
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7fe feba 	bl	8000588 <__aeabi_f2d>
 8001814:	4604      	mov	r4, r0
 8001816:	460d      	mov	r5, r1
 8001818:	4b37      	ldr	r3, [pc, #220]	; (80018f8 <diagnosisOff+0x128>)
 800181a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe fea1 	bl	8000564 <__aeabi_i2d>
 8001822:	a333      	add	r3, pc, #204	; (adr r3, 80018f0 <diagnosisOff+0x120>)
 8001824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001828:	f7fe ff06 	bl	8000638 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4620      	mov	r0, r4
 8001832:	4629      	mov	r1, r5
 8001834:	f7ff f972 	bl	8000b1c <__aeabi_dcmplt>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d033      	beq.n	80018a6 <diagnosisOff+0xd6>
	{
		if ((CurrentOFF > (0.0018 * Shield.kilis))
 800183e:	6838      	ldr	r0, [r7, #0]
 8001840:	f7fe fea2 	bl	8000588 <__aeabi_f2d>
 8001844:	4604      	mov	r4, r0
 8001846:	460d      	mov	r5, r1
 8001848:	4b2b      	ldr	r3, [pc, #172]	; (80018f8 <diagnosisOff+0x128>)
 800184a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe fe89 	bl	8000564 <__aeabi_i2d>
 8001852:	a325      	add	r3, pc, #148	; (adr r3, 80018e8 <diagnosisOff+0x118>)
 8001854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001858:	f7fe feee 	bl	8000638 <__aeabi_dmul>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4620      	mov	r0, r4
 8001862:	4629      	mov	r1, r5
 8001864:	f7ff f978 	bl	8000b58 <__aeabi_dcmpgt>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d019      	beq.n	80018a2 <diagnosisOff+0xd2>
				&& (CurrentOFF < (0.0044 * Shield.kilis)))
 800186e:	6838      	ldr	r0, [r7, #0]
 8001870:	f7fe fe8a 	bl	8000588 <__aeabi_f2d>
 8001874:	4604      	mov	r4, r0
 8001876:	460d      	mov	r5, r1
 8001878:	4b1f      	ldr	r3, [pc, #124]	; (80018f8 <diagnosisOff+0x128>)
 800187a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe71 	bl	8000564 <__aeabi_i2d>
 8001882:	a31b      	add	r3, pc, #108	; (adr r3, 80018f0 <diagnosisOff+0x120>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe fed6 	bl	8000638 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4620      	mov	r0, r4
 8001892:	4629      	mov	r1, r5
 8001894:	f7ff f942 	bl	8000b1c <__aeabi_dcmplt>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <diagnosisOff+0xd2>
		{
			return SHORT_TO_VSS;
 800189e:	2304      	movs	r3, #4
 80018a0:	e01c      	b.n	80018dc <diagnosisOff+0x10c>
		}
		else
		{
			return OPEN_LOAD;
 80018a2:	2305      	movs	r3, #5
 80018a4:	e01a      	b.n	80018dc <diagnosisOff+0x10c>
		}
	}
	else
	{
		if ((CurrentON > (0.0044 * Shield.kilis)))
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7fe fe6e 	bl	8000588 <__aeabi_f2d>
 80018ac:	4604      	mov	r4, r0
 80018ae:	460d      	mov	r5, r1
 80018b0:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <diagnosisOff+0x128>)
 80018b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe55 	bl	8000564 <__aeabi_i2d>
 80018ba:	a30d      	add	r3, pc, #52	; (adr r3, 80018f0 <diagnosisOff+0x120>)
 80018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c0:	f7fe feba 	bl	8000638 <__aeabi_dmul>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4620      	mov	r0, r4
 80018ca:	4629      	mov	r1, r5
 80018cc:	f7ff f944 	bl	8000b58 <__aeabi_dcmpgt>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <diagnosisOff+0x10a>
		{
			return SHORT_TO_GND;
 80018d6:	2302      	movs	r3, #2
 80018d8:	e000      	b.n	80018dc <diagnosisOff+0x10c>
		}
		else
		{
			return NORMAL;
 80018da:	2300      	movs	r3, #0
		}
	}
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bdb0      	pop	{r4, r5, r7, pc}
 80018e4:	f3af 8000 	nop.w
 80018e8:	487fcb92 	.word	0x487fcb92
 80018ec:	3f5d7dbf 	.word	0x3f5d7dbf
 80018f0:	01a36e2f 	.word	0x01a36e2f
 80018f4:	3f7205bc 	.word	0x3f7205bc
 80018f8:	20000000 	.word	0x20000000

080018fc <PortStatus>:

void PortStatus(char num)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
	DiagStatus_t diagStatus = NORMAL;
 8001906:	2300      	movs	r3, #0
 8001908:	73fb      	strb	r3, [r7, #15]

	switch (num)
 800190a:	79fb      	ldrb	r3, [r7, #7]
 800190c:	3b31      	subs	r3, #49	; 0x31
 800190e:	2b03      	cmp	r3, #3
 8001910:	f200 814a 	bhi.w	8001ba8 <PortStatus+0x2ac>
 8001914:	a201      	add	r2, pc, #4	; (adr r2, 800191c <PortStatus+0x20>)
 8001916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191a:	bf00      	nop
 800191c:	0800192d 	.word	0x0800192d
 8001920:	080019d5 	.word	0x080019d5
 8001924:	08001a71 	.word	0x08001a71
 8001928:	08001b0d 	.word	0x08001b0d
	{
	case '1':
		enableDiag(num);
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fb7c 	bl	800102c <enableDiag>
		if ((IN1_GPIO_Port->IDR & IN1_Pin ? 0 : 1) == 1)
 8001934:	4ba1      	ldr	r3, [pc, #644]	; (8001bbc <PortStatus+0x2c0>)
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800193c:	2b00      	cmp	r3, #0
 800193e:	d10c      	bne.n	800195a <PortStatus+0x5e>
		{
			diagStatus = diagRead(num);
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fedc 	bl	8001700 <diagRead>
 8001948:	eef0 7a40 	vmov.f32	s15, s0
 800194c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001950:	edc7 7a00 	vstr	s15, [r7]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	73fb      	strb	r3, [r7, #15]
 8001958:	e037      	b.n	80019ca <PortStatus+0xce>
		}
		else
		{
			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_SET);
 800195a:	2201      	movs	r2, #1
 800195c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001960:	4897      	ldr	r0, [pc, #604]	; (8001bc0 <PortStatus+0x2c4>)
 8001962:	f003 f887 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001966:	2001      	movs	r0, #1
 8001968:	f001 f968 	bl	8002c3c <HAL_Delay>
			CurrentON = readIS(num);
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fcb4 	bl	80012dc <readIS>
 8001974:	eef0 7a40 	vmov.f32	s15, s0
 8001978:	4b92      	ldr	r3, [pc, #584]	; (8001bc4 <PortStatus+0x2c8>)
 800197a:	edc3 7a00 	vstr	s15, [r3]
			HAL_Delay(1);
 800197e:	2001      	movs	r0, #1
 8001980:	f001 f95c 	bl	8002c3c <HAL_Delay>

			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET);
 8001984:	2200      	movs	r2, #0
 8001986:	f44f 7180 	mov.w	r1, #256	; 0x100
 800198a:	488d      	ldr	r0, [pc, #564]	; (8001bc0 <PortStatus+0x2c4>)
 800198c:	f003 f872 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001990:	2001      	movs	r0, #1
 8001992:	f001 f953 	bl	8002c3c <HAL_Delay>
			CurrentOFF = readIS(num);
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fc9f 	bl	80012dc <readIS>
 800199e:	eef0 7a40 	vmov.f32	s15, s0
 80019a2:	4b89      	ldr	r3, [pc, #548]	; (8001bc8 <PortStatus+0x2cc>)
 80019a4:	edc3 7a00 	vstr	s15, [r3]
			HAL_Delay(1);
 80019a8:	2001      	movs	r0, #1
 80019aa:	f001 f947 	bl	8002c3c <HAL_Delay>

			diagStatus = diagnosisOff(CurrentON, CurrentOFF);
 80019ae:	4b85      	ldr	r3, [pc, #532]	; (8001bc4 <PortStatus+0x2c8>)
 80019b0:	edd3 7a00 	vldr	s15, [r3]
 80019b4:	4b84      	ldr	r3, [pc, #528]	; (8001bc8 <PortStatus+0x2cc>)
 80019b6:	ed93 7a00 	vldr	s14, [r3]
 80019ba:	eef0 0a47 	vmov.f32	s1, s14
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	f7ff ff05 	bl	80017d0 <diagnosisOff>
 80019c6:	4603      	mov	r3, r0
 80019c8:	73fb      	strb	r3, [r7, #15]
		}
		disableDiag(num);
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fb95 	bl	80010fc <disableDiag>
		break;
 80019d2:	e0ee      	b.n	8001bb2 <PortStatus+0x2b6>
	case '2':
		enableDiag(num);
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff fb28 	bl	800102c <enableDiag>
		if ((IN1_GPIO_Port->IDR & IN2_Pin ? 0 : 1) == 1)
 80019dc:	4b77      	ldr	r3, [pc, #476]	; (8001bbc <PortStatus+0x2c0>)
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10c      	bne.n	8001a02 <PortStatus+0x106>
		{
			diagStatus = diagRead(num);
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fe88 	bl	8001700 <diagRead>
 80019f0:	eef0 7a40 	vmov.f32	s15, s0
 80019f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019f8:	edc7 7a00 	vstr	s15, [r7]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	73fb      	strb	r3, [r7, #15]
 8001a00:	e031      	b.n	8001a66 <PortStatus+0x16a>
		}
		else
		{
			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_SET);
 8001a02:	2201      	movs	r2, #1
 8001a04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a08:	486d      	ldr	r0, [pc, #436]	; (8001bc0 <PortStatus+0x2c4>)
 8001a0a:	f003 f833 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f001 f914 	bl	8002c3c <HAL_Delay>
			CurrentON = readIS(num);
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fc60 	bl	80012dc <readIS>
 8001a1c:	eef0 7a40 	vmov.f32	s15, s0
 8001a20:	4b68      	ldr	r3, [pc, #416]	; (8001bc4 <PortStatus+0x2c8>)
 8001a22:	edc3 7a00 	vstr	s15, [r3]

			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET);
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a2c:	4864      	ldr	r0, [pc, #400]	; (8001bc0 <PortStatus+0x2c4>)
 8001a2e:	f003 f821 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001a32:	2001      	movs	r0, #1
 8001a34:	f001 f902 	bl	8002c3c <HAL_Delay>
			CurrentOFF = readIS(num);
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fc4e 	bl	80012dc <readIS>
 8001a40:	eef0 7a40 	vmov.f32	s15, s0
 8001a44:	4b60      	ldr	r3, [pc, #384]	; (8001bc8 <PortStatus+0x2cc>)
 8001a46:	edc3 7a00 	vstr	s15, [r3]

			diagStatus = diagnosisOff(CurrentON, CurrentOFF);
 8001a4a:	4b5e      	ldr	r3, [pc, #376]	; (8001bc4 <PortStatus+0x2c8>)
 8001a4c:	edd3 7a00 	vldr	s15, [r3]
 8001a50:	4b5d      	ldr	r3, [pc, #372]	; (8001bc8 <PortStatus+0x2cc>)
 8001a52:	ed93 7a00 	vldr	s14, [r3]
 8001a56:	eef0 0a47 	vmov.f32	s1, s14
 8001a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a5e:	f7ff feb7 	bl	80017d0 <diagnosisOff>
 8001a62:	4603      	mov	r3, r0
 8001a64:	73fb      	strb	r3, [r7, #15]
		}
		disableDiag(num);
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fb47 	bl	80010fc <disableDiag>
		break;
 8001a6e:	e0a0      	b.n	8001bb2 <PortStatus+0x2b6>
	case '3':
		enableDiag(num);
 8001a70:	79fb      	ldrb	r3, [r7, #7]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fada 	bl	800102c <enableDiag>
		if ((IN1_GPIO_Port->IDR & IN3_Pin ? 0 : 1) == 1)
 8001a78:	4b50      	ldr	r3, [pc, #320]	; (8001bbc <PortStatus+0x2c0>)
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d10c      	bne.n	8001a9e <PortStatus+0x1a2>
		{
			diagStatus = diagRead(num);
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fe3a 	bl	8001700 <diagRead>
 8001a8c:	eef0 7a40 	vmov.f32	s15, s0
 8001a90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a94:	edc7 7a00 	vstr	s15, [r7]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	e031      	b.n	8001b02 <PortStatus+0x206>
		}
		else
		{
			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_SET);
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa4:	4846      	ldr	r0, [pc, #280]	; (8001bc0 <PortStatus+0x2c4>)
 8001aa6:	f002 ffe5 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001aaa:	2001      	movs	r0, #1
 8001aac:	f001 f8c6 	bl	8002c3c <HAL_Delay>
			CurrentON = readIS(num);
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fc12 	bl	80012dc <readIS>
 8001ab8:	eef0 7a40 	vmov.f32	s15, s0
 8001abc:	4b41      	ldr	r3, [pc, #260]	; (8001bc4 <PortStatus+0x2c8>)
 8001abe:	edc3 7a00 	vstr	s15, [r3]

			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ac8:	483d      	ldr	r0, [pc, #244]	; (8001bc0 <PortStatus+0x2c4>)
 8001aca:	f002 ffd3 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f001 f8b4 	bl	8002c3c <HAL_Delay>
			CurrentOFF = readIS(num);
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fc00 	bl	80012dc <readIS>
 8001adc:	eef0 7a40 	vmov.f32	s15, s0
 8001ae0:	4b39      	ldr	r3, [pc, #228]	; (8001bc8 <PortStatus+0x2cc>)
 8001ae2:	edc3 7a00 	vstr	s15, [r3]

			diagStatus = diagnosisOff(CurrentON, CurrentOFF);
 8001ae6:	4b37      	ldr	r3, [pc, #220]	; (8001bc4 <PortStatus+0x2c8>)
 8001ae8:	edd3 7a00 	vldr	s15, [r3]
 8001aec:	4b36      	ldr	r3, [pc, #216]	; (8001bc8 <PortStatus+0x2cc>)
 8001aee:	ed93 7a00 	vldr	s14, [r3]
 8001af2:	eef0 0a47 	vmov.f32	s1, s14
 8001af6:	eeb0 0a67 	vmov.f32	s0, s15
 8001afa:	f7ff fe69 	bl	80017d0 <diagnosisOff>
 8001afe:	4603      	mov	r3, r0
 8001b00:	73fb      	strb	r3, [r7, #15]
		}
		disableDiag(num);
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff faf9 	bl	80010fc <disableDiag>
		break;
 8001b0a:	e052      	b.n	8001bb2 <PortStatus+0x2b6>
	case '4':
		enableDiag(num);
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fa8c 	bl	800102c <enableDiag>
		if ((IN1_GPIO_Port->IDR & IN4_Pin ? 0 : 1) == 1)
 8001b14:	4b29      	ldr	r3, [pc, #164]	; (8001bbc <PortStatus+0x2c0>)
 8001b16:	691b      	ldr	r3, [r3, #16]
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d10c      	bne.n	8001b3a <PortStatus+0x23e>
		{
			diagStatus = diagRead(num);
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff fdec 	bl	8001700 <diagRead>
 8001b28:	eef0 7a40 	vmov.f32	s15, s0
 8001b2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b30:	edc7 7a00 	vstr	s15, [r7]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	73fb      	strb	r3, [r7, #15]
 8001b38:	e031      	b.n	8001b9e <PortStatus+0x2a2>
		}
		else
		{
			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b40:	481f      	ldr	r0, [pc, #124]	; (8001bc0 <PortStatus+0x2c4>)
 8001b42:	f002 ff97 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001b46:	2001      	movs	r0, #1
 8001b48:	f001 f878 	bl	8002c3c <HAL_Delay>
			CurrentON = readIS(num);
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fbc4 	bl	80012dc <readIS>
 8001b54:	eef0 7a40 	vmov.f32	s15, s0
 8001b58:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <PortStatus+0x2c8>)
 8001b5a:	edc3 7a00 	vstr	s15, [r3]

			HAL_GPIO_WritePin(OLOFF_GPIO_Port, OLOFF_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b64:	4816      	ldr	r0, [pc, #88]	; (8001bc0 <PortStatus+0x2c4>)
 8001b66:	f002 ff85 	bl	8004a74 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	f001 f866 	bl	8002c3c <HAL_Delay>
			CurrentOFF = readIS(num);
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fbb2 	bl	80012dc <readIS>
 8001b78:	eef0 7a40 	vmov.f32	s15, s0
 8001b7c:	4b12      	ldr	r3, [pc, #72]	; (8001bc8 <PortStatus+0x2cc>)
 8001b7e:	edc3 7a00 	vstr	s15, [r3]

			diagStatus = diagnosisOff(CurrentON, CurrentOFF);
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <PortStatus+0x2c8>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <PortStatus+0x2cc>)
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	eef0 0a47 	vmov.f32	s1, s14
 8001b92:	eeb0 0a67 	vmov.f32	s0, s15
 8001b96:	f7ff fe1b 	bl	80017d0 <diagnosisOff>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	73fb      	strb	r3, [r7, #15]
		}
		disableDiag(num);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff faab 	bl	80010fc <disableDiag>
		break;
 8001ba6:	e004      	b.n	8001bb2 <PortStatus+0x2b6>
	default:
		readIS(num);
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fb96 	bl	80012dc <readIS>
	}

}
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	2000028c 	.word	0x2000028c
 8001bc8:	20000290 	.word	0x20000290

08001bcc <WriteShieldLED>:

void WriteShieldLED(uint8_t _LED1, uint8_t _LED2, uint8_t _LED3, uint8_t _LED4,
		ArduinoShield *Shield)
{
 8001bcc:	b590      	push	{r4, r7, lr}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	4608      	mov	r0, r1
 8001bd6:	4611      	mov	r1, r2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4623      	mov	r3, r4
 8001bdc:	71fb      	strb	r3, [r7, #7]
 8001bde:	4603      	mov	r3, r0
 8001be0:	71bb      	strb	r3, [r7, #6]
 8001be2:	460b      	mov	r3, r1
 8001be4:	717b      	strb	r3, [r7, #5]
 8001be6:	4613      	mov	r3, r2
 8001be8:	713b      	strb	r3, [r7, #4]
	if (_LED1 == 0)
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d105      	bne.n	8001bfc <WriteShieldLED+0x30>
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2120      	movs	r1, #32
 8001bf4:	4821      	ldr	r0, [pc, #132]	; (8001c7c <WriteShieldLED+0xb0>)
 8001bf6:	f002 ff3d 	bl	8004a74 <HAL_GPIO_WritePin>
 8001bfa:	e004      	b.n	8001c06 <WriteShieldLED+0x3a>
	}
	else
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	2120      	movs	r1, #32
 8001c00:	481e      	ldr	r0, [pc, #120]	; (8001c7c <WriteShieldLED+0xb0>)
 8001c02:	f002 ff37 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_LED2 == 0)
 8001c06:	79bb      	ldrb	r3, [r7, #6]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d105      	bne.n	8001c18 <WriteShieldLED+0x4c>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2110      	movs	r1, #16
 8001c10:	481a      	ldr	r0, [pc, #104]	; (8001c7c <WriteShieldLED+0xb0>)
 8001c12:	f002 ff2f 	bl	8004a74 <HAL_GPIO_WritePin>
 8001c16:	e004      	b.n	8001c22 <WriteShieldLED+0x56>
	}
	else
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001c18:	2201      	movs	r2, #1
 8001c1a:	2110      	movs	r1, #16
 8001c1c:	4817      	ldr	r0, [pc, #92]	; (8001c7c <WriteShieldLED+0xb0>)
 8001c1e:	f002 ff29 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_LED3 == 0)
 8001c22:	797b      	ldrb	r3, [r7, #5]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d105      	bne.n	8001c34 <WriteShieldLED+0x68>
	{
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2140      	movs	r1, #64	; 0x40
 8001c2c:	4814      	ldr	r0, [pc, #80]	; (8001c80 <WriteShieldLED+0xb4>)
 8001c2e:	f002 ff21 	bl	8004a74 <HAL_GPIO_WritePin>
 8001c32:	e004      	b.n	8001c3e <WriteShieldLED+0x72>
	}
	else
	{
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 8001c34:	2201      	movs	r2, #1
 8001c36:	2140      	movs	r1, #64	; 0x40
 8001c38:	4811      	ldr	r0, [pc, #68]	; (8001c80 <WriteShieldLED+0xb4>)
 8001c3a:	f002 ff1b 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_LED4 == 0)
 8001c3e:	793b      	ldrb	r3, [r7, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d105      	bne.n	8001c50 <WriteShieldLED+0x84>
	{
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8001c44:	2200      	movs	r2, #0
 8001c46:	2120      	movs	r1, #32
 8001c48:	480d      	ldr	r0, [pc, #52]	; (8001c80 <WriteShieldLED+0xb4>)
 8001c4a:	f002 ff13 	bl	8004a74 <HAL_GPIO_WritePin>
 8001c4e:	e004      	b.n	8001c5a <WriteShieldLED+0x8e>
	}
	else
	{
		HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_SET);
 8001c50:	2201      	movs	r2, #1
 8001c52:	2120      	movs	r1, #32
 8001c54:	480a      	ldr	r0, [pc, #40]	; (8001c80 <WriteShieldLED+0xb4>)
 8001c56:	f002 ff0d 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	Shield->status_LED1 = _LED1;   // remember LED1 status
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	79fa      	ldrb	r2, [r7, #7]
 8001c5e:	711a      	strb	r2, [r3, #4]
	Shield->status_LED2 = _LED2;   // remember LED" status
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	79ba      	ldrb	r2, [r7, #6]
 8001c64:	715a      	strb	r2, [r3, #5]
	Shield->status_LED3 = _LED3;   // remember LED3 status
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	797a      	ldrb	r2, [r7, #5]
 8001c6a:	719a      	strb	r2, [r3, #6]
	Shield->status_LED4 = _LED4;   // remember LED4 status
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	793a      	ldrb	r2, [r7, #4]
 8001c70:	71da      	strb	r2, [r3, #7]
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd90      	pop	{r4, r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40020400 	.word	0x40020400
 8001c80:	40020000 	.word	0x40020000

08001c84 <WriteShieldIN>:

void WriteShieldIN(uint8_t _In1, uint8_t _In2, uint8_t _In3, uint8_t _In4,
		ArduinoShield *Shield)
{
 8001c84:	b590      	push	{r4, r7, lr}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4604      	mov	r4, r0
 8001c8c:	4608      	mov	r0, r1
 8001c8e:	4611      	mov	r1, r2
 8001c90:	461a      	mov	r2, r3
 8001c92:	4623      	mov	r3, r4
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	4603      	mov	r3, r0
 8001c98:	71bb      	strb	r3, [r7, #6]
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	717b      	strb	r3, [r7, #5]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	713b      	strb	r3, [r7, #4]
	if (_In1 == 0)
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d105      	bne.n	8001cb4 <WriteShieldIN+0x30>
	{
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2180      	movs	r1, #128	; 0x80
 8001cac:	4821      	ldr	r0, [pc, #132]	; (8001d34 <WriteShieldIN+0xb0>)
 8001cae:	f002 fee1 	bl	8004a74 <HAL_GPIO_WritePin>
 8001cb2:	e004      	b.n	8001cbe <WriteShieldIN+0x3a>
	}
	else
	{
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_SET);
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	2180      	movs	r1, #128	; 0x80
 8001cb8:	481e      	ldr	r0, [pc, #120]	; (8001d34 <WriteShieldIN+0xb0>)
 8001cba:	f002 fedb 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_In2 == 0)
 8001cbe:	79bb      	ldrb	r3, [r7, #6]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d105      	bne.n	8001cd0 <WriteShieldIN+0x4c>
	{
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2140      	movs	r1, #64	; 0x40
 8001cc8:	481b      	ldr	r0, [pc, #108]	; (8001d38 <WriteShieldIN+0xb4>)
 8001cca:	f002 fed3 	bl	8004a74 <HAL_GPIO_WritePin>
 8001cce:	e004      	b.n	8001cda <WriteShieldIN+0x56>
	}
	else
	{
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, GPIO_PIN_SET);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	2140      	movs	r1, #64	; 0x40
 8001cd4:	4818      	ldr	r0, [pc, #96]	; (8001d38 <WriteShieldIN+0xb4>)
 8001cd6:	f002 fecd 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_In3 == 0)
 8001cda:	797b      	ldrb	r3, [r7, #5]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d105      	bne.n	8001cec <WriteShieldIN+0x68>
	{
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_RESET);
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	2180      	movs	r1, #128	; 0x80
 8001ce4:	4815      	ldr	r0, [pc, #84]	; (8001d3c <WriteShieldIN+0xb8>)
 8001ce6:	f002 fec5 	bl	8004a74 <HAL_GPIO_WritePin>
 8001cea:	e004      	b.n	8001cf6 <WriteShieldIN+0x72>
	}
	else
	{
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, GPIO_PIN_SET);
 8001cec:	2201      	movs	r2, #1
 8001cee:	2180      	movs	r1, #128	; 0x80
 8001cf0:	4812      	ldr	r0, [pc, #72]	; (8001d3c <WriteShieldIN+0xb8>)
 8001cf2:	f002 febf 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	if (_In4 == 0)
 8001cf6:	793b      	ldrb	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d105      	bne.n	8001d08 <WriteShieldIN+0x84>
	{
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2108      	movs	r1, #8
 8001d00:	480d      	ldr	r0, [pc, #52]	; (8001d38 <WriteShieldIN+0xb4>)
 8001d02:	f002 feb7 	bl	8004a74 <HAL_GPIO_WritePin>
 8001d06:	e004      	b.n	8001d12 <WriteShieldIN+0x8e>
	}
	else
	{
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, GPIO_PIN_SET);
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2108      	movs	r1, #8
 8001d0c:	480a      	ldr	r0, [pc, #40]	; (8001d38 <WriteShieldIN+0xb4>)
 8001d0e:	f002 feb1 	bl	8004a74 <HAL_GPIO_WritePin>
	}
	Shield->status_In_U1 = _In1; // remember PROFET U1 output status
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	79fa      	ldrb	r2, [r7, #7]
 8001d16:	701a      	strb	r2, [r3, #0]
	Shield->status_In_U2 = _In2; // remember PROFET U2 output status
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	79ba      	ldrb	r2, [r7, #6]
 8001d1c:	705a      	strb	r2, [r3, #1]
	Shield->status_In_U3 = _In3; // remember PROFET U3 output status
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	797a      	ldrb	r2, [r7, #5]
 8001d22:	709a      	strb	r2, [r3, #2]
	Shield->status_In_U4 = _In4; // remember PROFET U4 output status
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	793a      	ldrb	r2, [r7, #4]
 8001d28:	70da      	strb	r2, [r3, #3]
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd90      	pop	{r4, r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40020800 	.word	0x40020800
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	40020000 	.word	0x40020000

08001d40 <PrintStatus>:

void PrintStatus()
{
 8001d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af06      	add	r7, sp, #24
	sprintf(UBuf, "=================================\r\n\r\n"
			"OUT1: %d\tLED1: %d\r\n"
			"OUT2: %d\tLED2: %d\r\n"
			"OUT3: %d\tLED3: %d\r\n"
			"OUT4: %d\tLED4: %d\r\n\r\n"
			"----------\r\n\r\n", Shield.status_In_U1, Shield.status_LED1,
 8001d46:	4b19      	ldr	r3, [pc, #100]	; (8001dac <PrintStatus+0x6c>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d4a:	461e      	mov	r6, r3
			"----------\r\n\r\n", Shield.status_In_U1, Shield.status_LED1,
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <PrintStatus+0x6c>)
 8001d4e:	791b      	ldrb	r3, [r3, #4]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d50:	469c      	mov	ip, r3
			Shield.status_In_U2, Shield.status_LED2, Shield.status_In_U3,
 8001d52:	4b16      	ldr	r3, [pc, #88]	; (8001dac <PrintStatus+0x6c>)
 8001d54:	785b      	ldrb	r3, [r3, #1]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d56:	461a      	mov	r2, r3
			Shield.status_In_U2, Shield.status_LED2, Shield.status_In_U3,
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <PrintStatus+0x6c>)
 8001d5a:	795b      	ldrb	r3, [r3, #5]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d5c:	4619      	mov	r1, r3
			Shield.status_In_U2, Shield.status_LED2, Shield.status_In_U3,
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <PrintStatus+0x6c>)
 8001d60:	789b      	ldrb	r3, [r3, #2]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d62:	4618      	mov	r0, r3
			Shield.status_LED3, Shield.status_In_U4, Shield.status_LED4);
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <PrintStatus+0x6c>)
 8001d66:	799b      	ldrb	r3, [r3, #6]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d68:	461c      	mov	r4, r3
			Shield.status_LED3, Shield.status_In_U4, Shield.status_LED4);
 8001d6a:	4b10      	ldr	r3, [pc, #64]	; (8001dac <PrintStatus+0x6c>)
 8001d6c:	78db      	ldrb	r3, [r3, #3]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d6e:	461d      	mov	r5, r3
			Shield.status_LED3, Shield.status_In_U4, Shield.status_LED4);
 8001d70:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <PrintStatus+0x6c>)
 8001d72:	79db      	ldrb	r3, [r3, #7]
	sprintf(UBuf, "=================================\r\n\r\n"
 8001d74:	9305      	str	r3, [sp, #20]
 8001d76:	9504      	str	r5, [sp, #16]
 8001d78:	9403      	str	r4, [sp, #12]
 8001d7a:	9002      	str	r0, [sp, #8]
 8001d7c:	9101      	str	r1, [sp, #4]
 8001d7e:	9200      	str	r2, [sp, #0]
 8001d80:	4663      	mov	r3, ip
 8001d82:	4632      	mov	r2, r6
 8001d84:	490a      	ldr	r1, [pc, #40]	; (8001db0 <PrintStatus+0x70>)
 8001d86:	480b      	ldr	r0, [pc, #44]	; (8001db4 <PrintStatus+0x74>)
 8001d88:	f005 fd9a 	bl	80078c0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) UBuf, strlen(UBuf), 1000);
 8001d8c:	4809      	ldr	r0, [pc, #36]	; (8001db4 <PrintStatus+0x74>)
 8001d8e:	f7fe fa3f 	bl	8000210 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9a:	4906      	ldr	r1, [pc, #24]	; (8001db4 <PrintStatus+0x74>)
 8001d9c:	4806      	ldr	r0, [pc, #24]	; (8001db8 <PrintStatus+0x78>)
 8001d9e:	f003 ffaa 	bl	8005cf6 <HAL_UART_Transmit>
}
 8001da2:	bf00      	nop
 8001da4:	3704      	adds	r7, #4
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000000 	.word	0x20000000
 8001db0:	0800b420 	.word	0x0800b420
 8001db4:	200002a0 	.word	0x200002a0
 8001db8:	2000099c 	.word	0x2000099c

08001dbc <PrintADC>:

void PrintADC()
{
 8001dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dc0:	b0ad      	sub	sp, #180	; 0xb4
 8001dc2:	af1c      	add	r7, sp, #112	; 0x70
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001dc4:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <PrintADC+0x128>)
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	63fb      	str	r3, [r7, #60]	; 0x3c

			"Out 4 - ADC raw value : %d\r\n"
			"ADC-Voltage (0-5V) : %f\r\n"
			"Sense current OUT 4 : %f\r\n\r\n"

	, Shield.A1_adc_raw_value_Vbb, Shield.A1_Vbb_ADC_Voltage,
 8001dca:	4b46      	ldr	r3, [pc, #280]	; (8001ee4 <PrintADC+0x128>)
 8001dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fbda 	bl	8000588 <__aeabi_f2d>
 8001dd4:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
			Shield.A1_Vbb_Real_Voltage,
 8001dd8:	4b42      	ldr	r3, [pc, #264]	; (8001ee4 <PrintADC+0x128>)
 8001dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fbd3 	bl	8000588 <__aeabi_f2d>
 8001de2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8001de6:	4b3f      	ldr	r3, [pc, #252]	; (8001ee4 <PrintADC+0x128>)
 8001de8:	6999      	ldr	r1, [r3, #24]
 8001dea:	63b9      	str	r1, [r7, #56]	; 0x38

			Shield.A2_adc_raw_value_IS_1, Shield.Ux_IS_Voltage[0],
 8001dec:	4b3d      	ldr	r3, [pc, #244]	; (8001ee4 <PrintADC+0x128>)
 8001dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbc9 	bl	8000588 <__aeabi_f2d>
 8001df6:	e9c7 0108 	strd	r0, r1, [r7, #32]
			Shield.Ux_IS_Ampere[0],
 8001dfa:	4b3a      	ldr	r3, [pc, #232]	; (8001ee4 <PrintADC+0x128>)
 8001dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fbc2 	bl	8000588 <__aeabi_f2d>
 8001e04:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001e08:	4b36      	ldr	r3, [pc, #216]	; (8001ee4 <PrintADC+0x128>)
 8001e0a:	69dc      	ldr	r4, [r3, #28]
 8001e0c:	617c      	str	r4, [r7, #20]

			Shield.A2_adc_raw_value_IS_2, Shield.Ux_IS_Voltage[1],
 8001e0e:	4b35      	ldr	r3, [pc, #212]	; (8001ee4 <PrintADC+0x128>)
 8001e10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7fe fbb8 	bl	8000588 <__aeabi_f2d>
 8001e18:	e9c7 0102 	strd	r0, r1, [r7, #8]
			Shield.Ux_IS_Ampere[1],
 8001e1c:	4b31      	ldr	r3, [pc, #196]	; (8001ee4 <PrintADC+0x128>)
 8001e1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fbb1 	bl	8000588 <__aeabi_f2d>
 8001e26:	e9c7 0100 	strd	r0, r1, [r7]
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <PrintADC+0x128>)
 8001e2c:	6a1d      	ldr	r5, [r3, #32]
 8001e2e:	613d      	str	r5, [r7, #16]

			Shield.A3_adc_raw_value_IS_3, Shield.Ux_IS_Voltage[2],
 8001e30:	4b2c      	ldr	r3, [pc, #176]	; (8001ee4 <PrintADC+0x128>)
 8001e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7fe fba7 	bl	8000588 <__aeabi_f2d>
 8001e3a:	4682      	mov	sl, r0
 8001e3c:	468b      	mov	fp, r1
			Shield.Ux_IS_Ampere[2],
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <PrintADC+0x128>)
 8001e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fba0 	bl	8000588 <__aeabi_f2d>
 8001e48:	4680      	mov	r8, r0
 8001e4a:	4689      	mov	r9, r1
 8001e4c:	4b25      	ldr	r3, [pc, #148]	; (8001ee4 <PrintADC+0x128>)
 8001e4e:	6a5e      	ldr	r6, [r3, #36]	; 0x24

			Shield.A3_adc_raw_value_IS_4, Shield.Ux_IS_Voltage[3],
 8001e50:	4b24      	ldr	r3, [pc, #144]	; (8001ee4 <PrintADC+0x128>)
 8001e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fb97 	bl	8000588 <__aeabi_f2d>
 8001e5a:	4604      	mov	r4, r0
 8001e5c:	460d      	mov	r5, r1
			Shield.Ux_IS_Ampere[3]);
 8001e5e:	4b21      	ldr	r3, [pc, #132]	; (8001ee4 <PrintADC+0x128>)
 8001e60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	sprintf(UBuf, "Vbb - ADC raw value : %d\r\n"
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fb90 	bl	8000588 <__aeabi_f2d>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8001e70:	e9cd 4518 	strd	r4, r5, [sp, #96]	; 0x60
 8001e74:	9616      	str	r6, [sp, #88]	; 0x58
 8001e76:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8001e7a:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8001e7e:	693d      	ldr	r5, [r7, #16]
 8001e80:	9510      	str	r5, [sp, #64]	; 0x40
 8001e82:	ed97 7b00 	vldr	d7, [r7]
 8001e86:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8001e8a:	ed97 7b02 	vldr	d7, [r7, #8]
 8001e8e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8001e92:	697c      	ldr	r4, [r7, #20]
 8001e94:	940a      	str	r4, [sp, #40]	; 0x28
 8001e96:	ed97 7b06 	vldr	d7, [r7, #24]
 8001e9a:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001e9e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001ea2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001ea6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001ea8:	9104      	str	r1, [sp, #16]
 8001eaa:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8001eae:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001eb2:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8001eb6:	ed8d 7b00 	vstr	d7, [sp]
 8001eba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ebc:	490a      	ldr	r1, [pc, #40]	; (8001ee8 <PrintADC+0x12c>)
 8001ebe:	480b      	ldr	r0, [pc, #44]	; (8001eec <PrintADC+0x130>)
 8001ec0:	f005 fcfe 	bl	80078c0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) UBuf, strlen(UBuf), 1000);
 8001ec4:	4809      	ldr	r0, [pc, #36]	; (8001eec <PrintADC+0x130>)
 8001ec6:	f7fe f9a3 	bl	8000210 <strlen>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	b29a      	uxth	r2, r3
 8001ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ed2:	4906      	ldr	r1, [pc, #24]	; (8001eec <PrintADC+0x130>)
 8001ed4:	4806      	ldr	r0, [pc, #24]	; (8001ef0 <PrintADC+0x134>)
 8001ed6:	f003 ff0e 	bl	8005cf6 <HAL_UART_Transmit>
}
 8001eda:	bf00      	nop
 8001edc:	3744      	adds	r7, #68	; 0x44
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	0800b4a4 	.word	0x0800b4a4
 8001eec:	200002a0 	.word	0x200002a0
 8001ef0:	2000099c 	.word	0x2000099c

08001ef4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a07      	ldr	r2, [pc, #28]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d105      	bne.n	8001f12 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		tcnt++;
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	4b05      	ldr	r3, [pc, #20]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001f10:	701a      	strb	r2, [r3, #0]
	}
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40001000 	.word	0x40001000
 8001f24:	20000289 	.word	0x20000289

08001f28 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <HAL_UART_RxCpltCallback+0x5c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d11e      	bne.n	8001f7a <HAL_UART_RxCpltCallback+0x52>
	{
		HAL_UART_Receive_IT(&huart2, &tmpbuf, 1);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	4912      	ldr	r1, [pc, #72]	; (8001f88 <HAL_UART_RxCpltCallback+0x60>)
 8001f40:	4810      	ldr	r0, [pc, #64]	; (8001f84 <HAL_UART_RxCpltCallback+0x5c>)
 8001f42:	f004 f80c 	bl	8005f5e <HAL_UART_Receive_IT>
		buf[bufTail] = huart->pRxBuffPtr[0];
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_UART_RxCpltCallback+0x64>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	7811      	ldrb	r1, [r2, #0]
 8001f50:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <HAL_UART_RxCpltCallback+0x68>)
 8001f52:	54d1      	strb	r1, [r2, r3]
		bufTail++;
 8001f54:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_UART_RxCpltCallback+0x64>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	4a0c      	ldr	r2, [pc, #48]	; (8001f8c <HAL_UART_RxCpltCallback+0x64>)
 8001f5c:	6013      	str	r3, [r2, #0]
		bufTail %= 200;
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <HAL_UART_RxCpltCallback+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b0c      	ldr	r3, [pc, #48]	; (8001f94 <HAL_UART_RxCpltCallback+0x6c>)
 8001f64:	fb83 1302 	smull	r1, r3, r3, r2
 8001f68:	1199      	asrs	r1, r3, #6
 8001f6a:	17d3      	asrs	r3, r2, #31
 8001f6c:	1acb      	subs	r3, r1, r3
 8001f6e:	21c8      	movs	r1, #200	; 0xc8
 8001f70:	fb01 f303 	mul.w	r3, r1, r3
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <HAL_UART_RxCpltCallback+0x64>)
 8001f78:	6013      	str	r3, [r2, #0]
	}
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000099c 	.word	0x2000099c
 8001f88:	20000494 	.word	0x20000494
 8001f8c:	20000284 	.word	0x20000284
 8001f90:	2000059c 	.word	0x2000059c
 8001f94:	51eb851f 	.word	0x51eb851f

08001f98 <__io_putchar>:
int __io_putchar(int ch)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	uint8_t *tr = (uint8_t*) &ch;
 8001fa0:	1d3b      	adds	r3, r7, #4
 8001fa2:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, &tr[0], 1, -1);
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa8:	2201      	movs	r2, #1
 8001faa:	68f9      	ldr	r1, [r7, #12]
 8001fac:	4803      	ldr	r0, [pc, #12]	; (8001fbc <__io_putchar+0x24>)
 8001fae:	f003 fea2 	bl	8005cf6 <HAL_UART_Transmit>
	return ch;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	2000099c 	.word	0x2000099c

08001fc0 <__io_getchar>:
int __io_getchar()
{
 8001fc0:	b490      	push	{r4, r7}
 8001fc2:	af00      	add	r7, sp, #0
	register int ret;

	__retry: if (bufHead != bufTail)
 8001fc4:	4b11      	ldr	r3, [pc, #68]	; (800200c <__io_getchar+0x4c>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b11      	ldr	r3, [pc, #68]	; (8002010 <__io_getchar+0x50>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d0f9      	beq.n	8001fc4 <__io_getchar+0x4>
	{
		ret = buf[bufHead];
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <__io_getchar+0x4c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0f      	ldr	r2, [pc, #60]	; (8002014 <__io_getchar+0x54>)
 8001fd6:	5cd3      	ldrb	r3, [r2, r3]
 8001fd8:	461c      	mov	r4, r3
		if (ret == '\r')
 8001fda:	2c0d      	cmp	r4, #13
 8001fdc:	d100      	bne.n	8001fe0 <__io_getchar+0x20>
		{
			ret = '\n';
 8001fde:	240a      	movs	r4, #10
		}
		bufHead++;
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	; (800200c <__io_getchar+0x4c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	4a09      	ldr	r2, [pc, #36]	; (800200c <__io_getchar+0x4c>)
 8001fe8:	6013      	str	r3, [r2, #0]
		bufHead %= MAX_BUFLEN;
 8001fea:	4b08      	ldr	r3, [pc, #32]	; (800200c <__io_getchar+0x4c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	425a      	negs	r2, r3
 8001ff0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ff4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ff8:	bf58      	it	pl
 8001ffa:	4253      	negpl	r3, r2
 8001ffc:	4a03      	ldr	r2, [pc, #12]	; (800200c <__io_getchar+0x4c>)
 8001ffe:	6013      	str	r3, [r2, #0]
	}
	else
	{
		goto __retry;
	}
	return ret;
 8002000:	4623      	mov	r3, r4
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	bc90      	pop	{r4, r7}
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	20000280 	.word	0x20000280
 8002010:	20000284 	.word	0x20000284
 8002014:	2000059c 	.word	0x2000059c

08002018 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800201e:	f000 fd9b 	bl	8002b58 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002022:	f000 f8f5 	bl	8002210 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002026:	f000 fa55 	bl	80024d4 <MX_GPIO_Init>
	MX_DMA_Init();
 800202a:	f000 fa33 	bl	8002494 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800202e:	f000 fa07 	bl	8002440 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8002032:	f000 f95f 	bl	80022f4 <MX_ADC1_Init>
	MX_TIM6_Init();
 8002036:	f000 f9cd 	bl	80023d4 <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 800203a:	4866      	ldr	r0, [pc, #408]	; (80021d4 <main+0x1bc>)
 800203c:	f003 fb3e 	bl	80056bc <HAL_TIM_Base_Start_IT>
	WriteShieldIN(0, 0, 0, 0, &Shield);
 8002040:	4b65      	ldr	r3, [pc, #404]	; (80021d8 <main+0x1c0>)
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2000      	movs	r0, #0
 800204c:	f7ff fe1a 	bl	8001c84 <WriteShieldIN>
	WriteShieldLED(0, 0, 0, 0, &Shield);
 8002050:	4b61      	ldr	r3, [pc, #388]	; (80021d8 <main+0x1c0>)
 8002052:	9300      	str	r3, [sp, #0]
 8002054:	2300      	movs	r3, #0
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2000      	movs	r0, #0
 800205c:	f7ff fdb6 	bl	8001bcc <WriteShieldLED>

	printf("-----------------------------------------------------\r\n");
 8002060:	485e      	ldr	r0, [pc, #376]	; (80021dc <main+0x1c4>)
 8002062:	f005 fc1f 	bl	80078a4 <puts>
	printf(" Infineon PROFET+2 12V Arduino Shield HW Rev 5.0     \r\n");
 8002066:	485e      	ldr	r0, [pc, #376]	; (80021e0 <main+0x1c8>)
 8002068:	f005 fc1c 	bl	80078a4 <puts>
	printf(" Software Version 1.00                SW Button3     \r\n");
 800206c:	485d      	ldr	r0, [pc, #372]	; (80021e4 <main+0x1cc>)
 800206e:	f005 fc19 	bl	80078a4 <puts>
	printf(" PROFET+2 BTS7002-1EPP                               \r\n");
 8002072:	485d      	ldr	r0, [pc, #372]	; (80021e8 <main+0x1d0>)
 8002074:	f005 fc16 	bl	80078a4 <puts>
	printf(" PROFET+2 BTS7004-1EPP                               \r\n");
 8002078:	485c      	ldr	r0, [pc, #368]	; (80021ec <main+0x1d4>)
 800207a:	f005 fc13 	bl	80078a4 <puts>
	printf(" PROFET+2 BTS7006-1EPP                               \r\n");
 800207e:	485c      	ldr	r0, [pc, #368]	; (80021f0 <main+0x1d8>)
 8002080:	f005 fc10 	bl	80078a4 <puts>
	printf(" PROFET+2 BTS7008-1EPP                     2019-10-29\r\n");
 8002084:	485b      	ldr	r0, [pc, #364]	; (80021f4 <main+0x1dc>)
 8002086:	f005 fc0d 	bl	80078a4 <puts>
	printf("-----------------------------------------------------\r\n");
 800208a:	4854      	ldr	r0, [pc, #336]	; (80021dc <main+0x1c4>)
 800208c:	f005 fc0a 	bl	80078a4 <puts>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		rcvStat2 = HAL_UART_Receive(&huart2, &received2, 1, 10);
 8002090:	230a      	movs	r3, #10
 8002092:	2201      	movs	r2, #1
 8002094:	4958      	ldr	r1, [pc, #352]	; (80021f8 <main+0x1e0>)
 8002096:	4859      	ldr	r0, [pc, #356]	; (80021fc <main+0x1e4>)
 8002098:	f003 febf 	bl	8005e1a <HAL_UART_Receive>
 800209c:	4603      	mov	r3, r0
 800209e:	461a      	mov	r2, r3
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <main+0x1e8>)
 80020a2:	701a      	strb	r2, [r3, #0]
		if (rcvStat2 == HAL_OK)
 80020a4:	4b56      	ldr	r3, [pc, #344]	; (8002200 <main+0x1e8>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d17c      	bne.n	80021a6 <main+0x18e>
		{
			HAL_UART_Transmit(&huart2, (uint8_t*) "TX UART2 : ", 11, 1000);
 80020ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020b0:	220b      	movs	r2, #11
 80020b2:	4954      	ldr	r1, [pc, #336]	; (8002204 <main+0x1ec>)
 80020b4:	4851      	ldr	r0, [pc, #324]	; (80021fc <main+0x1e4>)
 80020b6:	f003 fe1e 	bl	8005cf6 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, &received2, 1, 1000);
 80020ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020be:	2201      	movs	r2, #1
 80020c0:	494d      	ldr	r1, [pc, #308]	; (80021f8 <main+0x1e0>)
 80020c2:	484e      	ldr	r0, [pc, #312]	; (80021fc <main+0x1e4>)
 80020c4:	f003 fe17 	bl	8005cf6 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n\r\n", 4, 1000);
 80020c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020cc:	2204      	movs	r2, #4
 80020ce:	494e      	ldr	r1, [pc, #312]	; (8002208 <main+0x1f0>)
 80020d0:	484a      	ldr	r0, [pc, #296]	; (80021fc <main+0x1e4>)
 80020d2:	f003 fe10 	bl	8005cf6 <HAL_UART_Transmit>
			switch (received2)
 80020d6:	4b48      	ldr	r3, [pc, #288]	; (80021f8 <main+0x1e0>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	3b30      	subs	r3, #48	; 0x30
 80020dc:	2b04      	cmp	r3, #4
 80020de:	d864      	bhi.n	80021aa <main+0x192>
 80020e0:	a201      	add	r2, pc, #4	; (adr r2, 80020e8 <main+0xd0>)
 80020e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e6:	bf00      	nop
 80020e8:	080020fd 	.word	0x080020fd
 80020ec:	0800211f 	.word	0x0800211f
 80020f0:	08002141 	.word	0x08002141
 80020f4:	08002163 	.word	0x08002163
 80020f8:	08002185 	.word	0x08002185
// switch the outputs based on the button counter
			{
			case '0':  // switch all outputs an LEDs on the Arduino Shield OFF
				WriteShieldLED(0, 0, 0, 0, &Shield);
 80020fc:	4b36      	ldr	r3, [pc, #216]	; (80021d8 <main+0x1c0>)
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2300      	movs	r3, #0
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	2000      	movs	r0, #0
 8002108:	f7ff fd60 	bl	8001bcc <WriteShieldLED>
				WriteShieldIN(0, 0, 0, 0, &Shield);
 800210c:	4b32      	ldr	r3, [pc, #200]	; (80021d8 <main+0x1c0>)
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	2300      	movs	r3, #0
 8002112:	2200      	movs	r2, #0
 8002114:	2100      	movs	r1, #0
 8002116:	2000      	movs	r0, #0
 8002118:	f7ff fdb4 	bl	8001c84 <WriteShieldIN>
				break;
 800211c:	e046      	b.n	80021ac <main+0x194>
			case '1':  // switch OUT1 and LED1 ON
				WriteShieldLED(1, 0, 0, 0, &Shield);
 800211e:	4b2e      	ldr	r3, [pc, #184]	; (80021d8 <main+0x1c0>)
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	2300      	movs	r3, #0
 8002124:	2200      	movs	r2, #0
 8002126:	2100      	movs	r1, #0
 8002128:	2001      	movs	r0, #1
 800212a:	f7ff fd4f 	bl	8001bcc <WriteShieldLED>
				WriteShieldIN(1, 0, 0, 0, &Shield);
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <main+0x1c0>)
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2300      	movs	r3, #0
 8002134:	2200      	movs	r2, #0
 8002136:	2100      	movs	r1, #0
 8002138:	2001      	movs	r0, #1
 800213a:	f7ff fda3 	bl	8001c84 <WriteShieldIN>
				break;
 800213e:	e035      	b.n	80021ac <main+0x194>
			case '2':  // switch OUT2 and LED2 ON
				WriteShieldLED(0, 1, 0, 0, &Shield);
 8002140:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <main+0x1c0>)
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	2200      	movs	r2, #0
 8002148:	2101      	movs	r1, #1
 800214a:	2000      	movs	r0, #0
 800214c:	f7ff fd3e 	bl	8001bcc <WriteShieldLED>
				WriteShieldIN(0, 1, 0, 0, &Shield);
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <main+0x1c0>)
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	2200      	movs	r2, #0
 8002158:	2101      	movs	r1, #1
 800215a:	2000      	movs	r0, #0
 800215c:	f7ff fd92 	bl	8001c84 <WriteShieldIN>
				break;
 8002160:	e024      	b.n	80021ac <main+0x194>
			case '3':  // switch OUT3 and LED3 ON
				WriteShieldLED(0, 0, 1, 0, &Shield);
 8002162:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <main+0x1c0>)
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	2300      	movs	r3, #0
 8002168:	2201      	movs	r2, #1
 800216a:	2100      	movs	r1, #0
 800216c:	2000      	movs	r0, #0
 800216e:	f7ff fd2d 	bl	8001bcc <WriteShieldLED>
				WriteShieldIN(0, 0, 1, 0, &Shield);
 8002172:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <main+0x1c0>)
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2300      	movs	r3, #0
 8002178:	2201      	movs	r2, #1
 800217a:	2100      	movs	r1, #0
 800217c:	2000      	movs	r0, #0
 800217e:	f7ff fd81 	bl	8001c84 <WriteShieldIN>
				break;
 8002182:	e013      	b.n	80021ac <main+0x194>
			case '4':  // switch OUT4 and LED4 ON
				WriteShieldLED(0, 0, 0, 1, &Shield);
 8002184:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <main+0x1c0>)
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	2200      	movs	r2, #0
 800218c:	2100      	movs	r1, #0
 800218e:	2000      	movs	r0, #0
 8002190:	f7ff fd1c 	bl	8001bcc <WriteShieldLED>
				WriteShieldIN(0, 0, 0, 1, &Shield);
 8002194:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <main+0x1c0>)
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	2301      	movs	r3, #1
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	2000      	movs	r0, #0
 80021a0:	f7ff fd70 	bl	8001c84 <WriteShieldIN>
				break;
 80021a4:	e002      	b.n	80021ac <main+0x194>
			default: // switch all outputs an LEDs on the Arduino Shield OFF

//received2 = 0;
				break;
			}
		}
 80021a6:	bf00      	nop
 80021a8:	e000      	b.n	80021ac <main+0x194>
				break;
 80021aa:	bf00      	nop
		if (tcnt >= 30)
 80021ac:	4b17      	ldr	r3, [pc, #92]	; (800220c <main+0x1f4>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b1d      	cmp	r3, #29
 80021b2:	f67f af6d 	bls.w	8002090 <main+0x78>
		{
			PortStatus(received2);
 80021b6:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <main+0x1e0>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fb9e 	bl	80018fc <PortStatus>
			PrintStatus(&Shield);
 80021c0:	4805      	ldr	r0, [pc, #20]	; (80021d8 <main+0x1c0>)
 80021c2:	f7ff fdbd 	bl	8001d40 <PrintStatus>
			PrintADC();
 80021c6:	f7ff fdf9 	bl	8001dbc <PrintADC>
			tcnt = 0;
 80021ca:	4b10      	ldr	r3, [pc, #64]	; (800220c <main+0x1f4>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
		rcvStat2 = HAL_UART_Receive(&huart2, &received2, 1, 10);
 80021d0:	e75e      	b.n	8002090 <main+0x78>
 80021d2:	bf00      	nop
 80021d4:	20000550 	.word	0x20000550
 80021d8:	20000000 	.word	0x20000000
 80021dc:	0800b630 	.word	0x0800b630
 80021e0:	0800b668 	.word	0x0800b668
 80021e4:	0800b6a0 	.word	0x0800b6a0
 80021e8:	0800b6d8 	.word	0x0800b6d8
 80021ec:	0800b710 	.word	0x0800b710
 80021f0:	0800b748 	.word	0x0800b748
 80021f4:	0800b780 	.word	0x0800b780
 80021f8:	20000288 	.word	0x20000288
 80021fc:	2000099c 	.word	0x2000099c
 8002200:	20000598 	.word	0x20000598
 8002204:	0800b7b8 	.word	0x0800b7b8
 8002208:	0800b7c4 	.word	0x0800b7c4
 800220c:	20000289 	.word	0x20000289

08002210 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b094      	sub	sp, #80	; 0x50
 8002214:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8002216:	f107 031c 	add.w	r3, r7, #28
 800221a:	2234      	movs	r2, #52	; 0x34
 800221c:	2100      	movs	r1, #0
 800221e:	4618      	mov	r0, r3
 8002220:	f004 fc50 	bl	8006ac4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8002224:	f107 0308 	add.w	r3, r7, #8
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002234:	2300      	movs	r3, #0
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	4b2c      	ldr	r3, [pc, #176]	; (80022ec <SystemClock_Config+0xdc>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	4a2b      	ldr	r2, [pc, #172]	; (80022ec <SystemClock_Config+0xdc>)
 800223e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002242:	6413      	str	r3, [r2, #64]	; 0x40
 8002244:	4b29      	ldr	r3, [pc, #164]	; (80022ec <SystemClock_Config+0xdc>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224c:	607b      	str	r3, [r7, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002250:	2300      	movs	r3, #0
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	4b26      	ldr	r3, [pc, #152]	; (80022f0 <SystemClock_Config+0xe0>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a25      	ldr	r2, [pc, #148]	; (80022f0 <SystemClock_Config+0xe0>)
 800225a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b23      	ldr	r3, [pc, #140]	; (80022f0 <SystemClock_Config+0xe0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002268:	603b      	str	r3, [r7, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800226c:	2302      	movs	r3, #2
 800226e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002270:	2301      	movs	r3, #1
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002274:	2310      	movs	r3, #16
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002278:	2302      	movs	r3, #2
 800227a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800227c:	2300      	movs	r3, #0
 800227e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002280:	2308      	movs	r3, #8
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002284:	23b4      	movs	r3, #180	; 0xb4
 8002286:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002288:	2302      	movs	r3, #2
 800228a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800228c:	2302      	movs	r3, #2
 800228e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002290:	2302      	movs	r3, #2
 8002292:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	4618      	mov	r0, r3
 800229a:	f002 ff21 	bl	80050e0 <HAL_RCC_OscConfig>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <SystemClock_Config+0x98>
	{
		Error_Handler();
 80022a4:	f000 f9be 	bl	8002624 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80022a8:	f002 fbfe 	bl	8004aa8 <HAL_PWREx_EnableOverDrive>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <SystemClock_Config+0xa6>
	{
		Error_Handler();
 80022b2:	f000 f9b7 	bl	8002624 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80022b6:	230f      	movs	r3, #15
 80022b8:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ba:	2302      	movs	r3, #2
 80022bc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80022c6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022cc:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022ce:	f107 0308 	add.w	r3, r7, #8
 80022d2:	2105      	movs	r1, #5
 80022d4:	4618      	mov	r0, r3
 80022d6:	f002 fc37 	bl	8004b48 <HAL_RCC_ClockConfig>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <SystemClock_Config+0xd4>
	{
		Error_Handler();
 80022e0:	f000 f9a0 	bl	8002624 <Error_Handler>
	}
}
 80022e4:	bf00      	nop
 80022e6:	3750      	adds	r7, #80	; 0x50
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40007000 	.word	0x40007000

080022f4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80022fa:	463b      	mov	r3, r7
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002306:	4b30      	ldr	r3, [pc, #192]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002308:	4a30      	ldr	r2, [pc, #192]	; (80023cc <MX_ADC1_Init+0xd8>)
 800230a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800230c:	4b2e      	ldr	r3, [pc, #184]	; (80023c8 <MX_ADC1_Init+0xd4>)
 800230e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002312:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8002314:	4b2c      	ldr	r3, [pc, #176]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002316:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800231a:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <MX_ADC1_Init+0xd4>)
 800231e:	2201      	movs	r2, #1
 8002320:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8002322:	4b29      	ldr	r3, [pc, #164]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002324:	2201      	movs	r2, #1
 8002326:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002328:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <MX_ADC1_Init+0xd4>)
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002330:	4b25      	ldr	r3, [pc, #148]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002332:	2200      	movs	r2, #0
 8002334:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002336:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002338:	4a25      	ldr	r2, [pc, #148]	; (80023d0 <MX_ADC1_Init+0xdc>)
 800233a:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800233c:	4b22      	ldr	r3, [pc, #136]	; (80023c8 <MX_ADC1_Init+0xd4>)
 800233e:	2200      	movs	r2, #0
 8002340:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 3;
 8002342:	4b21      	ldr	r3, [pc, #132]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002344:	2203      	movs	r2, #3
 8002346:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002348:	4b1f      	ldr	r3, [pc, #124]	; (80023c8 <MX_ADC1_Init+0xd4>)
 800234a:	2200      	movs	r2, #0
 800234c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002350:	4b1d      	ldr	r3, [pc, #116]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002352:	2201      	movs	r2, #1
 8002354:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002356:	481c      	ldr	r0, [pc, #112]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002358:	f000 fc94 	bl	8002c84 <HAL_ADC_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_ADC1_Init+0x72>
	{
		Error_Handler();
 8002362:	f000 f95f 	bl	8002624 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8002366:	2301      	movs	r3, #1
 8002368:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800236a:	2301      	movs	r3, #1
 800236c:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800236e:	2300      	movs	r3, #0
 8002370:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002372:	463b      	mov	r3, r7
 8002374:	4619      	mov	r1, r3
 8002376:	4814      	ldr	r0, [pc, #80]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002378:	f001 f93a 	bl	80035f0 <HAL_ADC_ConfigChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_ADC1_Init+0x92>
	{
		Error_Handler();
 8002382:	f000 f94f 	bl	8002624 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8002386:	2304      	movs	r3, #4
 8002388:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 800238a:	2302      	movs	r3, #2
 800238c:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800238e:	463b      	mov	r3, r7
 8002390:	4619      	mov	r1, r3
 8002392:	480d      	ldr	r0, [pc, #52]	; (80023c8 <MX_ADC1_Init+0xd4>)
 8002394:	f001 f92c 	bl	80035f0 <HAL_ADC_ConfigChannel>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_ADC1_Init+0xae>
	{
		Error_Handler();
 800239e:	f000 f941 	bl	8002624 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_8;
 80023a2:	2308      	movs	r3, #8
 80023a4:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 80023a6:	2303      	movs	r3, #3
 80023a8:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023aa:	463b      	mov	r3, r7
 80023ac:	4619      	mov	r1, r3
 80023ae:	4806      	ldr	r0, [pc, #24]	; (80023c8 <MX_ADC1_Init+0xd4>)
 80023b0:	f001 f91e 	bl	80035f0 <HAL_ADC_ConfigChannel>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_ADC1_Init+0xca>
	{
		Error_Handler();
 80023ba:	f000 f933 	bl	8002624 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200004a8 	.word	0x200004a8
 80023cc:	40012000 	.word	0x40012000
 80023d0:	0f000001 	.word	0x0f000001

080023d4 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig =
 80023da:	463b      	mov	r3, r7
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <MX_TIM6_Init+0x64>)
 80023e4:	4a15      	ldr	r2, [pc, #84]	; (800243c <MX_TIM6_Init+0x68>)
 80023e6:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 449;
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <MX_TIM6_Init+0x64>)
 80023ea:	f240 12c1 	movw	r2, #449	; 0x1c1
 80023ee:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <MX_TIM6_Init+0x64>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 9999;
 80023f6:	4b10      	ldr	r3, [pc, #64]	; (8002438 <MX_TIM6_Init+0x64>)
 80023f8:	f242 720f 	movw	r2, #9999	; 0x270f
 80023fc:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023fe:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <MX_TIM6_Init+0x64>)
 8002400:	2280      	movs	r2, #128	; 0x80
 8002402:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002404:	480c      	ldr	r0, [pc, #48]	; (8002438 <MX_TIM6_Init+0x64>)
 8002406:	f003 f909 	bl	800561c <HAL_TIM_Base_Init>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d001      	beq.n	8002414 <MX_TIM6_Init+0x40>
	{
		Error_Handler();
 8002410:	f000 f908 	bl	8002624 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002414:	2300      	movs	r3, #0
 8002416:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002418:	2300      	movs	r3, #0
 800241a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800241c:	463b      	mov	r3, r7
 800241e:	4619      	mov	r1, r3
 8002420:	4805      	ldr	r0, [pc, #20]	; (8002438 <MX_TIM6_Init+0x64>)
 8002422:	f003 fb8b 	bl	8005b3c <HAL_TIMEx_MasterConfigSynchronization>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_TIM6_Init+0x5c>
	{
		Error_Handler();
 800242c:	f000 f8fa 	bl	8002624 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8002430:	bf00      	nop
 8002432:	3708      	adds	r7, #8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000550 	.word	0x20000550
 800243c:	40001000 	.word	0x40001000

08002440 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002444:	4b11      	ldr	r3, [pc, #68]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002446:	4a12      	ldr	r2, [pc, #72]	; (8002490 <MX_USART2_UART_Init+0x50>)
 8002448:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <MX_USART2_UART_Init+0x4c>)
 800244c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002450:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002452:	4b0e      	ldr	r3, [pc, #56]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <MX_USART2_UART_Init+0x4c>)
 800245a:	2200      	movs	r2, #0
 800245c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800245e:	4b0b      	ldr	r3, [pc, #44]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002460:	2200      	movs	r2, #0
 8002462:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002464:	4b09      	ldr	r3, [pc, #36]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002466:	220c      	movs	r2, #12
 8002468:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800246a:	4b08      	ldr	r3, [pc, #32]	; (800248c <MX_USART2_UART_Init+0x4c>)
 800246c:	2200      	movs	r2, #0
 800246e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002472:	2200      	movs	r2, #0
 8002474:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8002476:	4805      	ldr	r0, [pc, #20]	; (800248c <MX_USART2_UART_Init+0x4c>)
 8002478:	f003 fbf0 	bl	8005c5c <HAL_UART_Init>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8002482:	f000 f8cf 	bl	8002624 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000099c 	.word	0x2000099c
 8002490:	40004400 	.word	0x40004400

08002494 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <MX_DMA_Init+0x3c>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	4a0b      	ldr	r2, [pc, #44]	; (80024d0 <MX_DMA_Init+0x3c>)
 80024a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024a8:	6313      	str	r3, [r2, #48]	; 0x30
 80024aa:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <MX_DMA_Init+0x3c>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b2:	607b      	str	r3, [r7, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80024b6:	2200      	movs	r2, #0
 80024b8:	2100      	movs	r1, #0
 80024ba:	2038      	movs	r0, #56	; 0x38
 80024bc:	f001 fc2d 	bl	8003d1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80024c0:	2038      	movs	r0, #56	; 0x38
 80024c2:	f001 fc46 	bl	8003d52 <HAL_NVIC_EnableIRQ>

}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800

080024d4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b08a      	sub	sp, #40	; 0x28
 80024d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80024da:	f107 0314 	add.w	r3, r7, #20
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	605a      	str	r2, [r3, #4]
 80024e4:	609a      	str	r2, [r3, #8]
 80024e6:	60da      	str	r2, [r3, #12]
 80024e8:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	4b48      	ldr	r3, [pc, #288]	; (8002610 <MX_GPIO_Init+0x13c>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a47      	ldr	r2, [pc, #284]	; (8002610 <MX_GPIO_Init+0x13c>)
 80024f4:	f043 0304 	orr.w	r3, r3, #4
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b45      	ldr	r3, [pc, #276]	; (8002610 <MX_GPIO_Init+0x13c>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	4b41      	ldr	r3, [pc, #260]	; (8002610 <MX_GPIO_Init+0x13c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a40      	ldr	r2, [pc, #256]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b3e      	ldr	r3, [pc, #248]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a39      	ldr	r2, [pc, #228]	; (8002610 <MX_GPIO_Init+0x13c>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b37      	ldr	r3, [pc, #220]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	60bb      	str	r3, [r7, #8]
 800253c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
 8002542:	4b33      	ldr	r3, [pc, #204]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a32      	ldr	r2, [pc, #200]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002548:	f043 0302 	orr.w	r3, r3, #2
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b30      	ldr	r3, [pc, #192]	; (8002610 <MX_GPIO_Init+0x13c>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	607b      	str	r3, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 800255a:	2200      	movs	r2, #0
 800255c:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8002560:	482c      	ldr	r0, [pc, #176]	; (8002614 <MX_GPIO_Init+0x140>)
 8002562:	f002 fa87 	bl	8004a74 <HAL_GPIO_WritePin>
	LED4_Pin | LED3_Pin | IN3_Pin | OLOFF_Pin | DEN2_DEN4_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8002566:	2200      	movs	r2, #0
 8002568:	f44f 618f 	mov.w	r1, #1144	; 0x478
 800256c:	482a      	ldr	r0, [pc, #168]	; (8002618 <MX_GPIO_Init+0x144>)
 800256e:	f002 fa81 	bl	8004a74 <HAL_GPIO_WritePin>
	DEN1_DEN3_Pin | IN4_Pin | LED2_Pin | LED1_Pin | IN2_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	2180      	movs	r1, #128	; 0x80
 8002576:	4829      	ldr	r0, [pc, #164]	; (800261c <MX_GPIO_Init+0x148>)
 8002578:	f002 fa7c 	bl	8004a74 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 800257c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002580:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002582:	4b27      	ldr	r3, [pc, #156]	; (8002620 <MX_GPIO_Init+0x14c>)
 8002584:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	4822      	ldr	r0, [pc, #136]	; (800261c <MX_GPIO_Init+0x148>)
 8002592:	f002 f8db 	bl	800474c <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN2_Pin BTN1_Pin */
	GPIO_InitStruct.Pin = BTN2_Pin | BTN1_Pin;
 8002596:	f240 4301 	movw	r3, #1025	; 0x401
 800259a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259c:	2300      	movs	r3, #0
 800259e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	4619      	mov	r1, r3
 80025aa:	481a      	ldr	r0, [pc, #104]	; (8002614 <MX_GPIO_Init+0x140>)
 80025ac:	f002 f8ce 	bl	800474c <HAL_GPIO_Init>

	/*Configure GPIO pins : LED4_Pin LED3_Pin IN3_Pin OLOFF_Pin
	 DEN2_DEN4_Pin */
	GPIO_InitStruct.Pin = LED4_Pin | LED3_Pin | IN3_Pin | OLOFF_Pin
 80025b0:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80025b4:	617b      	str	r3, [r7, #20]
			| DEN2_DEN4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	4812      	ldr	r0, [pc, #72]	; (8002614 <MX_GPIO_Init+0x140>)
 80025ca:	f002 f8bf 	bl	800474c <HAL_GPIO_Init>

	/*Configure GPIO pins : DEN1_DEN3_Pin IN4_Pin LED2_Pin LED1_Pin
	 IN2_Pin */
	GPIO_InitStruct.Pin = DEN1_DEN3_Pin | IN4_Pin | LED2_Pin | LED1_Pin
 80025ce:	f44f 638f 	mov.w	r3, #1144	; 0x478
 80025d2:	617b      	str	r3, [r7, #20]
			| IN2_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d4:	2301      	movs	r3, #1
 80025d6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	4619      	mov	r1, r3
 80025e6:	480c      	ldr	r0, [pc, #48]	; (8002618 <MX_GPIO_Init+0x144>)
 80025e8:	f002 f8b0 	bl	800474c <HAL_GPIO_Init>

	/*Configure GPIO pin : IN1_Pin */
	GPIO_InitStruct.Pin = IN1_Pin;
 80025ec:	2380      	movs	r3, #128	; 0x80
 80025ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f0:	2301      	movs	r3, #1
 80025f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f8:	2300      	movs	r3, #0
 80025fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 80025fc:	f107 0314 	add.w	r3, r7, #20
 8002600:	4619      	mov	r1, r3
 8002602:	4806      	ldr	r0, [pc, #24]	; (800261c <MX_GPIO_Init+0x148>)
 8002604:	f002 f8a2 	bl	800474c <HAL_GPIO_Init>

}
 8002608:	bf00      	nop
 800260a:	3728      	adds	r7, #40	; 0x28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40023800 	.word	0x40023800
 8002614:	40020000 	.word	0x40020000
 8002618:	40020400 	.word	0x40020400
 800261c:	40020800 	.word	0x40020800
 8002620:	10210000 	.word	0x10210000

08002624 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002628:	b672      	cpsid	i
}
 800262a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800262c:	e7fe      	b.n	800262c <Error_Handler+0x8>
	...

08002630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	4b10      	ldr	r3, [pc, #64]	; (800267c <HAL_MspInit+0x4c>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263e:	4a0f      	ldr	r2, [pc, #60]	; (800267c <HAL_MspInit+0x4c>)
 8002640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002644:	6453      	str	r3, [r2, #68]	; 0x44
 8002646:	4b0d      	ldr	r3, [pc, #52]	; (800267c <HAL_MspInit+0x4c>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800264e:	607b      	str	r3, [r7, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	603b      	str	r3, [r7, #0]
 8002656:	4b09      	ldr	r3, [pc, #36]	; (800267c <HAL_MspInit+0x4c>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a08      	ldr	r2, [pc, #32]	; (800267c <HAL_MspInit+0x4c>)
 800265c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b06      	ldr	r3, [pc, #24]	; (800267c <HAL_MspInit+0x4c>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800266e:	2007      	movs	r0, #7
 8002670:	f001 fb48 	bl	8003d04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002674:	bf00      	nop
 8002676:	3708      	adds	r7, #8
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40023800 	.word	0x40023800

08002680 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b08a      	sub	sp, #40	; 0x28
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002688:	f107 0314 	add.w	r3, r7, #20
 800268c:	2200      	movs	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	605a      	str	r2, [r3, #4]
 8002692:	609a      	str	r2, [r3, #8]
 8002694:	60da      	str	r2, [r3, #12]
 8002696:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a40      	ldr	r2, [pc, #256]	; (80027a0 <HAL_ADC_MspInit+0x120>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d179      	bne.n	8002796 <HAL_ADC_MspInit+0x116>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b3f      	ldr	r3, [pc, #252]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	4a3e      	ldr	r2, [pc, #248]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b0:	6453      	str	r3, [r2, #68]	; 0x44
 80026b2:	4b3c      	ldr	r3, [pc, #240]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b38      	ldr	r3, [pc, #224]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a37      	ldr	r2, [pc, #220]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b35      	ldr	r3, [pc, #212]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	4b31      	ldr	r3, [pc, #196]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	4a30      	ldr	r2, [pc, #192]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026e4:	f043 0302 	orr.w	r3, r3, #2
 80026e8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ea:	4b2e      	ldr	r3, [pc, #184]	; (80027a4 <HAL_ADC_MspInit+0x124>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = A1_Vbb_Pin|A2_Isense_1_2_Pin;
 80026f6:	2312      	movs	r3, #18
 80026f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026fa:	2303      	movs	r3, #3
 80026fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002702:	f107 0314 	add.w	r3, r7, #20
 8002706:	4619      	mov	r1, r3
 8002708:	4827      	ldr	r0, [pc, #156]	; (80027a8 <HAL_ADC_MspInit+0x128>)
 800270a:	f002 f81f 	bl	800474c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = A3_Isense_3_4_Pin;
 800270e:	2301      	movs	r3, #1
 8002710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002712:	2303      	movs	r3, #3
 8002714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(A3_Isense_3_4_GPIO_Port, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	4822      	ldr	r0, [pc, #136]	; (80027ac <HAL_ADC_MspInit+0x12c>)
 8002722:	f002 f813 	bl	800474c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002726:	4b22      	ldr	r3, [pc, #136]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002728:	4a22      	ldr	r2, [pc, #136]	; (80027b4 <HAL_ADC_MspInit+0x134>)
 800272a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800272c:	4b20      	ldr	r3, [pc, #128]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 800272e:	2200      	movs	r2, #0
 8002730:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002732:	4b1f      	ldr	r3, [pc, #124]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002738:	4b1d      	ldr	r3, [pc, #116]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 800273a:	2200      	movs	r2, #0
 800273c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800273e:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002740:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002744:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002746:	4b1a      	ldr	r3, [pc, #104]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002748:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800274c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800274e:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002750:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002754:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002756:	4b16      	ldr	r3, [pc, #88]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800275c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002760:	2200      	movs	r2, #0
 8002762:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002766:	2200      	movs	r2, #0
 8002768:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800276a:	4811      	ldr	r0, [pc, #68]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 800276c:	f001 fb0c 	bl	8003d88 <HAL_DMA_Init>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002776:	f7ff ff55 	bl	8002624 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a0c      	ldr	r2, [pc, #48]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 800277e:	639a      	str	r2, [r3, #56]	; 0x38
 8002780:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <HAL_ADC_MspInit+0x130>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002786:	2200      	movs	r2, #0
 8002788:	2100      	movs	r1, #0
 800278a:	2012      	movs	r0, #18
 800278c:	f001 fac5 	bl	8003d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002790:	2012      	movs	r0, #18
 8002792:	f001 fade 	bl	8003d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002796:	bf00      	nop
 8002798:	3728      	adds	r7, #40	; 0x28
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40012000 	.word	0x40012000
 80027a4:	40023800 	.word	0x40023800
 80027a8:	40020000 	.word	0x40020000
 80027ac:	40020400 	.word	0x40020400
 80027b0:	200004f0 	.word	0x200004f0
 80027b4:	40026410 	.word	0x40026410

080027b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a0e      	ldr	r2, [pc, #56]	; (8002800 <HAL_TIM_Base_MspInit+0x48>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d115      	bne.n	80027f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	4b0d      	ldr	r3, [pc, #52]	; (8002804 <HAL_TIM_Base_MspInit+0x4c>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	4a0c      	ldr	r2, [pc, #48]	; (8002804 <HAL_TIM_Base_MspInit+0x4c>)
 80027d4:	f043 0310 	orr.w	r3, r3, #16
 80027d8:	6413      	str	r3, [r2, #64]	; 0x40
 80027da:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <HAL_TIM_Base_MspInit+0x4c>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027de:	f003 0310 	and.w	r3, r3, #16
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80027e6:	2200      	movs	r2, #0
 80027e8:	2100      	movs	r1, #0
 80027ea:	2036      	movs	r0, #54	; 0x36
 80027ec:	f001 fa95 	bl	8003d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027f0:	2036      	movs	r0, #54	; 0x36
 80027f2:	f001 faae 	bl	8003d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40001000 	.word	0x40001000
 8002804:	40023800 	.word	0x40023800

08002808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08a      	sub	sp, #40	; 0x28
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a1d      	ldr	r2, [pc, #116]	; (800289c <HAL_UART_MspInit+0x94>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d133      	bne.n	8002892 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	613b      	str	r3, [r7, #16]
 800282e:	4b1c      	ldr	r3, [pc, #112]	; (80028a0 <HAL_UART_MspInit+0x98>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	4a1b      	ldr	r2, [pc, #108]	; (80028a0 <HAL_UART_MspInit+0x98>)
 8002834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002838:	6413      	str	r3, [r2, #64]	; 0x40
 800283a:	4b19      	ldr	r3, [pc, #100]	; (80028a0 <HAL_UART_MspInit+0x98>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <HAL_UART_MspInit+0x98>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <HAL_UART_MspInit+0x98>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6313      	str	r3, [r2, #48]	; 0x30
 8002856:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <HAL_UART_MspInit+0x98>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002862:	230c      	movs	r3, #12
 8002864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002866:	2302      	movs	r3, #2
 8002868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286a:	2300      	movs	r3, #0
 800286c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800286e:	2303      	movs	r3, #3
 8002870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002872:	2307      	movs	r3, #7
 8002874:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002876:	f107 0314 	add.w	r3, r7, #20
 800287a:	4619      	mov	r1, r3
 800287c:	4809      	ldr	r0, [pc, #36]	; (80028a4 <HAL_UART_MspInit+0x9c>)
 800287e:	f001 ff65 	bl	800474c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002882:	2200      	movs	r2, #0
 8002884:	2100      	movs	r1, #0
 8002886:	2026      	movs	r0, #38	; 0x26
 8002888:	f001 fa47 	bl	8003d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800288c:	2026      	movs	r0, #38	; 0x26
 800288e:	f001 fa60 	bl	8003d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002892:	bf00      	nop
 8002894:	3728      	adds	r7, #40	; 0x28
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	40004400 	.word	0x40004400
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40020000 	.word	0x40020000

080028a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028ac:	e7fe      	b.n	80028ac <NMI_Handler+0x4>

080028ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028b2:	e7fe      	b.n	80028b2 <HardFault_Handler+0x4>

080028b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028b8:	e7fe      	b.n	80028b8 <MemManage_Handler+0x4>

080028ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028be:	e7fe      	b.n	80028be <BusFault_Handler+0x4>

080028c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028c4:	e7fe      	b.n	80028c4 <UsageFault_Handler+0x4>

080028c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr

080028e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028f4:	f000 f982 	bl	8002bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	bd80      	pop	{r7, pc}

080028fc <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002900:	4802      	ldr	r0, [pc, #8]	; (800290c <ADC_IRQHandler+0x10>)
 8002902:	f000 fb93 	bl	800302c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	200004a8 	.word	0x200004a8

08002910 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002914:	4802      	ldr	r0, [pc, #8]	; (8002920 <USART2_IRQHandler+0x10>)
 8002916:	f003 fb53 	bl	8005fc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	2000099c 	.word	0x2000099c

08002924 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002928:	4802      	ldr	r0, [pc, #8]	; (8002934 <TIM6_DAC_IRQHandler+0x10>)
 800292a:	f002 ff37 	bl	800579c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000550 	.word	0x20000550

08002938 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800293c:	4802      	ldr	r0, [pc, #8]	; (8002948 <DMA2_Stream0_IRQHandler+0x10>)
 800293e:	f001 fc9b 	bl	8004278 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200004f0 	.word	0x200004f0

0800294c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
	return 1;
 8002950:	2301      	movs	r3, #1
}
 8002952:	4618      	mov	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <_kill>:

int _kill(int pid, int sig)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002966:	f004 f883 	bl	8006a70 <__errno>
 800296a:	4603      	mov	r3, r0
 800296c:	2216      	movs	r2, #22
 800296e:	601a      	str	r2, [r3, #0]
	return -1;
 8002970:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002974:	4618      	mov	r0, r3
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <_exit>:

void _exit (int status)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002984:	f04f 31ff 	mov.w	r1, #4294967295
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f7ff ffe7 	bl	800295c <_kill>
	while (1) {}		/* Make sure we hang here */
 800298e:	e7fe      	b.n	800298e <_exit+0x12>

08002990 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299c:	2300      	movs	r3, #0
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	e00a      	b.n	80029b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029a2:	f7ff fb0d 	bl	8001fc0 <__io_getchar>
 80029a6:	4601      	mov	r1, r0
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	60ba      	str	r2, [r7, #8]
 80029ae:	b2ca      	uxtb	r2, r1
 80029b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3301      	adds	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
 80029b8:	697a      	ldr	r2, [r7, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	429a      	cmp	r2, r3
 80029be:	dbf0      	blt.n	80029a2 <_read+0x12>
	}

return len;
 80029c0:	687b      	ldr	r3, [r7, #4]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b086      	sub	sp, #24
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
 80029da:	e009      	b.n	80029f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	1c5a      	adds	r2, r3, #1
 80029e0:	60ba      	str	r2, [r7, #8]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff fad7 	bl	8001f98 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	3301      	adds	r3, #1
 80029ee:	617b      	str	r3, [r7, #20]
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	dbf1      	blt.n	80029dc <_write+0x12>
	}
	return len;
 80029f8:	687b      	ldr	r3, [r7, #4]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3718      	adds	r7, #24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <_close>:

int _close(int file)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	return -1;
 8002a0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a2a:	605a      	str	r2, [r3, #4]
	return 0;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <_isatty>:

int _isatty(int file)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
	return 1;
 8002a42:	2301      	movs	r3, #1
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	60b9      	str	r1, [r7, #8]
 8002a5a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3714      	adds	r7, #20
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a74:	4a14      	ldr	r2, [pc, #80]	; (8002ac8 <_sbrk+0x5c>)
 8002a76:	4b15      	ldr	r3, [pc, #84]	; (8002acc <_sbrk+0x60>)
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a80:	4b13      	ldr	r3, [pc, #76]	; (8002ad0 <_sbrk+0x64>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a88:	4b11      	ldr	r3, [pc, #68]	; (8002ad0 <_sbrk+0x64>)
 8002a8a:	4a12      	ldr	r2, [pc, #72]	; (8002ad4 <_sbrk+0x68>)
 8002a8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a8e:	4b10      	ldr	r3, [pc, #64]	; (8002ad0 <_sbrk+0x64>)
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4413      	add	r3, r2
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d207      	bcs.n	8002aac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a9c:	f003 ffe8 	bl	8006a70 <__errno>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	220c      	movs	r2, #12
 8002aa4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aaa:	e009      	b.n	8002ac0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002aac:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <_sbrk+0x64>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ab2:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <_sbrk+0x64>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	4a05      	ldr	r2, [pc, #20]	; (8002ad0 <_sbrk+0x64>)
 8002abc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002abe:	68fb      	ldr	r3, [r7, #12]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	20020000 	.word	0x20020000
 8002acc:	00000400 	.word	0x00000400
 8002ad0:	20000294 	.word	0x20000294
 8002ad4:	200009f8 	.word	0x200009f8

08002ad8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002adc:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <SystemInit+0x28>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ae2:	4a07      	ldr	r2, [pc, #28]	; (8002b00 <SystemInit+0x28>)
 8002ae4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ae8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002aec:	4b04      	ldr	r3, [pc, #16]	; (8002b00 <SystemInit+0x28>)
 8002aee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002af2:	609a      	str	r2, [r3, #8]
#endif
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b3c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002b08:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002b0a:	e003      	b.n	8002b14 <LoopCopyDataInit>

08002b0c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002b0e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002b10:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002b12:	3104      	adds	r1, #4

08002b14 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002b14:	480b      	ldr	r0, [pc, #44]	; (8002b44 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002b16:	4b0c      	ldr	r3, [pc, #48]	; (8002b48 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002b18:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002b1a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002b1c:	d3f6      	bcc.n	8002b0c <CopyDataInit>
  ldr  r2, =_sbss
 8002b1e:	4a0b      	ldr	r2, [pc, #44]	; (8002b4c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002b20:	e002      	b.n	8002b28 <LoopFillZerobss>

08002b22 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002b22:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002b24:	f842 3b04 	str.w	r3, [r2], #4

08002b28 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002b28:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002b2a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002b2c:	d3f9      	bcc.n	8002b22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b2e:	f7ff ffd3 	bl	8002ad8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b32:	f003 ffa3 	bl	8006a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b36:	f7ff fa6f 	bl	8002018 <main>
  bx  lr    
 8002b3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b3c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002b40:	0800bcb4 	.word	0x0800bcb4
  ldr  r0, =_sdata
 8002b44:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b48:	20000264 	.word	0x20000264
  ldr  r2, =_sbss
 8002b4c:	20000264 	.word	0x20000264
  ldr  r3, = _ebss
 8002b50:	200009f4 	.word	0x200009f4

08002b54 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b54:	e7fe      	b.n	8002b54 <CAN1_RX0_IRQHandler>
	...

08002b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <HAL_Init+0x40>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a0d      	ldr	r2, [pc, #52]	; (8002b98 <HAL_Init+0x40>)
 8002b62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b68:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <HAL_Init+0x40>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a0a      	ldr	r2, [pc, #40]	; (8002b98 <HAL_Init+0x40>)
 8002b6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b74:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <HAL_Init+0x40>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <HAL_Init+0x40>)
 8002b7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b80:	2003      	movs	r0, #3
 8002b82:	f001 f8bf 	bl	8003d04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b86:	2000      	movs	r0, #0
 8002b88:	f000 f808 	bl	8002b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b8c:	f7ff fd50 	bl	8002630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40023c00 	.word	0x40023c00

08002b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ba4:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <HAL_InitTick+0x54>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <HAL_InitTick+0x58>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	4619      	mov	r1, r3
 8002bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f001 f8d7 	bl	8003d6e <HAL_SYSTICK_Config>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e00e      	b.n	8002be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b0f      	cmp	r3, #15
 8002bce:	d80a      	bhi.n	8002be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd8:	f001 f89f 	bl	8003d1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bdc:	4a06      	ldr	r2, [pc, #24]	; (8002bf8 <HAL_InitTick+0x5c>)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3708      	adds	r7, #8
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000084 	.word	0x20000084
 8002bf4:	2000008c 	.word	0x2000008c
 8002bf8:	20000088 	.word	0x20000088

08002bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c00:	4b06      	ldr	r3, [pc, #24]	; (8002c1c <HAL_IncTick+0x20>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	461a      	mov	r2, r3
 8002c06:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <HAL_IncTick+0x24>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	4a04      	ldr	r2, [pc, #16]	; (8002c20 <HAL_IncTick+0x24>)
 8002c0e:	6013      	str	r3, [r2, #0]
}
 8002c10:	bf00      	nop
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	2000008c 	.word	0x2000008c
 8002c20:	200009e0 	.word	0x200009e0

08002c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return uwTick;
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_GetTick+0x14>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	200009e0 	.word	0x200009e0

08002c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c44:	f7ff ffee 	bl	8002c24 <HAL_GetTick>
 8002c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c54:	d005      	beq.n	8002c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <HAL_Delay+0x44>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	4413      	add	r3, r2
 8002c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c62:	bf00      	nop
 8002c64:	f7ff ffde 	bl	8002c24 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d8f7      	bhi.n	8002c64 <HAL_Delay+0x28>
  {
  }
}
 8002c74:	bf00      	nop
 8002c76:	bf00      	nop
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	2000008c 	.word	0x2000008c

08002c84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e033      	b.n	8002d02 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d109      	bne.n	8002cb6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff fcec 	bl	8002680 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f003 0310 	and.w	r3, r3, #16
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d118      	bne.n	8002cf4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cca:	f023 0302 	bic.w	r3, r3, #2
 8002cce:	f043 0202 	orr.w	r2, r3, #2
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fdbc 	bl	8003854 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f023 0303 	bic.w	r3, r3, #3
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	641a      	str	r2, [r3, #64]	; 0x40
 8002cf2:	e001      	b.n	8002cf8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_ADC_Start+0x1a>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e0b2      	b.n	8002e8c <HAL_ADC_Start+0x180>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d018      	beq.n	8002d6e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d4c:	4b52      	ldr	r3, [pc, #328]	; (8002e98 <HAL_ADC_Start+0x18c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a52      	ldr	r2, [pc, #328]	; (8002e9c <HAL_ADC_Start+0x190>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0c9a      	lsrs	r2, r3, #18
 8002d58:	4613      	mov	r3, r2
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d60:	e002      	b.n	8002d68 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3b01      	subs	r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f9      	bne.n	8002d62 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d17a      	bne.n	8002e72 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d007      	beq.n	8002dae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002da6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dba:	d106      	bne.n	8002dca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	f023 0206 	bic.w	r2, r3, #6
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	645a      	str	r2, [r3, #68]	; 0x44
 8002dc8:	e002      	b.n	8002dd0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dd8:	4b31      	ldr	r3, [pc, #196]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002dda:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002de4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d12a      	bne.n	8002e48 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a2b      	ldr	r2, [pc, #172]	; (8002ea4 <HAL_ADC_Start+0x198>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d015      	beq.n	8002e28 <HAL_ADC_Start+0x11c>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a29      	ldr	r2, [pc, #164]	; (8002ea8 <HAL_ADC_Start+0x19c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d105      	bne.n	8002e12 <HAL_ADC_Start+0x106>
 8002e06:	4b26      	ldr	r3, [pc, #152]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f003 031f 	and.w	r3, r3, #31
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00a      	beq.n	8002e28 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a25      	ldr	r2, [pc, #148]	; (8002eac <HAL_ADC_Start+0x1a0>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d136      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
 8002e1c:	4b20      	ldr	r3, [pc, #128]	; (8002ea0 <HAL_ADC_Start+0x194>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d130      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d129      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e44:	609a      	str	r2, [r3, #8]
 8002e46:	e020      	b.n	8002e8a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a15      	ldr	r2, [pc, #84]	; (8002ea4 <HAL_ADC_Start+0x198>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d11b      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d114      	bne.n	8002e8a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	e00b      	b.n	8002e8a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f043 0210 	orr.w	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	f043 0201 	orr.w	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	20000084 	.word	0x20000084
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	40012300 	.word	0x40012300
 8002ea4:	40012000 	.word	0x40012000
 8002ea8:	40012100 	.word	0x40012100
 8002eac:	40012200 	.word	0x40012200

08002eb0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_ADC_Stop+0x16>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e021      	b.n	8002f0a <HAL_ADC_Stop+0x5a>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0201 	bic.w	r2, r2, #1
 8002edc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ef4:	f023 0301 	bic.w	r3, r3, #1
 8002ef8:	f043 0201 	orr.w	r2, r3, #1
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b084      	sub	sp, #16
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
 8002f1e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f32:	d113      	bne.n	8002f5c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f42:	d10b      	bne.n	8002f5c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	f043 0220 	orr.w	r2, r3, #32
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e063      	b.n	8003024 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002f5c:	f7ff fe62 	bl	8002c24 <HAL_GetTick>
 8002f60:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f62:	e021      	b.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6a:	d01d      	beq.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <HAL_ADC_PollForConversion+0x6c>
 8002f72:	f7ff fe57 	bl	8002c24 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d212      	bcs.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d00b      	beq.n	8002fa8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	f043 0204 	orr.w	r2, r3, #4
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e03d      	b.n	8003024 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d1d6      	bne.n	8002f64 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f06f 0212 	mvn.w	r2, #18
 8002fbe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d123      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d11f      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d006      	beq.n	8002ffe <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d111      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d105      	bne.n	8003022 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f043 0201 	orr.w	r2, r3, #1
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003034:	2300      	movs	r3, #0
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	2300      	movs	r3, #0
 800303a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b02      	cmp	r3, #2
 8003048:	bf0c      	ite	eq
 800304a:	2301      	moveq	r3, #1
 800304c:	2300      	movne	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0320 	and.w	r3, r3, #32
 800305c:	2b20      	cmp	r3, #32
 800305e:	bf0c      	ite	eq
 8003060:	2301      	moveq	r3, #1
 8003062:	2300      	movne	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d049      	beq.n	8003102 <HAL_ADC_IRQHandler+0xd6>
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d046      	beq.n	8003102 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	f003 0310 	and.w	r3, r3, #16
 800307c:	2b00      	cmp	r3, #0
 800307e:	d105      	bne.n	800308c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003084:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d12b      	bne.n	80030f2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d127      	bne.n	80030f2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d006      	beq.n	80030be <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d119      	bne.n	80030f2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 0220 	bic.w	r2, r2, #32
 80030cc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d105      	bne.n	80030f2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f043 0201 	orr.w	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fa53 	bl	800359e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f06f 0212 	mvn.w	r2, #18
 8003100:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b04      	cmp	r3, #4
 800310e:	bf0c      	ite	eq
 8003110:	2301      	moveq	r3, #1
 8003112:	2300      	movne	r3, #0
 8003114:	b2db      	uxtb	r3, r3
 8003116:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003122:	2b80      	cmp	r3, #128	; 0x80
 8003124:	bf0c      	ite	eq
 8003126:	2301      	moveq	r3, #1
 8003128:	2300      	movne	r3, #0
 800312a:	b2db      	uxtb	r3, r3
 800312c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d057      	beq.n	80031e4 <HAL_ADC_IRQHandler+0x1b8>
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d054      	beq.n	80031e4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	2b00      	cmp	r3, #0
 8003144:	d105      	bne.n	8003152 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d139      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003166:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800316a:	2b00      	cmp	r3, #0
 800316c:	d006      	beq.n	800317c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003178:	2b00      	cmp	r3, #0
 800317a:	d12b      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003186:	2b00      	cmp	r3, #0
 8003188:	d124      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003194:	2b00      	cmp	r3, #0
 8003196:	d11d      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800319c:	2b00      	cmp	r3, #0
 800319e:	d119      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d105      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031cc:	f043 0201 	orr.w	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 fcbb 	bl	8003b50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f06f 020c 	mvn.w	r2, #12
 80031e2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	bf0c      	ite	eq
 80031f2:	2301      	moveq	r3, #1
 80031f4:	2300      	movne	r3, #0
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003204:	2b40      	cmp	r3, #64	; 0x40
 8003206:	bf0c      	ite	eq
 8003208:	2301      	moveq	r3, #1
 800320a:	2300      	movne	r3, #0
 800320c:	b2db      	uxtb	r3, r3
 800320e:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d017      	beq.n	8003246 <HAL_ADC_IRQHandler+0x21a>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d014      	beq.n	8003246 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	2b01      	cmp	r3, #1
 8003228:	d10d      	bne.n	8003246 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f9c5 	bl	80035c6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0201 	mvn.w	r2, #1
 8003244:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b20      	cmp	r3, #32
 8003252:	bf0c      	ite	eq
 8003254:	2301      	moveq	r3, #1
 8003256:	2300      	movne	r3, #0
 8003258:	b2db      	uxtb	r3, r3
 800325a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003266:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800326a:	bf0c      	ite	eq
 800326c:	2301      	moveq	r3, #1
 800326e:	2300      	movne	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d015      	beq.n	80032a6 <HAL_ADC_IRQHandler+0x27a>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d012      	beq.n	80032a6 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	f043 0202 	orr.w	r2, r3, #2
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0220 	mvn.w	r2, #32
 8003294:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f99f 	bl	80035da <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0220 	mvn.w	r2, #32
 80032a4:	601a      	str	r2, [r3, #0]
  }
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
	...

080032b0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d101      	bne.n	80032ce <HAL_ADC_Start_DMA+0x1e>
 80032ca:	2302      	movs	r3, #2
 80032cc:	e0e9      	b.n	80034a2 <HAL_ADC_Start_DMA+0x1f2>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d018      	beq.n	8003316 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689a      	ldr	r2, [r3, #8]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0201 	orr.w	r2, r2, #1
 80032f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80032f4:	4b6d      	ldr	r3, [pc, #436]	; (80034ac <HAL_ADC_Start_DMA+0x1fc>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a6d      	ldr	r2, [pc, #436]	; (80034b0 <HAL_ADC_Start_DMA+0x200>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	0c9a      	lsrs	r2, r3, #18
 8003300:	4613      	mov	r3, r2
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	4413      	add	r3, r2
 8003306:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003308:	e002      	b.n	8003310 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	3b01      	subs	r3, #1
 800330e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f9      	bne.n	800330a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003320:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003324:	d107      	bne.n	8003336 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003334:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b01      	cmp	r3, #1
 8003342:	f040 80a1 	bne.w	8003488 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003364:	2b00      	cmp	r3, #0
 8003366:	d007      	beq.n	8003378 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003370:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003384:	d106      	bne.n	8003394 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338a:	f023 0206 	bic.w	r2, r3, #6
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	645a      	str	r2, [r3, #68]	; 0x44
 8003392:	e002      	b.n	800339a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033a2:	4b44      	ldr	r3, [pc, #272]	; (80034b4 <HAL_ADC_Start_DMA+0x204>)
 80033a4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	4a43      	ldr	r2, [pc, #268]	; (80034b8 <HAL_ADC_Start_DMA+0x208>)
 80033ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b2:	4a42      	ldr	r2, [pc, #264]	; (80034bc <HAL_ADC_Start_DMA+0x20c>)
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033ba:	4a41      	ldr	r2, [pc, #260]	; (80034c0 <HAL_ADC_Start_DMA+0x210>)
 80033bc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80033c6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80033d6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033e6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	334c      	adds	r3, #76	; 0x4c
 80033f2:	4619      	mov	r1, r3
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f000 fd74 	bl	8003ee4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	2b00      	cmp	r3, #0
 8003406:	d12a      	bne.n	800345e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a2d      	ldr	r2, [pc, #180]	; (80034c4 <HAL_ADC_Start_DMA+0x214>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d015      	beq.n	800343e <HAL_ADC_Start_DMA+0x18e>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a2c      	ldr	r2, [pc, #176]	; (80034c8 <HAL_ADC_Start_DMA+0x218>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d105      	bne.n	8003428 <HAL_ADC_Start_DMA+0x178>
 800341c:	4b25      	ldr	r3, [pc, #148]	; (80034b4 <HAL_ADC_Start_DMA+0x204>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 031f 	and.w	r3, r3, #31
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00a      	beq.n	800343e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a27      	ldr	r2, [pc, #156]	; (80034cc <HAL_ADC_Start_DMA+0x21c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d136      	bne.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
 8003432:	4b20      	ldr	r3, [pc, #128]	; (80034b4 <HAL_ADC_Start_DMA+0x204>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f003 0310 	and.w	r3, r3, #16
 800343a:	2b00      	cmp	r3, #0
 800343c:	d130      	bne.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d129      	bne.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	e020      	b.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a18      	ldr	r2, [pc, #96]	; (80034c4 <HAL_ADC_Start_DMA+0x214>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d11b      	bne.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d114      	bne.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003484:	609a      	str	r2, [r3, #8]
 8003486:	e00b      	b.n	80034a0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	f043 0210 	orr.w	r2, r3, #16
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003498:	f043 0201 	orr.w	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000084 	.word	0x20000084
 80034b0:	431bde83 	.word	0x431bde83
 80034b4:	40012300 	.word	0x40012300
 80034b8:	08003a4d 	.word	0x08003a4d
 80034bc:	08003b07 	.word	0x08003b07
 80034c0:	08003b23 	.word	0x08003b23
 80034c4:	40012000 	.word	0x40012000
 80034c8:	40012100 	.word	0x40012100
 80034cc:	40012200 	.word	0x40012200

080034d0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034d8:	2300      	movs	r3, #0
 80034da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d101      	bne.n	80034ea <HAL_ADC_Stop_DMA+0x1a>
 80034e6:	2302      	movs	r3, #2
 80034e8:	e048      	b.n	800357c <HAL_ADC_Stop_DMA+0xac>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d130      	bne.n	8003572 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800351e:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003524:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d10f      	bne.n	800354e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003532:	4618      	mov	r0, r3
 8003534:	f000 fd2e 	bl	8003f94 <HAL_DMA_Abort>
 8003538:	4603      	mov	r3, r0
 800353a:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d005      	beq.n	800354e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800355c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003566:	f023 0301 	bic.w	r3, r3, #1
 800356a:	f043 0201 	orr.w	r2, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800357a:	7bfb      	ldrb	r3, [r7, #15]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800359e:	b480      	push	{r7}
 80035a0:	b083      	sub	sp, #12
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80035ce:	bf00      	nop
 80035d0:	370c      	adds	r7, #12
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035da:	b480      	push	{r7}
 80035dc:	b083      	sub	sp, #12
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80035e2:	bf00      	nop
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
	...

080035f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003604:	2b01      	cmp	r3, #1
 8003606:	d101      	bne.n	800360c <HAL_ADC_ConfigChannel+0x1c>
 8003608:	2302      	movs	r3, #2
 800360a:	e113      	b.n	8003834 <HAL_ADC_ConfigChannel+0x244>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b09      	cmp	r3, #9
 800361a:	d925      	bls.n	8003668 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68d9      	ldr	r1, [r3, #12]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	b29b      	uxth	r3, r3
 8003628:	461a      	mov	r2, r3
 800362a:	4613      	mov	r3, r2
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	4413      	add	r3, r2
 8003630:	3b1e      	subs	r3, #30
 8003632:	2207      	movs	r2, #7
 8003634:	fa02 f303 	lsl.w	r3, r2, r3
 8003638:	43da      	mvns	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	400a      	ands	r2, r1
 8003640:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68d9      	ldr	r1, [r3, #12]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b29b      	uxth	r3, r3
 8003652:	4618      	mov	r0, r3
 8003654:	4603      	mov	r3, r0
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4403      	add	r3, r0
 800365a:	3b1e      	subs	r3, #30
 800365c:	409a      	lsls	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	60da      	str	r2, [r3, #12]
 8003666:	e022      	b.n	80036ae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6919      	ldr	r1, [r3, #16]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	b29b      	uxth	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	4613      	mov	r3, r2
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	4413      	add	r3, r2
 800367c:	2207      	movs	r2, #7
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43da      	mvns	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	400a      	ands	r2, r1
 800368a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6919      	ldr	r1, [r3, #16]
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	b29b      	uxth	r3, r3
 800369c:	4618      	mov	r0, r3
 800369e:	4603      	mov	r3, r0
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	4403      	add	r3, r0
 80036a4:	409a      	lsls	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b06      	cmp	r3, #6
 80036b4:	d824      	bhi.n	8003700 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	3b05      	subs	r3, #5
 80036c8:	221f      	movs	r2, #31
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43da      	mvns	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	400a      	ands	r2, r1
 80036d6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	4618      	mov	r0, r3
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685a      	ldr	r2, [r3, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	3b05      	subs	r3, #5
 80036f2:	fa00 f203 	lsl.w	r2, r0, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	635a      	str	r2, [r3, #52]	; 0x34
 80036fe:	e04c      	b.n	800379a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b0c      	cmp	r3, #12
 8003706:	d824      	bhi.n	8003752 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	4613      	mov	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	4413      	add	r3, r2
 8003718:	3b23      	subs	r3, #35	; 0x23
 800371a:	221f      	movs	r2, #31
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	43da      	mvns	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	400a      	ands	r2, r1
 8003728:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	b29b      	uxth	r3, r3
 8003736:	4618      	mov	r0, r3
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	3b23      	subs	r3, #35	; 0x23
 8003744:	fa00 f203 	lsl.w	r2, r0, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	430a      	orrs	r2, r1
 800374e:	631a      	str	r2, [r3, #48]	; 0x30
 8003750:	e023      	b.n	800379a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4413      	add	r3, r2
 8003762:	3b41      	subs	r3, #65	; 0x41
 8003764:	221f      	movs	r2, #31
 8003766:	fa02 f303 	lsl.w	r3, r2, r3
 800376a:	43da      	mvns	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	400a      	ands	r2, r1
 8003772:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	b29b      	uxth	r3, r3
 8003780:	4618      	mov	r0, r3
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	3b41      	subs	r3, #65	; 0x41
 800378e:	fa00 f203 	lsl.w	r2, r0, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800379a:	4b29      	ldr	r3, [pc, #164]	; (8003840 <HAL_ADC_ConfigChannel+0x250>)
 800379c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a28      	ldr	r2, [pc, #160]	; (8003844 <HAL_ADC_ConfigChannel+0x254>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d10f      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x1d8>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2b12      	cmp	r3, #18
 80037ae:	d10b      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a1d      	ldr	r2, [pc, #116]	; (8003844 <HAL_ADC_ConfigChannel+0x254>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d12b      	bne.n	800382a <HAL_ADC_ConfigChannel+0x23a>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a1c      	ldr	r2, [pc, #112]	; (8003848 <HAL_ADC_ConfigChannel+0x258>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d003      	beq.n	80037e4 <HAL_ADC_ConfigChannel+0x1f4>
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2b11      	cmp	r3, #17
 80037e2:	d122      	bne.n	800382a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a11      	ldr	r2, [pc, #68]	; (8003848 <HAL_ADC_ConfigChannel+0x258>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d111      	bne.n	800382a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003806:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_ADC_ConfigChannel+0x25c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a11      	ldr	r2, [pc, #68]	; (8003850 <HAL_ADC_ConfigChannel+0x260>)
 800380c:	fba2 2303 	umull	r2, r3, r2, r3
 8003810:	0c9a      	lsrs	r2, r3, #18
 8003812:	4613      	mov	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	4413      	add	r3, r2
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800381c:	e002      	b.n	8003824 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3b01      	subs	r3, #1
 8003822:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f9      	bne.n	800381e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	40012300 	.word	0x40012300
 8003844:	40012000 	.word	0x40012000
 8003848:	10000012 	.word	0x10000012
 800384c:	20000084 	.word	0x20000084
 8003850:	431bde83 	.word	0x431bde83

08003854 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800385c:	4b79      	ldr	r3, [pc, #484]	; (8003a44 <ADC_Init+0x1f0>)
 800385e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	431a      	orrs	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003888:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	6859      	ldr	r1, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	021a      	lsls	r2, r3, #8
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80038ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6859      	ldr	r1, [r3, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6899      	ldr	r1, [r3, #8]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68da      	ldr	r2, [r3, #12]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e6:	4a58      	ldr	r2, [pc, #352]	; (8003a48 <ADC_Init+0x1f4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d022      	beq.n	8003932 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689a      	ldr	r2, [r3, #8]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6899      	ldr	r1, [r3, #8]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800391c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6899      	ldr	r1, [r3, #8]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	e00f      	b.n	8003952 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003940:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003950:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 0202 	bic.w	r2, r2, #2
 8003960:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	6899      	ldr	r1, [r3, #8]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	7e1b      	ldrb	r3, [r3, #24]
 800396c:	005a      	lsls	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3020 	ldrb.w	r3, [r3, #32]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01b      	beq.n	80039b8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800398e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800399e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6859      	ldr	r1, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039aa:	3b01      	subs	r3, #1
 80039ac:	035a      	lsls	r2, r3, #13
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	605a      	str	r2, [r3, #4]
 80039b6:	e007      	b.n	80039c8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80039d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	69db      	ldr	r3, [r3, #28]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	051a      	lsls	r2, r3, #20
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80039fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6899      	ldr	r1, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a0a:	025a      	lsls	r2, r3, #9
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6899      	ldr	r1, [r3, #8]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	029a      	lsls	r2, r3, #10
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	609a      	str	r2, [r3, #8]
}
 8003a38:	bf00      	nop
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40012300 	.word	0x40012300
 8003a48:	0f000001 	.word	0x0f000001

08003a4c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a58:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d13c      	bne.n	8003ae0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d12b      	bne.n	8003ad8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d127      	bne.n	8003ad8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d006      	beq.n	8003aa4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d119      	bne.n	8003ad8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0220 	bic.w	r2, r2, #32
 8003ab2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	f043 0201 	orr.w	r2, r3, #1
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f7ff fd60 	bl	800359e <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ade:	e00e      	b.n	8003afe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae4:	f003 0310 	and.w	r3, r3, #16
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f7ff fd74 	bl	80035da <HAL_ADC_ErrorCallback>
}
 8003af2:	e004      	b.n	8003afe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	4798      	blx	r3
}
 8003afe:	bf00      	nop
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f7ff fd4c 	bl	80035b2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b084      	sub	sp, #16
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2240      	movs	r2, #64	; 0x40
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3a:	f043 0204 	orr.w	r2, r3, #4
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f7ff fd49 	bl	80035da <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b48:	bf00      	nop
 8003b4a:	3710      	adds	r7, #16
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b74:	4b0c      	ldr	r3, [pc, #48]	; (8003ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b80:	4013      	ands	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b96:	4a04      	ldr	r2, [pc, #16]	; (8003ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	60d3      	str	r3, [r2, #12]
}
 8003b9c:	bf00      	nop
 8003b9e:	3714      	adds	r7, #20
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	e000ed00 	.word	0xe000ed00

08003bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bb0:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	0a1b      	lsrs	r3, r3, #8
 8003bb6:	f003 0307 	and.w	r3, r3, #7
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	e000ed00 	.word	0xe000ed00

08003bc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	4603      	mov	r3, r0
 8003bd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	db0b      	blt.n	8003bf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bda:	79fb      	ldrb	r3, [r7, #7]
 8003bdc:	f003 021f 	and.w	r2, r3, #31
 8003be0:	4907      	ldr	r1, [pc, #28]	; (8003c00 <__NVIC_EnableIRQ+0x38>)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	2001      	movs	r0, #1
 8003bea:	fa00 f202 	lsl.w	r2, r0, r2
 8003bee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	e000e100 	.word	0xe000e100

08003c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	6039      	str	r1, [r7, #0]
 8003c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	db0a      	blt.n	8003c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	b2da      	uxtb	r2, r3
 8003c1c:	490c      	ldr	r1, [pc, #48]	; (8003c50 <__NVIC_SetPriority+0x4c>)
 8003c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c22:	0112      	lsls	r2, r2, #4
 8003c24:	b2d2      	uxtb	r2, r2
 8003c26:	440b      	add	r3, r1
 8003c28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c2c:	e00a      	b.n	8003c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	4908      	ldr	r1, [pc, #32]	; (8003c54 <__NVIC_SetPriority+0x50>)
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	3b04      	subs	r3, #4
 8003c3c:	0112      	lsls	r2, r2, #4
 8003c3e:	b2d2      	uxtb	r2, r2
 8003c40:	440b      	add	r3, r1
 8003c42:	761a      	strb	r2, [r3, #24]
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	e000e100 	.word	0xe000e100
 8003c54:	e000ed00 	.word	0xe000ed00

08003c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b089      	sub	sp, #36	; 0x24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 0307 	and.w	r3, r3, #7
 8003c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	f1c3 0307 	rsb	r3, r3, #7
 8003c72:	2b04      	cmp	r3, #4
 8003c74:	bf28      	it	cs
 8003c76:	2304      	movcs	r3, #4
 8003c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	2b06      	cmp	r3, #6
 8003c80:	d902      	bls.n	8003c88 <NVIC_EncodePriority+0x30>
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	3b03      	subs	r3, #3
 8003c86:	e000      	b.n	8003c8a <NVIC_EncodePriority+0x32>
 8003c88:	2300      	movs	r3, #0
 8003c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43da      	mvns	r2, r3
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	401a      	ands	r2, r3
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8003caa:	43d9      	mvns	r1, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cb0:	4313      	orrs	r3, r2
         );
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3724      	adds	r7, #36	; 0x24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
	...

08003cc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cd0:	d301      	bcc.n	8003cd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e00f      	b.n	8003cf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	; (8003d00 <SysTick_Config+0x40>)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cde:	210f      	movs	r1, #15
 8003ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce4:	f7ff ff8e 	bl	8003c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ce8:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <SysTick_Config+0x40>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cee:	4b04      	ldr	r3, [pc, #16]	; (8003d00 <SysTick_Config+0x40>)
 8003cf0:	2207      	movs	r2, #7
 8003cf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	e000e010 	.word	0xe000e010

08003d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff ff29 	bl	8003b64 <__NVIC_SetPriorityGrouping>
}
 8003d12:	bf00      	nop
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b086      	sub	sp, #24
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	4603      	mov	r3, r0
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d2c:	f7ff ff3e 	bl	8003bac <__NVIC_GetPriorityGrouping>
 8003d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	68b9      	ldr	r1, [r7, #8]
 8003d36:	6978      	ldr	r0, [r7, #20]
 8003d38:	f7ff ff8e 	bl	8003c58 <NVIC_EncodePriority>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d42:	4611      	mov	r1, r2
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff ff5d 	bl	8003c04 <__NVIC_SetPriority>
}
 8003d4a:	bf00      	nop
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b082      	sub	sp, #8
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	4603      	mov	r3, r0
 8003d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff ff31 	bl	8003bc8 <__NVIC_EnableIRQ>
}
 8003d66:	bf00      	nop
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b082      	sub	sp, #8
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff ffa2 	bl	8003cc0 <SysTick_Config>
 8003d7c:	4603      	mov	r3, r0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
	...

08003d88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d94:	f7fe ff46 	bl	8002c24 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d101      	bne.n	8003da4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e099      	b.n	8003ed8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0201 	bic.w	r2, r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc4:	e00f      	b.n	8003de6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dc6:	f7fe ff2d 	bl	8002c24 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b05      	cmp	r3, #5
 8003dd2:	d908      	bls.n	8003de6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2203      	movs	r2, #3
 8003dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e078      	b.n	8003ed8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1e8      	bne.n	8003dc6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	4b38      	ldr	r3, [pc, #224]	; (8003ee0 <HAL_DMA_Init+0x158>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d107      	bne.n	8003e50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	f023 0307 	bic.w	r3, r3, #7
 8003e66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6c:	697a      	ldr	r2, [r7, #20]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e76:	2b04      	cmp	r3, #4
 8003e78:	d117      	bne.n	8003eaa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00e      	beq.n	8003eaa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 fbe1 	bl	8004654 <DMA_CheckFifoParam>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d008      	beq.n	8003eaa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2240      	movs	r2, #64	; 0x40
 8003e9c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e016      	b.n	8003ed8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 fb98 	bl	80045e8 <DMA_CalcBaseAndBitshift>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec0:	223f      	movs	r2, #63	; 0x3f
 8003ec2:	409a      	lsls	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	f010803f 	.word	0xf010803f

08003ee4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
 8003ef0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_DMA_Start_IT+0x26>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e040      	b.n	8003f8c <HAL_DMA_Start_IT+0xa8>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d12f      	bne.n	8003f7e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2202      	movs	r2, #2
 8003f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 fb2a 	bl	800458c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3c:	223f      	movs	r2, #63	; 0x3f
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0216 	orr.w	r2, r2, #22
 8003f52:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d007      	beq.n	8003f6c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f042 0208 	orr.w	r2, r2, #8
 8003f6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	e005      	b.n	8003f8a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f86:	2302      	movs	r3, #2
 8003f88:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3718      	adds	r7, #24
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003fa2:	f7fe fe3f 	bl	8002c24 <HAL_GetTick>
 8003fa6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d008      	beq.n	8003fc6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2280      	movs	r2, #128	; 0x80
 8003fb8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e052      	b.n	800406c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0216 	bic.w	r2, r2, #22
 8003fd4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d103      	bne.n	8003ff6 <HAL_DMA_Abort+0x62>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0208 	bic.w	r2, r2, #8
 8004004:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0201 	bic.w	r2, r2, #1
 8004014:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004016:	e013      	b.n	8004040 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004018:	f7fe fe04 	bl	8002c24 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b05      	cmp	r3, #5
 8004024:	d90c      	bls.n	8004040 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2220      	movs	r2, #32
 800402a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2203      	movs	r2, #3
 8004038:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e015      	b.n	800406c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1e4      	bne.n	8004018 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004052:	223f      	movs	r2, #63	; 0x3f
 8004054:	409a      	lsls	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d004      	beq.n	8004092 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2280      	movs	r2, #128	; 0x80
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e00c      	b.n	80040ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2205      	movs	r2, #5
 8004096:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08a      	sub	sp, #40	; 0x28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	460b      	mov	r3, r1
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80040c6:	2300      	movs	r3, #0
 80040c8:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80040ca:	f7fe fdab 	bl	8002c24 <HAL_GetTick>
 80040ce:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d008      	beq.n	80040ee <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2280      	movs	r2, #128	; 0x80
 80040e0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e0bf      	b.n	800426e <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004102:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0b2      	b.n	800426e <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004108:	7afb      	ldrb	r3, [r7, #11]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d106      	bne.n	800411c <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004112:	2220      	movs	r2, #32
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	627b      	str	r3, [r7, #36]	; 0x24
 800411a:	e005      	b.n	8004128 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004120:	2210      	movs	r2, #16
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004134:	e05a      	b.n	80041ec <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413c:	d017      	beq.n	800416e <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d007      	beq.n	8004154 <HAL_DMA_PollForTransfer+0x9c>
 8004144:	f7fe fd6e 	bl	8002c24 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	429a      	cmp	r2, r3
 8004152:	d20c      	bcs.n	800416e <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2220      	movs	r2, #32
 8004158:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e07f      	b.n	800426e <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004178:	2208      	movs	r2, #8
 800417a:	409a      	lsls	r2, r3
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	4013      	ands	r3, r2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00b      	beq.n	800419c <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	f043 0201 	orr.w	r2, r3, #1
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004194:	2208      	movs	r2, #8
 8004196:	409a      	lsls	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a0:	2201      	movs	r2, #1
 80041a2:	409a      	lsls	r2, r3
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00b      	beq.n	80041c4 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b0:	f043 0202 	orr.w	r2, r3, #2
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041bc:	2201      	movs	r2, #1
 80041be:	409a      	lsls	r2, r3
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041c8:	2204      	movs	r2, #4
 80041ca:	409a      	lsls	r2, r3
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00b      	beq.n	80041ec <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d8:	f043 0204 	orr.w	r2, r3, #4
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e4:	2204      	movs	r2, #4
 80041e6:	409a      	lsls	r2, r3
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80041ec:	6a3a      	ldr	r2, [r7, #32]
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	4013      	ands	r3, r2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d105      	bne.n	8004202 <HAL_DMA_PollForTransfer+0x14a>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	f003 0301 	and.w	r3, r3, #1
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d099      	beq.n	8004136 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004206:	2b00      	cmp	r3, #0
 8004208:	d018      	beq.n	800423c <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d012      	beq.n	800423c <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f7ff febc 	bl	8003f94 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004220:	2230      	movs	r2, #48	; 0x30
 8004222:	409a      	lsls	r2, r3
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e018      	b.n	800426e <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800423c:	7afb      	ldrb	r3, [r7, #11]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10e      	bne.n	8004260 <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004246:	2230      	movs	r2, #48	; 0x30
 8004248:	409a      	lsls	r2, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800425e:	e005      	b.n	800426c <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	2210      	movs	r2, #16
 8004266:	409a      	lsls	r2, r3
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800426c:	7ffb      	ldrb	r3, [r7, #31]
}
 800426e:	4618      	mov	r0, r3
 8004270:	3728      	adds	r7, #40	; 0x28
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004280:	2300      	movs	r3, #0
 8004282:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004284:	4b92      	ldr	r3, [pc, #584]	; (80044d0 <HAL_DMA_IRQHandler+0x258>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a92      	ldr	r2, [pc, #584]	; (80044d4 <HAL_DMA_IRQHandler+0x25c>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	0a9b      	lsrs	r3, r3, #10
 8004290:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004296:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a2:	2208      	movs	r2, #8
 80042a4:	409a      	lsls	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	4013      	ands	r3, r2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d01a      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0304 	and.w	r3, r3, #4
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d013      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0204 	bic.w	r2, r2, #4
 80042ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d0:	2208      	movs	r2, #8
 80042d2:	409a      	lsls	r2, r3
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042dc:	f043 0201 	orr.w	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e8:	2201      	movs	r2, #1
 80042ea:	409a      	lsls	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d012      	beq.n	800431a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00b      	beq.n	800431a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004306:	2201      	movs	r2, #1
 8004308:	409a      	lsls	r2, r3
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004312:	f043 0202 	orr.w	r2, r3, #2
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431e:	2204      	movs	r2, #4
 8004320:	409a      	lsls	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d012      	beq.n	8004350 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00b      	beq.n	8004350 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	2204      	movs	r2, #4
 800433e:	409a      	lsls	r2, r3
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004348:	f043 0204 	orr.w	r2, r3, #4
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004354:	2210      	movs	r2, #16
 8004356:	409a      	lsls	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d043      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d03c      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004372:	2210      	movs	r2, #16
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d018      	beq.n	80043ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d108      	bne.n	80043a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	2b00      	cmp	r3, #0
 800439c:	d024      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	4798      	blx	r3
 80043a6:	e01f      	b.n	80043e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01b      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
 80043b8:	e016      	b.n	80043e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d107      	bne.n	80043d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0208 	bic.w	r2, r2, #8
 80043d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ec:	2220      	movs	r2, #32
 80043ee:	409a      	lsls	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4013      	ands	r3, r2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 808e 	beq.w	8004516 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0310 	and.w	r3, r3, #16
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 8086 	beq.w	8004516 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800440e:	2220      	movs	r2, #32
 8004410:	409a      	lsls	r2, r3
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b05      	cmp	r3, #5
 8004420:	d136      	bne.n	8004490 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0216 	bic.w	r2, r2, #22
 8004430:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	695a      	ldr	r2, [r3, #20]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004440:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	2b00      	cmp	r3, #0
 8004448:	d103      	bne.n	8004452 <HAL_DMA_IRQHandler+0x1da>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800444e:	2b00      	cmp	r3, #0
 8004450:	d007      	beq.n	8004462 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0208 	bic.w	r2, r2, #8
 8004460:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004466:	223f      	movs	r2, #63	; 0x3f
 8004468:	409a      	lsls	r2, r3
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004482:	2b00      	cmp	r3, #0
 8004484:	d07d      	beq.n	8004582 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	4798      	blx	r3
        }
        return;
 800448e:	e078      	b.n	8004582 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d01c      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d108      	bne.n	80044be <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d030      	beq.n	8004516 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	4798      	blx	r3
 80044bc:	e02b      	b.n	8004516 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d027      	beq.n	8004516 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	4798      	blx	r3
 80044ce:	e022      	b.n	8004516 <HAL_DMA_IRQHandler+0x29e>
 80044d0:	20000084 	.word	0x20000084
 80044d4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10f      	bne.n	8004506 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0210 	bic.w	r2, r2, #16
 80044f4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451a:	2b00      	cmp	r3, #0
 800451c:	d032      	beq.n	8004584 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d022      	beq.n	8004570 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2205      	movs	r2, #5
 800452e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 0201 	bic.w	r2, r2, #1
 8004540:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	3301      	adds	r3, #1
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	429a      	cmp	r2, r3
 800454c:	d307      	bcc.n	800455e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1f2      	bne.n	8004542 <HAL_DMA_IRQHandler+0x2ca>
 800455c:	e000      	b.n	8004560 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800455e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	4798      	blx	r3
 8004580:	e000      	b.n	8004584 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004582:	bf00      	nop
    }
  }
}
 8004584:	3718      	adds	r7, #24
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop

0800458c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d108      	bne.n	80045cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80045ca:	e007      	b.n	80045dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	687a      	ldr	r2, [r7, #4]
 80045da:	60da      	str	r2, [r3, #12]
}
 80045dc:	bf00      	nop
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	3b10      	subs	r3, #16
 80045f8:	4a14      	ldr	r2, [pc, #80]	; (800464c <DMA_CalcBaseAndBitshift+0x64>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004602:	4a13      	ldr	r2, [pc, #76]	; (8004650 <DMA_CalcBaseAndBitshift+0x68>)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4413      	add	r3, r2
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	461a      	mov	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b03      	cmp	r3, #3
 8004614:	d909      	bls.n	800462a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800461e:	f023 0303 	bic.w	r3, r3, #3
 8004622:	1d1a      	adds	r2, r3, #4
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	659a      	str	r2, [r3, #88]	; 0x58
 8004628:	e007      	b.n	800463a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004632:	f023 0303 	bic.w	r3, r3, #3
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	aaaaaaab 	.word	0xaaaaaaab
 8004650:	0800b7e4 	.word	0x0800b7e4

08004654 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004654:	b480      	push	{r7}
 8004656:	b085      	sub	sp, #20
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004664:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	699b      	ldr	r3, [r3, #24]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d11f      	bne.n	80046ae <DMA_CheckFifoParam+0x5a>
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2b03      	cmp	r3, #3
 8004672:	d856      	bhi.n	8004722 <DMA_CheckFifoParam+0xce>
 8004674:	a201      	add	r2, pc, #4	; (adr r2, 800467c <DMA_CheckFifoParam+0x28>)
 8004676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800467a:	bf00      	nop
 800467c:	0800468d 	.word	0x0800468d
 8004680:	0800469f 	.word	0x0800469f
 8004684:	0800468d 	.word	0x0800468d
 8004688:	08004723 	.word	0x08004723
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d046      	beq.n	8004726 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800469c:	e043      	b.n	8004726 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046a6:	d140      	bne.n	800472a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ac:	e03d      	b.n	800472a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046b6:	d121      	bne.n	80046fc <DMA_CheckFifoParam+0xa8>
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b03      	cmp	r3, #3
 80046bc:	d837      	bhi.n	800472e <DMA_CheckFifoParam+0xda>
 80046be:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <DMA_CheckFifoParam+0x70>)
 80046c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c4:	080046d5 	.word	0x080046d5
 80046c8:	080046db 	.word	0x080046db
 80046cc:	080046d5 	.word	0x080046d5
 80046d0:	080046ed 	.word	0x080046ed
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	73fb      	strb	r3, [r7, #15]
      break;
 80046d8:	e030      	b.n	800473c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d025      	beq.n	8004732 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046ea:	e022      	b.n	8004732 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80046f4:	d11f      	bne.n	8004736 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80046fa:	e01c      	b.n	8004736 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d903      	bls.n	800470a <DMA_CheckFifoParam+0xb6>
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	2b03      	cmp	r3, #3
 8004706:	d003      	beq.n	8004710 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004708:	e018      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	73fb      	strb	r3, [r7, #15]
      break;
 800470e:	e015      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00e      	beq.n	800473a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	73fb      	strb	r3, [r7, #15]
      break;
 8004720:	e00b      	b.n	800473a <DMA_CheckFifoParam+0xe6>
      break;
 8004722:	bf00      	nop
 8004724:	e00a      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;
 8004726:	bf00      	nop
 8004728:	e008      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;
 800472a:	bf00      	nop
 800472c:	e006      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;
 800472e:	bf00      	nop
 8004730:	e004      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;
 8004732:	bf00      	nop
 8004734:	e002      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;   
 8004736:	bf00      	nop
 8004738:	e000      	b.n	800473c <DMA_CheckFifoParam+0xe8>
      break;
 800473a:	bf00      	nop
    }
  } 
  
  return status; 
 800473c:	7bfb      	ldrb	r3, [r7, #15]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop

0800474c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800474c:	b480      	push	{r7}
 800474e:	b089      	sub	sp, #36	; 0x24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800475a:	2300      	movs	r3, #0
 800475c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800475e:	2300      	movs	r3, #0
 8004760:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
 8004766:	e165      	b.n	8004a34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004768:	2201      	movs	r2, #1
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4013      	ands	r3, r2
 800477a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	429a      	cmp	r2, r3
 8004782:	f040 8154 	bne.w	8004a2e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	2b01      	cmp	r3, #1
 8004790:	d005      	beq.n	800479e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800479a:	2b02      	cmp	r3, #2
 800479c:	d130      	bne.n	8004800 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	005b      	lsls	r3, r3, #1
 80047a8:	2203      	movs	r2, #3
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	43db      	mvns	r3, r3
 80047b0:	69ba      	ldr	r2, [r7, #24]
 80047b2:	4013      	ands	r3, r2
 80047b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	005b      	lsls	r3, r3, #1
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047d4:	2201      	movs	r2, #1
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	43db      	mvns	r3, r3
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	4013      	ands	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 0201 	and.w	r2, r3, #1
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 0303 	and.w	r3, r3, #3
 8004808:	2b03      	cmp	r3, #3
 800480a:	d017      	beq.n	800483c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	2203      	movs	r2, #3
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	43db      	mvns	r3, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	4313      	orrs	r3, r2
 8004834:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	69ba      	ldr	r2, [r7, #24]
 800483a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 0303 	and.w	r3, r3, #3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d123      	bne.n	8004890 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	08da      	lsrs	r2, r3, #3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	3208      	adds	r2, #8
 8004850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004854:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	f003 0307 	and.w	r3, r3, #7
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	220f      	movs	r2, #15
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	43db      	mvns	r3, r3
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	4013      	ands	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	f003 0307 	and.w	r3, r3, #7
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	fa02 f303 	lsl.w	r3, r2, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4313      	orrs	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	08da      	lsrs	r2, r3, #3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	3208      	adds	r2, #8
 800488a:	69b9      	ldr	r1, [r7, #24]
 800488c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	2203      	movs	r2, #3
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	43db      	mvns	r3, r3
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4013      	ands	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f003 0203 	and.w	r2, r3, #3
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 80ae 	beq.w	8004a2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	4b5d      	ldr	r3, [pc, #372]	; (8004a4c <HAL_GPIO_Init+0x300>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	4a5c      	ldr	r2, [pc, #368]	; (8004a4c <HAL_GPIO_Init+0x300>)
 80048dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048e0:	6453      	str	r3, [r2, #68]	; 0x44
 80048e2:	4b5a      	ldr	r3, [pc, #360]	; (8004a4c <HAL_GPIO_Init+0x300>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048ee:	4a58      	ldr	r2, [pc, #352]	; (8004a50 <HAL_GPIO_Init+0x304>)
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	089b      	lsrs	r3, r3, #2
 80048f4:	3302      	adds	r3, #2
 80048f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	220f      	movs	r2, #15
 8004906:	fa02 f303 	lsl.w	r3, r2, r3
 800490a:	43db      	mvns	r3, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4013      	ands	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a4f      	ldr	r2, [pc, #316]	; (8004a54 <HAL_GPIO_Init+0x308>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d025      	beq.n	8004966 <HAL_GPIO_Init+0x21a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a4e      	ldr	r2, [pc, #312]	; (8004a58 <HAL_GPIO_Init+0x30c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d01f      	beq.n	8004962 <HAL_GPIO_Init+0x216>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a4d      	ldr	r2, [pc, #308]	; (8004a5c <HAL_GPIO_Init+0x310>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d019      	beq.n	800495e <HAL_GPIO_Init+0x212>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a4c      	ldr	r2, [pc, #304]	; (8004a60 <HAL_GPIO_Init+0x314>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d013      	beq.n	800495a <HAL_GPIO_Init+0x20e>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a4b      	ldr	r2, [pc, #300]	; (8004a64 <HAL_GPIO_Init+0x318>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00d      	beq.n	8004956 <HAL_GPIO_Init+0x20a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a4a      	ldr	r2, [pc, #296]	; (8004a68 <HAL_GPIO_Init+0x31c>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d007      	beq.n	8004952 <HAL_GPIO_Init+0x206>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a49      	ldr	r2, [pc, #292]	; (8004a6c <HAL_GPIO_Init+0x320>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d101      	bne.n	800494e <HAL_GPIO_Init+0x202>
 800494a:	2306      	movs	r3, #6
 800494c:	e00c      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 800494e:	2307      	movs	r3, #7
 8004950:	e00a      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 8004952:	2305      	movs	r3, #5
 8004954:	e008      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 8004956:	2304      	movs	r3, #4
 8004958:	e006      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 800495a:	2303      	movs	r3, #3
 800495c:	e004      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 800495e:	2302      	movs	r3, #2
 8004960:	e002      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <HAL_GPIO_Init+0x21c>
 8004966:	2300      	movs	r3, #0
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	f002 0203 	and.w	r2, r2, #3
 800496e:	0092      	lsls	r2, r2, #2
 8004970:	4093      	lsls	r3, r2
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4313      	orrs	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004978:	4935      	ldr	r1, [pc, #212]	; (8004a50 <HAL_GPIO_Init+0x304>)
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	089b      	lsrs	r3, r3, #2
 800497e:	3302      	adds	r3, #2
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004986:	4b3a      	ldr	r3, [pc, #232]	; (8004a70 <HAL_GPIO_Init+0x324>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	43db      	mvns	r3, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4013      	ands	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049aa:	4a31      	ldr	r2, [pc, #196]	; (8004a70 <HAL_GPIO_Init+0x324>)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80049b0:	4b2f      	ldr	r3, [pc, #188]	; (8004a70 <HAL_GPIO_Init+0x324>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	43db      	mvns	r3, r3
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	4013      	ands	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049d4:	4a26      	ldr	r2, [pc, #152]	; (8004a70 <HAL_GPIO_Init+0x324>)
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049da:	4b25      	ldr	r3, [pc, #148]	; (8004a70 <HAL_GPIO_Init+0x324>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049fe:	4a1c      	ldr	r2, [pc, #112]	; (8004a70 <HAL_GPIO_Init+0x324>)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a04:	4b1a      	ldr	r3, [pc, #104]	; (8004a70 <HAL_GPIO_Init+0x324>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a28:	4a11      	ldr	r2, [pc, #68]	; (8004a70 <HAL_GPIO_Init+0x324>)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3301      	adds	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b0f      	cmp	r3, #15
 8004a38:	f67f ae96 	bls.w	8004768 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	3724      	adds	r7, #36	; 0x24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	40013800 	.word	0x40013800
 8004a54:	40020000 	.word	0x40020000
 8004a58:	40020400 	.word	0x40020400
 8004a5c:	40020800 	.word	0x40020800
 8004a60:	40020c00 	.word	0x40020c00
 8004a64:	40021000 	.word	0x40021000
 8004a68:	40021400 	.word	0x40021400
 8004a6c:	40021800 	.word	0x40021800
 8004a70:	40013c00 	.word	0x40013c00

08004a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	807b      	strh	r3, [r7, #2]
 8004a80:	4613      	mov	r3, r2
 8004a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a84:	787b      	ldrb	r3, [r7, #1]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a8a:	887a      	ldrh	r2, [r7, #2]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a90:	e003      	b.n	8004a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a92:	887b      	ldrh	r3, [r7, #2]
 8004a94:	041a      	lsls	r2, r3, #16
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	619a      	str	r2, [r3, #24]
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
	...

08004aa8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	603b      	str	r3, [r7, #0]
 8004ab6:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <HAL_PWREx_EnableOverDrive+0x90>)
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aba:	4a1f      	ldr	r2, [pc, #124]	; (8004b38 <HAL_PWREx_EnableOverDrive+0x90>)
 8004abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ac2:	4b1d      	ldr	r3, [pc, #116]	; (8004b38 <HAL_PWREx_EnableOverDrive+0x90>)
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aca:	603b      	str	r3, [r7, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004ace:	4b1b      	ldr	r3, [pc, #108]	; (8004b3c <HAL_PWREx_EnableOverDrive+0x94>)
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ad4:	f7fe f8a6 	bl	8002c24 <HAL_GetTick>
 8004ad8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ada:	e009      	b.n	8004af0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004adc:	f7fe f8a2 	bl	8002c24 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aea:	d901      	bls.n	8004af0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e01f      	b.n	8004b30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004af0:	4b13      	ldr	r3, [pc, #76]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x98>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004afc:	d1ee      	bne.n	8004adc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004afe:	4b11      	ldr	r3, [pc, #68]	; (8004b44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b00:	2201      	movs	r2, #1
 8004b02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b04:	f7fe f88e 	bl	8002c24 <HAL_GetTick>
 8004b08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b0a:	e009      	b.n	8004b20 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b0c:	f7fe f88a 	bl	8002c24 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b1a:	d901      	bls.n	8004b20 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e007      	b.n	8004b30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b2c:	d1ee      	bne.n	8004b0c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	420e0040 	.word	0x420e0040
 8004b40:	40007000 	.word	0x40007000
 8004b44:	420e0044 	.word	0x420e0044

08004b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e0cc      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b5c:	4b68      	ldr	r3, [pc, #416]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 030f 	and.w	r3, r3, #15
 8004b64:	683a      	ldr	r2, [r7, #0]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d90c      	bls.n	8004b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b6a:	4b65      	ldr	r3, [pc, #404]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b72:	4b63      	ldr	r3, [pc, #396]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d001      	beq.n	8004b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e0b8      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d020      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0304 	and.w	r3, r3, #4
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b9c:	4b59      	ldr	r3, [pc, #356]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	4a58      	ldr	r2, [pc, #352]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ba6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0308 	and.w	r3, r3, #8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bb4:	4b53      	ldr	r3, [pc, #332]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	4a52      	ldr	r2, [pc, #328]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004bba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bc0:	4b50      	ldr	r3, [pc, #320]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	494d      	ldr	r1, [pc, #308]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d044      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d107      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004be6:	4b47      	ldr	r3, [pc, #284]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d119      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e07f      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d003      	beq.n	8004c06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	d107      	bne.n	8004c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c06:	4b3f      	ldr	r3, [pc, #252]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d109      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e06f      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c16:	4b3b      	ldr	r3, [pc, #236]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e067      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c26:	4b37      	ldr	r3, [pc, #220]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f023 0203 	bic.w	r2, r3, #3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	4934      	ldr	r1, [pc, #208]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c34:	4313      	orrs	r3, r2
 8004c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c38:	f7fd fff4 	bl	8002c24 <HAL_GetTick>
 8004c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c3e:	e00a      	b.n	8004c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c40:	f7fd fff0 	bl	8002c24 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e04f      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c56:	4b2b      	ldr	r3, [pc, #172]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f003 020c 	and.w	r2, r3, #12
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d1eb      	bne.n	8004c40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c68:	4b25      	ldr	r3, [pc, #148]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 030f 	and.w	r3, r3, #15
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d20c      	bcs.n	8004c90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c76:	4b22      	ldr	r3, [pc, #136]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	b2d2      	uxtb	r2, r2
 8004c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7e:	4b20      	ldr	r3, [pc, #128]	; (8004d00 <HAL_RCC_ClockConfig+0x1b8>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 030f 	and.w	r3, r3, #15
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d001      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e032      	b.n	8004cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d008      	beq.n	8004cae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c9c:	4b19      	ldr	r3, [pc, #100]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	4916      	ldr	r1, [pc, #88]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0308 	and.w	r3, r3, #8
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d009      	beq.n	8004cce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cba:	4b12      	ldr	r3, [pc, #72]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691b      	ldr	r3, [r3, #16]
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	490e      	ldr	r1, [pc, #56]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004cce:	f000 f855 	bl	8004d7c <HAL_RCC_GetSysClockFreq>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	4b0b      	ldr	r3, [pc, #44]	; (8004d04 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	091b      	lsrs	r3, r3, #4
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	490a      	ldr	r1, [pc, #40]	; (8004d08 <HAL_RCC_ClockConfig+0x1c0>)
 8004ce0:	5ccb      	ldrb	r3, [r1, r3]
 8004ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce6:	4a09      	ldr	r2, [pc, #36]	; (8004d0c <HAL_RCC_ClockConfig+0x1c4>)
 8004ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004cea:	4b09      	ldr	r3, [pc, #36]	; (8004d10 <HAL_RCC_ClockConfig+0x1c8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f7fd ff54 	bl	8002b9c <HAL_InitTick>

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40023c00 	.word	0x40023c00
 8004d04:	40023800 	.word	0x40023800
 8004d08:	0800b7cc 	.word	0x0800b7cc
 8004d0c:	20000084 	.word	0x20000084
 8004d10:	20000088 	.word	0x20000088

08004d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d18:	4b03      	ldr	r3, [pc, #12]	; (8004d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20000084 	.word	0x20000084

08004d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d30:	f7ff fff0 	bl	8004d14 <HAL_RCC_GetHCLKFreq>
 8004d34:	4602      	mov	r2, r0
 8004d36:	4b05      	ldr	r3, [pc, #20]	; (8004d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	0a9b      	lsrs	r3, r3, #10
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	4903      	ldr	r1, [pc, #12]	; (8004d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d42:	5ccb      	ldrb	r3, [r1, r3]
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	0800b7dc 	.word	0x0800b7dc

08004d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d58:	f7ff ffdc 	bl	8004d14 <HAL_RCC_GetHCLKFreq>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	4b05      	ldr	r3, [pc, #20]	; (8004d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	0b5b      	lsrs	r3, r3, #13
 8004d64:	f003 0307 	and.w	r3, r3, #7
 8004d68:	4903      	ldr	r1, [pc, #12]	; (8004d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d6a:	5ccb      	ldrb	r3, [r1, r3]
 8004d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	40023800 	.word	0x40023800
 8004d78:	0800b7dc 	.word	0x0800b7dc

08004d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d80:	b088      	sub	sp, #32
 8004d82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8004d90:	2300      	movs	r3, #0
 8004d92:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d98:	4bce      	ldr	r3, [pc, #824]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f003 030c 	and.w	r3, r3, #12
 8004da0:	2b0c      	cmp	r3, #12
 8004da2:	f200 818d 	bhi.w	80050c0 <HAL_RCC_GetSysClockFreq+0x344>
 8004da6:	a201      	add	r2, pc, #4	; (adr r2, 8004dac <HAL_RCC_GetSysClockFreq+0x30>)
 8004da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dac:	08004de1 	.word	0x08004de1
 8004db0:	080050c1 	.word	0x080050c1
 8004db4:	080050c1 	.word	0x080050c1
 8004db8:	080050c1 	.word	0x080050c1
 8004dbc:	08004de7 	.word	0x08004de7
 8004dc0:	080050c1 	.word	0x080050c1
 8004dc4:	080050c1 	.word	0x080050c1
 8004dc8:	080050c1 	.word	0x080050c1
 8004dcc:	08004ded 	.word	0x08004ded
 8004dd0:	080050c1 	.word	0x080050c1
 8004dd4:	080050c1 	.word	0x080050c1
 8004dd8:	080050c1 	.word	0x080050c1
 8004ddc:	08004f61 	.word	0x08004f61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004de0:	4bbd      	ldr	r3, [pc, #756]	; (80050d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004de2:	61bb      	str	r3, [r7, #24]
       break;
 8004de4:	e16f      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004de6:	4bbd      	ldr	r3, [pc, #756]	; (80050dc <HAL_RCC_GetSysClockFreq+0x360>)
 8004de8:	61bb      	str	r3, [r7, #24]
      break;
 8004dea:	e16c      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dec:	4bb9      	ldr	r3, [pc, #740]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004df4:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004df6:	4bb7      	ldr	r3, [pc, #732]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d053      	beq.n	8004eaa <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e02:	4bb4      	ldr	r3, [pc, #720]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	099b      	lsrs	r3, r3, #6
 8004e08:	461a      	mov	r2, r3
 8004e0a:	f04f 0300 	mov.w	r3, #0
 8004e0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e12:	f04f 0100 	mov.w	r1, #0
 8004e16:	ea02 0400 	and.w	r4, r2, r0
 8004e1a:	603c      	str	r4, [r7, #0]
 8004e1c:	400b      	ands	r3, r1
 8004e1e:	607b      	str	r3, [r7, #4]
 8004e20:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e24:	4620      	mov	r0, r4
 8004e26:	4629      	mov	r1, r5
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	014b      	lsls	r3, r1, #5
 8004e32:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004e36:	0142      	lsls	r2, r0, #5
 8004e38:	4610      	mov	r0, r2
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	4623      	mov	r3, r4
 8004e3e:	1ac0      	subs	r0, r0, r3
 8004e40:	462b      	mov	r3, r5
 8004e42:	eb61 0103 	sbc.w	r1, r1, r3
 8004e46:	f04f 0200 	mov.w	r2, #0
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	018b      	lsls	r3, r1, #6
 8004e50:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004e54:	0182      	lsls	r2, r0, #6
 8004e56:	1a12      	subs	r2, r2, r0
 8004e58:	eb63 0301 	sbc.w	r3, r3, r1
 8004e5c:	f04f 0000 	mov.w	r0, #0
 8004e60:	f04f 0100 	mov.w	r1, #0
 8004e64:	00d9      	lsls	r1, r3, #3
 8004e66:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004e6a:	00d0      	lsls	r0, r2, #3
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4621      	mov	r1, r4
 8004e72:	1852      	adds	r2, r2, r1
 8004e74:	4629      	mov	r1, r5
 8004e76:	eb43 0101 	adc.w	r1, r3, r1
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	f04f 0000 	mov.w	r0, #0
 8004e80:	f04f 0100 	mov.w	r1, #0
 8004e84:	0259      	lsls	r1, r3, #9
 8004e86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004e8a:	0250      	lsls	r0, r2, #9
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4610      	mov	r0, r2
 8004e92:	4619      	mov	r1, r3
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f04f 0300 	mov.w	r3, #0
 8004e9c:	f7fb ff14 	bl	8000cc8 <__aeabi_uldivmod>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	61fb      	str	r3, [r7, #28]
 8004ea8:	e04c      	b.n	8004f44 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eaa:	4b8a      	ldr	r3, [pc, #552]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	099b      	lsrs	r3, r3, #6
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	f04f 0300 	mov.w	r3, #0
 8004eb6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004eba:	f04f 0100 	mov.w	r1, #0
 8004ebe:	ea02 0a00 	and.w	sl, r2, r0
 8004ec2:	ea03 0b01 	and.w	fp, r3, r1
 8004ec6:	4650      	mov	r0, sl
 8004ec8:	4659      	mov	r1, fp
 8004eca:	f04f 0200 	mov.w	r2, #0
 8004ece:	f04f 0300 	mov.w	r3, #0
 8004ed2:	014b      	lsls	r3, r1, #5
 8004ed4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ed8:	0142      	lsls	r2, r0, #5
 8004eda:	4610      	mov	r0, r2
 8004edc:	4619      	mov	r1, r3
 8004ede:	ebb0 000a 	subs.w	r0, r0, sl
 8004ee2:	eb61 010b 	sbc.w	r1, r1, fp
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	f04f 0300 	mov.w	r3, #0
 8004eee:	018b      	lsls	r3, r1, #6
 8004ef0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ef4:	0182      	lsls	r2, r0, #6
 8004ef6:	1a12      	subs	r2, r2, r0
 8004ef8:	eb63 0301 	sbc.w	r3, r3, r1
 8004efc:	f04f 0000 	mov.w	r0, #0
 8004f00:	f04f 0100 	mov.w	r1, #0
 8004f04:	00d9      	lsls	r1, r3, #3
 8004f06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f0a:	00d0      	lsls	r0, r2, #3
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	eb12 020a 	adds.w	r2, r2, sl
 8004f14:	eb43 030b 	adc.w	r3, r3, fp
 8004f18:	f04f 0000 	mov.w	r0, #0
 8004f1c:	f04f 0100 	mov.w	r1, #0
 8004f20:	0299      	lsls	r1, r3, #10
 8004f22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f26:	0290      	lsls	r0, r2, #10
 8004f28:	4602      	mov	r2, r0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	4619      	mov	r1, r3
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	461a      	mov	r2, r3
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	f7fb fec6 	bl	8000cc8 <__aeabi_uldivmod>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4613      	mov	r3, r2
 8004f42:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f44:	4b63      	ldr	r3, [pc, #396]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	0c1b      	lsrs	r3, r3, #16
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	3301      	adds	r3, #1
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5c:	61bb      	str	r3, [r7, #24]
      break;
 8004f5e:	e0b2      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f60:	4b5c      	ldr	r3, [pc, #368]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f68:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f6a:	4b5a      	ldr	r3, [pc, #360]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d04d      	beq.n	8005012 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f76:	4b57      	ldr	r3, [pc, #348]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	099b      	lsrs	r3, r3, #6
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	f04f 0300 	mov.w	r3, #0
 8004f82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f86:	f04f 0100 	mov.w	r1, #0
 8004f8a:	ea02 0800 	and.w	r8, r2, r0
 8004f8e:	ea03 0901 	and.w	r9, r3, r1
 8004f92:	4640      	mov	r0, r8
 8004f94:	4649      	mov	r1, r9
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	f04f 0300 	mov.w	r3, #0
 8004f9e:	014b      	lsls	r3, r1, #5
 8004fa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004fa4:	0142      	lsls	r2, r0, #5
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	4619      	mov	r1, r3
 8004faa:	ebb0 0008 	subs.w	r0, r0, r8
 8004fae:	eb61 0109 	sbc.w	r1, r1, r9
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	f04f 0300 	mov.w	r3, #0
 8004fba:	018b      	lsls	r3, r1, #6
 8004fbc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004fc0:	0182      	lsls	r2, r0, #6
 8004fc2:	1a12      	subs	r2, r2, r0
 8004fc4:	eb63 0301 	sbc.w	r3, r3, r1
 8004fc8:	f04f 0000 	mov.w	r0, #0
 8004fcc:	f04f 0100 	mov.w	r1, #0
 8004fd0:	00d9      	lsls	r1, r3, #3
 8004fd2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004fd6:	00d0      	lsls	r0, r2, #3
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	eb12 0208 	adds.w	r2, r2, r8
 8004fe0:	eb43 0309 	adc.w	r3, r3, r9
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	0259      	lsls	r1, r3, #9
 8004fee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004ff2:	0250      	lsls	r0, r2, #9
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4619      	mov	r1, r3
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	461a      	mov	r2, r3
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	f7fb fe60 	bl	8000cc8 <__aeabi_uldivmod>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4613      	mov	r3, r2
 800500e:	61fb      	str	r3, [r7, #28]
 8005010:	e04a      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005012:	4b30      	ldr	r3, [pc, #192]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	099b      	lsrs	r3, r3, #6
 8005018:	461a      	mov	r2, r3
 800501a:	f04f 0300 	mov.w	r3, #0
 800501e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005022:	f04f 0100 	mov.w	r1, #0
 8005026:	ea02 0400 	and.w	r4, r2, r0
 800502a:	ea03 0501 	and.w	r5, r3, r1
 800502e:	4620      	mov	r0, r4
 8005030:	4629      	mov	r1, r5
 8005032:	f04f 0200 	mov.w	r2, #0
 8005036:	f04f 0300 	mov.w	r3, #0
 800503a:	014b      	lsls	r3, r1, #5
 800503c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005040:	0142      	lsls	r2, r0, #5
 8005042:	4610      	mov	r0, r2
 8005044:	4619      	mov	r1, r3
 8005046:	1b00      	subs	r0, r0, r4
 8005048:	eb61 0105 	sbc.w	r1, r1, r5
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f04f 0300 	mov.w	r3, #0
 8005054:	018b      	lsls	r3, r1, #6
 8005056:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800505a:	0182      	lsls	r2, r0, #6
 800505c:	1a12      	subs	r2, r2, r0
 800505e:	eb63 0301 	sbc.w	r3, r3, r1
 8005062:	f04f 0000 	mov.w	r0, #0
 8005066:	f04f 0100 	mov.w	r1, #0
 800506a:	00d9      	lsls	r1, r3, #3
 800506c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005070:	00d0      	lsls	r0, r2, #3
 8005072:	4602      	mov	r2, r0
 8005074:	460b      	mov	r3, r1
 8005076:	1912      	adds	r2, r2, r4
 8005078:	eb45 0303 	adc.w	r3, r5, r3
 800507c:	f04f 0000 	mov.w	r0, #0
 8005080:	f04f 0100 	mov.w	r1, #0
 8005084:	0299      	lsls	r1, r3, #10
 8005086:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800508a:	0290      	lsls	r0, r2, #10
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	4610      	mov	r0, r2
 8005092:	4619      	mov	r1, r3
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	461a      	mov	r2, r3
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	f7fb fe14 	bl	8000cc8 <__aeabi_uldivmod>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4613      	mov	r3, r2
 80050a6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80050a8:	4b0a      	ldr	r3, [pc, #40]	; (80050d4 <HAL_RCC_GetSysClockFreq+0x358>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	0f1b      	lsrs	r3, r3, #28
 80050ae:	f003 0307 	and.w	r3, r3, #7
 80050b2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80050b4:	69fa      	ldr	r2, [r7, #28]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050bc:	61bb      	str	r3, [r7, #24]
      break;
 80050be:	e002      	b.n	80050c6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050c0:	4b05      	ldr	r3, [pc, #20]	; (80050d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80050c2:	61bb      	str	r3, [r7, #24]
      break;
 80050c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050c6:	69bb      	ldr	r3, [r7, #24]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3720      	adds	r7, #32
 80050cc:	46bd      	mov	sp, r7
 80050ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050d2:	bf00      	nop
 80050d4:	40023800 	.word	0x40023800
 80050d8:	00f42400 	.word	0x00f42400
 80050dc:	007a1200 	.word	0x007a1200

080050e0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e28d      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f000 8083 	beq.w	8005206 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005100:	4b94      	ldr	r3, [pc, #592]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 030c 	and.w	r3, r3, #12
 8005108:	2b04      	cmp	r3, #4
 800510a:	d019      	beq.n	8005140 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800510c:	4b91      	ldr	r3, [pc, #580]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005114:	2b08      	cmp	r3, #8
 8005116:	d106      	bne.n	8005126 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005118:	4b8e      	ldr	r3, [pc, #568]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005120:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005124:	d00c      	beq.n	8005140 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005126:	4b8b      	ldr	r3, [pc, #556]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800512e:	2b0c      	cmp	r3, #12
 8005130:	d112      	bne.n	8005158 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005132:	4b88      	ldr	r3, [pc, #544]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800513a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800513e:	d10b      	bne.n	8005158 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005140:	4b84      	ldr	r3, [pc, #528]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d05b      	beq.n	8005204 <HAL_RCC_OscConfig+0x124>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d157      	bne.n	8005204 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e25a      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005160:	d106      	bne.n	8005170 <HAL_RCC_OscConfig+0x90>
 8005162:	4b7c      	ldr	r3, [pc, #496]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a7b      	ldr	r2, [pc, #492]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	e01d      	b.n	80051ac <HAL_RCC_OscConfig+0xcc>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005178:	d10c      	bne.n	8005194 <HAL_RCC_OscConfig+0xb4>
 800517a:	4b76      	ldr	r3, [pc, #472]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a75      	ldr	r2, [pc, #468]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	4b73      	ldr	r3, [pc, #460]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a72      	ldr	r2, [pc, #456]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800518c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	e00b      	b.n	80051ac <HAL_RCC_OscConfig+0xcc>
 8005194:	4b6f      	ldr	r3, [pc, #444]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a6e      	ldr	r2, [pc, #440]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800519a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800519e:	6013      	str	r3, [r2, #0]
 80051a0:	4b6c      	ldr	r3, [pc, #432]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a6b      	ldr	r2, [pc, #428]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80051a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d013      	beq.n	80051dc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7fd fd36 	bl	8002c24 <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051bc:	f7fd fd32 	bl	8002c24 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b64      	cmp	r3, #100	; 0x64
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e21f      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ce:	4b61      	ldr	r3, [pc, #388]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d0f0      	beq.n	80051bc <HAL_RCC_OscConfig+0xdc>
 80051da:	e014      	b.n	8005206 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd fd22 	bl	8002c24 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051e4:	f7fd fd1e 	bl	8002c24 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b64      	cmp	r3, #100	; 0x64
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e20b      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051f6:	4b57      	ldr	r3, [pc, #348]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x104>
 8005202:	e000      	b.n	8005206 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d06f      	beq.n	80052f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005212:	4b50      	ldr	r3, [pc, #320]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 030c 	and.w	r3, r3, #12
 800521a:	2b00      	cmp	r3, #0
 800521c:	d017      	beq.n	800524e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800521e:	4b4d      	ldr	r3, [pc, #308]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005226:	2b08      	cmp	r3, #8
 8005228:	d105      	bne.n	8005236 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800522a:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00b      	beq.n	800524e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005236:	4b47      	ldr	r3, [pc, #284]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800523e:	2b0c      	cmp	r3, #12
 8005240:	d11c      	bne.n	800527c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005242:	4b44      	ldr	r3, [pc, #272]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d116      	bne.n	800527c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800524e:	4b41      	ldr	r3, [pc, #260]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d005      	beq.n	8005266 <HAL_RCC_OscConfig+0x186>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d001      	beq.n	8005266 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e1d3      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005266:	4b3b      	ldr	r3, [pc, #236]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	4937      	ldr	r1, [pc, #220]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005276:	4313      	orrs	r3, r2
 8005278:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800527a:	e03a      	b.n	80052f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d020      	beq.n	80052c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005284:	4b34      	ldr	r3, [pc, #208]	; (8005358 <HAL_RCC_OscConfig+0x278>)
 8005286:	2201      	movs	r2, #1
 8005288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800528a:	f7fd fccb 	bl	8002c24 <HAL_GetTick>
 800528e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005290:	e008      	b.n	80052a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005292:	f7fd fcc7 	bl	8002c24 <HAL_GetTick>
 8005296:	4602      	mov	r2, r0
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	2b02      	cmp	r3, #2
 800529e:	d901      	bls.n	80052a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e1b4      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a4:	4b2b      	ldr	r3, [pc, #172]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0302 	and.w	r3, r3, #2
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0f0      	beq.n	8005292 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052b0:	4b28      	ldr	r3, [pc, #160]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	4925      	ldr	r1, [pc, #148]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	600b      	str	r3, [r1, #0]
 80052c4:	e015      	b.n	80052f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052c6:	4b24      	ldr	r3, [pc, #144]	; (8005358 <HAL_RCC_OscConfig+0x278>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052cc:	f7fd fcaa 	bl	8002c24 <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052d2:	e008      	b.n	80052e6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052d4:	f7fd fca6 	bl	8002c24 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e193      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052e6:	4b1b      	ldr	r3, [pc, #108]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1f0      	bne.n	80052d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0308 	and.w	r3, r3, #8
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d036      	beq.n	800536c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d016      	beq.n	8005334 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005306:	4b15      	ldr	r3, [pc, #84]	; (800535c <HAL_RCC_OscConfig+0x27c>)
 8005308:	2201      	movs	r2, #1
 800530a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530c:	f7fd fc8a 	bl	8002c24 <HAL_GetTick>
 8005310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005312:	e008      	b.n	8005326 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005314:	f7fd fc86 	bl	8002c24 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	2b02      	cmp	r3, #2
 8005320:	d901      	bls.n	8005326 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e173      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005326:	4b0b      	ldr	r3, [pc, #44]	; (8005354 <HAL_RCC_OscConfig+0x274>)
 8005328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0f0      	beq.n	8005314 <HAL_RCC_OscConfig+0x234>
 8005332:	e01b      	b.n	800536c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005334:	4b09      	ldr	r3, [pc, #36]	; (800535c <HAL_RCC_OscConfig+0x27c>)
 8005336:	2200      	movs	r2, #0
 8005338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533a:	f7fd fc73 	bl	8002c24 <HAL_GetTick>
 800533e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005340:	e00e      	b.n	8005360 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005342:	f7fd fc6f 	bl	8002c24 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d907      	bls.n	8005360 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e15c      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
 8005354:	40023800 	.word	0x40023800
 8005358:	42470000 	.word	0x42470000
 800535c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005360:	4b8a      	ldr	r3, [pc, #552]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005362:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1ea      	bne.n	8005342 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 8097 	beq.w	80054a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800537a:	2300      	movs	r3, #0
 800537c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800537e:	4b83      	ldr	r3, [pc, #524]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10f      	bne.n	80053aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800538a:	2300      	movs	r3, #0
 800538c:	60bb      	str	r3, [r7, #8]
 800538e:	4b7f      	ldr	r3, [pc, #508]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005392:	4a7e      	ldr	r2, [pc, #504]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005398:	6413      	str	r3, [r2, #64]	; 0x40
 800539a:	4b7c      	ldr	r3, [pc, #496]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 800539c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a2:	60bb      	str	r3, [r7, #8]
 80053a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053a6:	2301      	movs	r3, #1
 80053a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053aa:	4b79      	ldr	r3, [pc, #484]	; (8005590 <HAL_RCC_OscConfig+0x4b0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d118      	bne.n	80053e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053b6:	4b76      	ldr	r3, [pc, #472]	; (8005590 <HAL_RCC_OscConfig+0x4b0>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a75      	ldr	r2, [pc, #468]	; (8005590 <HAL_RCC_OscConfig+0x4b0>)
 80053bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053c2:	f7fd fc2f 	bl	8002c24 <HAL_GetTick>
 80053c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c8:	e008      	b.n	80053dc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ca:	f7fd fc2b 	bl	8002c24 <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d901      	bls.n	80053dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e118      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053dc:	4b6c      	ldr	r3, [pc, #432]	; (8005590 <HAL_RCC_OscConfig+0x4b0>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0f0      	beq.n	80053ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d106      	bne.n	80053fe <HAL_RCC_OscConfig+0x31e>
 80053f0:	4b66      	ldr	r3, [pc, #408]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 80053f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f4:	4a65      	ldr	r2, [pc, #404]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 80053f6:	f043 0301 	orr.w	r3, r3, #1
 80053fa:	6713      	str	r3, [r2, #112]	; 0x70
 80053fc:	e01c      	b.n	8005438 <HAL_RCC_OscConfig+0x358>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	2b05      	cmp	r3, #5
 8005404:	d10c      	bne.n	8005420 <HAL_RCC_OscConfig+0x340>
 8005406:	4b61      	ldr	r3, [pc, #388]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800540a:	4a60      	ldr	r2, [pc, #384]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 800540c:	f043 0304 	orr.w	r3, r3, #4
 8005410:	6713      	str	r3, [r2, #112]	; 0x70
 8005412:	4b5e      	ldr	r3, [pc, #376]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005416:	4a5d      	ldr	r2, [pc, #372]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005418:	f043 0301 	orr.w	r3, r3, #1
 800541c:	6713      	str	r3, [r2, #112]	; 0x70
 800541e:	e00b      	b.n	8005438 <HAL_RCC_OscConfig+0x358>
 8005420:	4b5a      	ldr	r3, [pc, #360]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005424:	4a59      	ldr	r2, [pc, #356]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005426:	f023 0301 	bic.w	r3, r3, #1
 800542a:	6713      	str	r3, [r2, #112]	; 0x70
 800542c:	4b57      	ldr	r3, [pc, #348]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	4a56      	ldr	r2, [pc, #344]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005432:	f023 0304 	bic.w	r3, r3, #4
 8005436:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d015      	beq.n	800546c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005440:	f7fd fbf0 	bl	8002c24 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005446:	e00a      	b.n	800545e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005448:	f7fd fbec 	bl	8002c24 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	f241 3288 	movw	r2, #5000	; 0x1388
 8005456:	4293      	cmp	r3, r2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e0d7      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800545e:	4b4b      	ldr	r3, [pc, #300]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0ee      	beq.n	8005448 <HAL_RCC_OscConfig+0x368>
 800546a:	e014      	b.n	8005496 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800546c:	f7fd fbda 	bl	8002c24 <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005472:	e00a      	b.n	800548a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005474:	f7fd fbd6 	bl	8002c24 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005482:	4293      	cmp	r3, r2
 8005484:	d901      	bls.n	800548a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e0c1      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800548a:	4b40      	ldr	r3, [pc, #256]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 800548c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1ee      	bne.n	8005474 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005496:	7dfb      	ldrb	r3, [r7, #23]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d105      	bne.n	80054a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800549c:	4b3b      	ldr	r3, [pc, #236]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 800549e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a0:	4a3a      	ldr	r2, [pc, #232]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 80054a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054a6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 80ad 	beq.w	800560c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054b2:	4b36      	ldr	r3, [pc, #216]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f003 030c 	and.w	r3, r3, #12
 80054ba:	2b08      	cmp	r3, #8
 80054bc:	d060      	beq.n	8005580 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d145      	bne.n	8005552 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c6:	4b33      	ldr	r3, [pc, #204]	; (8005594 <HAL_RCC_OscConfig+0x4b4>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054cc:	f7fd fbaa 	bl	8002c24 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d4:	f7fd fba6 	bl	8002c24 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e093      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e6:	4b29      	ldr	r3, [pc, #164]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	69da      	ldr	r2, [r3, #28]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005500:	019b      	lsls	r3, r3, #6
 8005502:	431a      	orrs	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005508:	085b      	lsrs	r3, r3, #1
 800550a:	3b01      	subs	r3, #1
 800550c:	041b      	lsls	r3, r3, #16
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005514:	061b      	lsls	r3, r3, #24
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551c:	071b      	lsls	r3, r3, #28
 800551e:	491b      	ldr	r1, [pc, #108]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005520:	4313      	orrs	r3, r2
 8005522:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005524:	4b1b      	ldr	r3, [pc, #108]	; (8005594 <HAL_RCC_OscConfig+0x4b4>)
 8005526:	2201      	movs	r2, #1
 8005528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552a:	f7fd fb7b 	bl	8002c24 <HAL_GetTick>
 800552e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005530:	e008      	b.n	8005544 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005532:	f7fd fb77 	bl	8002c24 <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e064      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005544:	4b11      	ldr	r3, [pc, #68]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0f0      	beq.n	8005532 <HAL_RCC_OscConfig+0x452>
 8005550:	e05c      	b.n	800560c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005552:	4b10      	ldr	r3, [pc, #64]	; (8005594 <HAL_RCC_OscConfig+0x4b4>)
 8005554:	2200      	movs	r2, #0
 8005556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005558:	f7fd fb64 	bl	8002c24 <HAL_GetTick>
 800555c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800555e:	e008      	b.n	8005572 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005560:	f7fd fb60 	bl	8002c24 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e04d      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005572:	4b06      	ldr	r3, [pc, #24]	; (800558c <HAL_RCC_OscConfig+0x4ac>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1f0      	bne.n	8005560 <HAL_RCC_OscConfig+0x480>
 800557e:	e045      	b.n	800560c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d107      	bne.n	8005598 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e040      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
 800558c:	40023800 	.word	0x40023800
 8005590:	40007000 	.word	0x40007000
 8005594:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005598:	4b1f      	ldr	r3, [pc, #124]	; (8005618 <HAL_RCC_OscConfig+0x538>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d030      	beq.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d129      	bne.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055be:	429a      	cmp	r2, r3
 80055c0:	d122      	bne.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055c8:	4013      	ands	r3, r2
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d119      	bne.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055de:	085b      	lsrs	r3, r3, #1
 80055e0:	3b01      	subs	r3, #1
 80055e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d10f      	bne.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d107      	bne.n	8005608 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005602:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005604:	429a      	cmp	r2, r3
 8005606:	d001      	beq.n	800560c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3718      	adds	r7, #24
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40023800 	.word	0x40023800

0800561c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e041      	b.n	80056b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d106      	bne.n	8005648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fd f8b8 	bl	80027b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	4619      	mov	r1, r3
 800565a:	4610      	mov	r0, r2
 800565c:	f000 f9ce 	bl	80059fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
	...

080056bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d001      	beq.n	80056d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e04e      	b.n	8005772 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68da      	ldr	r2, [r3, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a23      	ldr	r2, [pc, #140]	; (8005780 <HAL_TIM_Base_Start_IT+0xc4>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d022      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056fe:	d01d      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a1f      	ldr	r2, [pc, #124]	; (8005784 <HAL_TIM_Base_Start_IT+0xc8>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d018      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1e      	ldr	r2, [pc, #120]	; (8005788 <HAL_TIM_Base_Start_IT+0xcc>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d013      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a1c      	ldr	r2, [pc, #112]	; (800578c <HAL_TIM_Base_Start_IT+0xd0>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00e      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a1b      	ldr	r2, [pc, #108]	; (8005790 <HAL_TIM_Base_Start_IT+0xd4>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d009      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a19      	ldr	r2, [pc, #100]	; (8005794 <HAL_TIM_Base_Start_IT+0xd8>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d004      	beq.n	800573c <HAL_TIM_Base_Start_IT+0x80>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a18      	ldr	r2, [pc, #96]	; (8005798 <HAL_TIM_Base_Start_IT+0xdc>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d111      	bne.n	8005760 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2b06      	cmp	r3, #6
 800574c:	d010      	beq.n	8005770 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 0201 	orr.w	r2, r2, #1
 800575c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575e:	e007      	b.n	8005770 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f042 0201 	orr.w	r2, r2, #1
 800576e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	40010000 	.word	0x40010000
 8005784:	40000400 	.word	0x40000400
 8005788:	40000800 	.word	0x40000800
 800578c:	40000c00 	.word	0x40000c00
 8005790:	40010400 	.word	0x40010400
 8005794:	40014000 	.word	0x40014000
 8005798:	40001800 	.word	0x40001800

0800579c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d122      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d11b      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0202 	mvn.w	r2, #2
 80057c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f8ee 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f8e0 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f8f1 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b04      	cmp	r3, #4
 8005804:	d122      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b04      	cmp	r3, #4
 8005812:	d11b      	bne.n	800584c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0204 	mvn.w	r2, #4
 800581c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2202      	movs	r2, #2
 8005822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f8c4 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 8005838:	e005      	b.n	8005846 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f8b6 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 f8c7 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0308 	and.w	r3, r3, #8
 8005856:	2b08      	cmp	r3, #8
 8005858:	d122      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b08      	cmp	r3, #8
 8005866:	d11b      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0208 	mvn.w	r2, #8
 8005870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2204      	movs	r2, #4
 8005876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f003 0303 	and.w	r3, r3, #3
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f89a 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 800588c:	e005      	b.n	800589a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f88c 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f89d 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	f003 0310 	and.w	r3, r3, #16
 80058aa:	2b10      	cmp	r3, #16
 80058ac:	d122      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d11b      	bne.n	80058f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f06f 0210 	mvn.w	r2, #16
 80058c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2208      	movs	r2, #8
 80058ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f870 	bl	80059c0 <HAL_TIM_IC_CaptureCallback>
 80058e0:	e005      	b.n	80058ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f862 	bl	80059ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f873 	bl	80059d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	f003 0301 	and.w	r3, r3, #1
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d10e      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f003 0301 	and.w	r3, r3, #1
 800590c:	2b01      	cmp	r3, #1
 800590e:	d107      	bne.n	8005920 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f06f 0201 	mvn.w	r2, #1
 8005918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fc faea 	bl	8001ef4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b80      	cmp	r3, #128	; 0x80
 800592c:	d10e      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005938:	2b80      	cmp	r3, #128	; 0x80
 800593a:	d107      	bne.n	800594c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f97e 	bl	8005c48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005956:	2b40      	cmp	r3, #64	; 0x40
 8005958:	d10e      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005964:	2b40      	cmp	r3, #64	; 0x40
 8005966:	d107      	bne.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f838 	bl	80059e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	f003 0320 	and.w	r3, r3, #32
 8005982:	2b20      	cmp	r3, #32
 8005984:	d10e      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f003 0320 	and.w	r3, r3, #32
 8005990:	2b20      	cmp	r3, #32
 8005992:	d107      	bne.n	80059a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f06f 0220 	mvn.w	r2, #32
 800599c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f948 	bl	8005c34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059a4:	bf00      	nop
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a40      	ldr	r2, [pc, #256]	; (8005b10 <TIM_Base_SetConfig+0x114>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d013      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1a:	d00f      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a3d      	ldr	r2, [pc, #244]	; (8005b14 <TIM_Base_SetConfig+0x118>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d00b      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a3c      	ldr	r2, [pc, #240]	; (8005b18 <TIM_Base_SetConfig+0x11c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d007      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a3b      	ldr	r2, [pc, #236]	; (8005b1c <TIM_Base_SetConfig+0x120>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d003      	beq.n	8005a3c <TIM_Base_SetConfig+0x40>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a3a      	ldr	r2, [pc, #232]	; (8005b20 <TIM_Base_SetConfig+0x124>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d108      	bne.n	8005a4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a2f      	ldr	r2, [pc, #188]	; (8005b10 <TIM_Base_SetConfig+0x114>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d02b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a5c:	d027      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a2c      	ldr	r2, [pc, #176]	; (8005b14 <TIM_Base_SetConfig+0x118>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d023      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a2b      	ldr	r2, [pc, #172]	; (8005b18 <TIM_Base_SetConfig+0x11c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d01f      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a2a      	ldr	r2, [pc, #168]	; (8005b1c <TIM_Base_SetConfig+0x120>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d01b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a29      	ldr	r2, [pc, #164]	; (8005b20 <TIM_Base_SetConfig+0x124>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d017      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a28      	ldr	r2, [pc, #160]	; (8005b24 <TIM_Base_SetConfig+0x128>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a27      	ldr	r2, [pc, #156]	; (8005b28 <TIM_Base_SetConfig+0x12c>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00f      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a26      	ldr	r2, [pc, #152]	; (8005b2c <TIM_Base_SetConfig+0x130>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d00b      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a25      	ldr	r2, [pc, #148]	; (8005b30 <TIM_Base_SetConfig+0x134>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d007      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a24      	ldr	r2, [pc, #144]	; (8005b34 <TIM_Base_SetConfig+0x138>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d003      	beq.n	8005aae <TIM_Base_SetConfig+0xb2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a23      	ldr	r2, [pc, #140]	; (8005b38 <TIM_Base_SetConfig+0x13c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d108      	bne.n	8005ac0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a0a      	ldr	r2, [pc, #40]	; (8005b10 <TIM_Base_SetConfig+0x114>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d003      	beq.n	8005af4 <TIM_Base_SetConfig+0xf8>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a0c      	ldr	r2, [pc, #48]	; (8005b20 <TIM_Base_SetConfig+0x124>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d103      	bne.n	8005afc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	691a      	ldr	r2, [r3, #16]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	615a      	str	r2, [r3, #20]
}
 8005b02:	bf00      	nop
 8005b04:	3714      	adds	r7, #20
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40010000 	.word	0x40010000
 8005b14:	40000400 	.word	0x40000400
 8005b18:	40000800 	.word	0x40000800
 8005b1c:	40000c00 	.word	0x40000c00
 8005b20:	40010400 	.word	0x40010400
 8005b24:	40014000 	.word	0x40014000
 8005b28:	40014400 	.word	0x40014400
 8005b2c:	40014800 	.word	0x40014800
 8005b30:	40001800 	.word	0x40001800
 8005b34:	40001c00 	.word	0x40001c00
 8005b38:	40002000 	.word	0x40002000

08005b3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d101      	bne.n	8005b54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b50:	2302      	movs	r3, #2
 8005b52:	e05a      	b.n	8005c0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2202      	movs	r2, #2
 8005b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a21      	ldr	r2, [pc, #132]	; (8005c18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d022      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba0:	d01d      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a1d      	ldr	r2, [pc, #116]	; (8005c1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d018      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a1b      	ldr	r2, [pc, #108]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d013      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a1a      	ldr	r2, [pc, #104]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00e      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a18      	ldr	r2, [pc, #96]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d009      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a17      	ldr	r2, [pc, #92]	; (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d004      	beq.n	8005bde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a15      	ldr	r2, [pc, #84]	; (8005c30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d10c      	bne.n	8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005be4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40010000 	.word	0x40010000
 8005c1c:	40000400 	.word	0x40000400
 8005c20:	40000800 	.word	0x40000800
 8005c24:	40000c00 	.word	0x40000c00
 8005c28:	40010400 	.word	0x40010400
 8005c2c:	40014000 	.word	0x40014000
 8005c30:	40001800 	.word	0x40001800

08005c34 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e03f      	b.n	8005cee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fc fdc0 	bl	8002808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2224      	movs	r2, #36	; 0x24
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68da      	ldr	r2, [r3, #12]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 fd1d 	bl	80066e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	691a      	ldr	r2, [r3, #16]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695a      	ldr	r2, [r3, #20]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005cd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2220      	movs	r2, #32
 8005ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}

08005cf6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b08a      	sub	sp, #40	; 0x28
 8005cfa:	af02      	add	r7, sp, #8
 8005cfc:	60f8      	str	r0, [r7, #12]
 8005cfe:	60b9      	str	r1, [r7, #8]
 8005d00:	603b      	str	r3, [r7, #0]
 8005d02:	4613      	mov	r3, r2
 8005d04:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d06:	2300      	movs	r3, #0
 8005d08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d17c      	bne.n	8005e10 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <HAL_UART_Transmit+0x2c>
 8005d1c:	88fb      	ldrh	r3, [r7, #6]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e075      	b.n	8005e12 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d101      	bne.n	8005d34 <HAL_UART_Transmit+0x3e>
 8005d30:	2302      	movs	r3, #2
 8005d32:	e06e      	b.n	8005e12 <HAL_UART_Transmit+0x11c>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2221      	movs	r2, #33	; 0x21
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d4a:	f7fc ff6b 	bl	8002c24 <HAL_GetTick>
 8005d4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	88fa      	ldrh	r2, [r7, #6]
 8005d54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	88fa      	ldrh	r2, [r7, #6]
 8005d5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d64:	d108      	bne.n	8005d78 <HAL_UART_Transmit+0x82>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d104      	bne.n	8005d78 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	61bb      	str	r3, [r7, #24]
 8005d76:	e003      	b.n	8005d80 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005d88:	e02a      	b.n	8005de0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2200      	movs	r2, #0
 8005d92:	2180      	movs	r1, #128	; 0x80
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 fadf 	bl	8006358 <UART_WaitOnFlagUntilTimeout>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d001      	beq.n	8005da4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e036      	b.n	8005e12 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10b      	bne.n	8005dc2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	881b      	ldrh	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005db8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	3302      	adds	r3, #2
 8005dbe:	61bb      	str	r3, [r7, #24]
 8005dc0:	e007      	b.n	8005dd2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	781a      	ldrb	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1cf      	bne.n	8005d8a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2200      	movs	r2, #0
 8005df2:	2140      	movs	r1, #64	; 0x40
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 faaf 	bl	8006358 <UART_WaitOnFlagUntilTimeout>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d001      	beq.n	8005e04 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e006      	b.n	8005e12 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	e000      	b.n	8005e12 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005e10:	2302      	movs	r3, #2
  }
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3720      	adds	r7, #32
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e1a:	b580      	push	{r7, lr}
 8005e1c:	b08a      	sub	sp, #40	; 0x28
 8005e1e:	af02      	add	r7, sp, #8
 8005e20:	60f8      	str	r0, [r7, #12]
 8005e22:	60b9      	str	r1, [r7, #8]
 8005e24:	603b      	str	r3, [r7, #0]
 8005e26:	4613      	mov	r3, r2
 8005e28:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	2b20      	cmp	r3, #32
 8005e38:	f040 808c 	bne.w	8005f54 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d002      	beq.n	8005e48 <HAL_UART_Receive+0x2e>
 8005e42:	88fb      	ldrh	r3, [r7, #6]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d101      	bne.n	8005e4c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e084      	b.n	8005f56 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d101      	bne.n	8005e5a <HAL_UART_Receive+0x40>
 8005e56:	2302      	movs	r3, #2
 8005e58:	e07d      	b.n	8005f56 <HAL_UART_Receive+0x13c>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2222      	movs	r2, #34	; 0x22
 8005e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e76:	f7fc fed5 	bl	8002c24 <HAL_GetTick>
 8005e7a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	88fa      	ldrh	r2, [r7, #6]
 8005e80:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	88fa      	ldrh	r2, [r7, #6]
 8005e86:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e90:	d108      	bne.n	8005ea4 <HAL_UART_Receive+0x8a>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d104      	bne.n	8005ea4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	61bb      	str	r3, [r7, #24]
 8005ea2:	e003      	b.n	8005eac <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005eb4:	e043      	b.n	8005f3e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	2120      	movs	r1, #32
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 fa49 	bl	8006358 <UART_WaitOnFlagUntilTimeout>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e042      	b.n	8005f56 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10c      	bne.n	8005ef0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	3302      	adds	r3, #2
 8005eec:	61bb      	str	r3, [r7, #24]
 8005eee:	e01f      	b.n	8005f30 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ef8:	d007      	beq.n	8005f0a <HAL_UART_Receive+0xf0>
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10a      	bne.n	8005f18 <HAL_UART_Receive+0xfe>
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d106      	bne.n	8005f18 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	701a      	strb	r2, [r3, #0]
 8005f16:	e008      	b.n	8005f2a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f24:	b2da      	uxtb	r2, r3
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	3b01      	subs	r3, #1
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1b6      	bne.n	8005eb6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8005f50:	2300      	movs	r3, #0
 8005f52:	e000      	b.n	8005f56 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8005f54:	2302      	movs	r3, #2
  }
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3720      	adds	r7, #32
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b084      	sub	sp, #16
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	60f8      	str	r0, [r7, #12]
 8005f66:	60b9      	str	r1, [r7, #8]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b20      	cmp	r3, #32
 8005f76:	d11d      	bne.n	8005fb4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d002      	beq.n	8005f84 <HAL_UART_Receive_IT+0x26>
 8005f7e:	88fb      	ldrh	r3, [r7, #6]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e016      	b.n	8005fb6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d101      	bne.n	8005f96 <HAL_UART_Receive_IT+0x38>
 8005f92:	2302      	movs	r3, #2
 8005f94:	e00f      	b.n	8005fb6 <HAL_UART_Receive_IT+0x58>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005fa4:	88fb      	ldrh	r3, [r7, #6]
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	68b9      	ldr	r1, [r7, #8]
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fa1e 	bl	80063ec <UART_Start_Receive_IT>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	e000      	b.n	8005fb6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005fb4:	2302      	movs	r3, #2
  }
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
	...

08005fc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b08a      	sub	sp, #40	; 0x28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fea:	f003 030f 	and.w	r3, r3, #15
 8005fee:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10d      	bne.n	8006012 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d008      	beq.n	8006012 <HAL_UART_IRQHandler+0x52>
 8006000:	6a3b      	ldr	r3, [r7, #32]
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b00      	cmp	r3, #0
 8006008:	d003      	beq.n	8006012 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fad1 	bl	80065b2 <UART_Receive_IT>
      return;
 8006010:	e17c      	b.n	800630c <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 80b1 	beq.w	800617c <HAL_UART_IRQHandler+0x1bc>
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f003 0301 	and.w	r3, r3, #1
 8006020:	2b00      	cmp	r3, #0
 8006022:	d105      	bne.n	8006030 <HAL_UART_IRQHandler+0x70>
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 80a6 	beq.w	800617c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00a      	beq.n	8006050 <HAL_UART_IRQHandler+0x90>
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006048:	f043 0201 	orr.w	r2, r3, #1
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	f003 0304 	and.w	r3, r3, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00a      	beq.n	8006070 <HAL_UART_IRQHandler+0xb0>
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b00      	cmp	r3, #0
 8006062:	d005      	beq.n	8006070 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006068:	f043 0202 	orr.w	r2, r3, #2
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	f003 0302 	and.w	r3, r3, #2
 8006076:	2b00      	cmp	r3, #0
 8006078:	d00a      	beq.n	8006090 <HAL_UART_IRQHandler+0xd0>
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	f003 0301 	and.w	r3, r3, #1
 8006080:	2b00      	cmp	r3, #0
 8006082:	d005      	beq.n	8006090 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006088:	f043 0204 	orr.w	r2, r3, #4
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006092:	f003 0308 	and.w	r3, r3, #8
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00f      	beq.n	80060ba <HAL_UART_IRQHandler+0xfa>
 800609a:	6a3b      	ldr	r3, [r7, #32]
 800609c:	f003 0320 	and.w	r3, r3, #32
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d104      	bne.n	80060ae <HAL_UART_IRQHandler+0xee>
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d005      	beq.n	80060ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b2:	f043 0208 	orr.w	r2, r3, #8
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f000 811f 	beq.w	8006302 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d007      	beq.n	80060de <HAL_UART_IRQHandler+0x11e>
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	f003 0320 	and.w	r3, r3, #32
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 fa6a 	bl	80065b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695b      	ldr	r3, [r3, #20]
 80060e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060e8:	2b40      	cmp	r3, #64	; 0x40
 80060ea:	bf0c      	ite	eq
 80060ec:	2301      	moveq	r3, #1
 80060ee:	2300      	movne	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f8:	f003 0308 	and.w	r3, r3, #8
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d102      	bne.n	8006106 <HAL_UART_IRQHandler+0x146>
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d031      	beq.n	800616a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f9aa 	bl	8006460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006116:	2b40      	cmp	r3, #64	; 0x40
 8006118:	d123      	bne.n	8006162 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	695a      	ldr	r2, [r3, #20]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006128:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612e:	2b00      	cmp	r3, #0
 8006130:	d013      	beq.n	800615a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006136:	4a77      	ldr	r2, [pc, #476]	; (8006314 <HAL_UART_IRQHandler+0x354>)
 8006138:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800613e:	4618      	mov	r0, r3
 8006140:	f7fd ff98 	bl	8004074 <HAL_DMA_Abort_IT>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d016      	beq.n	8006178 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006154:	4610      	mov	r0, r2
 8006156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006158:	e00e      	b.n	8006178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f8e6 	bl	800632c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006160:	e00a      	b.n	8006178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 f8e2 	bl	800632c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006168:	e006      	b.n	8006178 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f8de 	bl	800632c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006176:	e0c4      	b.n	8006302 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006178:	bf00      	nop
    return;
 800617a:	e0c2      	b.n	8006302 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006180:	2b01      	cmp	r3, #1
 8006182:	f040 80a2 	bne.w	80062ca <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	f003 0310 	and.w	r3, r3, #16
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 809c 	beq.w	80062ca <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 8096 	beq.w	80062ca <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800619e:	2300      	movs	r3, #0
 80061a0:	60fb      	str	r3, [r7, #12]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	60fb      	str	r3, [r7, #12]
 80061b2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061be:	2b40      	cmp	r3, #64	; 0x40
 80061c0:	d14f      	bne.n	8006262 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80061cc:	8a3b      	ldrh	r3, [r7, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f000 8099 	beq.w	8006306 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061d8:	8a3a      	ldrh	r2, [r7, #16]
 80061da:	429a      	cmp	r2, r3
 80061dc:	f080 8093 	bcs.w	8006306 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	8a3a      	ldrh	r2, [r7, #16]
 80061e4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061f0:	d02b      	beq.n	800624a <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68da      	ldr	r2, [r3, #12]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006200:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	695a      	ldr	r2, [r3, #20]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0201 	bic.w	r2, r2, #1
 8006210:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695a      	ldr	r2, [r3, #20]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006220:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2220      	movs	r2, #32
 8006226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68da      	ldr	r2, [r3, #12]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 0210 	bic.w	r2, r2, #16
 800623e:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	4618      	mov	r0, r3
 8006246:	f7fd fea5 	bl	8003f94 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006252:	b29b      	uxth	r3, r3
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	b29b      	uxth	r3, r3
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f870 	bl	8006340 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006260:	e051      	b.n	8006306 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800626a:	b29b      	uxth	r3, r3
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006274:	b29b      	uxth	r3, r3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d047      	beq.n	800630a <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800627a:	8a7b      	ldrh	r3, [r7, #18]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d044      	beq.n	800630a <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800628e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695a      	ldr	r2, [r3, #20]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0201 	bic.w	r2, r2, #1
 800629e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68da      	ldr	r2, [r3, #12]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f022 0210 	bic.w	r2, r2, #16
 80062bc:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062be:	8a7b      	ldrh	r3, [r7, #18]
 80062c0:	4619      	mov	r1, r3
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f83c 	bl	8006340 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80062c8:	e01f      	b.n	800630a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d008      	beq.n	80062e6 <HAL_UART_IRQHandler+0x326>
 80062d4:	6a3b      	ldr	r3, [r7, #32]
 80062d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f8ff 	bl	80064e2 <UART_Transmit_IT>
    return;
 80062e4:	e012      	b.n	800630c <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00d      	beq.n	800630c <HAL_UART_IRQHandler+0x34c>
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d008      	beq.n	800630c <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f941 	bl	8006582 <UART_EndTransmit_IT>
    return;
 8006300:	e004      	b.n	800630c <HAL_UART_IRQHandler+0x34c>
    return;
 8006302:	bf00      	nop
 8006304:	e002      	b.n	800630c <HAL_UART_IRQHandler+0x34c>
      return;
 8006306:	bf00      	nop
 8006308:	e000      	b.n	800630c <HAL_UART_IRQHandler+0x34c>
      return;
 800630a:	bf00      	nop
  }
}
 800630c:	3728      	adds	r7, #40	; 0x28
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	080064bb 	.word	0x080064bb

08006318 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	460b      	mov	r3, r1
 800634a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800634c:	bf00      	nop
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	603b      	str	r3, [r7, #0]
 8006364:	4613      	mov	r3, r2
 8006366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006368:	e02c      	b.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006370:	d028      	beq.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d007      	beq.n	8006388 <UART_WaitOnFlagUntilTimeout+0x30>
 8006378:	f7fc fc54 	bl	8002c24 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	429a      	cmp	r2, r3
 8006386:	d21d      	bcs.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	68da      	ldr	r2, [r3, #12]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006396:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	695a      	ldr	r2, [r3, #20]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 0201 	bic.w	r2, r2, #1
 80063a6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2220      	movs	r2, #32
 80063b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e00f      	b.n	80063e4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	4013      	ands	r3, r2
 80063ce:	68ba      	ldr	r2, [r7, #8]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	bf0c      	ite	eq
 80063d4:	2301      	moveq	r3, #1
 80063d6:	2300      	movne	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	79fb      	ldrb	r3, [r7, #7]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d0c3      	beq.n	800636a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b085      	sub	sp, #20
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	4613      	mov	r3, r2
 80063f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	88fa      	ldrh	r2, [r7, #6]
 8006404:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	88fa      	ldrh	r2, [r7, #6]
 800640a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2222      	movs	r2, #34	; 0x22
 8006416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68da      	ldr	r2, [r3, #12]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006430:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	695a      	ldr	r2, [r3, #20]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f042 0201 	orr.w	r2, r2, #1
 8006440:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68da      	ldr	r2, [r3, #12]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f042 0220 	orr.w	r2, r2, #32
 8006450:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3714      	adds	r7, #20
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr

08006460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006460:	b480      	push	{r7}
 8006462:	b083      	sub	sp, #12
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006476:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	695a      	ldr	r2, [r3, #20]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0201 	bic.w	r2, r2, #1
 8006486:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800648c:	2b01      	cmp	r3, #1
 800648e:	d107      	bne.n	80064a0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f022 0210 	bic.w	r2, r2, #16
 800649e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f7ff ff29 	bl	800632c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064da:	bf00      	nop
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b085      	sub	sp, #20
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b21      	cmp	r3, #33	; 0x21
 80064f4:	d13e      	bne.n	8006574 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fe:	d114      	bne.n	800652a <UART_Transmit_IT+0x48>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d110      	bne.n	800652a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a1b      	ldr	r3, [r3, #32]
 800650c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	881b      	ldrh	r3, [r3, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800651c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a1b      	ldr	r3, [r3, #32]
 8006522:	1c9a      	adds	r2, r3, #2
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	621a      	str	r2, [r3, #32]
 8006528:	e008      	b.n	800653c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	1c59      	adds	r1, r3, #1
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6211      	str	r1, [r2, #32]
 8006534:	781a      	ldrb	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006540:	b29b      	uxth	r3, r3
 8006542:	3b01      	subs	r3, #1
 8006544:	b29b      	uxth	r3, r3
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	4619      	mov	r1, r3
 800654a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800654c:	2b00      	cmp	r3, #0
 800654e:	d10f      	bne.n	8006570 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68da      	ldr	r2, [r3, #12]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800655e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800656e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006570:	2300      	movs	r3, #0
 8006572:	e000      	b.n	8006576 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006574:	2302      	movs	r3, #2
  }
}
 8006576:	4618      	mov	r0, r3
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr

08006582 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b082      	sub	sp, #8
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006598:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f7ff feb8 	bl	8006318 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}

080065b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b084      	sub	sp, #16
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	2b22      	cmp	r3, #34	; 0x22
 80065c4:	f040 8087 	bne.w	80066d6 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d0:	d117      	bne.n	8006602 <UART_Receive_IT+0x50>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d113      	bne.n	8006602 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065da:	2300      	movs	r3, #0
 80065dc:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	1c9a      	adds	r2, r3, #2
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	629a      	str	r2, [r3, #40]	; 0x28
 8006600:	e026      	b.n	8006650 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006606:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006608:	2300      	movs	r3, #0
 800660a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006614:	d007      	beq.n	8006626 <UART_Receive_IT+0x74>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d10a      	bne.n	8006634 <UART_Receive_IT+0x82>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	b2da      	uxtb	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	e008      	b.n	8006646 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	b2db      	uxtb	r3, r3
 800663c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006640:	b2da      	uxtb	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006654:	b29b      	uxth	r3, r3
 8006656:	3b01      	subs	r3, #1
 8006658:	b29b      	uxth	r3, r3
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	4619      	mov	r1, r3
 800665e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006660:	2b00      	cmp	r3, #0
 8006662:	d136      	bne.n	80066d2 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0220 	bic.w	r2, r2, #32
 8006672:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 0201 	bic.w	r2, r2, #1
 8006692:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2220      	movs	r2, #32
 8006698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d10e      	bne.n	80066c2 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 0210 	bic.w	r2, r2, #16
 80066b2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066b8:	4619      	mov	r1, r3
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f7ff fe40 	bl	8006340 <HAL_UARTEx_RxEventCallback>
 80066c0:	e002      	b.n	80066c8 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7fb fc30 	bl	8001f28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80066ce:	2300      	movs	r3, #0
 80066d0:	e002      	b.n	80066d8 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	e000      	b.n	80066d8 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80066d6:	2302      	movs	r3, #2
  }
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e4:	b09f      	sub	sp, #124	; 0x7c
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80066f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066f6:	68d9      	ldr	r1, [r3, #12]
 80066f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	ea40 0301 	orr.w	r3, r0, r1
 8006700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	431a      	orrs	r2, r3
 800670c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	431a      	orrs	r2, r3
 8006712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	4313      	orrs	r3, r2
 8006718:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800671a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006724:	f021 010c 	bic.w	r1, r1, #12
 8006728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800672e:	430b      	orrs	r3, r1
 8006730:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	695b      	ldr	r3, [r3, #20]
 8006738:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800673c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673e:	6999      	ldr	r1, [r3, #24]
 8006740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	ea40 0301 	orr.w	r3, r0, r1
 8006748:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800674a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	4bc5      	ldr	r3, [pc, #788]	; (8006a64 <UART_SetConfig+0x384>)
 8006750:	429a      	cmp	r2, r3
 8006752:	d004      	beq.n	800675e <UART_SetConfig+0x7e>
 8006754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	4bc3      	ldr	r3, [pc, #780]	; (8006a68 <UART_SetConfig+0x388>)
 800675a:	429a      	cmp	r2, r3
 800675c:	d103      	bne.n	8006766 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800675e:	f7fe faf9 	bl	8004d54 <HAL_RCC_GetPCLK2Freq>
 8006762:	6778      	str	r0, [r7, #116]	; 0x74
 8006764:	e002      	b.n	800676c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006766:	f7fe fae1 	bl	8004d2c <HAL_RCC_GetPCLK1Freq>
 800676a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800676c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800676e:	69db      	ldr	r3, [r3, #28]
 8006770:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006774:	f040 80b6 	bne.w	80068e4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006778:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800677a:	461c      	mov	r4, r3
 800677c:	f04f 0500 	mov.w	r5, #0
 8006780:	4622      	mov	r2, r4
 8006782:	462b      	mov	r3, r5
 8006784:	1891      	adds	r1, r2, r2
 8006786:	6439      	str	r1, [r7, #64]	; 0x40
 8006788:	415b      	adcs	r3, r3
 800678a:	647b      	str	r3, [r7, #68]	; 0x44
 800678c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006790:	1912      	adds	r2, r2, r4
 8006792:	eb45 0303 	adc.w	r3, r5, r3
 8006796:	f04f 0000 	mov.w	r0, #0
 800679a:	f04f 0100 	mov.w	r1, #0
 800679e:	00d9      	lsls	r1, r3, #3
 80067a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067a4:	00d0      	lsls	r0, r2, #3
 80067a6:	4602      	mov	r2, r0
 80067a8:	460b      	mov	r3, r1
 80067aa:	1911      	adds	r1, r2, r4
 80067ac:	6639      	str	r1, [r7, #96]	; 0x60
 80067ae:	416b      	adcs	r3, r5
 80067b0:	667b      	str	r3, [r7, #100]	; 0x64
 80067b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	461a      	mov	r2, r3
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	1891      	adds	r1, r2, r2
 80067be:	63b9      	str	r1, [r7, #56]	; 0x38
 80067c0:	415b      	adcs	r3, r3
 80067c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80067c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80067cc:	f7fa fa7c 	bl	8000cc8 <__aeabi_uldivmod>
 80067d0:	4602      	mov	r2, r0
 80067d2:	460b      	mov	r3, r1
 80067d4:	4ba5      	ldr	r3, [pc, #660]	; (8006a6c <UART_SetConfig+0x38c>)
 80067d6:	fba3 2302 	umull	r2, r3, r3, r2
 80067da:	095b      	lsrs	r3, r3, #5
 80067dc:	011e      	lsls	r6, r3, #4
 80067de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067e0:	461c      	mov	r4, r3
 80067e2:	f04f 0500 	mov.w	r5, #0
 80067e6:	4622      	mov	r2, r4
 80067e8:	462b      	mov	r3, r5
 80067ea:	1891      	adds	r1, r2, r2
 80067ec:	6339      	str	r1, [r7, #48]	; 0x30
 80067ee:	415b      	adcs	r3, r3
 80067f0:	637b      	str	r3, [r7, #52]	; 0x34
 80067f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80067f6:	1912      	adds	r2, r2, r4
 80067f8:	eb45 0303 	adc.w	r3, r5, r3
 80067fc:	f04f 0000 	mov.w	r0, #0
 8006800:	f04f 0100 	mov.w	r1, #0
 8006804:	00d9      	lsls	r1, r3, #3
 8006806:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800680a:	00d0      	lsls	r0, r2, #3
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	1911      	adds	r1, r2, r4
 8006812:	65b9      	str	r1, [r7, #88]	; 0x58
 8006814:	416b      	adcs	r3, r5
 8006816:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	461a      	mov	r2, r3
 800681e:	f04f 0300 	mov.w	r3, #0
 8006822:	1891      	adds	r1, r2, r2
 8006824:	62b9      	str	r1, [r7, #40]	; 0x28
 8006826:	415b      	adcs	r3, r3
 8006828:	62fb      	str	r3, [r7, #44]	; 0x2c
 800682a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800682e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006832:	f7fa fa49 	bl	8000cc8 <__aeabi_uldivmod>
 8006836:	4602      	mov	r2, r0
 8006838:	460b      	mov	r3, r1
 800683a:	4b8c      	ldr	r3, [pc, #560]	; (8006a6c <UART_SetConfig+0x38c>)
 800683c:	fba3 1302 	umull	r1, r3, r3, r2
 8006840:	095b      	lsrs	r3, r3, #5
 8006842:	2164      	movs	r1, #100	; 0x64
 8006844:	fb01 f303 	mul.w	r3, r1, r3
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	00db      	lsls	r3, r3, #3
 800684c:	3332      	adds	r3, #50	; 0x32
 800684e:	4a87      	ldr	r2, [pc, #540]	; (8006a6c <UART_SetConfig+0x38c>)
 8006850:	fba2 2303 	umull	r2, r3, r2, r3
 8006854:	095b      	lsrs	r3, r3, #5
 8006856:	005b      	lsls	r3, r3, #1
 8006858:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800685c:	441e      	add	r6, r3
 800685e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006860:	4618      	mov	r0, r3
 8006862:	f04f 0100 	mov.w	r1, #0
 8006866:	4602      	mov	r2, r0
 8006868:	460b      	mov	r3, r1
 800686a:	1894      	adds	r4, r2, r2
 800686c:	623c      	str	r4, [r7, #32]
 800686e:	415b      	adcs	r3, r3
 8006870:	627b      	str	r3, [r7, #36]	; 0x24
 8006872:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006876:	1812      	adds	r2, r2, r0
 8006878:	eb41 0303 	adc.w	r3, r1, r3
 800687c:	f04f 0400 	mov.w	r4, #0
 8006880:	f04f 0500 	mov.w	r5, #0
 8006884:	00dd      	lsls	r5, r3, #3
 8006886:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800688a:	00d4      	lsls	r4, r2, #3
 800688c:	4622      	mov	r2, r4
 800688e:	462b      	mov	r3, r5
 8006890:	1814      	adds	r4, r2, r0
 8006892:	653c      	str	r4, [r7, #80]	; 0x50
 8006894:	414b      	adcs	r3, r1
 8006896:	657b      	str	r3, [r7, #84]	; 0x54
 8006898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	461a      	mov	r2, r3
 800689e:	f04f 0300 	mov.w	r3, #0
 80068a2:	1891      	adds	r1, r2, r2
 80068a4:	61b9      	str	r1, [r7, #24]
 80068a6:	415b      	adcs	r3, r3
 80068a8:	61fb      	str	r3, [r7, #28]
 80068aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80068b2:	f7fa fa09 	bl	8000cc8 <__aeabi_uldivmod>
 80068b6:	4602      	mov	r2, r0
 80068b8:	460b      	mov	r3, r1
 80068ba:	4b6c      	ldr	r3, [pc, #432]	; (8006a6c <UART_SetConfig+0x38c>)
 80068bc:	fba3 1302 	umull	r1, r3, r3, r2
 80068c0:	095b      	lsrs	r3, r3, #5
 80068c2:	2164      	movs	r1, #100	; 0x64
 80068c4:	fb01 f303 	mul.w	r3, r1, r3
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	00db      	lsls	r3, r3, #3
 80068cc:	3332      	adds	r3, #50	; 0x32
 80068ce:	4a67      	ldr	r2, [pc, #412]	; (8006a6c <UART_SetConfig+0x38c>)
 80068d0:	fba2 2303 	umull	r2, r3, r2, r3
 80068d4:	095b      	lsrs	r3, r3, #5
 80068d6:	f003 0207 	and.w	r2, r3, #7
 80068da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4432      	add	r2, r6
 80068e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068e2:	e0b9      	b.n	8006a58 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068e6:	461c      	mov	r4, r3
 80068e8:	f04f 0500 	mov.w	r5, #0
 80068ec:	4622      	mov	r2, r4
 80068ee:	462b      	mov	r3, r5
 80068f0:	1891      	adds	r1, r2, r2
 80068f2:	6139      	str	r1, [r7, #16]
 80068f4:	415b      	adcs	r3, r3
 80068f6:	617b      	str	r3, [r7, #20]
 80068f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80068fc:	1912      	adds	r2, r2, r4
 80068fe:	eb45 0303 	adc.w	r3, r5, r3
 8006902:	f04f 0000 	mov.w	r0, #0
 8006906:	f04f 0100 	mov.w	r1, #0
 800690a:	00d9      	lsls	r1, r3, #3
 800690c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006910:	00d0      	lsls	r0, r2, #3
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	eb12 0804 	adds.w	r8, r2, r4
 800691a:	eb43 0905 	adc.w	r9, r3, r5
 800691e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	4618      	mov	r0, r3
 8006924:	f04f 0100 	mov.w	r1, #0
 8006928:	f04f 0200 	mov.w	r2, #0
 800692c:	f04f 0300 	mov.w	r3, #0
 8006930:	008b      	lsls	r3, r1, #2
 8006932:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006936:	0082      	lsls	r2, r0, #2
 8006938:	4640      	mov	r0, r8
 800693a:	4649      	mov	r1, r9
 800693c:	f7fa f9c4 	bl	8000cc8 <__aeabi_uldivmod>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	4b49      	ldr	r3, [pc, #292]	; (8006a6c <UART_SetConfig+0x38c>)
 8006946:	fba3 2302 	umull	r2, r3, r3, r2
 800694a:	095b      	lsrs	r3, r3, #5
 800694c:	011e      	lsls	r6, r3, #4
 800694e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006950:	4618      	mov	r0, r3
 8006952:	f04f 0100 	mov.w	r1, #0
 8006956:	4602      	mov	r2, r0
 8006958:	460b      	mov	r3, r1
 800695a:	1894      	adds	r4, r2, r2
 800695c:	60bc      	str	r4, [r7, #8]
 800695e:	415b      	adcs	r3, r3
 8006960:	60fb      	str	r3, [r7, #12]
 8006962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006966:	1812      	adds	r2, r2, r0
 8006968:	eb41 0303 	adc.w	r3, r1, r3
 800696c:	f04f 0400 	mov.w	r4, #0
 8006970:	f04f 0500 	mov.w	r5, #0
 8006974:	00dd      	lsls	r5, r3, #3
 8006976:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800697a:	00d4      	lsls	r4, r2, #3
 800697c:	4622      	mov	r2, r4
 800697e:	462b      	mov	r3, r5
 8006980:	1814      	adds	r4, r2, r0
 8006982:	64bc      	str	r4, [r7, #72]	; 0x48
 8006984:	414b      	adcs	r3, r1
 8006986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	4618      	mov	r0, r3
 800698e:	f04f 0100 	mov.w	r1, #0
 8006992:	f04f 0200 	mov.w	r2, #0
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	008b      	lsls	r3, r1, #2
 800699c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069a0:	0082      	lsls	r2, r0, #2
 80069a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80069a6:	f7fa f98f 	bl	8000cc8 <__aeabi_uldivmod>
 80069aa:	4602      	mov	r2, r0
 80069ac:	460b      	mov	r3, r1
 80069ae:	4b2f      	ldr	r3, [pc, #188]	; (8006a6c <UART_SetConfig+0x38c>)
 80069b0:	fba3 1302 	umull	r1, r3, r3, r2
 80069b4:	095b      	lsrs	r3, r3, #5
 80069b6:	2164      	movs	r1, #100	; 0x64
 80069b8:	fb01 f303 	mul.w	r3, r1, r3
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	011b      	lsls	r3, r3, #4
 80069c0:	3332      	adds	r3, #50	; 0x32
 80069c2:	4a2a      	ldr	r2, [pc, #168]	; (8006a6c <UART_SetConfig+0x38c>)
 80069c4:	fba2 2303 	umull	r2, r3, r2, r3
 80069c8:	095b      	lsrs	r3, r3, #5
 80069ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069ce:	441e      	add	r6, r3
 80069d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069d2:	4618      	mov	r0, r3
 80069d4:	f04f 0100 	mov.w	r1, #0
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	1894      	adds	r4, r2, r2
 80069de:	603c      	str	r4, [r7, #0]
 80069e0:	415b      	adcs	r3, r3
 80069e2:	607b      	str	r3, [r7, #4]
 80069e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069e8:	1812      	adds	r2, r2, r0
 80069ea:	eb41 0303 	adc.w	r3, r1, r3
 80069ee:	f04f 0400 	mov.w	r4, #0
 80069f2:	f04f 0500 	mov.w	r5, #0
 80069f6:	00dd      	lsls	r5, r3, #3
 80069f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80069fc:	00d4      	lsls	r4, r2, #3
 80069fe:	4622      	mov	r2, r4
 8006a00:	462b      	mov	r3, r5
 8006a02:	eb12 0a00 	adds.w	sl, r2, r0
 8006a06:	eb43 0b01 	adc.w	fp, r3, r1
 8006a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f04f 0100 	mov.w	r1, #0
 8006a14:	f04f 0200 	mov.w	r2, #0
 8006a18:	f04f 0300 	mov.w	r3, #0
 8006a1c:	008b      	lsls	r3, r1, #2
 8006a1e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a22:	0082      	lsls	r2, r0, #2
 8006a24:	4650      	mov	r0, sl
 8006a26:	4659      	mov	r1, fp
 8006a28:	f7fa f94e 	bl	8000cc8 <__aeabi_uldivmod>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4b0e      	ldr	r3, [pc, #56]	; (8006a6c <UART_SetConfig+0x38c>)
 8006a32:	fba3 1302 	umull	r1, r3, r3, r2
 8006a36:	095b      	lsrs	r3, r3, #5
 8006a38:	2164      	movs	r1, #100	; 0x64
 8006a3a:	fb01 f303 	mul.w	r3, r1, r3
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	011b      	lsls	r3, r3, #4
 8006a42:	3332      	adds	r3, #50	; 0x32
 8006a44:	4a09      	ldr	r2, [pc, #36]	; (8006a6c <UART_SetConfig+0x38c>)
 8006a46:	fba2 2303 	umull	r2, r3, r2, r3
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	f003 020f 	and.w	r2, r3, #15
 8006a50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4432      	add	r2, r6
 8006a56:	609a      	str	r2, [r3, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	377c      	adds	r7, #124	; 0x7c
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a62:	bf00      	nop
 8006a64:	40011000 	.word	0x40011000
 8006a68:	40011400 	.word	0x40011400
 8006a6c:	51eb851f 	.word	0x51eb851f

08006a70 <__errno>:
 8006a70:	4b01      	ldr	r3, [pc, #4]	; (8006a78 <__errno+0x8>)
 8006a72:	6818      	ldr	r0, [r3, #0]
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	20000090 	.word	0x20000090

08006a7c <__libc_init_array>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	4d0d      	ldr	r5, [pc, #52]	; (8006ab4 <__libc_init_array+0x38>)
 8006a80:	4c0d      	ldr	r4, [pc, #52]	; (8006ab8 <__libc_init_array+0x3c>)
 8006a82:	1b64      	subs	r4, r4, r5
 8006a84:	10a4      	asrs	r4, r4, #2
 8006a86:	2600      	movs	r6, #0
 8006a88:	42a6      	cmp	r6, r4
 8006a8a:	d109      	bne.n	8006aa0 <__libc_init_array+0x24>
 8006a8c:	4d0b      	ldr	r5, [pc, #44]	; (8006abc <__libc_init_array+0x40>)
 8006a8e:	4c0c      	ldr	r4, [pc, #48]	; (8006ac0 <__libc_init_array+0x44>)
 8006a90:	f004 fcba 	bl	800b408 <_init>
 8006a94:	1b64      	subs	r4, r4, r5
 8006a96:	10a4      	asrs	r4, r4, #2
 8006a98:	2600      	movs	r6, #0
 8006a9a:	42a6      	cmp	r6, r4
 8006a9c:	d105      	bne.n	8006aaa <__libc_init_array+0x2e>
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa4:	4798      	blx	r3
 8006aa6:	3601      	adds	r6, #1
 8006aa8:	e7ee      	b.n	8006a88 <__libc_init_array+0xc>
 8006aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aae:	4798      	blx	r3
 8006ab0:	3601      	adds	r6, #1
 8006ab2:	e7f2      	b.n	8006a9a <__libc_init_array+0x1e>
 8006ab4:	0800bcac 	.word	0x0800bcac
 8006ab8:	0800bcac 	.word	0x0800bcac
 8006abc:	0800bcac 	.word	0x0800bcac
 8006ac0:	0800bcb0 	.word	0x0800bcb0

08006ac4 <memset>:
 8006ac4:	4402      	add	r2, r0
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d100      	bne.n	8006ace <memset+0xa>
 8006acc:	4770      	bx	lr
 8006ace:	f803 1b01 	strb.w	r1, [r3], #1
 8006ad2:	e7f9      	b.n	8006ac8 <memset+0x4>

08006ad4 <__cvt>:
 8006ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad8:	ec55 4b10 	vmov	r4, r5, d0
 8006adc:	2d00      	cmp	r5, #0
 8006ade:	460e      	mov	r6, r1
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	462b      	mov	r3, r5
 8006ae4:	bfbb      	ittet	lt
 8006ae6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006aea:	461d      	movlt	r5, r3
 8006aec:	2300      	movge	r3, #0
 8006aee:	232d      	movlt	r3, #45	; 0x2d
 8006af0:	700b      	strb	r3, [r1, #0]
 8006af2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006af4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006af8:	4691      	mov	r9, r2
 8006afa:	f023 0820 	bic.w	r8, r3, #32
 8006afe:	bfbc      	itt	lt
 8006b00:	4622      	movlt	r2, r4
 8006b02:	4614      	movlt	r4, r2
 8006b04:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b08:	d005      	beq.n	8006b16 <__cvt+0x42>
 8006b0a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b0e:	d100      	bne.n	8006b12 <__cvt+0x3e>
 8006b10:	3601      	adds	r6, #1
 8006b12:	2102      	movs	r1, #2
 8006b14:	e000      	b.n	8006b18 <__cvt+0x44>
 8006b16:	2103      	movs	r1, #3
 8006b18:	ab03      	add	r3, sp, #12
 8006b1a:	9301      	str	r3, [sp, #4]
 8006b1c:	ab02      	add	r3, sp, #8
 8006b1e:	9300      	str	r3, [sp, #0]
 8006b20:	ec45 4b10 	vmov	d0, r4, r5
 8006b24:	4653      	mov	r3, sl
 8006b26:	4632      	mov	r2, r6
 8006b28:	f001 feea 	bl	8008900 <_dtoa_r>
 8006b2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b30:	4607      	mov	r7, r0
 8006b32:	d102      	bne.n	8006b3a <__cvt+0x66>
 8006b34:	f019 0f01 	tst.w	r9, #1
 8006b38:	d022      	beq.n	8006b80 <__cvt+0xac>
 8006b3a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b3e:	eb07 0906 	add.w	r9, r7, r6
 8006b42:	d110      	bne.n	8006b66 <__cvt+0x92>
 8006b44:	783b      	ldrb	r3, [r7, #0]
 8006b46:	2b30      	cmp	r3, #48	; 0x30
 8006b48:	d10a      	bne.n	8006b60 <__cvt+0x8c>
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	4620      	mov	r0, r4
 8006b50:	4629      	mov	r1, r5
 8006b52:	f7f9 ffd9 	bl	8000b08 <__aeabi_dcmpeq>
 8006b56:	b918      	cbnz	r0, 8006b60 <__cvt+0x8c>
 8006b58:	f1c6 0601 	rsb	r6, r6, #1
 8006b5c:	f8ca 6000 	str.w	r6, [sl]
 8006b60:	f8da 3000 	ldr.w	r3, [sl]
 8006b64:	4499      	add	r9, r3
 8006b66:	2200      	movs	r2, #0
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	4629      	mov	r1, r5
 8006b6e:	f7f9 ffcb 	bl	8000b08 <__aeabi_dcmpeq>
 8006b72:	b108      	cbz	r0, 8006b78 <__cvt+0xa4>
 8006b74:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b78:	2230      	movs	r2, #48	; 0x30
 8006b7a:	9b03      	ldr	r3, [sp, #12]
 8006b7c:	454b      	cmp	r3, r9
 8006b7e:	d307      	bcc.n	8006b90 <__cvt+0xbc>
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b84:	1bdb      	subs	r3, r3, r7
 8006b86:	4638      	mov	r0, r7
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	b004      	add	sp, #16
 8006b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b90:	1c59      	adds	r1, r3, #1
 8006b92:	9103      	str	r1, [sp, #12]
 8006b94:	701a      	strb	r2, [r3, #0]
 8006b96:	e7f0      	b.n	8006b7a <__cvt+0xa6>

08006b98 <__exponent>:
 8006b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2900      	cmp	r1, #0
 8006b9e:	bfb8      	it	lt
 8006ba0:	4249      	neglt	r1, r1
 8006ba2:	f803 2b02 	strb.w	r2, [r3], #2
 8006ba6:	bfb4      	ite	lt
 8006ba8:	222d      	movlt	r2, #45	; 0x2d
 8006baa:	222b      	movge	r2, #43	; 0x2b
 8006bac:	2909      	cmp	r1, #9
 8006bae:	7042      	strb	r2, [r0, #1]
 8006bb0:	dd2a      	ble.n	8006c08 <__exponent+0x70>
 8006bb2:	f10d 0407 	add.w	r4, sp, #7
 8006bb6:	46a4      	mov	ip, r4
 8006bb8:	270a      	movs	r7, #10
 8006bba:	46a6      	mov	lr, r4
 8006bbc:	460a      	mov	r2, r1
 8006bbe:	fb91 f6f7 	sdiv	r6, r1, r7
 8006bc2:	fb07 1516 	mls	r5, r7, r6, r1
 8006bc6:	3530      	adds	r5, #48	; 0x30
 8006bc8:	2a63      	cmp	r2, #99	; 0x63
 8006bca:	f104 34ff 	add.w	r4, r4, #4294967295
 8006bce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	dcf1      	bgt.n	8006bba <__exponent+0x22>
 8006bd6:	3130      	adds	r1, #48	; 0x30
 8006bd8:	f1ae 0502 	sub.w	r5, lr, #2
 8006bdc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006be0:	1c44      	adds	r4, r0, #1
 8006be2:	4629      	mov	r1, r5
 8006be4:	4561      	cmp	r1, ip
 8006be6:	d30a      	bcc.n	8006bfe <__exponent+0x66>
 8006be8:	f10d 0209 	add.w	r2, sp, #9
 8006bec:	eba2 020e 	sub.w	r2, r2, lr
 8006bf0:	4565      	cmp	r5, ip
 8006bf2:	bf88      	it	hi
 8006bf4:	2200      	movhi	r2, #0
 8006bf6:	4413      	add	r3, r2
 8006bf8:	1a18      	subs	r0, r3, r0
 8006bfa:	b003      	add	sp, #12
 8006bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c02:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006c06:	e7ed      	b.n	8006be4 <__exponent+0x4c>
 8006c08:	2330      	movs	r3, #48	; 0x30
 8006c0a:	3130      	adds	r1, #48	; 0x30
 8006c0c:	7083      	strb	r3, [r0, #2]
 8006c0e:	70c1      	strb	r1, [r0, #3]
 8006c10:	1d03      	adds	r3, r0, #4
 8006c12:	e7f1      	b.n	8006bf8 <__exponent+0x60>

08006c14 <_printf_float>:
 8006c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c18:	ed2d 8b02 	vpush	{d8}
 8006c1c:	b08d      	sub	sp, #52	; 0x34
 8006c1e:	460c      	mov	r4, r1
 8006c20:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006c24:	4616      	mov	r6, r2
 8006c26:	461f      	mov	r7, r3
 8006c28:	4605      	mov	r5, r0
 8006c2a:	f003 f97b 	bl	8009f24 <_localeconv_r>
 8006c2e:	f8d0 a000 	ldr.w	sl, [r0]
 8006c32:	4650      	mov	r0, sl
 8006c34:	f7f9 faec 	bl	8000210 <strlen>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	9305      	str	r3, [sp, #20]
 8006c40:	f8d8 3000 	ldr.w	r3, [r8]
 8006c44:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006c48:	3307      	adds	r3, #7
 8006c4a:	f023 0307 	bic.w	r3, r3, #7
 8006c4e:	f103 0208 	add.w	r2, r3, #8
 8006c52:	f8c8 2000 	str.w	r2, [r8]
 8006c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c5e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c66:	9307      	str	r3, [sp, #28]
 8006c68:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c6c:	ee08 0a10 	vmov	s16, r0
 8006c70:	4b9f      	ldr	r3, [pc, #636]	; (8006ef0 <_printf_float+0x2dc>)
 8006c72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c76:	f04f 32ff 	mov.w	r2, #4294967295
 8006c7a:	f7f9 ff77 	bl	8000b6c <__aeabi_dcmpun>
 8006c7e:	bb88      	cbnz	r0, 8006ce4 <_printf_float+0xd0>
 8006c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c84:	4b9a      	ldr	r3, [pc, #616]	; (8006ef0 <_printf_float+0x2dc>)
 8006c86:	f04f 32ff 	mov.w	r2, #4294967295
 8006c8a:	f7f9 ff51 	bl	8000b30 <__aeabi_dcmple>
 8006c8e:	bb48      	cbnz	r0, 8006ce4 <_printf_float+0xd0>
 8006c90:	2200      	movs	r2, #0
 8006c92:	2300      	movs	r3, #0
 8006c94:	4640      	mov	r0, r8
 8006c96:	4649      	mov	r1, r9
 8006c98:	f7f9 ff40 	bl	8000b1c <__aeabi_dcmplt>
 8006c9c:	b110      	cbz	r0, 8006ca4 <_printf_float+0x90>
 8006c9e:	232d      	movs	r3, #45	; 0x2d
 8006ca0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ca4:	4b93      	ldr	r3, [pc, #588]	; (8006ef4 <_printf_float+0x2e0>)
 8006ca6:	4894      	ldr	r0, [pc, #592]	; (8006ef8 <_printf_float+0x2e4>)
 8006ca8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006cac:	bf94      	ite	ls
 8006cae:	4698      	movls	r8, r3
 8006cb0:	4680      	movhi	r8, r0
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	6123      	str	r3, [r4, #16]
 8006cb6:	9b05      	ldr	r3, [sp, #20]
 8006cb8:	f023 0204 	bic.w	r2, r3, #4
 8006cbc:	6022      	str	r2, [r4, #0]
 8006cbe:	f04f 0900 	mov.w	r9, #0
 8006cc2:	9700      	str	r7, [sp, #0]
 8006cc4:	4633      	mov	r3, r6
 8006cc6:	aa0b      	add	r2, sp, #44	; 0x2c
 8006cc8:	4621      	mov	r1, r4
 8006cca:	4628      	mov	r0, r5
 8006ccc:	f000 f9d8 	bl	8007080 <_printf_common>
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	f040 8090 	bne.w	8006df6 <_printf_float+0x1e2>
 8006cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006cda:	b00d      	add	sp, #52	; 0x34
 8006cdc:	ecbd 8b02 	vpop	{d8}
 8006ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce4:	4642      	mov	r2, r8
 8006ce6:	464b      	mov	r3, r9
 8006ce8:	4640      	mov	r0, r8
 8006cea:	4649      	mov	r1, r9
 8006cec:	f7f9 ff3e 	bl	8000b6c <__aeabi_dcmpun>
 8006cf0:	b140      	cbz	r0, 8006d04 <_printf_float+0xf0>
 8006cf2:	464b      	mov	r3, r9
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	bfbc      	itt	lt
 8006cf8:	232d      	movlt	r3, #45	; 0x2d
 8006cfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006cfe:	487f      	ldr	r0, [pc, #508]	; (8006efc <_printf_float+0x2e8>)
 8006d00:	4b7f      	ldr	r3, [pc, #508]	; (8006f00 <_printf_float+0x2ec>)
 8006d02:	e7d1      	b.n	8006ca8 <_printf_float+0x94>
 8006d04:	6863      	ldr	r3, [r4, #4]
 8006d06:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006d0a:	9206      	str	r2, [sp, #24]
 8006d0c:	1c5a      	adds	r2, r3, #1
 8006d0e:	d13f      	bne.n	8006d90 <_printf_float+0x17c>
 8006d10:	2306      	movs	r3, #6
 8006d12:	6063      	str	r3, [r4, #4]
 8006d14:	9b05      	ldr	r3, [sp, #20]
 8006d16:	6861      	ldr	r1, [r4, #4]
 8006d18:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9303      	str	r3, [sp, #12]
 8006d20:	ab0a      	add	r3, sp, #40	; 0x28
 8006d22:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006d26:	ab09      	add	r3, sp, #36	; 0x24
 8006d28:	ec49 8b10 	vmov	d0, r8, r9
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	6022      	str	r2, [r4, #0]
 8006d30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006d34:	4628      	mov	r0, r5
 8006d36:	f7ff fecd 	bl	8006ad4 <__cvt>
 8006d3a:	9b06      	ldr	r3, [sp, #24]
 8006d3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d3e:	2b47      	cmp	r3, #71	; 0x47
 8006d40:	4680      	mov	r8, r0
 8006d42:	d108      	bne.n	8006d56 <_printf_float+0x142>
 8006d44:	1cc8      	adds	r0, r1, #3
 8006d46:	db02      	blt.n	8006d4e <_printf_float+0x13a>
 8006d48:	6863      	ldr	r3, [r4, #4]
 8006d4a:	4299      	cmp	r1, r3
 8006d4c:	dd41      	ble.n	8006dd2 <_printf_float+0x1be>
 8006d4e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006d52:	fa5f fb8b 	uxtb.w	fp, fp
 8006d56:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d5a:	d820      	bhi.n	8006d9e <_printf_float+0x18a>
 8006d5c:	3901      	subs	r1, #1
 8006d5e:	465a      	mov	r2, fp
 8006d60:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d64:	9109      	str	r1, [sp, #36]	; 0x24
 8006d66:	f7ff ff17 	bl	8006b98 <__exponent>
 8006d6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d6c:	1813      	adds	r3, r2, r0
 8006d6e:	2a01      	cmp	r2, #1
 8006d70:	4681      	mov	r9, r0
 8006d72:	6123      	str	r3, [r4, #16]
 8006d74:	dc02      	bgt.n	8006d7c <_printf_float+0x168>
 8006d76:	6822      	ldr	r2, [r4, #0]
 8006d78:	07d2      	lsls	r2, r2, #31
 8006d7a:	d501      	bpl.n	8006d80 <_printf_float+0x16c>
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	6123      	str	r3, [r4, #16]
 8006d80:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d09c      	beq.n	8006cc2 <_printf_float+0xae>
 8006d88:	232d      	movs	r3, #45	; 0x2d
 8006d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d8e:	e798      	b.n	8006cc2 <_printf_float+0xae>
 8006d90:	9a06      	ldr	r2, [sp, #24]
 8006d92:	2a47      	cmp	r2, #71	; 0x47
 8006d94:	d1be      	bne.n	8006d14 <_printf_float+0x100>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1bc      	bne.n	8006d14 <_printf_float+0x100>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e7b9      	b.n	8006d12 <_printf_float+0xfe>
 8006d9e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006da2:	d118      	bne.n	8006dd6 <_printf_float+0x1c2>
 8006da4:	2900      	cmp	r1, #0
 8006da6:	6863      	ldr	r3, [r4, #4]
 8006da8:	dd0b      	ble.n	8006dc2 <_printf_float+0x1ae>
 8006daa:	6121      	str	r1, [r4, #16]
 8006dac:	b913      	cbnz	r3, 8006db4 <_printf_float+0x1a0>
 8006dae:	6822      	ldr	r2, [r4, #0]
 8006db0:	07d0      	lsls	r0, r2, #31
 8006db2:	d502      	bpl.n	8006dba <_printf_float+0x1a6>
 8006db4:	3301      	adds	r3, #1
 8006db6:	440b      	add	r3, r1
 8006db8:	6123      	str	r3, [r4, #16]
 8006dba:	65a1      	str	r1, [r4, #88]	; 0x58
 8006dbc:	f04f 0900 	mov.w	r9, #0
 8006dc0:	e7de      	b.n	8006d80 <_printf_float+0x16c>
 8006dc2:	b913      	cbnz	r3, 8006dca <_printf_float+0x1b6>
 8006dc4:	6822      	ldr	r2, [r4, #0]
 8006dc6:	07d2      	lsls	r2, r2, #31
 8006dc8:	d501      	bpl.n	8006dce <_printf_float+0x1ba>
 8006dca:	3302      	adds	r3, #2
 8006dcc:	e7f4      	b.n	8006db8 <_printf_float+0x1a4>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e7f2      	b.n	8006db8 <_printf_float+0x1a4>
 8006dd2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dd8:	4299      	cmp	r1, r3
 8006dda:	db05      	blt.n	8006de8 <_printf_float+0x1d4>
 8006ddc:	6823      	ldr	r3, [r4, #0]
 8006dde:	6121      	str	r1, [r4, #16]
 8006de0:	07d8      	lsls	r0, r3, #31
 8006de2:	d5ea      	bpl.n	8006dba <_printf_float+0x1a6>
 8006de4:	1c4b      	adds	r3, r1, #1
 8006de6:	e7e7      	b.n	8006db8 <_printf_float+0x1a4>
 8006de8:	2900      	cmp	r1, #0
 8006dea:	bfd4      	ite	le
 8006dec:	f1c1 0202 	rsble	r2, r1, #2
 8006df0:	2201      	movgt	r2, #1
 8006df2:	4413      	add	r3, r2
 8006df4:	e7e0      	b.n	8006db8 <_printf_float+0x1a4>
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	055a      	lsls	r2, r3, #21
 8006dfa:	d407      	bmi.n	8006e0c <_printf_float+0x1f8>
 8006dfc:	6923      	ldr	r3, [r4, #16]
 8006dfe:	4642      	mov	r2, r8
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	47b8      	blx	r7
 8006e06:	3001      	adds	r0, #1
 8006e08:	d12c      	bne.n	8006e64 <_printf_float+0x250>
 8006e0a:	e764      	b.n	8006cd6 <_printf_float+0xc2>
 8006e0c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e10:	f240 80e0 	bls.w	8006fd4 <_printf_float+0x3c0>
 8006e14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	f7f9 fe74 	bl	8000b08 <__aeabi_dcmpeq>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	d034      	beq.n	8006e8e <_printf_float+0x27a>
 8006e24:	4a37      	ldr	r2, [pc, #220]	; (8006f04 <_printf_float+0x2f0>)
 8006e26:	2301      	movs	r3, #1
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f af51 	beq.w	8006cd6 <_printf_float+0xc2>
 8006e34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	db02      	blt.n	8006e42 <_printf_float+0x22e>
 8006e3c:	6823      	ldr	r3, [r4, #0]
 8006e3e:	07d8      	lsls	r0, r3, #31
 8006e40:	d510      	bpl.n	8006e64 <_printf_float+0x250>
 8006e42:	ee18 3a10 	vmov	r3, s16
 8006e46:	4652      	mov	r2, sl
 8006e48:	4631      	mov	r1, r6
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	47b8      	blx	r7
 8006e4e:	3001      	adds	r0, #1
 8006e50:	f43f af41 	beq.w	8006cd6 <_printf_float+0xc2>
 8006e54:	f04f 0800 	mov.w	r8, #0
 8006e58:	f104 091a 	add.w	r9, r4, #26
 8006e5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	4543      	cmp	r3, r8
 8006e62:	dc09      	bgt.n	8006e78 <_printf_float+0x264>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	079b      	lsls	r3, r3, #30
 8006e68:	f100 8105 	bmi.w	8007076 <_printf_float+0x462>
 8006e6c:	68e0      	ldr	r0, [r4, #12]
 8006e6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e70:	4298      	cmp	r0, r3
 8006e72:	bfb8      	it	lt
 8006e74:	4618      	movlt	r0, r3
 8006e76:	e730      	b.n	8006cda <_printf_float+0xc6>
 8006e78:	2301      	movs	r3, #1
 8006e7a:	464a      	mov	r2, r9
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4628      	mov	r0, r5
 8006e80:	47b8      	blx	r7
 8006e82:	3001      	adds	r0, #1
 8006e84:	f43f af27 	beq.w	8006cd6 <_printf_float+0xc2>
 8006e88:	f108 0801 	add.w	r8, r8, #1
 8006e8c:	e7e6      	b.n	8006e5c <_printf_float+0x248>
 8006e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	dc39      	bgt.n	8006f08 <_printf_float+0x2f4>
 8006e94:	4a1b      	ldr	r2, [pc, #108]	; (8006f04 <_printf_float+0x2f0>)
 8006e96:	2301      	movs	r3, #1
 8006e98:	4631      	mov	r1, r6
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	47b8      	blx	r7
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	f43f af19 	beq.w	8006cd6 <_printf_float+0xc2>
 8006ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	d102      	bne.n	8006eb2 <_printf_float+0x29e>
 8006eac:	6823      	ldr	r3, [r4, #0]
 8006eae:	07d9      	lsls	r1, r3, #31
 8006eb0:	d5d8      	bpl.n	8006e64 <_printf_float+0x250>
 8006eb2:	ee18 3a10 	vmov	r3, s16
 8006eb6:	4652      	mov	r2, sl
 8006eb8:	4631      	mov	r1, r6
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b8      	blx	r7
 8006ebe:	3001      	adds	r0, #1
 8006ec0:	f43f af09 	beq.w	8006cd6 <_printf_float+0xc2>
 8006ec4:	f04f 0900 	mov.w	r9, #0
 8006ec8:	f104 0a1a 	add.w	sl, r4, #26
 8006ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ece:	425b      	negs	r3, r3
 8006ed0:	454b      	cmp	r3, r9
 8006ed2:	dc01      	bgt.n	8006ed8 <_printf_float+0x2c4>
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed6:	e792      	b.n	8006dfe <_printf_float+0x1ea>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	4652      	mov	r2, sl
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f43f aef7 	beq.w	8006cd6 <_printf_float+0xc2>
 8006ee8:	f109 0901 	add.w	r9, r9, #1
 8006eec:	e7ee      	b.n	8006ecc <_printf_float+0x2b8>
 8006eee:	bf00      	nop
 8006ef0:	7fefffff 	.word	0x7fefffff
 8006ef4:	0800b7f0 	.word	0x0800b7f0
 8006ef8:	0800b7f4 	.word	0x0800b7f4
 8006efc:	0800b7fc 	.word	0x0800b7fc
 8006f00:	0800b7f8 	.word	0x0800b7f8
 8006f04:	0800b800 	.word	0x0800b800
 8006f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	bfa8      	it	ge
 8006f10:	461a      	movge	r2, r3
 8006f12:	2a00      	cmp	r2, #0
 8006f14:	4691      	mov	r9, r2
 8006f16:	dc37      	bgt.n	8006f88 <_printf_float+0x374>
 8006f18:	f04f 0b00 	mov.w	fp, #0
 8006f1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f20:	f104 021a 	add.w	r2, r4, #26
 8006f24:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f26:	9305      	str	r3, [sp, #20]
 8006f28:	eba3 0309 	sub.w	r3, r3, r9
 8006f2c:	455b      	cmp	r3, fp
 8006f2e:	dc33      	bgt.n	8006f98 <_printf_float+0x384>
 8006f30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f34:	429a      	cmp	r2, r3
 8006f36:	db3b      	blt.n	8006fb0 <_printf_float+0x39c>
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	07da      	lsls	r2, r3, #31
 8006f3c:	d438      	bmi.n	8006fb0 <_printf_float+0x39c>
 8006f3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f40:	9b05      	ldr	r3, [sp, #20]
 8006f42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f44:	1ad3      	subs	r3, r2, r3
 8006f46:	eba2 0901 	sub.w	r9, r2, r1
 8006f4a:	4599      	cmp	r9, r3
 8006f4c:	bfa8      	it	ge
 8006f4e:	4699      	movge	r9, r3
 8006f50:	f1b9 0f00 	cmp.w	r9, #0
 8006f54:	dc35      	bgt.n	8006fc2 <_printf_float+0x3ae>
 8006f56:	f04f 0800 	mov.w	r8, #0
 8006f5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f5e:	f104 0a1a 	add.w	sl, r4, #26
 8006f62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f66:	1a9b      	subs	r3, r3, r2
 8006f68:	eba3 0309 	sub.w	r3, r3, r9
 8006f6c:	4543      	cmp	r3, r8
 8006f6e:	f77f af79 	ble.w	8006e64 <_printf_float+0x250>
 8006f72:	2301      	movs	r3, #1
 8006f74:	4652      	mov	r2, sl
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f43f aeaa 	beq.w	8006cd6 <_printf_float+0xc2>
 8006f82:	f108 0801 	add.w	r8, r8, #1
 8006f86:	e7ec      	b.n	8006f62 <_printf_float+0x34e>
 8006f88:	4613      	mov	r3, r2
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	4628      	mov	r0, r5
 8006f90:	47b8      	blx	r7
 8006f92:	3001      	adds	r0, #1
 8006f94:	d1c0      	bne.n	8006f18 <_printf_float+0x304>
 8006f96:	e69e      	b.n	8006cd6 <_printf_float+0xc2>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	9205      	str	r2, [sp, #20]
 8006fa0:	47b8      	blx	r7
 8006fa2:	3001      	adds	r0, #1
 8006fa4:	f43f ae97 	beq.w	8006cd6 <_printf_float+0xc2>
 8006fa8:	9a05      	ldr	r2, [sp, #20]
 8006faa:	f10b 0b01 	add.w	fp, fp, #1
 8006fae:	e7b9      	b.n	8006f24 <_printf_float+0x310>
 8006fb0:	ee18 3a10 	vmov	r3, s16
 8006fb4:	4652      	mov	r2, sl
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4628      	mov	r0, r5
 8006fba:	47b8      	blx	r7
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	d1be      	bne.n	8006f3e <_printf_float+0x32a>
 8006fc0:	e689      	b.n	8006cd6 <_printf_float+0xc2>
 8006fc2:	9a05      	ldr	r2, [sp, #20]
 8006fc4:	464b      	mov	r3, r9
 8006fc6:	4442      	add	r2, r8
 8006fc8:	4631      	mov	r1, r6
 8006fca:	4628      	mov	r0, r5
 8006fcc:	47b8      	blx	r7
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d1c1      	bne.n	8006f56 <_printf_float+0x342>
 8006fd2:	e680      	b.n	8006cd6 <_printf_float+0xc2>
 8006fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fd6:	2a01      	cmp	r2, #1
 8006fd8:	dc01      	bgt.n	8006fde <_printf_float+0x3ca>
 8006fda:	07db      	lsls	r3, r3, #31
 8006fdc:	d538      	bpl.n	8007050 <_printf_float+0x43c>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b8      	blx	r7
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f43f ae74 	beq.w	8006cd6 <_printf_float+0xc2>
 8006fee:	ee18 3a10 	vmov	r3, s16
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	47b8      	blx	r7
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	f43f ae6b 	beq.w	8006cd6 <_printf_float+0xc2>
 8007000:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007004:	2200      	movs	r2, #0
 8007006:	2300      	movs	r3, #0
 8007008:	f7f9 fd7e 	bl	8000b08 <__aeabi_dcmpeq>
 800700c:	b9d8      	cbnz	r0, 8007046 <_printf_float+0x432>
 800700e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007010:	f108 0201 	add.w	r2, r8, #1
 8007014:	3b01      	subs	r3, #1
 8007016:	4631      	mov	r1, r6
 8007018:	4628      	mov	r0, r5
 800701a:	47b8      	blx	r7
 800701c:	3001      	adds	r0, #1
 800701e:	d10e      	bne.n	800703e <_printf_float+0x42a>
 8007020:	e659      	b.n	8006cd6 <_printf_float+0xc2>
 8007022:	2301      	movs	r3, #1
 8007024:	4652      	mov	r2, sl
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	f43f ae52 	beq.w	8006cd6 <_printf_float+0xc2>
 8007032:	f108 0801 	add.w	r8, r8, #1
 8007036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007038:	3b01      	subs	r3, #1
 800703a:	4543      	cmp	r3, r8
 800703c:	dcf1      	bgt.n	8007022 <_printf_float+0x40e>
 800703e:	464b      	mov	r3, r9
 8007040:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007044:	e6dc      	b.n	8006e00 <_printf_float+0x1ec>
 8007046:	f04f 0800 	mov.w	r8, #0
 800704a:	f104 0a1a 	add.w	sl, r4, #26
 800704e:	e7f2      	b.n	8007036 <_printf_float+0x422>
 8007050:	2301      	movs	r3, #1
 8007052:	4642      	mov	r2, r8
 8007054:	e7df      	b.n	8007016 <_printf_float+0x402>
 8007056:	2301      	movs	r3, #1
 8007058:	464a      	mov	r2, r9
 800705a:	4631      	mov	r1, r6
 800705c:	4628      	mov	r0, r5
 800705e:	47b8      	blx	r7
 8007060:	3001      	adds	r0, #1
 8007062:	f43f ae38 	beq.w	8006cd6 <_printf_float+0xc2>
 8007066:	f108 0801 	add.w	r8, r8, #1
 800706a:	68e3      	ldr	r3, [r4, #12]
 800706c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800706e:	1a5b      	subs	r3, r3, r1
 8007070:	4543      	cmp	r3, r8
 8007072:	dcf0      	bgt.n	8007056 <_printf_float+0x442>
 8007074:	e6fa      	b.n	8006e6c <_printf_float+0x258>
 8007076:	f04f 0800 	mov.w	r8, #0
 800707a:	f104 0919 	add.w	r9, r4, #25
 800707e:	e7f4      	b.n	800706a <_printf_float+0x456>

08007080 <_printf_common>:
 8007080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007084:	4616      	mov	r6, r2
 8007086:	4699      	mov	r9, r3
 8007088:	688a      	ldr	r2, [r1, #8]
 800708a:	690b      	ldr	r3, [r1, #16]
 800708c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007090:	4293      	cmp	r3, r2
 8007092:	bfb8      	it	lt
 8007094:	4613      	movlt	r3, r2
 8007096:	6033      	str	r3, [r6, #0]
 8007098:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800709c:	4607      	mov	r7, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	b10a      	cbz	r2, 80070a6 <_printf_common+0x26>
 80070a2:	3301      	adds	r3, #1
 80070a4:	6033      	str	r3, [r6, #0]
 80070a6:	6823      	ldr	r3, [r4, #0]
 80070a8:	0699      	lsls	r1, r3, #26
 80070aa:	bf42      	ittt	mi
 80070ac:	6833      	ldrmi	r3, [r6, #0]
 80070ae:	3302      	addmi	r3, #2
 80070b0:	6033      	strmi	r3, [r6, #0]
 80070b2:	6825      	ldr	r5, [r4, #0]
 80070b4:	f015 0506 	ands.w	r5, r5, #6
 80070b8:	d106      	bne.n	80070c8 <_printf_common+0x48>
 80070ba:	f104 0a19 	add.w	sl, r4, #25
 80070be:	68e3      	ldr	r3, [r4, #12]
 80070c0:	6832      	ldr	r2, [r6, #0]
 80070c2:	1a9b      	subs	r3, r3, r2
 80070c4:	42ab      	cmp	r3, r5
 80070c6:	dc26      	bgt.n	8007116 <_printf_common+0x96>
 80070c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80070cc:	1e13      	subs	r3, r2, #0
 80070ce:	6822      	ldr	r2, [r4, #0]
 80070d0:	bf18      	it	ne
 80070d2:	2301      	movne	r3, #1
 80070d4:	0692      	lsls	r2, r2, #26
 80070d6:	d42b      	bmi.n	8007130 <_printf_common+0xb0>
 80070d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070dc:	4649      	mov	r1, r9
 80070de:	4638      	mov	r0, r7
 80070e0:	47c0      	blx	r8
 80070e2:	3001      	adds	r0, #1
 80070e4:	d01e      	beq.n	8007124 <_printf_common+0xa4>
 80070e6:	6823      	ldr	r3, [r4, #0]
 80070e8:	68e5      	ldr	r5, [r4, #12]
 80070ea:	6832      	ldr	r2, [r6, #0]
 80070ec:	f003 0306 	and.w	r3, r3, #6
 80070f0:	2b04      	cmp	r3, #4
 80070f2:	bf08      	it	eq
 80070f4:	1aad      	subeq	r5, r5, r2
 80070f6:	68a3      	ldr	r3, [r4, #8]
 80070f8:	6922      	ldr	r2, [r4, #16]
 80070fa:	bf0c      	ite	eq
 80070fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007100:	2500      	movne	r5, #0
 8007102:	4293      	cmp	r3, r2
 8007104:	bfc4      	itt	gt
 8007106:	1a9b      	subgt	r3, r3, r2
 8007108:	18ed      	addgt	r5, r5, r3
 800710a:	2600      	movs	r6, #0
 800710c:	341a      	adds	r4, #26
 800710e:	42b5      	cmp	r5, r6
 8007110:	d11a      	bne.n	8007148 <_printf_common+0xc8>
 8007112:	2000      	movs	r0, #0
 8007114:	e008      	b.n	8007128 <_printf_common+0xa8>
 8007116:	2301      	movs	r3, #1
 8007118:	4652      	mov	r2, sl
 800711a:	4649      	mov	r1, r9
 800711c:	4638      	mov	r0, r7
 800711e:	47c0      	blx	r8
 8007120:	3001      	adds	r0, #1
 8007122:	d103      	bne.n	800712c <_printf_common+0xac>
 8007124:	f04f 30ff 	mov.w	r0, #4294967295
 8007128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800712c:	3501      	adds	r5, #1
 800712e:	e7c6      	b.n	80070be <_printf_common+0x3e>
 8007130:	18e1      	adds	r1, r4, r3
 8007132:	1c5a      	adds	r2, r3, #1
 8007134:	2030      	movs	r0, #48	; 0x30
 8007136:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800713a:	4422      	add	r2, r4
 800713c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007140:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007144:	3302      	adds	r3, #2
 8007146:	e7c7      	b.n	80070d8 <_printf_common+0x58>
 8007148:	2301      	movs	r3, #1
 800714a:	4622      	mov	r2, r4
 800714c:	4649      	mov	r1, r9
 800714e:	4638      	mov	r0, r7
 8007150:	47c0      	blx	r8
 8007152:	3001      	adds	r0, #1
 8007154:	d0e6      	beq.n	8007124 <_printf_common+0xa4>
 8007156:	3601      	adds	r6, #1
 8007158:	e7d9      	b.n	800710e <_printf_common+0x8e>
	...

0800715c <_printf_i>:
 800715c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007160:	460c      	mov	r4, r1
 8007162:	4691      	mov	r9, r2
 8007164:	7e27      	ldrb	r7, [r4, #24]
 8007166:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007168:	2f78      	cmp	r7, #120	; 0x78
 800716a:	4680      	mov	r8, r0
 800716c:	469a      	mov	sl, r3
 800716e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007172:	d807      	bhi.n	8007184 <_printf_i+0x28>
 8007174:	2f62      	cmp	r7, #98	; 0x62
 8007176:	d80a      	bhi.n	800718e <_printf_i+0x32>
 8007178:	2f00      	cmp	r7, #0
 800717a:	f000 80d8 	beq.w	800732e <_printf_i+0x1d2>
 800717e:	2f58      	cmp	r7, #88	; 0x58
 8007180:	f000 80a3 	beq.w	80072ca <_printf_i+0x16e>
 8007184:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007188:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800718c:	e03a      	b.n	8007204 <_printf_i+0xa8>
 800718e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007192:	2b15      	cmp	r3, #21
 8007194:	d8f6      	bhi.n	8007184 <_printf_i+0x28>
 8007196:	a001      	add	r0, pc, #4	; (adr r0, 800719c <_printf_i+0x40>)
 8007198:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800719c:	080071f5 	.word	0x080071f5
 80071a0:	08007209 	.word	0x08007209
 80071a4:	08007185 	.word	0x08007185
 80071a8:	08007185 	.word	0x08007185
 80071ac:	08007185 	.word	0x08007185
 80071b0:	08007185 	.word	0x08007185
 80071b4:	08007209 	.word	0x08007209
 80071b8:	08007185 	.word	0x08007185
 80071bc:	08007185 	.word	0x08007185
 80071c0:	08007185 	.word	0x08007185
 80071c4:	08007185 	.word	0x08007185
 80071c8:	08007315 	.word	0x08007315
 80071cc:	08007239 	.word	0x08007239
 80071d0:	080072f7 	.word	0x080072f7
 80071d4:	08007185 	.word	0x08007185
 80071d8:	08007185 	.word	0x08007185
 80071dc:	08007337 	.word	0x08007337
 80071e0:	08007185 	.word	0x08007185
 80071e4:	08007239 	.word	0x08007239
 80071e8:	08007185 	.word	0x08007185
 80071ec:	08007185 	.word	0x08007185
 80071f0:	080072ff 	.word	0x080072ff
 80071f4:	680b      	ldr	r3, [r1, #0]
 80071f6:	1d1a      	adds	r2, r3, #4
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	600a      	str	r2, [r1, #0]
 80071fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007200:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007204:	2301      	movs	r3, #1
 8007206:	e0a3      	b.n	8007350 <_printf_i+0x1f4>
 8007208:	6825      	ldr	r5, [r4, #0]
 800720a:	6808      	ldr	r0, [r1, #0]
 800720c:	062e      	lsls	r6, r5, #24
 800720e:	f100 0304 	add.w	r3, r0, #4
 8007212:	d50a      	bpl.n	800722a <_printf_i+0xce>
 8007214:	6805      	ldr	r5, [r0, #0]
 8007216:	600b      	str	r3, [r1, #0]
 8007218:	2d00      	cmp	r5, #0
 800721a:	da03      	bge.n	8007224 <_printf_i+0xc8>
 800721c:	232d      	movs	r3, #45	; 0x2d
 800721e:	426d      	negs	r5, r5
 8007220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007224:	485e      	ldr	r0, [pc, #376]	; (80073a0 <_printf_i+0x244>)
 8007226:	230a      	movs	r3, #10
 8007228:	e019      	b.n	800725e <_printf_i+0x102>
 800722a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800722e:	6805      	ldr	r5, [r0, #0]
 8007230:	600b      	str	r3, [r1, #0]
 8007232:	bf18      	it	ne
 8007234:	b22d      	sxthne	r5, r5
 8007236:	e7ef      	b.n	8007218 <_printf_i+0xbc>
 8007238:	680b      	ldr	r3, [r1, #0]
 800723a:	6825      	ldr	r5, [r4, #0]
 800723c:	1d18      	adds	r0, r3, #4
 800723e:	6008      	str	r0, [r1, #0]
 8007240:	0628      	lsls	r0, r5, #24
 8007242:	d501      	bpl.n	8007248 <_printf_i+0xec>
 8007244:	681d      	ldr	r5, [r3, #0]
 8007246:	e002      	b.n	800724e <_printf_i+0xf2>
 8007248:	0669      	lsls	r1, r5, #25
 800724a:	d5fb      	bpl.n	8007244 <_printf_i+0xe8>
 800724c:	881d      	ldrh	r5, [r3, #0]
 800724e:	4854      	ldr	r0, [pc, #336]	; (80073a0 <_printf_i+0x244>)
 8007250:	2f6f      	cmp	r7, #111	; 0x6f
 8007252:	bf0c      	ite	eq
 8007254:	2308      	moveq	r3, #8
 8007256:	230a      	movne	r3, #10
 8007258:	2100      	movs	r1, #0
 800725a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800725e:	6866      	ldr	r6, [r4, #4]
 8007260:	60a6      	str	r6, [r4, #8]
 8007262:	2e00      	cmp	r6, #0
 8007264:	bfa2      	ittt	ge
 8007266:	6821      	ldrge	r1, [r4, #0]
 8007268:	f021 0104 	bicge.w	r1, r1, #4
 800726c:	6021      	strge	r1, [r4, #0]
 800726e:	b90d      	cbnz	r5, 8007274 <_printf_i+0x118>
 8007270:	2e00      	cmp	r6, #0
 8007272:	d04d      	beq.n	8007310 <_printf_i+0x1b4>
 8007274:	4616      	mov	r6, r2
 8007276:	fbb5 f1f3 	udiv	r1, r5, r3
 800727a:	fb03 5711 	mls	r7, r3, r1, r5
 800727e:	5dc7      	ldrb	r7, [r0, r7]
 8007280:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007284:	462f      	mov	r7, r5
 8007286:	42bb      	cmp	r3, r7
 8007288:	460d      	mov	r5, r1
 800728a:	d9f4      	bls.n	8007276 <_printf_i+0x11a>
 800728c:	2b08      	cmp	r3, #8
 800728e:	d10b      	bne.n	80072a8 <_printf_i+0x14c>
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	07df      	lsls	r7, r3, #31
 8007294:	d508      	bpl.n	80072a8 <_printf_i+0x14c>
 8007296:	6923      	ldr	r3, [r4, #16]
 8007298:	6861      	ldr	r1, [r4, #4]
 800729a:	4299      	cmp	r1, r3
 800729c:	bfde      	ittt	le
 800729e:	2330      	movle	r3, #48	; 0x30
 80072a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80072a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80072a8:	1b92      	subs	r2, r2, r6
 80072aa:	6122      	str	r2, [r4, #16]
 80072ac:	f8cd a000 	str.w	sl, [sp]
 80072b0:	464b      	mov	r3, r9
 80072b2:	aa03      	add	r2, sp, #12
 80072b4:	4621      	mov	r1, r4
 80072b6:	4640      	mov	r0, r8
 80072b8:	f7ff fee2 	bl	8007080 <_printf_common>
 80072bc:	3001      	adds	r0, #1
 80072be:	d14c      	bne.n	800735a <_printf_i+0x1fe>
 80072c0:	f04f 30ff 	mov.w	r0, #4294967295
 80072c4:	b004      	add	sp, #16
 80072c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072ca:	4835      	ldr	r0, [pc, #212]	; (80073a0 <_printf_i+0x244>)
 80072cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80072d0:	6823      	ldr	r3, [r4, #0]
 80072d2:	680e      	ldr	r6, [r1, #0]
 80072d4:	061f      	lsls	r7, r3, #24
 80072d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80072da:	600e      	str	r6, [r1, #0]
 80072dc:	d514      	bpl.n	8007308 <_printf_i+0x1ac>
 80072de:	07d9      	lsls	r1, r3, #31
 80072e0:	bf44      	itt	mi
 80072e2:	f043 0320 	orrmi.w	r3, r3, #32
 80072e6:	6023      	strmi	r3, [r4, #0]
 80072e8:	b91d      	cbnz	r5, 80072f2 <_printf_i+0x196>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	f023 0320 	bic.w	r3, r3, #32
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	2310      	movs	r3, #16
 80072f4:	e7b0      	b.n	8007258 <_printf_i+0xfc>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	f043 0320 	orr.w	r3, r3, #32
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	2378      	movs	r3, #120	; 0x78
 8007300:	4828      	ldr	r0, [pc, #160]	; (80073a4 <_printf_i+0x248>)
 8007302:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007306:	e7e3      	b.n	80072d0 <_printf_i+0x174>
 8007308:	065e      	lsls	r6, r3, #25
 800730a:	bf48      	it	mi
 800730c:	b2ad      	uxthmi	r5, r5
 800730e:	e7e6      	b.n	80072de <_printf_i+0x182>
 8007310:	4616      	mov	r6, r2
 8007312:	e7bb      	b.n	800728c <_printf_i+0x130>
 8007314:	680b      	ldr	r3, [r1, #0]
 8007316:	6826      	ldr	r6, [r4, #0]
 8007318:	6960      	ldr	r0, [r4, #20]
 800731a:	1d1d      	adds	r5, r3, #4
 800731c:	600d      	str	r5, [r1, #0]
 800731e:	0635      	lsls	r5, r6, #24
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	d501      	bpl.n	8007328 <_printf_i+0x1cc>
 8007324:	6018      	str	r0, [r3, #0]
 8007326:	e002      	b.n	800732e <_printf_i+0x1d2>
 8007328:	0671      	lsls	r1, r6, #25
 800732a:	d5fb      	bpl.n	8007324 <_printf_i+0x1c8>
 800732c:	8018      	strh	r0, [r3, #0]
 800732e:	2300      	movs	r3, #0
 8007330:	6123      	str	r3, [r4, #16]
 8007332:	4616      	mov	r6, r2
 8007334:	e7ba      	b.n	80072ac <_printf_i+0x150>
 8007336:	680b      	ldr	r3, [r1, #0]
 8007338:	1d1a      	adds	r2, r3, #4
 800733a:	600a      	str	r2, [r1, #0]
 800733c:	681e      	ldr	r6, [r3, #0]
 800733e:	6862      	ldr	r2, [r4, #4]
 8007340:	2100      	movs	r1, #0
 8007342:	4630      	mov	r0, r6
 8007344:	f7f8 ff6c 	bl	8000220 <memchr>
 8007348:	b108      	cbz	r0, 800734e <_printf_i+0x1f2>
 800734a:	1b80      	subs	r0, r0, r6
 800734c:	6060      	str	r0, [r4, #4]
 800734e:	6863      	ldr	r3, [r4, #4]
 8007350:	6123      	str	r3, [r4, #16]
 8007352:	2300      	movs	r3, #0
 8007354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007358:	e7a8      	b.n	80072ac <_printf_i+0x150>
 800735a:	6923      	ldr	r3, [r4, #16]
 800735c:	4632      	mov	r2, r6
 800735e:	4649      	mov	r1, r9
 8007360:	4640      	mov	r0, r8
 8007362:	47d0      	blx	sl
 8007364:	3001      	adds	r0, #1
 8007366:	d0ab      	beq.n	80072c0 <_printf_i+0x164>
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	079b      	lsls	r3, r3, #30
 800736c:	d413      	bmi.n	8007396 <_printf_i+0x23a>
 800736e:	68e0      	ldr	r0, [r4, #12]
 8007370:	9b03      	ldr	r3, [sp, #12]
 8007372:	4298      	cmp	r0, r3
 8007374:	bfb8      	it	lt
 8007376:	4618      	movlt	r0, r3
 8007378:	e7a4      	b.n	80072c4 <_printf_i+0x168>
 800737a:	2301      	movs	r3, #1
 800737c:	4632      	mov	r2, r6
 800737e:	4649      	mov	r1, r9
 8007380:	4640      	mov	r0, r8
 8007382:	47d0      	blx	sl
 8007384:	3001      	adds	r0, #1
 8007386:	d09b      	beq.n	80072c0 <_printf_i+0x164>
 8007388:	3501      	adds	r5, #1
 800738a:	68e3      	ldr	r3, [r4, #12]
 800738c:	9903      	ldr	r1, [sp, #12]
 800738e:	1a5b      	subs	r3, r3, r1
 8007390:	42ab      	cmp	r3, r5
 8007392:	dcf2      	bgt.n	800737a <_printf_i+0x21e>
 8007394:	e7eb      	b.n	800736e <_printf_i+0x212>
 8007396:	2500      	movs	r5, #0
 8007398:	f104 0619 	add.w	r6, r4, #25
 800739c:	e7f5      	b.n	800738a <_printf_i+0x22e>
 800739e:	bf00      	nop
 80073a0:	0800b802 	.word	0x0800b802
 80073a4:	0800b813 	.word	0x0800b813

080073a8 <_scanf_float>:
 80073a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	b087      	sub	sp, #28
 80073ae:	4617      	mov	r7, r2
 80073b0:	9303      	str	r3, [sp, #12]
 80073b2:	688b      	ldr	r3, [r1, #8]
 80073b4:	1e5a      	subs	r2, r3, #1
 80073b6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80073ba:	bf83      	ittte	hi
 80073bc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80073c0:	195b      	addhi	r3, r3, r5
 80073c2:	9302      	strhi	r3, [sp, #8]
 80073c4:	2300      	movls	r3, #0
 80073c6:	bf86      	itte	hi
 80073c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80073cc:	608b      	strhi	r3, [r1, #8]
 80073ce:	9302      	strls	r3, [sp, #8]
 80073d0:	680b      	ldr	r3, [r1, #0]
 80073d2:	468b      	mov	fp, r1
 80073d4:	2500      	movs	r5, #0
 80073d6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80073da:	f84b 3b1c 	str.w	r3, [fp], #28
 80073de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80073e2:	4680      	mov	r8, r0
 80073e4:	460c      	mov	r4, r1
 80073e6:	465e      	mov	r6, fp
 80073e8:	46aa      	mov	sl, r5
 80073ea:	46a9      	mov	r9, r5
 80073ec:	9501      	str	r5, [sp, #4]
 80073ee:	68a2      	ldr	r2, [r4, #8]
 80073f0:	b152      	cbz	r2, 8007408 <_scanf_float+0x60>
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	2b4e      	cmp	r3, #78	; 0x4e
 80073f8:	d864      	bhi.n	80074c4 <_scanf_float+0x11c>
 80073fa:	2b40      	cmp	r3, #64	; 0x40
 80073fc:	d83c      	bhi.n	8007478 <_scanf_float+0xd0>
 80073fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007402:	b2c8      	uxtb	r0, r1
 8007404:	280e      	cmp	r0, #14
 8007406:	d93a      	bls.n	800747e <_scanf_float+0xd6>
 8007408:	f1b9 0f00 	cmp.w	r9, #0
 800740c:	d003      	beq.n	8007416 <_scanf_float+0x6e>
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007414:	6023      	str	r3, [r4, #0]
 8007416:	f10a 3aff 	add.w	sl, sl, #4294967295
 800741a:	f1ba 0f01 	cmp.w	sl, #1
 800741e:	f200 8113 	bhi.w	8007648 <_scanf_float+0x2a0>
 8007422:	455e      	cmp	r6, fp
 8007424:	f200 8105 	bhi.w	8007632 <_scanf_float+0x28a>
 8007428:	2501      	movs	r5, #1
 800742a:	4628      	mov	r0, r5
 800742c:	b007      	add	sp, #28
 800742e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007432:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007436:	2a0d      	cmp	r2, #13
 8007438:	d8e6      	bhi.n	8007408 <_scanf_float+0x60>
 800743a:	a101      	add	r1, pc, #4	; (adr r1, 8007440 <_scanf_float+0x98>)
 800743c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007440:	0800757f 	.word	0x0800757f
 8007444:	08007409 	.word	0x08007409
 8007448:	08007409 	.word	0x08007409
 800744c:	08007409 	.word	0x08007409
 8007450:	080075df 	.word	0x080075df
 8007454:	080075b7 	.word	0x080075b7
 8007458:	08007409 	.word	0x08007409
 800745c:	08007409 	.word	0x08007409
 8007460:	0800758d 	.word	0x0800758d
 8007464:	08007409 	.word	0x08007409
 8007468:	08007409 	.word	0x08007409
 800746c:	08007409 	.word	0x08007409
 8007470:	08007409 	.word	0x08007409
 8007474:	08007545 	.word	0x08007545
 8007478:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800747c:	e7db      	b.n	8007436 <_scanf_float+0x8e>
 800747e:	290e      	cmp	r1, #14
 8007480:	d8c2      	bhi.n	8007408 <_scanf_float+0x60>
 8007482:	a001      	add	r0, pc, #4	; (adr r0, 8007488 <_scanf_float+0xe0>)
 8007484:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007488:	08007537 	.word	0x08007537
 800748c:	08007409 	.word	0x08007409
 8007490:	08007537 	.word	0x08007537
 8007494:	080075cb 	.word	0x080075cb
 8007498:	08007409 	.word	0x08007409
 800749c:	080074e5 	.word	0x080074e5
 80074a0:	08007521 	.word	0x08007521
 80074a4:	08007521 	.word	0x08007521
 80074a8:	08007521 	.word	0x08007521
 80074ac:	08007521 	.word	0x08007521
 80074b0:	08007521 	.word	0x08007521
 80074b4:	08007521 	.word	0x08007521
 80074b8:	08007521 	.word	0x08007521
 80074bc:	08007521 	.word	0x08007521
 80074c0:	08007521 	.word	0x08007521
 80074c4:	2b6e      	cmp	r3, #110	; 0x6e
 80074c6:	d809      	bhi.n	80074dc <_scanf_float+0x134>
 80074c8:	2b60      	cmp	r3, #96	; 0x60
 80074ca:	d8b2      	bhi.n	8007432 <_scanf_float+0x8a>
 80074cc:	2b54      	cmp	r3, #84	; 0x54
 80074ce:	d077      	beq.n	80075c0 <_scanf_float+0x218>
 80074d0:	2b59      	cmp	r3, #89	; 0x59
 80074d2:	d199      	bne.n	8007408 <_scanf_float+0x60>
 80074d4:	2d07      	cmp	r5, #7
 80074d6:	d197      	bne.n	8007408 <_scanf_float+0x60>
 80074d8:	2508      	movs	r5, #8
 80074da:	e029      	b.n	8007530 <_scanf_float+0x188>
 80074dc:	2b74      	cmp	r3, #116	; 0x74
 80074de:	d06f      	beq.n	80075c0 <_scanf_float+0x218>
 80074e0:	2b79      	cmp	r3, #121	; 0x79
 80074e2:	e7f6      	b.n	80074d2 <_scanf_float+0x12a>
 80074e4:	6821      	ldr	r1, [r4, #0]
 80074e6:	05c8      	lsls	r0, r1, #23
 80074e8:	d51a      	bpl.n	8007520 <_scanf_float+0x178>
 80074ea:	9b02      	ldr	r3, [sp, #8]
 80074ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80074f0:	6021      	str	r1, [r4, #0]
 80074f2:	f109 0901 	add.w	r9, r9, #1
 80074f6:	b11b      	cbz	r3, 8007500 <_scanf_float+0x158>
 80074f8:	3b01      	subs	r3, #1
 80074fa:	3201      	adds	r2, #1
 80074fc:	9302      	str	r3, [sp, #8]
 80074fe:	60a2      	str	r2, [r4, #8]
 8007500:	68a3      	ldr	r3, [r4, #8]
 8007502:	3b01      	subs	r3, #1
 8007504:	60a3      	str	r3, [r4, #8]
 8007506:	6923      	ldr	r3, [r4, #16]
 8007508:	3301      	adds	r3, #1
 800750a:	6123      	str	r3, [r4, #16]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	3b01      	subs	r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	607b      	str	r3, [r7, #4]
 8007514:	f340 8084 	ble.w	8007620 <_scanf_float+0x278>
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	3301      	adds	r3, #1
 800751c:	603b      	str	r3, [r7, #0]
 800751e:	e766      	b.n	80073ee <_scanf_float+0x46>
 8007520:	eb1a 0f05 	cmn.w	sl, r5
 8007524:	f47f af70 	bne.w	8007408 <_scanf_float+0x60>
 8007528:	6822      	ldr	r2, [r4, #0]
 800752a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800752e:	6022      	str	r2, [r4, #0]
 8007530:	f806 3b01 	strb.w	r3, [r6], #1
 8007534:	e7e4      	b.n	8007500 <_scanf_float+0x158>
 8007536:	6822      	ldr	r2, [r4, #0]
 8007538:	0610      	lsls	r0, r2, #24
 800753a:	f57f af65 	bpl.w	8007408 <_scanf_float+0x60>
 800753e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007542:	e7f4      	b.n	800752e <_scanf_float+0x186>
 8007544:	f1ba 0f00 	cmp.w	sl, #0
 8007548:	d10e      	bne.n	8007568 <_scanf_float+0x1c0>
 800754a:	f1b9 0f00 	cmp.w	r9, #0
 800754e:	d10e      	bne.n	800756e <_scanf_float+0x1c6>
 8007550:	6822      	ldr	r2, [r4, #0]
 8007552:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007556:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800755a:	d108      	bne.n	800756e <_scanf_float+0x1c6>
 800755c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007560:	6022      	str	r2, [r4, #0]
 8007562:	f04f 0a01 	mov.w	sl, #1
 8007566:	e7e3      	b.n	8007530 <_scanf_float+0x188>
 8007568:	f1ba 0f02 	cmp.w	sl, #2
 800756c:	d055      	beq.n	800761a <_scanf_float+0x272>
 800756e:	2d01      	cmp	r5, #1
 8007570:	d002      	beq.n	8007578 <_scanf_float+0x1d0>
 8007572:	2d04      	cmp	r5, #4
 8007574:	f47f af48 	bne.w	8007408 <_scanf_float+0x60>
 8007578:	3501      	adds	r5, #1
 800757a:	b2ed      	uxtb	r5, r5
 800757c:	e7d8      	b.n	8007530 <_scanf_float+0x188>
 800757e:	f1ba 0f01 	cmp.w	sl, #1
 8007582:	f47f af41 	bne.w	8007408 <_scanf_float+0x60>
 8007586:	f04f 0a02 	mov.w	sl, #2
 800758a:	e7d1      	b.n	8007530 <_scanf_float+0x188>
 800758c:	b97d      	cbnz	r5, 80075ae <_scanf_float+0x206>
 800758e:	f1b9 0f00 	cmp.w	r9, #0
 8007592:	f47f af3c 	bne.w	800740e <_scanf_float+0x66>
 8007596:	6822      	ldr	r2, [r4, #0]
 8007598:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800759c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80075a0:	f47f af39 	bne.w	8007416 <_scanf_float+0x6e>
 80075a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80075a8:	6022      	str	r2, [r4, #0]
 80075aa:	2501      	movs	r5, #1
 80075ac:	e7c0      	b.n	8007530 <_scanf_float+0x188>
 80075ae:	2d03      	cmp	r5, #3
 80075b0:	d0e2      	beq.n	8007578 <_scanf_float+0x1d0>
 80075b2:	2d05      	cmp	r5, #5
 80075b4:	e7de      	b.n	8007574 <_scanf_float+0x1cc>
 80075b6:	2d02      	cmp	r5, #2
 80075b8:	f47f af26 	bne.w	8007408 <_scanf_float+0x60>
 80075bc:	2503      	movs	r5, #3
 80075be:	e7b7      	b.n	8007530 <_scanf_float+0x188>
 80075c0:	2d06      	cmp	r5, #6
 80075c2:	f47f af21 	bne.w	8007408 <_scanf_float+0x60>
 80075c6:	2507      	movs	r5, #7
 80075c8:	e7b2      	b.n	8007530 <_scanf_float+0x188>
 80075ca:	6822      	ldr	r2, [r4, #0]
 80075cc:	0591      	lsls	r1, r2, #22
 80075ce:	f57f af1b 	bpl.w	8007408 <_scanf_float+0x60>
 80075d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80075d6:	6022      	str	r2, [r4, #0]
 80075d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80075dc:	e7a8      	b.n	8007530 <_scanf_float+0x188>
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80075e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80075e8:	d006      	beq.n	80075f8 <_scanf_float+0x250>
 80075ea:	0550      	lsls	r0, r2, #21
 80075ec:	f57f af0c 	bpl.w	8007408 <_scanf_float+0x60>
 80075f0:	f1b9 0f00 	cmp.w	r9, #0
 80075f4:	f43f af0f 	beq.w	8007416 <_scanf_float+0x6e>
 80075f8:	0591      	lsls	r1, r2, #22
 80075fa:	bf58      	it	pl
 80075fc:	9901      	ldrpl	r1, [sp, #4]
 80075fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007602:	bf58      	it	pl
 8007604:	eba9 0101 	subpl.w	r1, r9, r1
 8007608:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800760c:	bf58      	it	pl
 800760e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007612:	6022      	str	r2, [r4, #0]
 8007614:	f04f 0900 	mov.w	r9, #0
 8007618:	e78a      	b.n	8007530 <_scanf_float+0x188>
 800761a:	f04f 0a03 	mov.w	sl, #3
 800761e:	e787      	b.n	8007530 <_scanf_float+0x188>
 8007620:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007624:	4639      	mov	r1, r7
 8007626:	4640      	mov	r0, r8
 8007628:	4798      	blx	r3
 800762a:	2800      	cmp	r0, #0
 800762c:	f43f aedf 	beq.w	80073ee <_scanf_float+0x46>
 8007630:	e6ea      	b.n	8007408 <_scanf_float+0x60>
 8007632:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007636:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800763a:	463a      	mov	r2, r7
 800763c:	4640      	mov	r0, r8
 800763e:	4798      	blx	r3
 8007640:	6923      	ldr	r3, [r4, #16]
 8007642:	3b01      	subs	r3, #1
 8007644:	6123      	str	r3, [r4, #16]
 8007646:	e6ec      	b.n	8007422 <_scanf_float+0x7a>
 8007648:	1e6b      	subs	r3, r5, #1
 800764a:	2b06      	cmp	r3, #6
 800764c:	d825      	bhi.n	800769a <_scanf_float+0x2f2>
 800764e:	2d02      	cmp	r5, #2
 8007650:	d836      	bhi.n	80076c0 <_scanf_float+0x318>
 8007652:	455e      	cmp	r6, fp
 8007654:	f67f aee8 	bls.w	8007428 <_scanf_float+0x80>
 8007658:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800765c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007660:	463a      	mov	r2, r7
 8007662:	4640      	mov	r0, r8
 8007664:	4798      	blx	r3
 8007666:	6923      	ldr	r3, [r4, #16]
 8007668:	3b01      	subs	r3, #1
 800766a:	6123      	str	r3, [r4, #16]
 800766c:	e7f1      	b.n	8007652 <_scanf_float+0x2aa>
 800766e:	9802      	ldr	r0, [sp, #8]
 8007670:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007674:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007678:	9002      	str	r0, [sp, #8]
 800767a:	463a      	mov	r2, r7
 800767c:	4640      	mov	r0, r8
 800767e:	4798      	blx	r3
 8007680:	6923      	ldr	r3, [r4, #16]
 8007682:	3b01      	subs	r3, #1
 8007684:	6123      	str	r3, [r4, #16]
 8007686:	f10a 3aff 	add.w	sl, sl, #4294967295
 800768a:	fa5f fa8a 	uxtb.w	sl, sl
 800768e:	f1ba 0f02 	cmp.w	sl, #2
 8007692:	d1ec      	bne.n	800766e <_scanf_float+0x2c6>
 8007694:	3d03      	subs	r5, #3
 8007696:	b2ed      	uxtb	r5, r5
 8007698:	1b76      	subs	r6, r6, r5
 800769a:	6823      	ldr	r3, [r4, #0]
 800769c:	05da      	lsls	r2, r3, #23
 800769e:	d52f      	bpl.n	8007700 <_scanf_float+0x358>
 80076a0:	055b      	lsls	r3, r3, #21
 80076a2:	d510      	bpl.n	80076c6 <_scanf_float+0x31e>
 80076a4:	455e      	cmp	r6, fp
 80076a6:	f67f aebf 	bls.w	8007428 <_scanf_float+0x80>
 80076aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80076b2:	463a      	mov	r2, r7
 80076b4:	4640      	mov	r0, r8
 80076b6:	4798      	blx	r3
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	6123      	str	r3, [r4, #16]
 80076be:	e7f1      	b.n	80076a4 <_scanf_float+0x2fc>
 80076c0:	46aa      	mov	sl, r5
 80076c2:	9602      	str	r6, [sp, #8]
 80076c4:	e7df      	b.n	8007686 <_scanf_float+0x2de>
 80076c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80076ca:	6923      	ldr	r3, [r4, #16]
 80076cc:	2965      	cmp	r1, #101	; 0x65
 80076ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80076d2:	f106 35ff 	add.w	r5, r6, #4294967295
 80076d6:	6123      	str	r3, [r4, #16]
 80076d8:	d00c      	beq.n	80076f4 <_scanf_float+0x34c>
 80076da:	2945      	cmp	r1, #69	; 0x45
 80076dc:	d00a      	beq.n	80076f4 <_scanf_float+0x34c>
 80076de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076e2:	463a      	mov	r2, r7
 80076e4:	4640      	mov	r0, r8
 80076e6:	4798      	blx	r3
 80076e8:	6923      	ldr	r3, [r4, #16]
 80076ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80076ee:	3b01      	subs	r3, #1
 80076f0:	1eb5      	subs	r5, r6, #2
 80076f2:	6123      	str	r3, [r4, #16]
 80076f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076f8:	463a      	mov	r2, r7
 80076fa:	4640      	mov	r0, r8
 80076fc:	4798      	blx	r3
 80076fe:	462e      	mov	r6, r5
 8007700:	6825      	ldr	r5, [r4, #0]
 8007702:	f015 0510 	ands.w	r5, r5, #16
 8007706:	d158      	bne.n	80077ba <_scanf_float+0x412>
 8007708:	7035      	strb	r5, [r6, #0]
 800770a:	6823      	ldr	r3, [r4, #0]
 800770c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007714:	d11c      	bne.n	8007750 <_scanf_float+0x3a8>
 8007716:	9b01      	ldr	r3, [sp, #4]
 8007718:	454b      	cmp	r3, r9
 800771a:	eba3 0209 	sub.w	r2, r3, r9
 800771e:	d124      	bne.n	800776a <_scanf_float+0x3c2>
 8007720:	2200      	movs	r2, #0
 8007722:	4659      	mov	r1, fp
 8007724:	4640      	mov	r0, r8
 8007726:	f000 ff11 	bl	800854c <_strtod_r>
 800772a:	9b03      	ldr	r3, [sp, #12]
 800772c:	6821      	ldr	r1, [r4, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f011 0f02 	tst.w	r1, #2
 8007734:	ec57 6b10 	vmov	r6, r7, d0
 8007738:	f103 0204 	add.w	r2, r3, #4
 800773c:	d020      	beq.n	8007780 <_scanf_float+0x3d8>
 800773e:	9903      	ldr	r1, [sp, #12]
 8007740:	600a      	str	r2, [r1, #0]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	e9c3 6700 	strd	r6, r7, [r3]
 8007748:	68e3      	ldr	r3, [r4, #12]
 800774a:	3301      	adds	r3, #1
 800774c:	60e3      	str	r3, [r4, #12]
 800774e:	e66c      	b.n	800742a <_scanf_float+0x82>
 8007750:	9b04      	ldr	r3, [sp, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d0e4      	beq.n	8007720 <_scanf_float+0x378>
 8007756:	9905      	ldr	r1, [sp, #20]
 8007758:	230a      	movs	r3, #10
 800775a:	462a      	mov	r2, r5
 800775c:	3101      	adds	r1, #1
 800775e:	4640      	mov	r0, r8
 8007760:	f000 ff7e 	bl	8008660 <_strtol_r>
 8007764:	9b04      	ldr	r3, [sp, #16]
 8007766:	9e05      	ldr	r6, [sp, #20]
 8007768:	1ac2      	subs	r2, r0, r3
 800776a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800776e:	429e      	cmp	r6, r3
 8007770:	bf28      	it	cs
 8007772:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007776:	4912      	ldr	r1, [pc, #72]	; (80077c0 <_scanf_float+0x418>)
 8007778:	4630      	mov	r0, r6
 800777a:	f000 f8a1 	bl	80078c0 <siprintf>
 800777e:	e7cf      	b.n	8007720 <_scanf_float+0x378>
 8007780:	f011 0f04 	tst.w	r1, #4
 8007784:	9903      	ldr	r1, [sp, #12]
 8007786:	600a      	str	r2, [r1, #0]
 8007788:	d1db      	bne.n	8007742 <_scanf_float+0x39a>
 800778a:	f8d3 8000 	ldr.w	r8, [r3]
 800778e:	ee10 2a10 	vmov	r2, s0
 8007792:	ee10 0a10 	vmov	r0, s0
 8007796:	463b      	mov	r3, r7
 8007798:	4639      	mov	r1, r7
 800779a:	f7f9 f9e7 	bl	8000b6c <__aeabi_dcmpun>
 800779e:	b128      	cbz	r0, 80077ac <_scanf_float+0x404>
 80077a0:	4808      	ldr	r0, [pc, #32]	; (80077c4 <_scanf_float+0x41c>)
 80077a2:	f000 f887 	bl	80078b4 <nanf>
 80077a6:	ed88 0a00 	vstr	s0, [r8]
 80077aa:	e7cd      	b.n	8007748 <_scanf_float+0x3a0>
 80077ac:	4630      	mov	r0, r6
 80077ae:	4639      	mov	r1, r7
 80077b0:	f7f9 fa3a 	bl	8000c28 <__aeabi_d2f>
 80077b4:	f8c8 0000 	str.w	r0, [r8]
 80077b8:	e7c6      	b.n	8007748 <_scanf_float+0x3a0>
 80077ba:	2500      	movs	r5, #0
 80077bc:	e635      	b.n	800742a <_scanf_float+0x82>
 80077be:	bf00      	nop
 80077c0:	0800b824 	.word	0x0800b824
 80077c4:	0800bca0 	.word	0x0800bca0

080077c8 <_puts_r>:
 80077c8:	b570      	push	{r4, r5, r6, lr}
 80077ca:	460e      	mov	r6, r1
 80077cc:	4605      	mov	r5, r0
 80077ce:	b118      	cbz	r0, 80077d8 <_puts_r+0x10>
 80077d0:	6983      	ldr	r3, [r0, #24]
 80077d2:	b90b      	cbnz	r3, 80077d8 <_puts_r+0x10>
 80077d4:	f001 ff9a 	bl	800970c <__sinit>
 80077d8:	69ab      	ldr	r3, [r5, #24]
 80077da:	68ac      	ldr	r4, [r5, #8]
 80077dc:	b913      	cbnz	r3, 80077e4 <_puts_r+0x1c>
 80077de:	4628      	mov	r0, r5
 80077e0:	f001 ff94 	bl	800970c <__sinit>
 80077e4:	4b2c      	ldr	r3, [pc, #176]	; (8007898 <_puts_r+0xd0>)
 80077e6:	429c      	cmp	r4, r3
 80077e8:	d120      	bne.n	800782c <_puts_r+0x64>
 80077ea:	686c      	ldr	r4, [r5, #4]
 80077ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077ee:	07db      	lsls	r3, r3, #31
 80077f0:	d405      	bmi.n	80077fe <_puts_r+0x36>
 80077f2:	89a3      	ldrh	r3, [r4, #12]
 80077f4:	0598      	lsls	r0, r3, #22
 80077f6:	d402      	bmi.n	80077fe <_puts_r+0x36>
 80077f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077fa:	f002 fb98 	bl	8009f2e <__retarget_lock_acquire_recursive>
 80077fe:	89a3      	ldrh	r3, [r4, #12]
 8007800:	0719      	lsls	r1, r3, #28
 8007802:	d51d      	bpl.n	8007840 <_puts_r+0x78>
 8007804:	6923      	ldr	r3, [r4, #16]
 8007806:	b1db      	cbz	r3, 8007840 <_puts_r+0x78>
 8007808:	3e01      	subs	r6, #1
 800780a:	68a3      	ldr	r3, [r4, #8]
 800780c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007810:	3b01      	subs	r3, #1
 8007812:	60a3      	str	r3, [r4, #8]
 8007814:	bb39      	cbnz	r1, 8007866 <_puts_r+0x9e>
 8007816:	2b00      	cmp	r3, #0
 8007818:	da38      	bge.n	800788c <_puts_r+0xc4>
 800781a:	4622      	mov	r2, r4
 800781c:	210a      	movs	r1, #10
 800781e:	4628      	mov	r0, r5
 8007820:	f000 ff20 	bl	8008664 <__swbuf_r>
 8007824:	3001      	adds	r0, #1
 8007826:	d011      	beq.n	800784c <_puts_r+0x84>
 8007828:	250a      	movs	r5, #10
 800782a:	e011      	b.n	8007850 <_puts_r+0x88>
 800782c:	4b1b      	ldr	r3, [pc, #108]	; (800789c <_puts_r+0xd4>)
 800782e:	429c      	cmp	r4, r3
 8007830:	d101      	bne.n	8007836 <_puts_r+0x6e>
 8007832:	68ac      	ldr	r4, [r5, #8]
 8007834:	e7da      	b.n	80077ec <_puts_r+0x24>
 8007836:	4b1a      	ldr	r3, [pc, #104]	; (80078a0 <_puts_r+0xd8>)
 8007838:	429c      	cmp	r4, r3
 800783a:	bf08      	it	eq
 800783c:	68ec      	ldreq	r4, [r5, #12]
 800783e:	e7d5      	b.n	80077ec <_puts_r+0x24>
 8007840:	4621      	mov	r1, r4
 8007842:	4628      	mov	r0, r5
 8007844:	f000 ff60 	bl	8008708 <__swsetup_r>
 8007848:	2800      	cmp	r0, #0
 800784a:	d0dd      	beq.n	8007808 <_puts_r+0x40>
 800784c:	f04f 35ff 	mov.w	r5, #4294967295
 8007850:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007852:	07da      	lsls	r2, r3, #31
 8007854:	d405      	bmi.n	8007862 <_puts_r+0x9a>
 8007856:	89a3      	ldrh	r3, [r4, #12]
 8007858:	059b      	lsls	r3, r3, #22
 800785a:	d402      	bmi.n	8007862 <_puts_r+0x9a>
 800785c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800785e:	f002 fb67 	bl	8009f30 <__retarget_lock_release_recursive>
 8007862:	4628      	mov	r0, r5
 8007864:	bd70      	pop	{r4, r5, r6, pc}
 8007866:	2b00      	cmp	r3, #0
 8007868:	da04      	bge.n	8007874 <_puts_r+0xac>
 800786a:	69a2      	ldr	r2, [r4, #24]
 800786c:	429a      	cmp	r2, r3
 800786e:	dc06      	bgt.n	800787e <_puts_r+0xb6>
 8007870:	290a      	cmp	r1, #10
 8007872:	d004      	beq.n	800787e <_puts_r+0xb6>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	6022      	str	r2, [r4, #0]
 800787a:	7019      	strb	r1, [r3, #0]
 800787c:	e7c5      	b.n	800780a <_puts_r+0x42>
 800787e:	4622      	mov	r2, r4
 8007880:	4628      	mov	r0, r5
 8007882:	f000 feef 	bl	8008664 <__swbuf_r>
 8007886:	3001      	adds	r0, #1
 8007888:	d1bf      	bne.n	800780a <_puts_r+0x42>
 800788a:	e7df      	b.n	800784c <_puts_r+0x84>
 800788c:	6823      	ldr	r3, [r4, #0]
 800788e:	250a      	movs	r5, #10
 8007890:	1c5a      	adds	r2, r3, #1
 8007892:	6022      	str	r2, [r4, #0]
 8007894:	701d      	strb	r5, [r3, #0]
 8007896:	e7db      	b.n	8007850 <_puts_r+0x88>
 8007898:	0800ba38 	.word	0x0800ba38
 800789c:	0800ba58 	.word	0x0800ba58
 80078a0:	0800ba18 	.word	0x0800ba18

080078a4 <puts>:
 80078a4:	4b02      	ldr	r3, [pc, #8]	; (80078b0 <puts+0xc>)
 80078a6:	4601      	mov	r1, r0
 80078a8:	6818      	ldr	r0, [r3, #0]
 80078aa:	f7ff bf8d 	b.w	80077c8 <_puts_r>
 80078ae:	bf00      	nop
 80078b0:	20000090 	.word	0x20000090

080078b4 <nanf>:
 80078b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80078bc <nanf+0x8>
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	7fc00000 	.word	0x7fc00000

080078c0 <siprintf>:
 80078c0:	b40e      	push	{r1, r2, r3}
 80078c2:	b500      	push	{lr}
 80078c4:	b09c      	sub	sp, #112	; 0x70
 80078c6:	ab1d      	add	r3, sp, #116	; 0x74
 80078c8:	9002      	str	r0, [sp, #8]
 80078ca:	9006      	str	r0, [sp, #24]
 80078cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80078d0:	4809      	ldr	r0, [pc, #36]	; (80078f8 <siprintf+0x38>)
 80078d2:	9107      	str	r1, [sp, #28]
 80078d4:	9104      	str	r1, [sp, #16]
 80078d6:	4909      	ldr	r1, [pc, #36]	; (80078fc <siprintf+0x3c>)
 80078d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80078dc:	9105      	str	r1, [sp, #20]
 80078de:	6800      	ldr	r0, [r0, #0]
 80078e0:	9301      	str	r3, [sp, #4]
 80078e2:	a902      	add	r1, sp, #8
 80078e4:	f003 f982 	bl	800abec <_svfiprintf_r>
 80078e8:	9b02      	ldr	r3, [sp, #8]
 80078ea:	2200      	movs	r2, #0
 80078ec:	701a      	strb	r2, [r3, #0]
 80078ee:	b01c      	add	sp, #112	; 0x70
 80078f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078f4:	b003      	add	sp, #12
 80078f6:	4770      	bx	lr
 80078f8:	20000090 	.word	0x20000090
 80078fc:	ffff0208 	.word	0xffff0208

08007900 <sulp>:
 8007900:	b570      	push	{r4, r5, r6, lr}
 8007902:	4604      	mov	r4, r0
 8007904:	460d      	mov	r5, r1
 8007906:	ec45 4b10 	vmov	d0, r4, r5
 800790a:	4616      	mov	r6, r2
 800790c:	f002 ff0a 	bl	800a724 <__ulp>
 8007910:	ec51 0b10 	vmov	r0, r1, d0
 8007914:	b17e      	cbz	r6, 8007936 <sulp+0x36>
 8007916:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800791a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800791e:	2b00      	cmp	r3, #0
 8007920:	dd09      	ble.n	8007936 <sulp+0x36>
 8007922:	051b      	lsls	r3, r3, #20
 8007924:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007928:	2400      	movs	r4, #0
 800792a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800792e:	4622      	mov	r2, r4
 8007930:	462b      	mov	r3, r5
 8007932:	f7f8 fe81 	bl	8000638 <__aeabi_dmul>
 8007936:	bd70      	pop	{r4, r5, r6, pc}

08007938 <_strtod_l>:
 8007938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793c:	b0a3      	sub	sp, #140	; 0x8c
 800793e:	461f      	mov	r7, r3
 8007940:	2300      	movs	r3, #0
 8007942:	931e      	str	r3, [sp, #120]	; 0x78
 8007944:	4ba4      	ldr	r3, [pc, #656]	; (8007bd8 <_strtod_l+0x2a0>)
 8007946:	9219      	str	r2, [sp, #100]	; 0x64
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	9307      	str	r3, [sp, #28]
 800794c:	4604      	mov	r4, r0
 800794e:	4618      	mov	r0, r3
 8007950:	4688      	mov	r8, r1
 8007952:	f7f8 fc5d 	bl	8000210 <strlen>
 8007956:	f04f 0a00 	mov.w	sl, #0
 800795a:	4605      	mov	r5, r0
 800795c:	f04f 0b00 	mov.w	fp, #0
 8007960:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007964:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007966:	781a      	ldrb	r2, [r3, #0]
 8007968:	2a2b      	cmp	r2, #43	; 0x2b
 800796a:	d04c      	beq.n	8007a06 <_strtod_l+0xce>
 800796c:	d839      	bhi.n	80079e2 <_strtod_l+0xaa>
 800796e:	2a0d      	cmp	r2, #13
 8007970:	d832      	bhi.n	80079d8 <_strtod_l+0xa0>
 8007972:	2a08      	cmp	r2, #8
 8007974:	d832      	bhi.n	80079dc <_strtod_l+0xa4>
 8007976:	2a00      	cmp	r2, #0
 8007978:	d03c      	beq.n	80079f4 <_strtod_l+0xbc>
 800797a:	2300      	movs	r3, #0
 800797c:	930e      	str	r3, [sp, #56]	; 0x38
 800797e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007980:	7833      	ldrb	r3, [r6, #0]
 8007982:	2b30      	cmp	r3, #48	; 0x30
 8007984:	f040 80b4 	bne.w	8007af0 <_strtod_l+0x1b8>
 8007988:	7873      	ldrb	r3, [r6, #1]
 800798a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800798e:	2b58      	cmp	r3, #88	; 0x58
 8007990:	d16c      	bne.n	8007a6c <_strtod_l+0x134>
 8007992:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007994:	9301      	str	r3, [sp, #4]
 8007996:	ab1e      	add	r3, sp, #120	; 0x78
 8007998:	9702      	str	r7, [sp, #8]
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	4a8f      	ldr	r2, [pc, #572]	; (8007bdc <_strtod_l+0x2a4>)
 800799e:	ab1f      	add	r3, sp, #124	; 0x7c
 80079a0:	a91d      	add	r1, sp, #116	; 0x74
 80079a2:	4620      	mov	r0, r4
 80079a4:	f001 ffb6 	bl	8009914 <__gethex>
 80079a8:	f010 0707 	ands.w	r7, r0, #7
 80079ac:	4605      	mov	r5, r0
 80079ae:	d005      	beq.n	80079bc <_strtod_l+0x84>
 80079b0:	2f06      	cmp	r7, #6
 80079b2:	d12a      	bne.n	8007a0a <_strtod_l+0xd2>
 80079b4:	3601      	adds	r6, #1
 80079b6:	2300      	movs	r3, #0
 80079b8:	961d      	str	r6, [sp, #116]	; 0x74
 80079ba:	930e      	str	r3, [sp, #56]	; 0x38
 80079bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079be:	2b00      	cmp	r3, #0
 80079c0:	f040 8596 	bne.w	80084f0 <_strtod_l+0xbb8>
 80079c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079c6:	b1db      	cbz	r3, 8007a00 <_strtod_l+0xc8>
 80079c8:	4652      	mov	r2, sl
 80079ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80079ce:	ec43 2b10 	vmov	d0, r2, r3
 80079d2:	b023      	add	sp, #140	; 0x8c
 80079d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d8:	2a20      	cmp	r2, #32
 80079da:	d1ce      	bne.n	800797a <_strtod_l+0x42>
 80079dc:	3301      	adds	r3, #1
 80079de:	931d      	str	r3, [sp, #116]	; 0x74
 80079e0:	e7c0      	b.n	8007964 <_strtod_l+0x2c>
 80079e2:	2a2d      	cmp	r2, #45	; 0x2d
 80079e4:	d1c9      	bne.n	800797a <_strtod_l+0x42>
 80079e6:	2201      	movs	r2, #1
 80079e8:	920e      	str	r2, [sp, #56]	; 0x38
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	921d      	str	r2, [sp, #116]	; 0x74
 80079ee:	785b      	ldrb	r3, [r3, #1]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1c4      	bne.n	800797e <_strtod_l+0x46>
 80079f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80079f6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f040 8576 	bne.w	80084ec <_strtod_l+0xbb4>
 8007a00:	4652      	mov	r2, sl
 8007a02:	465b      	mov	r3, fp
 8007a04:	e7e3      	b.n	80079ce <_strtod_l+0x96>
 8007a06:	2200      	movs	r2, #0
 8007a08:	e7ee      	b.n	80079e8 <_strtod_l+0xb0>
 8007a0a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a0c:	b13a      	cbz	r2, 8007a1e <_strtod_l+0xe6>
 8007a0e:	2135      	movs	r1, #53	; 0x35
 8007a10:	a820      	add	r0, sp, #128	; 0x80
 8007a12:	f002 ff92 	bl	800a93a <__copybits>
 8007a16:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f002 fb57 	bl	800a0cc <_Bfree>
 8007a1e:	3f01      	subs	r7, #1
 8007a20:	2f05      	cmp	r7, #5
 8007a22:	d807      	bhi.n	8007a34 <_strtod_l+0xfc>
 8007a24:	e8df f007 	tbb	[pc, r7]
 8007a28:	1d180b0e 	.word	0x1d180b0e
 8007a2c:	030e      	.short	0x030e
 8007a2e:	f04f 0b00 	mov.w	fp, #0
 8007a32:	46da      	mov	sl, fp
 8007a34:	0728      	lsls	r0, r5, #28
 8007a36:	d5c1      	bpl.n	80079bc <_strtod_l+0x84>
 8007a38:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007a3c:	e7be      	b.n	80079bc <_strtod_l+0x84>
 8007a3e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8007a42:	e7f7      	b.n	8007a34 <_strtod_l+0xfc>
 8007a44:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007a48:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007a4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007a52:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007a56:	e7ed      	b.n	8007a34 <_strtod_l+0xfc>
 8007a58:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007be0 <_strtod_l+0x2a8>
 8007a5c:	f04f 0a00 	mov.w	sl, #0
 8007a60:	e7e8      	b.n	8007a34 <_strtod_l+0xfc>
 8007a62:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007a66:	f04f 3aff 	mov.w	sl, #4294967295
 8007a6a:	e7e3      	b.n	8007a34 <_strtod_l+0xfc>
 8007a6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	921d      	str	r2, [sp, #116]	; 0x74
 8007a72:	785b      	ldrb	r3, [r3, #1]
 8007a74:	2b30      	cmp	r3, #48	; 0x30
 8007a76:	d0f9      	beq.n	8007a6c <_strtod_l+0x134>
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d09f      	beq.n	80079bc <_strtod_l+0x84>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	f04f 0900 	mov.w	r9, #0
 8007a82:	9304      	str	r3, [sp, #16]
 8007a84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a86:	930a      	str	r3, [sp, #40]	; 0x28
 8007a88:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007a8c:	464f      	mov	r7, r9
 8007a8e:	220a      	movs	r2, #10
 8007a90:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007a92:	7806      	ldrb	r6, [r0, #0]
 8007a94:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007a98:	b2d9      	uxtb	r1, r3
 8007a9a:	2909      	cmp	r1, #9
 8007a9c:	d92a      	bls.n	8007af4 <_strtod_l+0x1bc>
 8007a9e:	9907      	ldr	r1, [sp, #28]
 8007aa0:	462a      	mov	r2, r5
 8007aa2:	f003 fa00 	bl	800aea6 <strncmp>
 8007aa6:	b398      	cbz	r0, 8007b10 <_strtod_l+0x1d8>
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	4633      	mov	r3, r6
 8007aac:	463d      	mov	r5, r7
 8007aae:	9007      	str	r0, [sp, #28]
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	2b65      	cmp	r3, #101	; 0x65
 8007ab4:	d001      	beq.n	8007aba <_strtod_l+0x182>
 8007ab6:	2b45      	cmp	r3, #69	; 0x45
 8007ab8:	d118      	bne.n	8007aec <_strtod_l+0x1b4>
 8007aba:	b91d      	cbnz	r5, 8007ac4 <_strtod_l+0x18c>
 8007abc:	9b04      	ldr	r3, [sp, #16]
 8007abe:	4303      	orrs	r3, r0
 8007ac0:	d098      	beq.n	80079f4 <_strtod_l+0xbc>
 8007ac2:	2500      	movs	r5, #0
 8007ac4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007ac8:	f108 0301 	add.w	r3, r8, #1
 8007acc:	931d      	str	r3, [sp, #116]	; 0x74
 8007ace:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007ad2:	2b2b      	cmp	r3, #43	; 0x2b
 8007ad4:	d075      	beq.n	8007bc2 <_strtod_l+0x28a>
 8007ad6:	2b2d      	cmp	r3, #45	; 0x2d
 8007ad8:	d07b      	beq.n	8007bd2 <_strtod_l+0x29a>
 8007ada:	f04f 0c00 	mov.w	ip, #0
 8007ade:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007ae2:	2909      	cmp	r1, #9
 8007ae4:	f240 8082 	bls.w	8007bec <_strtod_l+0x2b4>
 8007ae8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007aec:	2600      	movs	r6, #0
 8007aee:	e09d      	b.n	8007c2c <_strtod_l+0x2f4>
 8007af0:	2300      	movs	r3, #0
 8007af2:	e7c4      	b.n	8007a7e <_strtod_l+0x146>
 8007af4:	2f08      	cmp	r7, #8
 8007af6:	bfd8      	it	le
 8007af8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007afa:	f100 0001 	add.w	r0, r0, #1
 8007afe:	bfda      	itte	le
 8007b00:	fb02 3301 	mlale	r3, r2, r1, r3
 8007b04:	9309      	strle	r3, [sp, #36]	; 0x24
 8007b06:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007b0a:	3701      	adds	r7, #1
 8007b0c:	901d      	str	r0, [sp, #116]	; 0x74
 8007b0e:	e7bf      	b.n	8007a90 <_strtod_l+0x158>
 8007b10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b12:	195a      	adds	r2, r3, r5
 8007b14:	921d      	str	r2, [sp, #116]	; 0x74
 8007b16:	5d5b      	ldrb	r3, [r3, r5]
 8007b18:	2f00      	cmp	r7, #0
 8007b1a:	d037      	beq.n	8007b8c <_strtod_l+0x254>
 8007b1c:	9007      	str	r0, [sp, #28]
 8007b1e:	463d      	mov	r5, r7
 8007b20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007b24:	2a09      	cmp	r2, #9
 8007b26:	d912      	bls.n	8007b4e <_strtod_l+0x216>
 8007b28:	2201      	movs	r2, #1
 8007b2a:	e7c2      	b.n	8007ab2 <_strtod_l+0x17a>
 8007b2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b2e:	1c5a      	adds	r2, r3, #1
 8007b30:	921d      	str	r2, [sp, #116]	; 0x74
 8007b32:	785b      	ldrb	r3, [r3, #1]
 8007b34:	3001      	adds	r0, #1
 8007b36:	2b30      	cmp	r3, #48	; 0x30
 8007b38:	d0f8      	beq.n	8007b2c <_strtod_l+0x1f4>
 8007b3a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007b3e:	2a08      	cmp	r2, #8
 8007b40:	f200 84db 	bhi.w	80084fa <_strtod_l+0xbc2>
 8007b44:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007b46:	9007      	str	r0, [sp, #28]
 8007b48:	2000      	movs	r0, #0
 8007b4a:	920a      	str	r2, [sp, #40]	; 0x28
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	3b30      	subs	r3, #48	; 0x30
 8007b50:	f100 0201 	add.w	r2, r0, #1
 8007b54:	d014      	beq.n	8007b80 <_strtod_l+0x248>
 8007b56:	9907      	ldr	r1, [sp, #28]
 8007b58:	4411      	add	r1, r2
 8007b5a:	9107      	str	r1, [sp, #28]
 8007b5c:	462a      	mov	r2, r5
 8007b5e:	eb00 0e05 	add.w	lr, r0, r5
 8007b62:	210a      	movs	r1, #10
 8007b64:	4572      	cmp	r2, lr
 8007b66:	d113      	bne.n	8007b90 <_strtod_l+0x258>
 8007b68:	182a      	adds	r2, r5, r0
 8007b6a:	2a08      	cmp	r2, #8
 8007b6c:	f105 0501 	add.w	r5, r5, #1
 8007b70:	4405      	add	r5, r0
 8007b72:	dc1c      	bgt.n	8007bae <_strtod_l+0x276>
 8007b74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b76:	220a      	movs	r2, #10
 8007b78:	fb02 3301 	mla	r3, r2, r1, r3
 8007b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b7e:	2200      	movs	r2, #0
 8007b80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b82:	1c59      	adds	r1, r3, #1
 8007b84:	911d      	str	r1, [sp, #116]	; 0x74
 8007b86:	785b      	ldrb	r3, [r3, #1]
 8007b88:	4610      	mov	r0, r2
 8007b8a:	e7c9      	b.n	8007b20 <_strtod_l+0x1e8>
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	e7d2      	b.n	8007b36 <_strtod_l+0x1fe>
 8007b90:	2a08      	cmp	r2, #8
 8007b92:	dc04      	bgt.n	8007b9e <_strtod_l+0x266>
 8007b94:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007b96:	434e      	muls	r6, r1
 8007b98:	9609      	str	r6, [sp, #36]	; 0x24
 8007b9a:	3201      	adds	r2, #1
 8007b9c:	e7e2      	b.n	8007b64 <_strtod_l+0x22c>
 8007b9e:	f102 0c01 	add.w	ip, r2, #1
 8007ba2:	f1bc 0f10 	cmp.w	ip, #16
 8007ba6:	bfd8      	it	le
 8007ba8:	fb01 f909 	mulle.w	r9, r1, r9
 8007bac:	e7f5      	b.n	8007b9a <_strtod_l+0x262>
 8007bae:	2d10      	cmp	r5, #16
 8007bb0:	bfdc      	itt	le
 8007bb2:	220a      	movle	r2, #10
 8007bb4:	fb02 3909 	mlale	r9, r2, r9, r3
 8007bb8:	e7e1      	b.n	8007b7e <_strtod_l+0x246>
 8007bba:	2300      	movs	r3, #0
 8007bbc:	9307      	str	r3, [sp, #28]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	e77c      	b.n	8007abc <_strtod_l+0x184>
 8007bc2:	f04f 0c00 	mov.w	ip, #0
 8007bc6:	f108 0302 	add.w	r3, r8, #2
 8007bca:	931d      	str	r3, [sp, #116]	; 0x74
 8007bcc:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007bd0:	e785      	b.n	8007ade <_strtod_l+0x1a6>
 8007bd2:	f04f 0c01 	mov.w	ip, #1
 8007bd6:	e7f6      	b.n	8007bc6 <_strtod_l+0x28e>
 8007bd8:	0800bae4 	.word	0x0800bae4
 8007bdc:	0800b82c 	.word	0x0800b82c
 8007be0:	7ff00000 	.word	0x7ff00000
 8007be4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007be6:	1c59      	adds	r1, r3, #1
 8007be8:	911d      	str	r1, [sp, #116]	; 0x74
 8007bea:	785b      	ldrb	r3, [r3, #1]
 8007bec:	2b30      	cmp	r3, #48	; 0x30
 8007bee:	d0f9      	beq.n	8007be4 <_strtod_l+0x2ac>
 8007bf0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007bf4:	2908      	cmp	r1, #8
 8007bf6:	f63f af79 	bhi.w	8007aec <_strtod_l+0x1b4>
 8007bfa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007bfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c00:	9308      	str	r3, [sp, #32]
 8007c02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c04:	1c59      	adds	r1, r3, #1
 8007c06:	911d      	str	r1, [sp, #116]	; 0x74
 8007c08:	785b      	ldrb	r3, [r3, #1]
 8007c0a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007c0e:	2e09      	cmp	r6, #9
 8007c10:	d937      	bls.n	8007c82 <_strtod_l+0x34a>
 8007c12:	9e08      	ldr	r6, [sp, #32]
 8007c14:	1b89      	subs	r1, r1, r6
 8007c16:	2908      	cmp	r1, #8
 8007c18:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007c1c:	dc02      	bgt.n	8007c24 <_strtod_l+0x2ec>
 8007c1e:	4576      	cmp	r6, lr
 8007c20:	bfa8      	it	ge
 8007c22:	4676      	movge	r6, lr
 8007c24:	f1bc 0f00 	cmp.w	ip, #0
 8007c28:	d000      	beq.n	8007c2c <_strtod_l+0x2f4>
 8007c2a:	4276      	negs	r6, r6
 8007c2c:	2d00      	cmp	r5, #0
 8007c2e:	d14f      	bne.n	8007cd0 <_strtod_l+0x398>
 8007c30:	9904      	ldr	r1, [sp, #16]
 8007c32:	4301      	orrs	r1, r0
 8007c34:	f47f aec2 	bne.w	80079bc <_strtod_l+0x84>
 8007c38:	2a00      	cmp	r2, #0
 8007c3a:	f47f aedb 	bne.w	80079f4 <_strtod_l+0xbc>
 8007c3e:	2b69      	cmp	r3, #105	; 0x69
 8007c40:	d027      	beq.n	8007c92 <_strtod_l+0x35a>
 8007c42:	dc24      	bgt.n	8007c8e <_strtod_l+0x356>
 8007c44:	2b49      	cmp	r3, #73	; 0x49
 8007c46:	d024      	beq.n	8007c92 <_strtod_l+0x35a>
 8007c48:	2b4e      	cmp	r3, #78	; 0x4e
 8007c4a:	f47f aed3 	bne.w	80079f4 <_strtod_l+0xbc>
 8007c4e:	499e      	ldr	r1, [pc, #632]	; (8007ec8 <_strtod_l+0x590>)
 8007c50:	a81d      	add	r0, sp, #116	; 0x74
 8007c52:	f002 f8b7 	bl	8009dc4 <__match>
 8007c56:	2800      	cmp	r0, #0
 8007c58:	f43f aecc 	beq.w	80079f4 <_strtod_l+0xbc>
 8007c5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	2b28      	cmp	r3, #40	; 0x28
 8007c62:	d12d      	bne.n	8007cc0 <_strtod_l+0x388>
 8007c64:	4999      	ldr	r1, [pc, #612]	; (8007ecc <_strtod_l+0x594>)
 8007c66:	aa20      	add	r2, sp, #128	; 0x80
 8007c68:	a81d      	add	r0, sp, #116	; 0x74
 8007c6a:	f002 f8bf 	bl	8009dec <__hexnan>
 8007c6e:	2805      	cmp	r0, #5
 8007c70:	d126      	bne.n	8007cc0 <_strtod_l+0x388>
 8007c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c74:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007c78:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007c7c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007c80:	e69c      	b.n	80079bc <_strtod_l+0x84>
 8007c82:	210a      	movs	r1, #10
 8007c84:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007c88:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007c8c:	e7b9      	b.n	8007c02 <_strtod_l+0x2ca>
 8007c8e:	2b6e      	cmp	r3, #110	; 0x6e
 8007c90:	e7db      	b.n	8007c4a <_strtod_l+0x312>
 8007c92:	498f      	ldr	r1, [pc, #572]	; (8007ed0 <_strtod_l+0x598>)
 8007c94:	a81d      	add	r0, sp, #116	; 0x74
 8007c96:	f002 f895 	bl	8009dc4 <__match>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	f43f aeaa 	beq.w	80079f4 <_strtod_l+0xbc>
 8007ca0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ca2:	498c      	ldr	r1, [pc, #560]	; (8007ed4 <_strtod_l+0x59c>)
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	a81d      	add	r0, sp, #116	; 0x74
 8007ca8:	931d      	str	r3, [sp, #116]	; 0x74
 8007caa:	f002 f88b 	bl	8009dc4 <__match>
 8007cae:	b910      	cbnz	r0, 8007cb6 <_strtod_l+0x37e>
 8007cb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	931d      	str	r3, [sp, #116]	; 0x74
 8007cb6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007ee4 <_strtod_l+0x5ac>
 8007cba:	f04f 0a00 	mov.w	sl, #0
 8007cbe:	e67d      	b.n	80079bc <_strtod_l+0x84>
 8007cc0:	4885      	ldr	r0, [pc, #532]	; (8007ed8 <_strtod_l+0x5a0>)
 8007cc2:	f003 f895 	bl	800adf0 <nan>
 8007cc6:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007cca:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007cce:	e675      	b.n	80079bc <_strtod_l+0x84>
 8007cd0:	9b07      	ldr	r3, [sp, #28]
 8007cd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cd4:	1af3      	subs	r3, r6, r3
 8007cd6:	2f00      	cmp	r7, #0
 8007cd8:	bf08      	it	eq
 8007cda:	462f      	moveq	r7, r5
 8007cdc:	2d10      	cmp	r5, #16
 8007cde:	9308      	str	r3, [sp, #32]
 8007ce0:	46a8      	mov	r8, r5
 8007ce2:	bfa8      	it	ge
 8007ce4:	f04f 0810 	movge.w	r8, #16
 8007ce8:	f7f8 fc2c 	bl	8000544 <__aeabi_ui2d>
 8007cec:	2d09      	cmp	r5, #9
 8007cee:	4682      	mov	sl, r0
 8007cf0:	468b      	mov	fp, r1
 8007cf2:	dd13      	ble.n	8007d1c <_strtod_l+0x3e4>
 8007cf4:	4b79      	ldr	r3, [pc, #484]	; (8007edc <_strtod_l+0x5a4>)
 8007cf6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007cfa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007cfe:	f7f8 fc9b 	bl	8000638 <__aeabi_dmul>
 8007d02:	4682      	mov	sl, r0
 8007d04:	4648      	mov	r0, r9
 8007d06:	468b      	mov	fp, r1
 8007d08:	f7f8 fc1c 	bl	8000544 <__aeabi_ui2d>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4650      	mov	r0, sl
 8007d12:	4659      	mov	r1, fp
 8007d14:	f7f8 fada 	bl	80002cc <__adddf3>
 8007d18:	4682      	mov	sl, r0
 8007d1a:	468b      	mov	fp, r1
 8007d1c:	2d0f      	cmp	r5, #15
 8007d1e:	dc38      	bgt.n	8007d92 <_strtod_l+0x45a>
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f43f ae4a 	beq.w	80079bc <_strtod_l+0x84>
 8007d28:	dd24      	ble.n	8007d74 <_strtod_l+0x43c>
 8007d2a:	2b16      	cmp	r3, #22
 8007d2c:	dc0b      	bgt.n	8007d46 <_strtod_l+0x40e>
 8007d2e:	4d6b      	ldr	r5, [pc, #428]	; (8007edc <_strtod_l+0x5a4>)
 8007d30:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007d34:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007d38:	4652      	mov	r2, sl
 8007d3a:	465b      	mov	r3, fp
 8007d3c:	f7f8 fc7c 	bl	8000638 <__aeabi_dmul>
 8007d40:	4682      	mov	sl, r0
 8007d42:	468b      	mov	fp, r1
 8007d44:	e63a      	b.n	80079bc <_strtod_l+0x84>
 8007d46:	9a08      	ldr	r2, [sp, #32]
 8007d48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	db20      	blt.n	8007d92 <_strtod_l+0x45a>
 8007d50:	4c62      	ldr	r4, [pc, #392]	; (8007edc <_strtod_l+0x5a4>)
 8007d52:	f1c5 050f 	rsb	r5, r5, #15
 8007d56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007d5a:	4652      	mov	r2, sl
 8007d5c:	465b      	mov	r3, fp
 8007d5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d62:	f7f8 fc69 	bl	8000638 <__aeabi_dmul>
 8007d66:	9b08      	ldr	r3, [sp, #32]
 8007d68:	1b5d      	subs	r5, r3, r5
 8007d6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007d6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007d72:	e7e3      	b.n	8007d3c <_strtod_l+0x404>
 8007d74:	9b08      	ldr	r3, [sp, #32]
 8007d76:	3316      	adds	r3, #22
 8007d78:	db0b      	blt.n	8007d92 <_strtod_l+0x45a>
 8007d7a:	9b07      	ldr	r3, [sp, #28]
 8007d7c:	4a57      	ldr	r2, [pc, #348]	; (8007edc <_strtod_l+0x5a4>)
 8007d7e:	1b9e      	subs	r6, r3, r6
 8007d80:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007d84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d88:	4650      	mov	r0, sl
 8007d8a:	4659      	mov	r1, fp
 8007d8c:	f7f8 fd7e 	bl	800088c <__aeabi_ddiv>
 8007d90:	e7d6      	b.n	8007d40 <_strtod_l+0x408>
 8007d92:	9b08      	ldr	r3, [sp, #32]
 8007d94:	eba5 0808 	sub.w	r8, r5, r8
 8007d98:	4498      	add	r8, r3
 8007d9a:	f1b8 0f00 	cmp.w	r8, #0
 8007d9e:	dd71      	ble.n	8007e84 <_strtod_l+0x54c>
 8007da0:	f018 030f 	ands.w	r3, r8, #15
 8007da4:	d00a      	beq.n	8007dbc <_strtod_l+0x484>
 8007da6:	494d      	ldr	r1, [pc, #308]	; (8007edc <_strtod_l+0x5a4>)
 8007da8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007dac:	4652      	mov	r2, sl
 8007dae:	465b      	mov	r3, fp
 8007db0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007db4:	f7f8 fc40 	bl	8000638 <__aeabi_dmul>
 8007db8:	4682      	mov	sl, r0
 8007dba:	468b      	mov	fp, r1
 8007dbc:	f038 080f 	bics.w	r8, r8, #15
 8007dc0:	d04d      	beq.n	8007e5e <_strtod_l+0x526>
 8007dc2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007dc6:	dd22      	ble.n	8007e0e <_strtod_l+0x4d6>
 8007dc8:	2500      	movs	r5, #0
 8007dca:	462e      	mov	r6, r5
 8007dcc:	9509      	str	r5, [sp, #36]	; 0x24
 8007dce:	9507      	str	r5, [sp, #28]
 8007dd0:	2322      	movs	r3, #34	; 0x22
 8007dd2:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007ee4 <_strtod_l+0x5ac>
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	f04f 0a00 	mov.w	sl, #0
 8007ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	f43f adec 	beq.w	80079bc <_strtod_l+0x84>
 8007de4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007de6:	4620      	mov	r0, r4
 8007de8:	f002 f970 	bl	800a0cc <_Bfree>
 8007dec:	9907      	ldr	r1, [sp, #28]
 8007dee:	4620      	mov	r0, r4
 8007df0:	f002 f96c 	bl	800a0cc <_Bfree>
 8007df4:	4631      	mov	r1, r6
 8007df6:	4620      	mov	r0, r4
 8007df8:	f002 f968 	bl	800a0cc <_Bfree>
 8007dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f002 f964 	bl	800a0cc <_Bfree>
 8007e04:	4629      	mov	r1, r5
 8007e06:	4620      	mov	r0, r4
 8007e08:	f002 f960 	bl	800a0cc <_Bfree>
 8007e0c:	e5d6      	b.n	80079bc <_strtod_l+0x84>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007e14:	4650      	mov	r0, sl
 8007e16:	4659      	mov	r1, fp
 8007e18:	4699      	mov	r9, r3
 8007e1a:	f1b8 0f01 	cmp.w	r8, #1
 8007e1e:	dc21      	bgt.n	8007e64 <_strtod_l+0x52c>
 8007e20:	b10b      	cbz	r3, 8007e26 <_strtod_l+0x4ee>
 8007e22:	4682      	mov	sl, r0
 8007e24:	468b      	mov	fp, r1
 8007e26:	4b2e      	ldr	r3, [pc, #184]	; (8007ee0 <_strtod_l+0x5a8>)
 8007e28:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007e2c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007e30:	4652      	mov	r2, sl
 8007e32:	465b      	mov	r3, fp
 8007e34:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007e38:	f7f8 fbfe 	bl	8000638 <__aeabi_dmul>
 8007e3c:	4b29      	ldr	r3, [pc, #164]	; (8007ee4 <_strtod_l+0x5ac>)
 8007e3e:	460a      	mov	r2, r1
 8007e40:	400b      	ands	r3, r1
 8007e42:	4929      	ldr	r1, [pc, #164]	; (8007ee8 <_strtod_l+0x5b0>)
 8007e44:	428b      	cmp	r3, r1
 8007e46:	4682      	mov	sl, r0
 8007e48:	d8be      	bhi.n	8007dc8 <_strtod_l+0x490>
 8007e4a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007e4e:	428b      	cmp	r3, r1
 8007e50:	bf86      	itte	hi
 8007e52:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007eec <_strtod_l+0x5b4>
 8007e56:	f04f 3aff 	movhi.w	sl, #4294967295
 8007e5a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007e5e:	2300      	movs	r3, #0
 8007e60:	9304      	str	r3, [sp, #16]
 8007e62:	e081      	b.n	8007f68 <_strtod_l+0x630>
 8007e64:	f018 0f01 	tst.w	r8, #1
 8007e68:	d007      	beq.n	8007e7a <_strtod_l+0x542>
 8007e6a:	4b1d      	ldr	r3, [pc, #116]	; (8007ee0 <_strtod_l+0x5a8>)
 8007e6c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e74:	f7f8 fbe0 	bl	8000638 <__aeabi_dmul>
 8007e78:	2301      	movs	r3, #1
 8007e7a:	f109 0901 	add.w	r9, r9, #1
 8007e7e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007e82:	e7ca      	b.n	8007e1a <_strtod_l+0x4e2>
 8007e84:	d0eb      	beq.n	8007e5e <_strtod_l+0x526>
 8007e86:	f1c8 0800 	rsb	r8, r8, #0
 8007e8a:	f018 020f 	ands.w	r2, r8, #15
 8007e8e:	d00a      	beq.n	8007ea6 <_strtod_l+0x56e>
 8007e90:	4b12      	ldr	r3, [pc, #72]	; (8007edc <_strtod_l+0x5a4>)
 8007e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e96:	4650      	mov	r0, sl
 8007e98:	4659      	mov	r1, fp
 8007e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9e:	f7f8 fcf5 	bl	800088c <__aeabi_ddiv>
 8007ea2:	4682      	mov	sl, r0
 8007ea4:	468b      	mov	fp, r1
 8007ea6:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007eaa:	d0d8      	beq.n	8007e5e <_strtod_l+0x526>
 8007eac:	f1b8 0f1f 	cmp.w	r8, #31
 8007eb0:	dd1e      	ble.n	8007ef0 <_strtod_l+0x5b8>
 8007eb2:	2500      	movs	r5, #0
 8007eb4:	462e      	mov	r6, r5
 8007eb6:	9509      	str	r5, [sp, #36]	; 0x24
 8007eb8:	9507      	str	r5, [sp, #28]
 8007eba:	2322      	movs	r3, #34	; 0x22
 8007ebc:	f04f 0a00 	mov.w	sl, #0
 8007ec0:	f04f 0b00 	mov.w	fp, #0
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	e789      	b.n	8007ddc <_strtod_l+0x4a4>
 8007ec8:	0800b7fd 	.word	0x0800b7fd
 8007ecc:	0800b840 	.word	0x0800b840
 8007ed0:	0800b7f5 	.word	0x0800b7f5
 8007ed4:	0800b984 	.word	0x0800b984
 8007ed8:	0800bca0 	.word	0x0800bca0
 8007edc:	0800bb80 	.word	0x0800bb80
 8007ee0:	0800bb58 	.word	0x0800bb58
 8007ee4:	7ff00000 	.word	0x7ff00000
 8007ee8:	7ca00000 	.word	0x7ca00000
 8007eec:	7fefffff 	.word	0x7fefffff
 8007ef0:	f018 0310 	ands.w	r3, r8, #16
 8007ef4:	bf18      	it	ne
 8007ef6:	236a      	movne	r3, #106	; 0x6a
 8007ef8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80082b0 <_strtod_l+0x978>
 8007efc:	9304      	str	r3, [sp, #16]
 8007efe:	4650      	mov	r0, sl
 8007f00:	4659      	mov	r1, fp
 8007f02:	2300      	movs	r3, #0
 8007f04:	f018 0f01 	tst.w	r8, #1
 8007f08:	d004      	beq.n	8007f14 <_strtod_l+0x5dc>
 8007f0a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007f0e:	f7f8 fb93 	bl	8000638 <__aeabi_dmul>
 8007f12:	2301      	movs	r3, #1
 8007f14:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007f18:	f109 0908 	add.w	r9, r9, #8
 8007f1c:	d1f2      	bne.n	8007f04 <_strtod_l+0x5cc>
 8007f1e:	b10b      	cbz	r3, 8007f24 <_strtod_l+0x5ec>
 8007f20:	4682      	mov	sl, r0
 8007f22:	468b      	mov	fp, r1
 8007f24:	9b04      	ldr	r3, [sp, #16]
 8007f26:	b1bb      	cbz	r3, 8007f58 <_strtod_l+0x620>
 8007f28:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007f2c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	4659      	mov	r1, fp
 8007f34:	dd10      	ble.n	8007f58 <_strtod_l+0x620>
 8007f36:	2b1f      	cmp	r3, #31
 8007f38:	f340 8128 	ble.w	800818c <_strtod_l+0x854>
 8007f3c:	2b34      	cmp	r3, #52	; 0x34
 8007f3e:	bfde      	ittt	le
 8007f40:	3b20      	suble	r3, #32
 8007f42:	f04f 32ff 	movle.w	r2, #4294967295
 8007f46:	fa02 f303 	lslle.w	r3, r2, r3
 8007f4a:	f04f 0a00 	mov.w	sl, #0
 8007f4e:	bfcc      	ite	gt
 8007f50:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007f54:	ea03 0b01 	andle.w	fp, r3, r1
 8007f58:	2200      	movs	r2, #0
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	4650      	mov	r0, sl
 8007f5e:	4659      	mov	r1, fp
 8007f60:	f7f8 fdd2 	bl	8000b08 <__aeabi_dcmpeq>
 8007f64:	2800      	cmp	r0, #0
 8007f66:	d1a4      	bne.n	8007eb2 <_strtod_l+0x57a>
 8007f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f6a:	9300      	str	r3, [sp, #0]
 8007f6c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f6e:	462b      	mov	r3, r5
 8007f70:	463a      	mov	r2, r7
 8007f72:	4620      	mov	r0, r4
 8007f74:	f002 f916 	bl	800a1a4 <__s2b>
 8007f78:	9009      	str	r0, [sp, #36]	; 0x24
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	f43f af24 	beq.w	8007dc8 <_strtod_l+0x490>
 8007f80:	9b07      	ldr	r3, [sp, #28]
 8007f82:	1b9e      	subs	r6, r3, r6
 8007f84:	9b08      	ldr	r3, [sp, #32]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	bfb4      	ite	lt
 8007f8a:	4633      	movlt	r3, r6
 8007f8c:	2300      	movge	r3, #0
 8007f8e:	9310      	str	r3, [sp, #64]	; 0x40
 8007f90:	9b08      	ldr	r3, [sp, #32]
 8007f92:	2500      	movs	r5, #0
 8007f94:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007f98:	9318      	str	r3, [sp, #96]	; 0x60
 8007f9a:	462e      	mov	r6, r5
 8007f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	6859      	ldr	r1, [r3, #4]
 8007fa2:	f002 f853 	bl	800a04c <_Balloc>
 8007fa6:	9007      	str	r0, [sp, #28]
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f43f af11 	beq.w	8007dd0 <_strtod_l+0x498>
 8007fae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fb0:	691a      	ldr	r2, [r3, #16]
 8007fb2:	3202      	adds	r2, #2
 8007fb4:	f103 010c 	add.w	r1, r3, #12
 8007fb8:	0092      	lsls	r2, r2, #2
 8007fba:	300c      	adds	r0, #12
 8007fbc:	f002 f838 	bl	800a030 <memcpy>
 8007fc0:	ec4b ab10 	vmov	d0, sl, fp
 8007fc4:	aa20      	add	r2, sp, #128	; 0x80
 8007fc6:	a91f      	add	r1, sp, #124	; 0x7c
 8007fc8:	4620      	mov	r0, r4
 8007fca:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007fce:	f002 fc25 	bl	800a81c <__d2b>
 8007fd2:	901e      	str	r0, [sp, #120]	; 0x78
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	f43f aefb 	beq.w	8007dd0 <_strtod_l+0x498>
 8007fda:	2101      	movs	r1, #1
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f002 f97b 	bl	800a2d8 <__i2b>
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	f43f aef3 	beq.w	8007dd0 <_strtod_l+0x498>
 8007fea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007fec:	9904      	ldr	r1, [sp, #16]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	bfab      	itete	ge
 8007ff2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007ff4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007ff6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007ff8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007ffc:	bfac      	ite	ge
 8007ffe:	eb03 0902 	addge.w	r9, r3, r2
 8008002:	1ad7      	sublt	r7, r2, r3
 8008004:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008006:	eba3 0801 	sub.w	r8, r3, r1
 800800a:	4490      	add	r8, r2
 800800c:	4ba3      	ldr	r3, [pc, #652]	; (800829c <_strtod_l+0x964>)
 800800e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008012:	4598      	cmp	r8, r3
 8008014:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008018:	f280 80cc 	bge.w	80081b4 <_strtod_l+0x87c>
 800801c:	eba3 0308 	sub.w	r3, r3, r8
 8008020:	2b1f      	cmp	r3, #31
 8008022:	eba2 0203 	sub.w	r2, r2, r3
 8008026:	f04f 0101 	mov.w	r1, #1
 800802a:	f300 80b6 	bgt.w	800819a <_strtod_l+0x862>
 800802e:	fa01 f303 	lsl.w	r3, r1, r3
 8008032:	9311      	str	r3, [sp, #68]	; 0x44
 8008034:	2300      	movs	r3, #0
 8008036:	930c      	str	r3, [sp, #48]	; 0x30
 8008038:	eb09 0802 	add.w	r8, r9, r2
 800803c:	9b04      	ldr	r3, [sp, #16]
 800803e:	45c1      	cmp	r9, r8
 8008040:	4417      	add	r7, r2
 8008042:	441f      	add	r7, r3
 8008044:	464b      	mov	r3, r9
 8008046:	bfa8      	it	ge
 8008048:	4643      	movge	r3, r8
 800804a:	42bb      	cmp	r3, r7
 800804c:	bfa8      	it	ge
 800804e:	463b      	movge	r3, r7
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfc2      	ittt	gt
 8008054:	eba8 0803 	subgt.w	r8, r8, r3
 8008058:	1aff      	subgt	r7, r7, r3
 800805a:	eba9 0903 	subgt.w	r9, r9, r3
 800805e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008060:	2b00      	cmp	r3, #0
 8008062:	dd17      	ble.n	8008094 <_strtod_l+0x75c>
 8008064:	4631      	mov	r1, r6
 8008066:	461a      	mov	r2, r3
 8008068:	4620      	mov	r0, r4
 800806a:	f002 f9f1 	bl	800a450 <__pow5mult>
 800806e:	4606      	mov	r6, r0
 8008070:	2800      	cmp	r0, #0
 8008072:	f43f aead 	beq.w	8007dd0 <_strtod_l+0x498>
 8008076:	4601      	mov	r1, r0
 8008078:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800807a:	4620      	mov	r0, r4
 800807c:	f002 f942 	bl	800a304 <__multiply>
 8008080:	900f      	str	r0, [sp, #60]	; 0x3c
 8008082:	2800      	cmp	r0, #0
 8008084:	f43f aea4 	beq.w	8007dd0 <_strtod_l+0x498>
 8008088:	991e      	ldr	r1, [sp, #120]	; 0x78
 800808a:	4620      	mov	r0, r4
 800808c:	f002 f81e 	bl	800a0cc <_Bfree>
 8008090:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008092:	931e      	str	r3, [sp, #120]	; 0x78
 8008094:	f1b8 0f00 	cmp.w	r8, #0
 8008098:	f300 8091 	bgt.w	80081be <_strtod_l+0x886>
 800809c:	9b08      	ldr	r3, [sp, #32]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	dd08      	ble.n	80080b4 <_strtod_l+0x77c>
 80080a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80080a4:	9907      	ldr	r1, [sp, #28]
 80080a6:	4620      	mov	r0, r4
 80080a8:	f002 f9d2 	bl	800a450 <__pow5mult>
 80080ac:	9007      	str	r0, [sp, #28]
 80080ae:	2800      	cmp	r0, #0
 80080b0:	f43f ae8e 	beq.w	8007dd0 <_strtod_l+0x498>
 80080b4:	2f00      	cmp	r7, #0
 80080b6:	dd08      	ble.n	80080ca <_strtod_l+0x792>
 80080b8:	9907      	ldr	r1, [sp, #28]
 80080ba:	463a      	mov	r2, r7
 80080bc:	4620      	mov	r0, r4
 80080be:	f002 fa21 	bl	800a504 <__lshift>
 80080c2:	9007      	str	r0, [sp, #28]
 80080c4:	2800      	cmp	r0, #0
 80080c6:	f43f ae83 	beq.w	8007dd0 <_strtod_l+0x498>
 80080ca:	f1b9 0f00 	cmp.w	r9, #0
 80080ce:	dd08      	ble.n	80080e2 <_strtod_l+0x7aa>
 80080d0:	4631      	mov	r1, r6
 80080d2:	464a      	mov	r2, r9
 80080d4:	4620      	mov	r0, r4
 80080d6:	f002 fa15 	bl	800a504 <__lshift>
 80080da:	4606      	mov	r6, r0
 80080dc:	2800      	cmp	r0, #0
 80080de:	f43f ae77 	beq.w	8007dd0 <_strtod_l+0x498>
 80080e2:	9a07      	ldr	r2, [sp, #28]
 80080e4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80080e6:	4620      	mov	r0, r4
 80080e8:	f002 fa94 	bl	800a614 <__mdiff>
 80080ec:	4605      	mov	r5, r0
 80080ee:	2800      	cmp	r0, #0
 80080f0:	f43f ae6e 	beq.w	8007dd0 <_strtod_l+0x498>
 80080f4:	68c3      	ldr	r3, [r0, #12]
 80080f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80080f8:	2300      	movs	r3, #0
 80080fa:	60c3      	str	r3, [r0, #12]
 80080fc:	4631      	mov	r1, r6
 80080fe:	f002 fa6d 	bl	800a5dc <__mcmp>
 8008102:	2800      	cmp	r0, #0
 8008104:	da65      	bge.n	80081d2 <_strtod_l+0x89a>
 8008106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008108:	ea53 030a 	orrs.w	r3, r3, sl
 800810c:	f040 8087 	bne.w	800821e <_strtod_l+0x8e6>
 8008110:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008114:	2b00      	cmp	r3, #0
 8008116:	f040 8082 	bne.w	800821e <_strtod_l+0x8e6>
 800811a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800811e:	0d1b      	lsrs	r3, r3, #20
 8008120:	051b      	lsls	r3, r3, #20
 8008122:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008126:	d97a      	bls.n	800821e <_strtod_l+0x8e6>
 8008128:	696b      	ldr	r3, [r5, #20]
 800812a:	b913      	cbnz	r3, 8008132 <_strtod_l+0x7fa>
 800812c:	692b      	ldr	r3, [r5, #16]
 800812e:	2b01      	cmp	r3, #1
 8008130:	dd75      	ble.n	800821e <_strtod_l+0x8e6>
 8008132:	4629      	mov	r1, r5
 8008134:	2201      	movs	r2, #1
 8008136:	4620      	mov	r0, r4
 8008138:	f002 f9e4 	bl	800a504 <__lshift>
 800813c:	4631      	mov	r1, r6
 800813e:	4605      	mov	r5, r0
 8008140:	f002 fa4c 	bl	800a5dc <__mcmp>
 8008144:	2800      	cmp	r0, #0
 8008146:	dd6a      	ble.n	800821e <_strtod_l+0x8e6>
 8008148:	9904      	ldr	r1, [sp, #16]
 800814a:	4a55      	ldr	r2, [pc, #340]	; (80082a0 <_strtod_l+0x968>)
 800814c:	465b      	mov	r3, fp
 800814e:	2900      	cmp	r1, #0
 8008150:	f000 8085 	beq.w	800825e <_strtod_l+0x926>
 8008154:	ea02 010b 	and.w	r1, r2, fp
 8008158:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800815c:	dc7f      	bgt.n	800825e <_strtod_l+0x926>
 800815e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008162:	f77f aeaa 	ble.w	8007eba <_strtod_l+0x582>
 8008166:	4a4f      	ldr	r2, [pc, #316]	; (80082a4 <_strtod_l+0x96c>)
 8008168:	2300      	movs	r3, #0
 800816a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800816e:	4650      	mov	r0, sl
 8008170:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008174:	4659      	mov	r1, fp
 8008176:	f7f8 fa5f 	bl	8000638 <__aeabi_dmul>
 800817a:	460b      	mov	r3, r1
 800817c:	4303      	orrs	r3, r0
 800817e:	bf08      	it	eq
 8008180:	2322      	moveq	r3, #34	; 0x22
 8008182:	4682      	mov	sl, r0
 8008184:	468b      	mov	fp, r1
 8008186:	bf08      	it	eq
 8008188:	6023      	streq	r3, [r4, #0]
 800818a:	e62b      	b.n	8007de4 <_strtod_l+0x4ac>
 800818c:	f04f 32ff 	mov.w	r2, #4294967295
 8008190:	fa02 f303 	lsl.w	r3, r2, r3
 8008194:	ea03 0a0a 	and.w	sl, r3, sl
 8008198:	e6de      	b.n	8007f58 <_strtod_l+0x620>
 800819a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800819e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80081a2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80081a6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80081aa:	fa01 f308 	lsl.w	r3, r1, r8
 80081ae:	930c      	str	r3, [sp, #48]	; 0x30
 80081b0:	9111      	str	r1, [sp, #68]	; 0x44
 80081b2:	e741      	b.n	8008038 <_strtod_l+0x700>
 80081b4:	2300      	movs	r3, #0
 80081b6:	930c      	str	r3, [sp, #48]	; 0x30
 80081b8:	2301      	movs	r3, #1
 80081ba:	9311      	str	r3, [sp, #68]	; 0x44
 80081bc:	e73c      	b.n	8008038 <_strtod_l+0x700>
 80081be:	991e      	ldr	r1, [sp, #120]	; 0x78
 80081c0:	4642      	mov	r2, r8
 80081c2:	4620      	mov	r0, r4
 80081c4:	f002 f99e 	bl	800a504 <__lshift>
 80081c8:	901e      	str	r0, [sp, #120]	; 0x78
 80081ca:	2800      	cmp	r0, #0
 80081cc:	f47f af66 	bne.w	800809c <_strtod_l+0x764>
 80081d0:	e5fe      	b.n	8007dd0 <_strtod_l+0x498>
 80081d2:	465f      	mov	r7, fp
 80081d4:	d16e      	bne.n	80082b4 <_strtod_l+0x97c>
 80081d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081dc:	b342      	cbz	r2, 8008230 <_strtod_l+0x8f8>
 80081de:	4a32      	ldr	r2, [pc, #200]	; (80082a8 <_strtod_l+0x970>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d128      	bne.n	8008236 <_strtod_l+0x8fe>
 80081e4:	9b04      	ldr	r3, [sp, #16]
 80081e6:	4650      	mov	r0, sl
 80081e8:	b1eb      	cbz	r3, 8008226 <_strtod_l+0x8ee>
 80081ea:	4a2d      	ldr	r2, [pc, #180]	; (80082a0 <_strtod_l+0x968>)
 80081ec:	403a      	ands	r2, r7
 80081ee:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80081f2:	f04f 31ff 	mov.w	r1, #4294967295
 80081f6:	d819      	bhi.n	800822c <_strtod_l+0x8f4>
 80081f8:	0d12      	lsrs	r2, r2, #20
 80081fa:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80081fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008202:	4298      	cmp	r0, r3
 8008204:	d117      	bne.n	8008236 <_strtod_l+0x8fe>
 8008206:	4b29      	ldr	r3, [pc, #164]	; (80082ac <_strtod_l+0x974>)
 8008208:	429f      	cmp	r7, r3
 800820a:	d102      	bne.n	8008212 <_strtod_l+0x8da>
 800820c:	3001      	adds	r0, #1
 800820e:	f43f addf 	beq.w	8007dd0 <_strtod_l+0x498>
 8008212:	4b23      	ldr	r3, [pc, #140]	; (80082a0 <_strtod_l+0x968>)
 8008214:	403b      	ands	r3, r7
 8008216:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800821a:	f04f 0a00 	mov.w	sl, #0
 800821e:	9b04      	ldr	r3, [sp, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1a0      	bne.n	8008166 <_strtod_l+0x82e>
 8008224:	e5de      	b.n	8007de4 <_strtod_l+0x4ac>
 8008226:	f04f 33ff 	mov.w	r3, #4294967295
 800822a:	e7ea      	b.n	8008202 <_strtod_l+0x8ca>
 800822c:	460b      	mov	r3, r1
 800822e:	e7e8      	b.n	8008202 <_strtod_l+0x8ca>
 8008230:	ea53 030a 	orrs.w	r3, r3, sl
 8008234:	d088      	beq.n	8008148 <_strtod_l+0x810>
 8008236:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008238:	b1db      	cbz	r3, 8008272 <_strtod_l+0x93a>
 800823a:	423b      	tst	r3, r7
 800823c:	d0ef      	beq.n	800821e <_strtod_l+0x8e6>
 800823e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008240:	9a04      	ldr	r2, [sp, #16]
 8008242:	4650      	mov	r0, sl
 8008244:	4659      	mov	r1, fp
 8008246:	b1c3      	cbz	r3, 800827a <_strtod_l+0x942>
 8008248:	f7ff fb5a 	bl	8007900 <sulp>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008254:	f7f8 f83a 	bl	80002cc <__adddf3>
 8008258:	4682      	mov	sl, r0
 800825a:	468b      	mov	fp, r1
 800825c:	e7df      	b.n	800821e <_strtod_l+0x8e6>
 800825e:	4013      	ands	r3, r2
 8008260:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008264:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008268:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800826c:	f04f 3aff 	mov.w	sl, #4294967295
 8008270:	e7d5      	b.n	800821e <_strtod_l+0x8e6>
 8008272:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008274:	ea13 0f0a 	tst.w	r3, sl
 8008278:	e7e0      	b.n	800823c <_strtod_l+0x904>
 800827a:	f7ff fb41 	bl	8007900 <sulp>
 800827e:	4602      	mov	r2, r0
 8008280:	460b      	mov	r3, r1
 8008282:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008286:	f7f8 f81f 	bl	80002c8 <__aeabi_dsub>
 800828a:	2200      	movs	r2, #0
 800828c:	2300      	movs	r3, #0
 800828e:	4682      	mov	sl, r0
 8008290:	468b      	mov	fp, r1
 8008292:	f7f8 fc39 	bl	8000b08 <__aeabi_dcmpeq>
 8008296:	2800      	cmp	r0, #0
 8008298:	d0c1      	beq.n	800821e <_strtod_l+0x8e6>
 800829a:	e60e      	b.n	8007eba <_strtod_l+0x582>
 800829c:	fffffc02 	.word	0xfffffc02
 80082a0:	7ff00000 	.word	0x7ff00000
 80082a4:	39500000 	.word	0x39500000
 80082a8:	000fffff 	.word	0x000fffff
 80082ac:	7fefffff 	.word	0x7fefffff
 80082b0:	0800b858 	.word	0x0800b858
 80082b4:	4631      	mov	r1, r6
 80082b6:	4628      	mov	r0, r5
 80082b8:	f002 fb0c 	bl	800a8d4 <__ratio>
 80082bc:	ec59 8b10 	vmov	r8, r9, d0
 80082c0:	ee10 0a10 	vmov	r0, s0
 80082c4:	2200      	movs	r2, #0
 80082c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80082ca:	4649      	mov	r1, r9
 80082cc:	f7f8 fc30 	bl	8000b30 <__aeabi_dcmple>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	d07c      	beq.n	80083ce <_strtod_l+0xa96>
 80082d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d04c      	beq.n	8008374 <_strtod_l+0xa3c>
 80082da:	4b95      	ldr	r3, [pc, #596]	; (8008530 <_strtod_l+0xbf8>)
 80082dc:	2200      	movs	r2, #0
 80082de:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80082e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008530 <_strtod_l+0xbf8>
 80082e6:	f04f 0800 	mov.w	r8, #0
 80082ea:	4b92      	ldr	r3, [pc, #584]	; (8008534 <_strtod_l+0xbfc>)
 80082ec:	403b      	ands	r3, r7
 80082ee:	9311      	str	r3, [sp, #68]	; 0x44
 80082f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80082f2:	4b91      	ldr	r3, [pc, #580]	; (8008538 <_strtod_l+0xc00>)
 80082f4:	429a      	cmp	r2, r3
 80082f6:	f040 80b2 	bne.w	800845e <_strtod_l+0xb26>
 80082fa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80082fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008302:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008306:	ec4b ab10 	vmov	d0, sl, fp
 800830a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800830e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008312:	f002 fa07 	bl	800a724 <__ulp>
 8008316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800831a:	ec53 2b10 	vmov	r2, r3, d0
 800831e:	f7f8 f98b 	bl	8000638 <__aeabi_dmul>
 8008322:	4652      	mov	r2, sl
 8008324:	465b      	mov	r3, fp
 8008326:	f7f7 ffd1 	bl	80002cc <__adddf3>
 800832a:	460b      	mov	r3, r1
 800832c:	4981      	ldr	r1, [pc, #516]	; (8008534 <_strtod_l+0xbfc>)
 800832e:	4a83      	ldr	r2, [pc, #524]	; (800853c <_strtod_l+0xc04>)
 8008330:	4019      	ands	r1, r3
 8008332:	4291      	cmp	r1, r2
 8008334:	4682      	mov	sl, r0
 8008336:	d95e      	bls.n	80083f6 <_strtod_l+0xabe>
 8008338:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800833a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800833e:	4293      	cmp	r3, r2
 8008340:	d103      	bne.n	800834a <_strtod_l+0xa12>
 8008342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008344:	3301      	adds	r3, #1
 8008346:	f43f ad43 	beq.w	8007dd0 <_strtod_l+0x498>
 800834a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008548 <_strtod_l+0xc10>
 800834e:	f04f 3aff 	mov.w	sl, #4294967295
 8008352:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008354:	4620      	mov	r0, r4
 8008356:	f001 feb9 	bl	800a0cc <_Bfree>
 800835a:	9907      	ldr	r1, [sp, #28]
 800835c:	4620      	mov	r0, r4
 800835e:	f001 feb5 	bl	800a0cc <_Bfree>
 8008362:	4631      	mov	r1, r6
 8008364:	4620      	mov	r0, r4
 8008366:	f001 feb1 	bl	800a0cc <_Bfree>
 800836a:	4629      	mov	r1, r5
 800836c:	4620      	mov	r0, r4
 800836e:	f001 fead 	bl	800a0cc <_Bfree>
 8008372:	e613      	b.n	8007f9c <_strtod_l+0x664>
 8008374:	f1ba 0f00 	cmp.w	sl, #0
 8008378:	d11b      	bne.n	80083b2 <_strtod_l+0xa7a>
 800837a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800837e:	b9f3      	cbnz	r3, 80083be <_strtod_l+0xa86>
 8008380:	4b6b      	ldr	r3, [pc, #428]	; (8008530 <_strtod_l+0xbf8>)
 8008382:	2200      	movs	r2, #0
 8008384:	4640      	mov	r0, r8
 8008386:	4649      	mov	r1, r9
 8008388:	f7f8 fbc8 	bl	8000b1c <__aeabi_dcmplt>
 800838c:	b9d0      	cbnz	r0, 80083c4 <_strtod_l+0xa8c>
 800838e:	4640      	mov	r0, r8
 8008390:	4649      	mov	r1, r9
 8008392:	4b6b      	ldr	r3, [pc, #428]	; (8008540 <_strtod_l+0xc08>)
 8008394:	2200      	movs	r2, #0
 8008396:	f7f8 f94f 	bl	8000638 <__aeabi_dmul>
 800839a:	4680      	mov	r8, r0
 800839c:	4689      	mov	r9, r1
 800839e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80083a2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80083a6:	931b      	str	r3, [sp, #108]	; 0x6c
 80083a8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80083ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80083b0:	e79b      	b.n	80082ea <_strtod_l+0x9b2>
 80083b2:	f1ba 0f01 	cmp.w	sl, #1
 80083b6:	d102      	bne.n	80083be <_strtod_l+0xa86>
 80083b8:	2f00      	cmp	r7, #0
 80083ba:	f43f ad7e 	beq.w	8007eba <_strtod_l+0x582>
 80083be:	4b61      	ldr	r3, [pc, #388]	; (8008544 <_strtod_l+0xc0c>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	e78c      	b.n	80082de <_strtod_l+0x9a6>
 80083c4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008540 <_strtod_l+0xc08>
 80083c8:	f04f 0800 	mov.w	r8, #0
 80083cc:	e7e7      	b.n	800839e <_strtod_l+0xa66>
 80083ce:	4b5c      	ldr	r3, [pc, #368]	; (8008540 <_strtod_l+0xc08>)
 80083d0:	4640      	mov	r0, r8
 80083d2:	4649      	mov	r1, r9
 80083d4:	2200      	movs	r2, #0
 80083d6:	f7f8 f92f 	bl	8000638 <__aeabi_dmul>
 80083da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083dc:	4680      	mov	r8, r0
 80083de:	4689      	mov	r9, r1
 80083e0:	b933      	cbnz	r3, 80083f0 <_strtod_l+0xab8>
 80083e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083e6:	9012      	str	r0, [sp, #72]	; 0x48
 80083e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80083ea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80083ee:	e7dd      	b.n	80083ac <_strtod_l+0xa74>
 80083f0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80083f4:	e7f9      	b.n	80083ea <_strtod_l+0xab2>
 80083f6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80083fa:	9b04      	ldr	r3, [sp, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1a8      	bne.n	8008352 <_strtod_l+0xa1a>
 8008400:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008404:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008406:	0d1b      	lsrs	r3, r3, #20
 8008408:	051b      	lsls	r3, r3, #20
 800840a:	429a      	cmp	r2, r3
 800840c:	d1a1      	bne.n	8008352 <_strtod_l+0xa1a>
 800840e:	4640      	mov	r0, r8
 8008410:	4649      	mov	r1, r9
 8008412:	f7f8 fc71 	bl	8000cf8 <__aeabi_d2lz>
 8008416:	f7f8 f8e1 	bl	80005dc <__aeabi_l2d>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	4640      	mov	r0, r8
 8008420:	4649      	mov	r1, r9
 8008422:	f7f7 ff51 	bl	80002c8 <__aeabi_dsub>
 8008426:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008428:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800842c:	ea43 030a 	orr.w	r3, r3, sl
 8008430:	4313      	orrs	r3, r2
 8008432:	4680      	mov	r8, r0
 8008434:	4689      	mov	r9, r1
 8008436:	d053      	beq.n	80084e0 <_strtod_l+0xba8>
 8008438:	a335      	add	r3, pc, #212	; (adr r3, 8008510 <_strtod_l+0xbd8>)
 800843a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843e:	f7f8 fb6d 	bl	8000b1c <__aeabi_dcmplt>
 8008442:	2800      	cmp	r0, #0
 8008444:	f47f acce 	bne.w	8007de4 <_strtod_l+0x4ac>
 8008448:	a333      	add	r3, pc, #204	; (adr r3, 8008518 <_strtod_l+0xbe0>)
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	4640      	mov	r0, r8
 8008450:	4649      	mov	r1, r9
 8008452:	f7f8 fb81 	bl	8000b58 <__aeabi_dcmpgt>
 8008456:	2800      	cmp	r0, #0
 8008458:	f43f af7b 	beq.w	8008352 <_strtod_l+0xa1a>
 800845c:	e4c2      	b.n	8007de4 <_strtod_l+0x4ac>
 800845e:	9b04      	ldr	r3, [sp, #16]
 8008460:	b333      	cbz	r3, 80084b0 <_strtod_l+0xb78>
 8008462:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008464:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008468:	d822      	bhi.n	80084b0 <_strtod_l+0xb78>
 800846a:	a32d      	add	r3, pc, #180	; (adr r3, 8008520 <_strtod_l+0xbe8>)
 800846c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008470:	4640      	mov	r0, r8
 8008472:	4649      	mov	r1, r9
 8008474:	f7f8 fb5c 	bl	8000b30 <__aeabi_dcmple>
 8008478:	b1a0      	cbz	r0, 80084a4 <_strtod_l+0xb6c>
 800847a:	4649      	mov	r1, r9
 800847c:	4640      	mov	r0, r8
 800847e:	f7f8 fbb3 	bl	8000be8 <__aeabi_d2uiz>
 8008482:	2801      	cmp	r0, #1
 8008484:	bf38      	it	cc
 8008486:	2001      	movcc	r0, #1
 8008488:	f7f8 f85c 	bl	8000544 <__aeabi_ui2d>
 800848c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800848e:	4680      	mov	r8, r0
 8008490:	4689      	mov	r9, r1
 8008492:	bb13      	cbnz	r3, 80084da <_strtod_l+0xba2>
 8008494:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008498:	9014      	str	r0, [sp, #80]	; 0x50
 800849a:	9315      	str	r3, [sp, #84]	; 0x54
 800849c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80084a0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80084a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80084a8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80084ac:	1a9b      	subs	r3, r3, r2
 80084ae:	930d      	str	r3, [sp, #52]	; 0x34
 80084b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084b4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80084b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80084bc:	f002 f932 	bl	800a724 <__ulp>
 80084c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084c4:	ec53 2b10 	vmov	r2, r3, d0
 80084c8:	f7f8 f8b6 	bl	8000638 <__aeabi_dmul>
 80084cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80084d0:	f7f7 fefc 	bl	80002cc <__adddf3>
 80084d4:	4682      	mov	sl, r0
 80084d6:	468b      	mov	fp, r1
 80084d8:	e78f      	b.n	80083fa <_strtod_l+0xac2>
 80084da:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80084de:	e7dd      	b.n	800849c <_strtod_l+0xb64>
 80084e0:	a311      	add	r3, pc, #68	; (adr r3, 8008528 <_strtod_l+0xbf0>)
 80084e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e6:	f7f8 fb19 	bl	8000b1c <__aeabi_dcmplt>
 80084ea:	e7b4      	b.n	8008456 <_strtod_l+0xb1e>
 80084ec:	2300      	movs	r3, #0
 80084ee:	930e      	str	r3, [sp, #56]	; 0x38
 80084f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80084f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084f4:	6013      	str	r3, [r2, #0]
 80084f6:	f7ff ba65 	b.w	80079c4 <_strtod_l+0x8c>
 80084fa:	2b65      	cmp	r3, #101	; 0x65
 80084fc:	f43f ab5d 	beq.w	8007bba <_strtod_l+0x282>
 8008500:	2b45      	cmp	r3, #69	; 0x45
 8008502:	f43f ab5a 	beq.w	8007bba <_strtod_l+0x282>
 8008506:	2201      	movs	r2, #1
 8008508:	f7ff bb92 	b.w	8007c30 <_strtod_l+0x2f8>
 800850c:	f3af 8000 	nop.w
 8008510:	94a03595 	.word	0x94a03595
 8008514:	3fdfffff 	.word	0x3fdfffff
 8008518:	35afe535 	.word	0x35afe535
 800851c:	3fe00000 	.word	0x3fe00000
 8008520:	ffc00000 	.word	0xffc00000
 8008524:	41dfffff 	.word	0x41dfffff
 8008528:	94a03595 	.word	0x94a03595
 800852c:	3fcfffff 	.word	0x3fcfffff
 8008530:	3ff00000 	.word	0x3ff00000
 8008534:	7ff00000 	.word	0x7ff00000
 8008538:	7fe00000 	.word	0x7fe00000
 800853c:	7c9fffff 	.word	0x7c9fffff
 8008540:	3fe00000 	.word	0x3fe00000
 8008544:	bff00000 	.word	0xbff00000
 8008548:	7fefffff 	.word	0x7fefffff

0800854c <_strtod_r>:
 800854c:	4b01      	ldr	r3, [pc, #4]	; (8008554 <_strtod_r+0x8>)
 800854e:	f7ff b9f3 	b.w	8007938 <_strtod_l>
 8008552:	bf00      	nop
 8008554:	200000f8 	.word	0x200000f8

08008558 <_strtol_l.isra.0>:
 8008558:	2b01      	cmp	r3, #1
 800855a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800855e:	d001      	beq.n	8008564 <_strtol_l.isra.0+0xc>
 8008560:	2b24      	cmp	r3, #36	; 0x24
 8008562:	d906      	bls.n	8008572 <_strtol_l.isra.0+0x1a>
 8008564:	f7fe fa84 	bl	8006a70 <__errno>
 8008568:	2316      	movs	r3, #22
 800856a:	6003      	str	r3, [r0, #0]
 800856c:	2000      	movs	r0, #0
 800856e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008572:	4f3a      	ldr	r7, [pc, #232]	; (800865c <_strtol_l.isra.0+0x104>)
 8008574:	468e      	mov	lr, r1
 8008576:	4676      	mov	r6, lr
 8008578:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800857c:	5de5      	ldrb	r5, [r4, r7]
 800857e:	f015 0508 	ands.w	r5, r5, #8
 8008582:	d1f8      	bne.n	8008576 <_strtol_l.isra.0+0x1e>
 8008584:	2c2d      	cmp	r4, #45	; 0x2d
 8008586:	d134      	bne.n	80085f2 <_strtol_l.isra.0+0x9a>
 8008588:	f89e 4000 	ldrb.w	r4, [lr]
 800858c:	f04f 0801 	mov.w	r8, #1
 8008590:	f106 0e02 	add.w	lr, r6, #2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d05c      	beq.n	8008652 <_strtol_l.isra.0+0xfa>
 8008598:	2b10      	cmp	r3, #16
 800859a:	d10c      	bne.n	80085b6 <_strtol_l.isra.0+0x5e>
 800859c:	2c30      	cmp	r4, #48	; 0x30
 800859e:	d10a      	bne.n	80085b6 <_strtol_l.isra.0+0x5e>
 80085a0:	f89e 4000 	ldrb.w	r4, [lr]
 80085a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80085a8:	2c58      	cmp	r4, #88	; 0x58
 80085aa:	d14d      	bne.n	8008648 <_strtol_l.isra.0+0xf0>
 80085ac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80085b0:	2310      	movs	r3, #16
 80085b2:	f10e 0e02 	add.w	lr, lr, #2
 80085b6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80085ba:	f10c 3cff 	add.w	ip, ip, #4294967295
 80085be:	2600      	movs	r6, #0
 80085c0:	fbbc f9f3 	udiv	r9, ip, r3
 80085c4:	4635      	mov	r5, r6
 80085c6:	fb03 ca19 	mls	sl, r3, r9, ip
 80085ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80085ce:	2f09      	cmp	r7, #9
 80085d0:	d818      	bhi.n	8008604 <_strtol_l.isra.0+0xac>
 80085d2:	463c      	mov	r4, r7
 80085d4:	42a3      	cmp	r3, r4
 80085d6:	dd24      	ble.n	8008622 <_strtol_l.isra.0+0xca>
 80085d8:	2e00      	cmp	r6, #0
 80085da:	db1f      	blt.n	800861c <_strtol_l.isra.0+0xc4>
 80085dc:	45a9      	cmp	r9, r5
 80085de:	d31d      	bcc.n	800861c <_strtol_l.isra.0+0xc4>
 80085e0:	d101      	bne.n	80085e6 <_strtol_l.isra.0+0x8e>
 80085e2:	45a2      	cmp	sl, r4
 80085e4:	db1a      	blt.n	800861c <_strtol_l.isra.0+0xc4>
 80085e6:	fb05 4503 	mla	r5, r5, r3, r4
 80085ea:	2601      	movs	r6, #1
 80085ec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80085f0:	e7eb      	b.n	80085ca <_strtol_l.isra.0+0x72>
 80085f2:	2c2b      	cmp	r4, #43	; 0x2b
 80085f4:	bf08      	it	eq
 80085f6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80085fa:	46a8      	mov	r8, r5
 80085fc:	bf08      	it	eq
 80085fe:	f106 0e02 	addeq.w	lr, r6, #2
 8008602:	e7c7      	b.n	8008594 <_strtol_l.isra.0+0x3c>
 8008604:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008608:	2f19      	cmp	r7, #25
 800860a:	d801      	bhi.n	8008610 <_strtol_l.isra.0+0xb8>
 800860c:	3c37      	subs	r4, #55	; 0x37
 800860e:	e7e1      	b.n	80085d4 <_strtol_l.isra.0+0x7c>
 8008610:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008614:	2f19      	cmp	r7, #25
 8008616:	d804      	bhi.n	8008622 <_strtol_l.isra.0+0xca>
 8008618:	3c57      	subs	r4, #87	; 0x57
 800861a:	e7db      	b.n	80085d4 <_strtol_l.isra.0+0x7c>
 800861c:	f04f 36ff 	mov.w	r6, #4294967295
 8008620:	e7e4      	b.n	80085ec <_strtol_l.isra.0+0x94>
 8008622:	2e00      	cmp	r6, #0
 8008624:	da05      	bge.n	8008632 <_strtol_l.isra.0+0xda>
 8008626:	2322      	movs	r3, #34	; 0x22
 8008628:	6003      	str	r3, [r0, #0]
 800862a:	4665      	mov	r5, ip
 800862c:	b942      	cbnz	r2, 8008640 <_strtol_l.isra.0+0xe8>
 800862e:	4628      	mov	r0, r5
 8008630:	e79d      	b.n	800856e <_strtol_l.isra.0+0x16>
 8008632:	f1b8 0f00 	cmp.w	r8, #0
 8008636:	d000      	beq.n	800863a <_strtol_l.isra.0+0xe2>
 8008638:	426d      	negs	r5, r5
 800863a:	2a00      	cmp	r2, #0
 800863c:	d0f7      	beq.n	800862e <_strtol_l.isra.0+0xd6>
 800863e:	b10e      	cbz	r6, 8008644 <_strtol_l.isra.0+0xec>
 8008640:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008644:	6011      	str	r1, [r2, #0]
 8008646:	e7f2      	b.n	800862e <_strtol_l.isra.0+0xd6>
 8008648:	2430      	movs	r4, #48	; 0x30
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1b3      	bne.n	80085b6 <_strtol_l.isra.0+0x5e>
 800864e:	2308      	movs	r3, #8
 8008650:	e7b1      	b.n	80085b6 <_strtol_l.isra.0+0x5e>
 8008652:	2c30      	cmp	r4, #48	; 0x30
 8008654:	d0a4      	beq.n	80085a0 <_strtol_l.isra.0+0x48>
 8008656:	230a      	movs	r3, #10
 8008658:	e7ad      	b.n	80085b6 <_strtol_l.isra.0+0x5e>
 800865a:	bf00      	nop
 800865c:	0800b881 	.word	0x0800b881

08008660 <_strtol_r>:
 8008660:	f7ff bf7a 	b.w	8008558 <_strtol_l.isra.0>

08008664 <__swbuf_r>:
 8008664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008666:	460e      	mov	r6, r1
 8008668:	4614      	mov	r4, r2
 800866a:	4605      	mov	r5, r0
 800866c:	b118      	cbz	r0, 8008676 <__swbuf_r+0x12>
 800866e:	6983      	ldr	r3, [r0, #24]
 8008670:	b90b      	cbnz	r3, 8008676 <__swbuf_r+0x12>
 8008672:	f001 f84b 	bl	800970c <__sinit>
 8008676:	4b21      	ldr	r3, [pc, #132]	; (80086fc <__swbuf_r+0x98>)
 8008678:	429c      	cmp	r4, r3
 800867a:	d12b      	bne.n	80086d4 <__swbuf_r+0x70>
 800867c:	686c      	ldr	r4, [r5, #4]
 800867e:	69a3      	ldr	r3, [r4, #24]
 8008680:	60a3      	str	r3, [r4, #8]
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	071a      	lsls	r2, r3, #28
 8008686:	d52f      	bpl.n	80086e8 <__swbuf_r+0x84>
 8008688:	6923      	ldr	r3, [r4, #16]
 800868a:	b36b      	cbz	r3, 80086e8 <__swbuf_r+0x84>
 800868c:	6923      	ldr	r3, [r4, #16]
 800868e:	6820      	ldr	r0, [r4, #0]
 8008690:	1ac0      	subs	r0, r0, r3
 8008692:	6963      	ldr	r3, [r4, #20]
 8008694:	b2f6      	uxtb	r6, r6
 8008696:	4283      	cmp	r3, r0
 8008698:	4637      	mov	r7, r6
 800869a:	dc04      	bgt.n	80086a6 <__swbuf_r+0x42>
 800869c:	4621      	mov	r1, r4
 800869e:	4628      	mov	r0, r5
 80086a0:	f000 ffa0 	bl	80095e4 <_fflush_r>
 80086a4:	bb30      	cbnz	r0, 80086f4 <__swbuf_r+0x90>
 80086a6:	68a3      	ldr	r3, [r4, #8]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	60a3      	str	r3, [r4, #8]
 80086ac:	6823      	ldr	r3, [r4, #0]
 80086ae:	1c5a      	adds	r2, r3, #1
 80086b0:	6022      	str	r2, [r4, #0]
 80086b2:	701e      	strb	r6, [r3, #0]
 80086b4:	6963      	ldr	r3, [r4, #20]
 80086b6:	3001      	adds	r0, #1
 80086b8:	4283      	cmp	r3, r0
 80086ba:	d004      	beq.n	80086c6 <__swbuf_r+0x62>
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	07db      	lsls	r3, r3, #31
 80086c0:	d506      	bpl.n	80086d0 <__swbuf_r+0x6c>
 80086c2:	2e0a      	cmp	r6, #10
 80086c4:	d104      	bne.n	80086d0 <__swbuf_r+0x6c>
 80086c6:	4621      	mov	r1, r4
 80086c8:	4628      	mov	r0, r5
 80086ca:	f000 ff8b 	bl	80095e4 <_fflush_r>
 80086ce:	b988      	cbnz	r0, 80086f4 <__swbuf_r+0x90>
 80086d0:	4638      	mov	r0, r7
 80086d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086d4:	4b0a      	ldr	r3, [pc, #40]	; (8008700 <__swbuf_r+0x9c>)
 80086d6:	429c      	cmp	r4, r3
 80086d8:	d101      	bne.n	80086de <__swbuf_r+0x7a>
 80086da:	68ac      	ldr	r4, [r5, #8]
 80086dc:	e7cf      	b.n	800867e <__swbuf_r+0x1a>
 80086de:	4b09      	ldr	r3, [pc, #36]	; (8008704 <__swbuf_r+0xa0>)
 80086e0:	429c      	cmp	r4, r3
 80086e2:	bf08      	it	eq
 80086e4:	68ec      	ldreq	r4, [r5, #12]
 80086e6:	e7ca      	b.n	800867e <__swbuf_r+0x1a>
 80086e8:	4621      	mov	r1, r4
 80086ea:	4628      	mov	r0, r5
 80086ec:	f000 f80c 	bl	8008708 <__swsetup_r>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d0cb      	beq.n	800868c <__swbuf_r+0x28>
 80086f4:	f04f 37ff 	mov.w	r7, #4294967295
 80086f8:	e7ea      	b.n	80086d0 <__swbuf_r+0x6c>
 80086fa:	bf00      	nop
 80086fc:	0800ba38 	.word	0x0800ba38
 8008700:	0800ba58 	.word	0x0800ba58
 8008704:	0800ba18 	.word	0x0800ba18

08008708 <__swsetup_r>:
 8008708:	4b32      	ldr	r3, [pc, #200]	; (80087d4 <__swsetup_r+0xcc>)
 800870a:	b570      	push	{r4, r5, r6, lr}
 800870c:	681d      	ldr	r5, [r3, #0]
 800870e:	4606      	mov	r6, r0
 8008710:	460c      	mov	r4, r1
 8008712:	b125      	cbz	r5, 800871e <__swsetup_r+0x16>
 8008714:	69ab      	ldr	r3, [r5, #24]
 8008716:	b913      	cbnz	r3, 800871e <__swsetup_r+0x16>
 8008718:	4628      	mov	r0, r5
 800871a:	f000 fff7 	bl	800970c <__sinit>
 800871e:	4b2e      	ldr	r3, [pc, #184]	; (80087d8 <__swsetup_r+0xd0>)
 8008720:	429c      	cmp	r4, r3
 8008722:	d10f      	bne.n	8008744 <__swsetup_r+0x3c>
 8008724:	686c      	ldr	r4, [r5, #4]
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800872c:	0719      	lsls	r1, r3, #28
 800872e:	d42c      	bmi.n	800878a <__swsetup_r+0x82>
 8008730:	06dd      	lsls	r5, r3, #27
 8008732:	d411      	bmi.n	8008758 <__swsetup_r+0x50>
 8008734:	2309      	movs	r3, #9
 8008736:	6033      	str	r3, [r6, #0]
 8008738:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	f04f 30ff 	mov.w	r0, #4294967295
 8008742:	e03e      	b.n	80087c2 <__swsetup_r+0xba>
 8008744:	4b25      	ldr	r3, [pc, #148]	; (80087dc <__swsetup_r+0xd4>)
 8008746:	429c      	cmp	r4, r3
 8008748:	d101      	bne.n	800874e <__swsetup_r+0x46>
 800874a:	68ac      	ldr	r4, [r5, #8]
 800874c:	e7eb      	b.n	8008726 <__swsetup_r+0x1e>
 800874e:	4b24      	ldr	r3, [pc, #144]	; (80087e0 <__swsetup_r+0xd8>)
 8008750:	429c      	cmp	r4, r3
 8008752:	bf08      	it	eq
 8008754:	68ec      	ldreq	r4, [r5, #12]
 8008756:	e7e6      	b.n	8008726 <__swsetup_r+0x1e>
 8008758:	0758      	lsls	r0, r3, #29
 800875a:	d512      	bpl.n	8008782 <__swsetup_r+0x7a>
 800875c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800875e:	b141      	cbz	r1, 8008772 <__swsetup_r+0x6a>
 8008760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008764:	4299      	cmp	r1, r3
 8008766:	d002      	beq.n	800876e <__swsetup_r+0x66>
 8008768:	4630      	mov	r0, r6
 800876a:	f002 f939 	bl	800a9e0 <_free_r>
 800876e:	2300      	movs	r3, #0
 8008770:	6363      	str	r3, [r4, #52]	; 0x34
 8008772:	89a3      	ldrh	r3, [r4, #12]
 8008774:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008778:	81a3      	strh	r3, [r4, #12]
 800877a:	2300      	movs	r3, #0
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	6923      	ldr	r3, [r4, #16]
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	f043 0308 	orr.w	r3, r3, #8
 8008788:	81a3      	strh	r3, [r4, #12]
 800878a:	6923      	ldr	r3, [r4, #16]
 800878c:	b94b      	cbnz	r3, 80087a2 <__swsetup_r+0x9a>
 800878e:	89a3      	ldrh	r3, [r4, #12]
 8008790:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008798:	d003      	beq.n	80087a2 <__swsetup_r+0x9a>
 800879a:	4621      	mov	r1, r4
 800879c:	4630      	mov	r0, r6
 800879e:	f001 fbed 	bl	8009f7c <__smakebuf_r>
 80087a2:	89a0      	ldrh	r0, [r4, #12]
 80087a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087a8:	f010 0301 	ands.w	r3, r0, #1
 80087ac:	d00a      	beq.n	80087c4 <__swsetup_r+0xbc>
 80087ae:	2300      	movs	r3, #0
 80087b0:	60a3      	str	r3, [r4, #8]
 80087b2:	6963      	ldr	r3, [r4, #20]
 80087b4:	425b      	negs	r3, r3
 80087b6:	61a3      	str	r3, [r4, #24]
 80087b8:	6923      	ldr	r3, [r4, #16]
 80087ba:	b943      	cbnz	r3, 80087ce <__swsetup_r+0xc6>
 80087bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80087c0:	d1ba      	bne.n	8008738 <__swsetup_r+0x30>
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	0781      	lsls	r1, r0, #30
 80087c6:	bf58      	it	pl
 80087c8:	6963      	ldrpl	r3, [r4, #20]
 80087ca:	60a3      	str	r3, [r4, #8]
 80087cc:	e7f4      	b.n	80087b8 <__swsetup_r+0xb0>
 80087ce:	2000      	movs	r0, #0
 80087d0:	e7f7      	b.n	80087c2 <__swsetup_r+0xba>
 80087d2:	bf00      	nop
 80087d4:	20000090 	.word	0x20000090
 80087d8:	0800ba38 	.word	0x0800ba38
 80087dc:	0800ba58 	.word	0x0800ba58
 80087e0:	0800ba18 	.word	0x0800ba18

080087e4 <quorem>:
 80087e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e8:	6903      	ldr	r3, [r0, #16]
 80087ea:	690c      	ldr	r4, [r1, #16]
 80087ec:	42a3      	cmp	r3, r4
 80087ee:	4607      	mov	r7, r0
 80087f0:	f2c0 8081 	blt.w	80088f6 <quorem+0x112>
 80087f4:	3c01      	subs	r4, #1
 80087f6:	f101 0814 	add.w	r8, r1, #20
 80087fa:	f100 0514 	add.w	r5, r0, #20
 80087fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008802:	9301      	str	r3, [sp, #4]
 8008804:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008808:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800880c:	3301      	adds	r3, #1
 800880e:	429a      	cmp	r2, r3
 8008810:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008814:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008818:	fbb2 f6f3 	udiv	r6, r2, r3
 800881c:	d331      	bcc.n	8008882 <quorem+0x9e>
 800881e:	f04f 0e00 	mov.w	lr, #0
 8008822:	4640      	mov	r0, r8
 8008824:	46ac      	mov	ip, r5
 8008826:	46f2      	mov	sl, lr
 8008828:	f850 2b04 	ldr.w	r2, [r0], #4
 800882c:	b293      	uxth	r3, r2
 800882e:	fb06 e303 	mla	r3, r6, r3, lr
 8008832:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008836:	b29b      	uxth	r3, r3
 8008838:	ebaa 0303 	sub.w	r3, sl, r3
 800883c:	0c12      	lsrs	r2, r2, #16
 800883e:	f8dc a000 	ldr.w	sl, [ip]
 8008842:	fb06 e202 	mla	r2, r6, r2, lr
 8008846:	fa13 f38a 	uxtah	r3, r3, sl
 800884a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800884e:	fa1f fa82 	uxth.w	sl, r2
 8008852:	f8dc 2000 	ldr.w	r2, [ip]
 8008856:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800885a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800885e:	b29b      	uxth	r3, r3
 8008860:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008864:	4581      	cmp	r9, r0
 8008866:	f84c 3b04 	str.w	r3, [ip], #4
 800886a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800886e:	d2db      	bcs.n	8008828 <quorem+0x44>
 8008870:	f855 300b 	ldr.w	r3, [r5, fp]
 8008874:	b92b      	cbnz	r3, 8008882 <quorem+0x9e>
 8008876:	9b01      	ldr	r3, [sp, #4]
 8008878:	3b04      	subs	r3, #4
 800887a:	429d      	cmp	r5, r3
 800887c:	461a      	mov	r2, r3
 800887e:	d32e      	bcc.n	80088de <quorem+0xfa>
 8008880:	613c      	str	r4, [r7, #16]
 8008882:	4638      	mov	r0, r7
 8008884:	f001 feaa 	bl	800a5dc <__mcmp>
 8008888:	2800      	cmp	r0, #0
 800888a:	db24      	blt.n	80088d6 <quorem+0xf2>
 800888c:	3601      	adds	r6, #1
 800888e:	4628      	mov	r0, r5
 8008890:	f04f 0c00 	mov.w	ip, #0
 8008894:	f858 2b04 	ldr.w	r2, [r8], #4
 8008898:	f8d0 e000 	ldr.w	lr, [r0]
 800889c:	b293      	uxth	r3, r2
 800889e:	ebac 0303 	sub.w	r3, ip, r3
 80088a2:	0c12      	lsrs	r2, r2, #16
 80088a4:	fa13 f38e 	uxtah	r3, r3, lr
 80088a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80088ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088b6:	45c1      	cmp	r9, r8
 80088b8:	f840 3b04 	str.w	r3, [r0], #4
 80088bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80088c0:	d2e8      	bcs.n	8008894 <quorem+0xb0>
 80088c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80088ca:	b922      	cbnz	r2, 80088d6 <quorem+0xf2>
 80088cc:	3b04      	subs	r3, #4
 80088ce:	429d      	cmp	r5, r3
 80088d0:	461a      	mov	r2, r3
 80088d2:	d30a      	bcc.n	80088ea <quorem+0x106>
 80088d4:	613c      	str	r4, [r7, #16]
 80088d6:	4630      	mov	r0, r6
 80088d8:	b003      	add	sp, #12
 80088da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088de:	6812      	ldr	r2, [r2, #0]
 80088e0:	3b04      	subs	r3, #4
 80088e2:	2a00      	cmp	r2, #0
 80088e4:	d1cc      	bne.n	8008880 <quorem+0x9c>
 80088e6:	3c01      	subs	r4, #1
 80088e8:	e7c7      	b.n	800887a <quorem+0x96>
 80088ea:	6812      	ldr	r2, [r2, #0]
 80088ec:	3b04      	subs	r3, #4
 80088ee:	2a00      	cmp	r2, #0
 80088f0:	d1f0      	bne.n	80088d4 <quorem+0xf0>
 80088f2:	3c01      	subs	r4, #1
 80088f4:	e7eb      	b.n	80088ce <quorem+0xea>
 80088f6:	2000      	movs	r0, #0
 80088f8:	e7ee      	b.n	80088d8 <quorem+0xf4>
 80088fa:	0000      	movs	r0, r0
 80088fc:	0000      	movs	r0, r0
	...

08008900 <_dtoa_r>:
 8008900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008904:	ed2d 8b02 	vpush	{d8}
 8008908:	ec57 6b10 	vmov	r6, r7, d0
 800890c:	b095      	sub	sp, #84	; 0x54
 800890e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008910:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008914:	9105      	str	r1, [sp, #20]
 8008916:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800891a:	4604      	mov	r4, r0
 800891c:	9209      	str	r2, [sp, #36]	; 0x24
 800891e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008920:	b975      	cbnz	r5, 8008940 <_dtoa_r+0x40>
 8008922:	2010      	movs	r0, #16
 8008924:	f001 fb6a 	bl	8009ffc <malloc>
 8008928:	4602      	mov	r2, r0
 800892a:	6260      	str	r0, [r4, #36]	; 0x24
 800892c:	b920      	cbnz	r0, 8008938 <_dtoa_r+0x38>
 800892e:	4bb2      	ldr	r3, [pc, #712]	; (8008bf8 <_dtoa_r+0x2f8>)
 8008930:	21ea      	movs	r1, #234	; 0xea
 8008932:	48b2      	ldr	r0, [pc, #712]	; (8008bfc <_dtoa_r+0x2fc>)
 8008934:	f002 fae8 	bl	800af08 <__assert_func>
 8008938:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800893c:	6005      	str	r5, [r0, #0]
 800893e:	60c5      	str	r5, [r0, #12]
 8008940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008942:	6819      	ldr	r1, [r3, #0]
 8008944:	b151      	cbz	r1, 800895c <_dtoa_r+0x5c>
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	604a      	str	r2, [r1, #4]
 800894a:	2301      	movs	r3, #1
 800894c:	4093      	lsls	r3, r2
 800894e:	608b      	str	r3, [r1, #8]
 8008950:	4620      	mov	r0, r4
 8008952:	f001 fbbb 	bl	800a0cc <_Bfree>
 8008956:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008958:	2200      	movs	r2, #0
 800895a:	601a      	str	r2, [r3, #0]
 800895c:	1e3b      	subs	r3, r7, #0
 800895e:	bfb9      	ittee	lt
 8008960:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008964:	9303      	strlt	r3, [sp, #12]
 8008966:	2300      	movge	r3, #0
 8008968:	f8c8 3000 	strge.w	r3, [r8]
 800896c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008970:	4ba3      	ldr	r3, [pc, #652]	; (8008c00 <_dtoa_r+0x300>)
 8008972:	bfbc      	itt	lt
 8008974:	2201      	movlt	r2, #1
 8008976:	f8c8 2000 	strlt.w	r2, [r8]
 800897a:	ea33 0309 	bics.w	r3, r3, r9
 800897e:	d11b      	bne.n	80089b8 <_dtoa_r+0xb8>
 8008980:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008982:	f242 730f 	movw	r3, #9999	; 0x270f
 8008986:	6013      	str	r3, [r2, #0]
 8008988:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800898c:	4333      	orrs	r3, r6
 800898e:	f000 857a 	beq.w	8009486 <_dtoa_r+0xb86>
 8008992:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008994:	b963      	cbnz	r3, 80089b0 <_dtoa_r+0xb0>
 8008996:	4b9b      	ldr	r3, [pc, #620]	; (8008c04 <_dtoa_r+0x304>)
 8008998:	e024      	b.n	80089e4 <_dtoa_r+0xe4>
 800899a:	4b9b      	ldr	r3, [pc, #620]	; (8008c08 <_dtoa_r+0x308>)
 800899c:	9300      	str	r3, [sp, #0]
 800899e:	3308      	adds	r3, #8
 80089a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089a2:	6013      	str	r3, [r2, #0]
 80089a4:	9800      	ldr	r0, [sp, #0]
 80089a6:	b015      	add	sp, #84	; 0x54
 80089a8:	ecbd 8b02 	vpop	{d8}
 80089ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b0:	4b94      	ldr	r3, [pc, #592]	; (8008c04 <_dtoa_r+0x304>)
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	3303      	adds	r3, #3
 80089b6:	e7f3      	b.n	80089a0 <_dtoa_r+0xa0>
 80089b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089bc:	2200      	movs	r2, #0
 80089be:	ec51 0b17 	vmov	r0, r1, d7
 80089c2:	2300      	movs	r3, #0
 80089c4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80089c8:	f7f8 f89e 	bl	8000b08 <__aeabi_dcmpeq>
 80089cc:	4680      	mov	r8, r0
 80089ce:	b158      	cbz	r0, 80089e8 <_dtoa_r+0xe8>
 80089d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089d2:	2301      	movs	r3, #1
 80089d4:	6013      	str	r3, [r2, #0]
 80089d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 8551 	beq.w	8009480 <_dtoa_r+0xb80>
 80089de:	488b      	ldr	r0, [pc, #556]	; (8008c0c <_dtoa_r+0x30c>)
 80089e0:	6018      	str	r0, [r3, #0]
 80089e2:	1e43      	subs	r3, r0, #1
 80089e4:	9300      	str	r3, [sp, #0]
 80089e6:	e7dd      	b.n	80089a4 <_dtoa_r+0xa4>
 80089e8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80089ec:	aa12      	add	r2, sp, #72	; 0x48
 80089ee:	a913      	add	r1, sp, #76	; 0x4c
 80089f0:	4620      	mov	r0, r4
 80089f2:	f001 ff13 	bl	800a81c <__d2b>
 80089f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80089fa:	4683      	mov	fp, r0
 80089fc:	2d00      	cmp	r5, #0
 80089fe:	d07c      	beq.n	8008afa <_dtoa_r+0x1fa>
 8008a00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008a06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008a0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008a12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008a16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008a1a:	4b7d      	ldr	r3, [pc, #500]	; (8008c10 <_dtoa_r+0x310>)
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	4630      	mov	r0, r6
 8008a20:	4639      	mov	r1, r7
 8008a22:	f7f7 fc51 	bl	80002c8 <__aeabi_dsub>
 8008a26:	a36e      	add	r3, pc, #440	; (adr r3, 8008be0 <_dtoa_r+0x2e0>)
 8008a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a2c:	f7f7 fe04 	bl	8000638 <__aeabi_dmul>
 8008a30:	a36d      	add	r3, pc, #436	; (adr r3, 8008be8 <_dtoa_r+0x2e8>)
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	f7f7 fc49 	bl	80002cc <__adddf3>
 8008a3a:	4606      	mov	r6, r0
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	460f      	mov	r7, r1
 8008a40:	f7f7 fd90 	bl	8000564 <__aeabi_i2d>
 8008a44:	a36a      	add	r3, pc, #424	; (adr r3, 8008bf0 <_dtoa_r+0x2f0>)
 8008a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4a:	f7f7 fdf5 	bl	8000638 <__aeabi_dmul>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	460b      	mov	r3, r1
 8008a52:	4630      	mov	r0, r6
 8008a54:	4639      	mov	r1, r7
 8008a56:	f7f7 fc39 	bl	80002cc <__adddf3>
 8008a5a:	4606      	mov	r6, r0
 8008a5c:	460f      	mov	r7, r1
 8008a5e:	f7f8 f89b 	bl	8000b98 <__aeabi_d2iz>
 8008a62:	2200      	movs	r2, #0
 8008a64:	4682      	mov	sl, r0
 8008a66:	2300      	movs	r3, #0
 8008a68:	4630      	mov	r0, r6
 8008a6a:	4639      	mov	r1, r7
 8008a6c:	f7f8 f856 	bl	8000b1c <__aeabi_dcmplt>
 8008a70:	b148      	cbz	r0, 8008a86 <_dtoa_r+0x186>
 8008a72:	4650      	mov	r0, sl
 8008a74:	f7f7 fd76 	bl	8000564 <__aeabi_i2d>
 8008a78:	4632      	mov	r2, r6
 8008a7a:	463b      	mov	r3, r7
 8008a7c:	f7f8 f844 	bl	8000b08 <__aeabi_dcmpeq>
 8008a80:	b908      	cbnz	r0, 8008a86 <_dtoa_r+0x186>
 8008a82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a86:	f1ba 0f16 	cmp.w	sl, #22
 8008a8a:	d854      	bhi.n	8008b36 <_dtoa_r+0x236>
 8008a8c:	4b61      	ldr	r3, [pc, #388]	; (8008c14 <_dtoa_r+0x314>)
 8008a8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a9a:	f7f8 f83f 	bl	8000b1c <__aeabi_dcmplt>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d04b      	beq.n	8008b3a <_dtoa_r+0x23a>
 8008aa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	930e      	str	r3, [sp, #56]	; 0x38
 8008aaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008aac:	1b5d      	subs	r5, r3, r5
 8008aae:	1e6b      	subs	r3, r5, #1
 8008ab0:	9304      	str	r3, [sp, #16]
 8008ab2:	bf43      	ittte	mi
 8008ab4:	2300      	movmi	r3, #0
 8008ab6:	f1c5 0801 	rsbmi	r8, r5, #1
 8008aba:	9304      	strmi	r3, [sp, #16]
 8008abc:	f04f 0800 	movpl.w	r8, #0
 8008ac0:	f1ba 0f00 	cmp.w	sl, #0
 8008ac4:	db3b      	blt.n	8008b3e <_dtoa_r+0x23e>
 8008ac6:	9b04      	ldr	r3, [sp, #16]
 8008ac8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008acc:	4453      	add	r3, sl
 8008ace:	9304      	str	r3, [sp, #16]
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	9306      	str	r3, [sp, #24]
 8008ad4:	9b05      	ldr	r3, [sp, #20]
 8008ad6:	2b09      	cmp	r3, #9
 8008ad8:	d869      	bhi.n	8008bae <_dtoa_r+0x2ae>
 8008ada:	2b05      	cmp	r3, #5
 8008adc:	bfc4      	itt	gt
 8008ade:	3b04      	subgt	r3, #4
 8008ae0:	9305      	strgt	r3, [sp, #20]
 8008ae2:	9b05      	ldr	r3, [sp, #20]
 8008ae4:	f1a3 0302 	sub.w	r3, r3, #2
 8008ae8:	bfcc      	ite	gt
 8008aea:	2500      	movgt	r5, #0
 8008aec:	2501      	movle	r5, #1
 8008aee:	2b03      	cmp	r3, #3
 8008af0:	d869      	bhi.n	8008bc6 <_dtoa_r+0x2c6>
 8008af2:	e8df f003 	tbb	[pc, r3]
 8008af6:	4e2c      	.short	0x4e2c
 8008af8:	5a4c      	.short	0x5a4c
 8008afa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008afe:	441d      	add	r5, r3
 8008b00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008b04:	2b20      	cmp	r3, #32
 8008b06:	bfc1      	itttt	gt
 8008b08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b0c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008b10:	fa09 f303 	lslgt.w	r3, r9, r3
 8008b14:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008b18:	bfda      	itte	le
 8008b1a:	f1c3 0320 	rsble	r3, r3, #32
 8008b1e:	fa06 f003 	lslle.w	r0, r6, r3
 8008b22:	4318      	orrgt	r0, r3
 8008b24:	f7f7 fd0e 	bl	8000544 <__aeabi_ui2d>
 8008b28:	2301      	movs	r3, #1
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008b30:	3d01      	subs	r5, #1
 8008b32:	9310      	str	r3, [sp, #64]	; 0x40
 8008b34:	e771      	b.n	8008a1a <_dtoa_r+0x11a>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e7b6      	b.n	8008aa8 <_dtoa_r+0x1a8>
 8008b3a:	900e      	str	r0, [sp, #56]	; 0x38
 8008b3c:	e7b5      	b.n	8008aaa <_dtoa_r+0x1aa>
 8008b3e:	f1ca 0300 	rsb	r3, sl, #0
 8008b42:	9306      	str	r3, [sp, #24]
 8008b44:	2300      	movs	r3, #0
 8008b46:	eba8 080a 	sub.w	r8, r8, sl
 8008b4a:	930d      	str	r3, [sp, #52]	; 0x34
 8008b4c:	e7c2      	b.n	8008ad4 <_dtoa_r+0x1d4>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	9308      	str	r3, [sp, #32]
 8008b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	dc39      	bgt.n	8008bcc <_dtoa_r+0x2cc>
 8008b58:	f04f 0901 	mov.w	r9, #1
 8008b5c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008b60:	464b      	mov	r3, r9
 8008b62:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008b66:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008b68:	2200      	movs	r2, #0
 8008b6a:	6042      	str	r2, [r0, #4]
 8008b6c:	2204      	movs	r2, #4
 8008b6e:	f102 0614 	add.w	r6, r2, #20
 8008b72:	429e      	cmp	r6, r3
 8008b74:	6841      	ldr	r1, [r0, #4]
 8008b76:	d92f      	bls.n	8008bd8 <_dtoa_r+0x2d8>
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f001 fa67 	bl	800a04c <_Balloc>
 8008b7e:	9000      	str	r0, [sp, #0]
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d14b      	bne.n	8008c1c <_dtoa_r+0x31c>
 8008b84:	4b24      	ldr	r3, [pc, #144]	; (8008c18 <_dtoa_r+0x318>)
 8008b86:	4602      	mov	r2, r0
 8008b88:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008b8c:	e6d1      	b.n	8008932 <_dtoa_r+0x32>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e7de      	b.n	8008b50 <_dtoa_r+0x250>
 8008b92:	2300      	movs	r3, #0
 8008b94:	9308      	str	r3, [sp, #32]
 8008b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b98:	eb0a 0903 	add.w	r9, sl, r3
 8008b9c:	f109 0301 	add.w	r3, r9, #1
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	9301      	str	r3, [sp, #4]
 8008ba4:	bfb8      	it	lt
 8008ba6:	2301      	movlt	r3, #1
 8008ba8:	e7dd      	b.n	8008b66 <_dtoa_r+0x266>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e7f2      	b.n	8008b94 <_dtoa_r+0x294>
 8008bae:	2501      	movs	r5, #1
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	9305      	str	r3, [sp, #20]
 8008bb4:	9508      	str	r5, [sp, #32]
 8008bb6:	f04f 39ff 	mov.w	r9, #4294967295
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f8cd 9004 	str.w	r9, [sp, #4]
 8008bc0:	2312      	movs	r3, #18
 8008bc2:	9209      	str	r2, [sp, #36]	; 0x24
 8008bc4:	e7cf      	b.n	8008b66 <_dtoa_r+0x266>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	9308      	str	r3, [sp, #32]
 8008bca:	e7f4      	b.n	8008bb6 <_dtoa_r+0x2b6>
 8008bcc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008bd0:	f8cd 9004 	str.w	r9, [sp, #4]
 8008bd4:	464b      	mov	r3, r9
 8008bd6:	e7c6      	b.n	8008b66 <_dtoa_r+0x266>
 8008bd8:	3101      	adds	r1, #1
 8008bda:	6041      	str	r1, [r0, #4]
 8008bdc:	0052      	lsls	r2, r2, #1
 8008bde:	e7c6      	b.n	8008b6e <_dtoa_r+0x26e>
 8008be0:	636f4361 	.word	0x636f4361
 8008be4:	3fd287a7 	.word	0x3fd287a7
 8008be8:	8b60c8b3 	.word	0x8b60c8b3
 8008bec:	3fc68a28 	.word	0x3fc68a28
 8008bf0:	509f79fb 	.word	0x509f79fb
 8008bf4:	3fd34413 	.word	0x3fd34413
 8008bf8:	0800b98e 	.word	0x0800b98e
 8008bfc:	0800b9a5 	.word	0x0800b9a5
 8008c00:	7ff00000 	.word	0x7ff00000
 8008c04:	0800b98a 	.word	0x0800b98a
 8008c08:	0800b981 	.word	0x0800b981
 8008c0c:	0800b801 	.word	0x0800b801
 8008c10:	3ff80000 	.word	0x3ff80000
 8008c14:	0800bb80 	.word	0x0800bb80
 8008c18:	0800ba04 	.word	0x0800ba04
 8008c1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c1e:	9a00      	ldr	r2, [sp, #0]
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	9b01      	ldr	r3, [sp, #4]
 8008c24:	2b0e      	cmp	r3, #14
 8008c26:	f200 80ad 	bhi.w	8008d84 <_dtoa_r+0x484>
 8008c2a:	2d00      	cmp	r5, #0
 8008c2c:	f000 80aa 	beq.w	8008d84 <_dtoa_r+0x484>
 8008c30:	f1ba 0f00 	cmp.w	sl, #0
 8008c34:	dd36      	ble.n	8008ca4 <_dtoa_r+0x3a4>
 8008c36:	4ac3      	ldr	r2, [pc, #780]	; (8008f44 <_dtoa_r+0x644>)
 8008c38:	f00a 030f 	and.w	r3, sl, #15
 8008c3c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008c40:	ed93 7b00 	vldr	d7, [r3]
 8008c44:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008c48:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008c4c:	eeb0 8a47 	vmov.f32	s16, s14
 8008c50:	eef0 8a67 	vmov.f32	s17, s15
 8008c54:	d016      	beq.n	8008c84 <_dtoa_r+0x384>
 8008c56:	4bbc      	ldr	r3, [pc, #752]	; (8008f48 <_dtoa_r+0x648>)
 8008c58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008c5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c60:	f7f7 fe14 	bl	800088c <__aeabi_ddiv>
 8008c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c68:	f007 070f 	and.w	r7, r7, #15
 8008c6c:	2503      	movs	r5, #3
 8008c6e:	4eb6      	ldr	r6, [pc, #728]	; (8008f48 <_dtoa_r+0x648>)
 8008c70:	b957      	cbnz	r7, 8008c88 <_dtoa_r+0x388>
 8008c72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c76:	ec53 2b18 	vmov	r2, r3, d8
 8008c7a:	f7f7 fe07 	bl	800088c <__aeabi_ddiv>
 8008c7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c82:	e029      	b.n	8008cd8 <_dtoa_r+0x3d8>
 8008c84:	2502      	movs	r5, #2
 8008c86:	e7f2      	b.n	8008c6e <_dtoa_r+0x36e>
 8008c88:	07f9      	lsls	r1, r7, #31
 8008c8a:	d508      	bpl.n	8008c9e <_dtoa_r+0x39e>
 8008c8c:	ec51 0b18 	vmov	r0, r1, d8
 8008c90:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008c94:	f7f7 fcd0 	bl	8000638 <__aeabi_dmul>
 8008c98:	ec41 0b18 	vmov	d8, r0, r1
 8008c9c:	3501      	adds	r5, #1
 8008c9e:	107f      	asrs	r7, r7, #1
 8008ca0:	3608      	adds	r6, #8
 8008ca2:	e7e5      	b.n	8008c70 <_dtoa_r+0x370>
 8008ca4:	f000 80a6 	beq.w	8008df4 <_dtoa_r+0x4f4>
 8008ca8:	f1ca 0600 	rsb	r6, sl, #0
 8008cac:	4ba5      	ldr	r3, [pc, #660]	; (8008f44 <_dtoa_r+0x644>)
 8008cae:	4fa6      	ldr	r7, [pc, #664]	; (8008f48 <_dtoa_r+0x648>)
 8008cb0:	f006 020f 	and.w	r2, r6, #15
 8008cb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008cc0:	f7f7 fcba 	bl	8000638 <__aeabi_dmul>
 8008cc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cc8:	1136      	asrs	r6, r6, #4
 8008cca:	2300      	movs	r3, #0
 8008ccc:	2502      	movs	r5, #2
 8008cce:	2e00      	cmp	r6, #0
 8008cd0:	f040 8085 	bne.w	8008dde <_dtoa_r+0x4de>
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1d2      	bne.n	8008c7e <_dtoa_r+0x37e>
 8008cd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 808c 	beq.w	8008df8 <_dtoa_r+0x4f8>
 8008ce0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008ce4:	4b99      	ldr	r3, [pc, #612]	; (8008f4c <_dtoa_r+0x64c>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	4630      	mov	r0, r6
 8008cea:	4639      	mov	r1, r7
 8008cec:	f7f7 ff16 	bl	8000b1c <__aeabi_dcmplt>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f000 8081 	beq.w	8008df8 <_dtoa_r+0x4f8>
 8008cf6:	9b01      	ldr	r3, [sp, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d07d      	beq.n	8008df8 <_dtoa_r+0x4f8>
 8008cfc:	f1b9 0f00 	cmp.w	r9, #0
 8008d00:	dd3c      	ble.n	8008d7c <_dtoa_r+0x47c>
 8008d02:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008d06:	9307      	str	r3, [sp, #28]
 8008d08:	2200      	movs	r2, #0
 8008d0a:	4b91      	ldr	r3, [pc, #580]	; (8008f50 <_dtoa_r+0x650>)
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	4639      	mov	r1, r7
 8008d10:	f7f7 fc92 	bl	8000638 <__aeabi_dmul>
 8008d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d18:	3501      	adds	r5, #1
 8008d1a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008d1e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008d22:	4628      	mov	r0, r5
 8008d24:	f7f7 fc1e 	bl	8000564 <__aeabi_i2d>
 8008d28:	4632      	mov	r2, r6
 8008d2a:	463b      	mov	r3, r7
 8008d2c:	f7f7 fc84 	bl	8000638 <__aeabi_dmul>
 8008d30:	4b88      	ldr	r3, [pc, #544]	; (8008f54 <_dtoa_r+0x654>)
 8008d32:	2200      	movs	r2, #0
 8008d34:	f7f7 faca 	bl	80002cc <__adddf3>
 8008d38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d40:	9303      	str	r3, [sp, #12]
 8008d42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d15c      	bne.n	8008e02 <_dtoa_r+0x502>
 8008d48:	4b83      	ldr	r3, [pc, #524]	; (8008f58 <_dtoa_r+0x658>)
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	4639      	mov	r1, r7
 8008d50:	f7f7 faba 	bl	80002c8 <__aeabi_dsub>
 8008d54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d58:	4606      	mov	r6, r0
 8008d5a:	460f      	mov	r7, r1
 8008d5c:	f7f7 fefc 	bl	8000b58 <__aeabi_dcmpgt>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	f040 8296 	bne.w	8009292 <_dtoa_r+0x992>
 8008d66:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d70:	4639      	mov	r1, r7
 8008d72:	f7f7 fed3 	bl	8000b1c <__aeabi_dcmplt>
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f040 8288 	bne.w	800928c <_dtoa_r+0x98c>
 8008d7c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008d80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008d84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	f2c0 8158 	blt.w	800903c <_dtoa_r+0x73c>
 8008d8c:	f1ba 0f0e 	cmp.w	sl, #14
 8008d90:	f300 8154 	bgt.w	800903c <_dtoa_r+0x73c>
 8008d94:	4b6b      	ldr	r3, [pc, #428]	; (8008f44 <_dtoa_r+0x644>)
 8008d96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008d9a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f280 80e3 	bge.w	8008f6c <_dtoa_r+0x66c>
 8008da6:	9b01      	ldr	r3, [sp, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f300 80df 	bgt.w	8008f6c <_dtoa_r+0x66c>
 8008dae:	f040 826d 	bne.w	800928c <_dtoa_r+0x98c>
 8008db2:	4b69      	ldr	r3, [pc, #420]	; (8008f58 <_dtoa_r+0x658>)
 8008db4:	2200      	movs	r2, #0
 8008db6:	4640      	mov	r0, r8
 8008db8:	4649      	mov	r1, r9
 8008dba:	f7f7 fc3d 	bl	8000638 <__aeabi_dmul>
 8008dbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dc2:	f7f7 febf 	bl	8000b44 <__aeabi_dcmpge>
 8008dc6:	9e01      	ldr	r6, [sp, #4]
 8008dc8:	4637      	mov	r7, r6
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	f040 8243 	bne.w	8009256 <_dtoa_r+0x956>
 8008dd0:	9d00      	ldr	r5, [sp, #0]
 8008dd2:	2331      	movs	r3, #49	; 0x31
 8008dd4:	f805 3b01 	strb.w	r3, [r5], #1
 8008dd8:	f10a 0a01 	add.w	sl, sl, #1
 8008ddc:	e23f      	b.n	800925e <_dtoa_r+0x95e>
 8008dde:	07f2      	lsls	r2, r6, #31
 8008de0:	d505      	bpl.n	8008dee <_dtoa_r+0x4ee>
 8008de2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de6:	f7f7 fc27 	bl	8000638 <__aeabi_dmul>
 8008dea:	3501      	adds	r5, #1
 8008dec:	2301      	movs	r3, #1
 8008dee:	1076      	asrs	r6, r6, #1
 8008df0:	3708      	adds	r7, #8
 8008df2:	e76c      	b.n	8008cce <_dtoa_r+0x3ce>
 8008df4:	2502      	movs	r5, #2
 8008df6:	e76f      	b.n	8008cd8 <_dtoa_r+0x3d8>
 8008df8:	9b01      	ldr	r3, [sp, #4]
 8008dfa:	f8cd a01c 	str.w	sl, [sp, #28]
 8008dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8008e00:	e78d      	b.n	8008d1e <_dtoa_r+0x41e>
 8008e02:	9900      	ldr	r1, [sp, #0]
 8008e04:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008e06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e08:	4b4e      	ldr	r3, [pc, #312]	; (8008f44 <_dtoa_r+0x644>)
 8008e0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e0e:	4401      	add	r1, r0
 8008e10:	9102      	str	r1, [sp, #8]
 8008e12:	9908      	ldr	r1, [sp, #32]
 8008e14:	eeb0 8a47 	vmov.f32	s16, s14
 8008e18:	eef0 8a67 	vmov.f32	s17, s15
 8008e1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e24:	2900      	cmp	r1, #0
 8008e26:	d045      	beq.n	8008eb4 <_dtoa_r+0x5b4>
 8008e28:	494c      	ldr	r1, [pc, #304]	; (8008f5c <_dtoa_r+0x65c>)
 8008e2a:	2000      	movs	r0, #0
 8008e2c:	f7f7 fd2e 	bl	800088c <__aeabi_ddiv>
 8008e30:	ec53 2b18 	vmov	r2, r3, d8
 8008e34:	f7f7 fa48 	bl	80002c8 <__aeabi_dsub>
 8008e38:	9d00      	ldr	r5, [sp, #0]
 8008e3a:	ec41 0b18 	vmov	d8, r0, r1
 8008e3e:	4639      	mov	r1, r7
 8008e40:	4630      	mov	r0, r6
 8008e42:	f7f7 fea9 	bl	8000b98 <__aeabi_d2iz>
 8008e46:	900c      	str	r0, [sp, #48]	; 0x30
 8008e48:	f7f7 fb8c 	bl	8000564 <__aeabi_i2d>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	460b      	mov	r3, r1
 8008e50:	4630      	mov	r0, r6
 8008e52:	4639      	mov	r1, r7
 8008e54:	f7f7 fa38 	bl	80002c8 <__aeabi_dsub>
 8008e58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e5a:	3330      	adds	r3, #48	; 0x30
 8008e5c:	f805 3b01 	strb.w	r3, [r5], #1
 8008e60:	ec53 2b18 	vmov	r2, r3, d8
 8008e64:	4606      	mov	r6, r0
 8008e66:	460f      	mov	r7, r1
 8008e68:	f7f7 fe58 	bl	8000b1c <__aeabi_dcmplt>
 8008e6c:	2800      	cmp	r0, #0
 8008e6e:	d165      	bne.n	8008f3c <_dtoa_r+0x63c>
 8008e70:	4632      	mov	r2, r6
 8008e72:	463b      	mov	r3, r7
 8008e74:	4935      	ldr	r1, [pc, #212]	; (8008f4c <_dtoa_r+0x64c>)
 8008e76:	2000      	movs	r0, #0
 8008e78:	f7f7 fa26 	bl	80002c8 <__aeabi_dsub>
 8008e7c:	ec53 2b18 	vmov	r2, r3, d8
 8008e80:	f7f7 fe4c 	bl	8000b1c <__aeabi_dcmplt>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	f040 80b9 	bne.w	8008ffc <_dtoa_r+0x6fc>
 8008e8a:	9b02      	ldr	r3, [sp, #8]
 8008e8c:	429d      	cmp	r5, r3
 8008e8e:	f43f af75 	beq.w	8008d7c <_dtoa_r+0x47c>
 8008e92:	4b2f      	ldr	r3, [pc, #188]	; (8008f50 <_dtoa_r+0x650>)
 8008e94:	ec51 0b18 	vmov	r0, r1, d8
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f7f7 fbcd 	bl	8000638 <__aeabi_dmul>
 8008e9e:	4b2c      	ldr	r3, [pc, #176]	; (8008f50 <_dtoa_r+0x650>)
 8008ea0:	ec41 0b18 	vmov	d8, r0, r1
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4630      	mov	r0, r6
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	f7f7 fbc5 	bl	8000638 <__aeabi_dmul>
 8008eae:	4606      	mov	r6, r0
 8008eb0:	460f      	mov	r7, r1
 8008eb2:	e7c4      	b.n	8008e3e <_dtoa_r+0x53e>
 8008eb4:	ec51 0b17 	vmov	r0, r1, d7
 8008eb8:	f7f7 fbbe 	bl	8000638 <__aeabi_dmul>
 8008ebc:	9b02      	ldr	r3, [sp, #8]
 8008ebe:	9d00      	ldr	r5, [sp, #0]
 8008ec0:	930c      	str	r3, [sp, #48]	; 0x30
 8008ec2:	ec41 0b18 	vmov	d8, r0, r1
 8008ec6:	4639      	mov	r1, r7
 8008ec8:	4630      	mov	r0, r6
 8008eca:	f7f7 fe65 	bl	8000b98 <__aeabi_d2iz>
 8008ece:	9011      	str	r0, [sp, #68]	; 0x44
 8008ed0:	f7f7 fb48 	bl	8000564 <__aeabi_i2d>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	4630      	mov	r0, r6
 8008eda:	4639      	mov	r1, r7
 8008edc:	f7f7 f9f4 	bl	80002c8 <__aeabi_dsub>
 8008ee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ee2:	3330      	adds	r3, #48	; 0x30
 8008ee4:	f805 3b01 	strb.w	r3, [r5], #1
 8008ee8:	9b02      	ldr	r3, [sp, #8]
 8008eea:	429d      	cmp	r5, r3
 8008eec:	4606      	mov	r6, r0
 8008eee:	460f      	mov	r7, r1
 8008ef0:	f04f 0200 	mov.w	r2, #0
 8008ef4:	d134      	bne.n	8008f60 <_dtoa_r+0x660>
 8008ef6:	4b19      	ldr	r3, [pc, #100]	; (8008f5c <_dtoa_r+0x65c>)
 8008ef8:	ec51 0b18 	vmov	r0, r1, d8
 8008efc:	f7f7 f9e6 	bl	80002cc <__adddf3>
 8008f00:	4602      	mov	r2, r0
 8008f02:	460b      	mov	r3, r1
 8008f04:	4630      	mov	r0, r6
 8008f06:	4639      	mov	r1, r7
 8008f08:	f7f7 fe26 	bl	8000b58 <__aeabi_dcmpgt>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	d175      	bne.n	8008ffc <_dtoa_r+0x6fc>
 8008f10:	ec53 2b18 	vmov	r2, r3, d8
 8008f14:	4911      	ldr	r1, [pc, #68]	; (8008f5c <_dtoa_r+0x65c>)
 8008f16:	2000      	movs	r0, #0
 8008f18:	f7f7 f9d6 	bl	80002c8 <__aeabi_dsub>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	4630      	mov	r0, r6
 8008f22:	4639      	mov	r1, r7
 8008f24:	f7f7 fdfa 	bl	8000b1c <__aeabi_dcmplt>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	f43f af27 	beq.w	8008d7c <_dtoa_r+0x47c>
 8008f2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f30:	1e6b      	subs	r3, r5, #1
 8008f32:	930c      	str	r3, [sp, #48]	; 0x30
 8008f34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f38:	2b30      	cmp	r3, #48	; 0x30
 8008f3a:	d0f8      	beq.n	8008f2e <_dtoa_r+0x62e>
 8008f3c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008f40:	e04a      	b.n	8008fd8 <_dtoa_r+0x6d8>
 8008f42:	bf00      	nop
 8008f44:	0800bb80 	.word	0x0800bb80
 8008f48:	0800bb58 	.word	0x0800bb58
 8008f4c:	3ff00000 	.word	0x3ff00000
 8008f50:	40240000 	.word	0x40240000
 8008f54:	401c0000 	.word	0x401c0000
 8008f58:	40140000 	.word	0x40140000
 8008f5c:	3fe00000 	.word	0x3fe00000
 8008f60:	4baf      	ldr	r3, [pc, #700]	; (8009220 <_dtoa_r+0x920>)
 8008f62:	f7f7 fb69 	bl	8000638 <__aeabi_dmul>
 8008f66:	4606      	mov	r6, r0
 8008f68:	460f      	mov	r7, r1
 8008f6a:	e7ac      	b.n	8008ec6 <_dtoa_r+0x5c6>
 8008f6c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008f70:	9d00      	ldr	r5, [sp, #0]
 8008f72:	4642      	mov	r2, r8
 8008f74:	464b      	mov	r3, r9
 8008f76:	4630      	mov	r0, r6
 8008f78:	4639      	mov	r1, r7
 8008f7a:	f7f7 fc87 	bl	800088c <__aeabi_ddiv>
 8008f7e:	f7f7 fe0b 	bl	8000b98 <__aeabi_d2iz>
 8008f82:	9002      	str	r0, [sp, #8]
 8008f84:	f7f7 faee 	bl	8000564 <__aeabi_i2d>
 8008f88:	4642      	mov	r2, r8
 8008f8a:	464b      	mov	r3, r9
 8008f8c:	f7f7 fb54 	bl	8000638 <__aeabi_dmul>
 8008f90:	4602      	mov	r2, r0
 8008f92:	460b      	mov	r3, r1
 8008f94:	4630      	mov	r0, r6
 8008f96:	4639      	mov	r1, r7
 8008f98:	f7f7 f996 	bl	80002c8 <__aeabi_dsub>
 8008f9c:	9e02      	ldr	r6, [sp, #8]
 8008f9e:	9f01      	ldr	r7, [sp, #4]
 8008fa0:	3630      	adds	r6, #48	; 0x30
 8008fa2:	f805 6b01 	strb.w	r6, [r5], #1
 8008fa6:	9e00      	ldr	r6, [sp, #0]
 8008fa8:	1bae      	subs	r6, r5, r6
 8008faa:	42b7      	cmp	r7, r6
 8008fac:	4602      	mov	r2, r0
 8008fae:	460b      	mov	r3, r1
 8008fb0:	d137      	bne.n	8009022 <_dtoa_r+0x722>
 8008fb2:	f7f7 f98b 	bl	80002cc <__adddf3>
 8008fb6:	4642      	mov	r2, r8
 8008fb8:	464b      	mov	r3, r9
 8008fba:	4606      	mov	r6, r0
 8008fbc:	460f      	mov	r7, r1
 8008fbe:	f7f7 fdcb 	bl	8000b58 <__aeabi_dcmpgt>
 8008fc2:	b9c8      	cbnz	r0, 8008ff8 <_dtoa_r+0x6f8>
 8008fc4:	4642      	mov	r2, r8
 8008fc6:	464b      	mov	r3, r9
 8008fc8:	4630      	mov	r0, r6
 8008fca:	4639      	mov	r1, r7
 8008fcc:	f7f7 fd9c 	bl	8000b08 <__aeabi_dcmpeq>
 8008fd0:	b110      	cbz	r0, 8008fd8 <_dtoa_r+0x6d8>
 8008fd2:	9b02      	ldr	r3, [sp, #8]
 8008fd4:	07d9      	lsls	r1, r3, #31
 8008fd6:	d40f      	bmi.n	8008ff8 <_dtoa_r+0x6f8>
 8008fd8:	4620      	mov	r0, r4
 8008fda:	4659      	mov	r1, fp
 8008fdc:	f001 f876 	bl	800a0cc <_Bfree>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	702b      	strb	r3, [r5, #0]
 8008fe4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fe6:	f10a 0001 	add.w	r0, sl, #1
 8008fea:	6018      	str	r0, [r3, #0]
 8008fec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f43f acd8 	beq.w	80089a4 <_dtoa_r+0xa4>
 8008ff4:	601d      	str	r5, [r3, #0]
 8008ff6:	e4d5      	b.n	80089a4 <_dtoa_r+0xa4>
 8008ff8:	f8cd a01c 	str.w	sl, [sp, #28]
 8008ffc:	462b      	mov	r3, r5
 8008ffe:	461d      	mov	r5, r3
 8009000:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009004:	2a39      	cmp	r2, #57	; 0x39
 8009006:	d108      	bne.n	800901a <_dtoa_r+0x71a>
 8009008:	9a00      	ldr	r2, [sp, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d1f7      	bne.n	8008ffe <_dtoa_r+0x6fe>
 800900e:	9a07      	ldr	r2, [sp, #28]
 8009010:	9900      	ldr	r1, [sp, #0]
 8009012:	3201      	adds	r2, #1
 8009014:	9207      	str	r2, [sp, #28]
 8009016:	2230      	movs	r2, #48	; 0x30
 8009018:	700a      	strb	r2, [r1, #0]
 800901a:	781a      	ldrb	r2, [r3, #0]
 800901c:	3201      	adds	r2, #1
 800901e:	701a      	strb	r2, [r3, #0]
 8009020:	e78c      	b.n	8008f3c <_dtoa_r+0x63c>
 8009022:	4b7f      	ldr	r3, [pc, #508]	; (8009220 <_dtoa_r+0x920>)
 8009024:	2200      	movs	r2, #0
 8009026:	f7f7 fb07 	bl	8000638 <__aeabi_dmul>
 800902a:	2200      	movs	r2, #0
 800902c:	2300      	movs	r3, #0
 800902e:	4606      	mov	r6, r0
 8009030:	460f      	mov	r7, r1
 8009032:	f7f7 fd69 	bl	8000b08 <__aeabi_dcmpeq>
 8009036:	2800      	cmp	r0, #0
 8009038:	d09b      	beq.n	8008f72 <_dtoa_r+0x672>
 800903a:	e7cd      	b.n	8008fd8 <_dtoa_r+0x6d8>
 800903c:	9a08      	ldr	r2, [sp, #32]
 800903e:	2a00      	cmp	r2, #0
 8009040:	f000 80c4 	beq.w	80091cc <_dtoa_r+0x8cc>
 8009044:	9a05      	ldr	r2, [sp, #20]
 8009046:	2a01      	cmp	r2, #1
 8009048:	f300 80a8 	bgt.w	800919c <_dtoa_r+0x89c>
 800904c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800904e:	2a00      	cmp	r2, #0
 8009050:	f000 80a0 	beq.w	8009194 <_dtoa_r+0x894>
 8009054:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009058:	9e06      	ldr	r6, [sp, #24]
 800905a:	4645      	mov	r5, r8
 800905c:	9a04      	ldr	r2, [sp, #16]
 800905e:	2101      	movs	r1, #1
 8009060:	441a      	add	r2, r3
 8009062:	4620      	mov	r0, r4
 8009064:	4498      	add	r8, r3
 8009066:	9204      	str	r2, [sp, #16]
 8009068:	f001 f936 	bl	800a2d8 <__i2b>
 800906c:	4607      	mov	r7, r0
 800906e:	2d00      	cmp	r5, #0
 8009070:	dd0b      	ble.n	800908a <_dtoa_r+0x78a>
 8009072:	9b04      	ldr	r3, [sp, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	dd08      	ble.n	800908a <_dtoa_r+0x78a>
 8009078:	42ab      	cmp	r3, r5
 800907a:	9a04      	ldr	r2, [sp, #16]
 800907c:	bfa8      	it	ge
 800907e:	462b      	movge	r3, r5
 8009080:	eba8 0803 	sub.w	r8, r8, r3
 8009084:	1aed      	subs	r5, r5, r3
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	9304      	str	r3, [sp, #16]
 800908a:	9b06      	ldr	r3, [sp, #24]
 800908c:	b1fb      	cbz	r3, 80090ce <_dtoa_r+0x7ce>
 800908e:	9b08      	ldr	r3, [sp, #32]
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 809f 	beq.w	80091d4 <_dtoa_r+0x8d4>
 8009096:	2e00      	cmp	r6, #0
 8009098:	dd11      	ble.n	80090be <_dtoa_r+0x7be>
 800909a:	4639      	mov	r1, r7
 800909c:	4632      	mov	r2, r6
 800909e:	4620      	mov	r0, r4
 80090a0:	f001 f9d6 	bl	800a450 <__pow5mult>
 80090a4:	465a      	mov	r2, fp
 80090a6:	4601      	mov	r1, r0
 80090a8:	4607      	mov	r7, r0
 80090aa:	4620      	mov	r0, r4
 80090ac:	f001 f92a 	bl	800a304 <__multiply>
 80090b0:	4659      	mov	r1, fp
 80090b2:	9007      	str	r0, [sp, #28]
 80090b4:	4620      	mov	r0, r4
 80090b6:	f001 f809 	bl	800a0cc <_Bfree>
 80090ba:	9b07      	ldr	r3, [sp, #28]
 80090bc:	469b      	mov	fp, r3
 80090be:	9b06      	ldr	r3, [sp, #24]
 80090c0:	1b9a      	subs	r2, r3, r6
 80090c2:	d004      	beq.n	80090ce <_dtoa_r+0x7ce>
 80090c4:	4659      	mov	r1, fp
 80090c6:	4620      	mov	r0, r4
 80090c8:	f001 f9c2 	bl	800a450 <__pow5mult>
 80090cc:	4683      	mov	fp, r0
 80090ce:	2101      	movs	r1, #1
 80090d0:	4620      	mov	r0, r4
 80090d2:	f001 f901 	bl	800a2d8 <__i2b>
 80090d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80090d8:	2b00      	cmp	r3, #0
 80090da:	4606      	mov	r6, r0
 80090dc:	dd7c      	ble.n	80091d8 <_dtoa_r+0x8d8>
 80090de:	461a      	mov	r2, r3
 80090e0:	4601      	mov	r1, r0
 80090e2:	4620      	mov	r0, r4
 80090e4:	f001 f9b4 	bl	800a450 <__pow5mult>
 80090e8:	9b05      	ldr	r3, [sp, #20]
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	4606      	mov	r6, r0
 80090ee:	dd76      	ble.n	80091de <_dtoa_r+0x8de>
 80090f0:	2300      	movs	r3, #0
 80090f2:	9306      	str	r3, [sp, #24]
 80090f4:	6933      	ldr	r3, [r6, #16]
 80090f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80090fa:	6918      	ldr	r0, [r3, #16]
 80090fc:	f001 f89c 	bl	800a238 <__hi0bits>
 8009100:	f1c0 0020 	rsb	r0, r0, #32
 8009104:	9b04      	ldr	r3, [sp, #16]
 8009106:	4418      	add	r0, r3
 8009108:	f010 001f 	ands.w	r0, r0, #31
 800910c:	f000 8086 	beq.w	800921c <_dtoa_r+0x91c>
 8009110:	f1c0 0320 	rsb	r3, r0, #32
 8009114:	2b04      	cmp	r3, #4
 8009116:	dd7f      	ble.n	8009218 <_dtoa_r+0x918>
 8009118:	f1c0 001c 	rsb	r0, r0, #28
 800911c:	9b04      	ldr	r3, [sp, #16]
 800911e:	4403      	add	r3, r0
 8009120:	4480      	add	r8, r0
 8009122:	4405      	add	r5, r0
 8009124:	9304      	str	r3, [sp, #16]
 8009126:	f1b8 0f00 	cmp.w	r8, #0
 800912a:	dd05      	ble.n	8009138 <_dtoa_r+0x838>
 800912c:	4659      	mov	r1, fp
 800912e:	4642      	mov	r2, r8
 8009130:	4620      	mov	r0, r4
 8009132:	f001 f9e7 	bl	800a504 <__lshift>
 8009136:	4683      	mov	fp, r0
 8009138:	9b04      	ldr	r3, [sp, #16]
 800913a:	2b00      	cmp	r3, #0
 800913c:	dd05      	ble.n	800914a <_dtoa_r+0x84a>
 800913e:	4631      	mov	r1, r6
 8009140:	461a      	mov	r2, r3
 8009142:	4620      	mov	r0, r4
 8009144:	f001 f9de 	bl	800a504 <__lshift>
 8009148:	4606      	mov	r6, r0
 800914a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800914c:	2b00      	cmp	r3, #0
 800914e:	d069      	beq.n	8009224 <_dtoa_r+0x924>
 8009150:	4631      	mov	r1, r6
 8009152:	4658      	mov	r0, fp
 8009154:	f001 fa42 	bl	800a5dc <__mcmp>
 8009158:	2800      	cmp	r0, #0
 800915a:	da63      	bge.n	8009224 <_dtoa_r+0x924>
 800915c:	2300      	movs	r3, #0
 800915e:	4659      	mov	r1, fp
 8009160:	220a      	movs	r2, #10
 8009162:	4620      	mov	r0, r4
 8009164:	f000 ffd4 	bl	800a110 <__multadd>
 8009168:	9b08      	ldr	r3, [sp, #32]
 800916a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800916e:	4683      	mov	fp, r0
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 818f 	beq.w	8009494 <_dtoa_r+0xb94>
 8009176:	4639      	mov	r1, r7
 8009178:	2300      	movs	r3, #0
 800917a:	220a      	movs	r2, #10
 800917c:	4620      	mov	r0, r4
 800917e:	f000 ffc7 	bl	800a110 <__multadd>
 8009182:	f1b9 0f00 	cmp.w	r9, #0
 8009186:	4607      	mov	r7, r0
 8009188:	f300 808e 	bgt.w	80092a8 <_dtoa_r+0x9a8>
 800918c:	9b05      	ldr	r3, [sp, #20]
 800918e:	2b02      	cmp	r3, #2
 8009190:	dc50      	bgt.n	8009234 <_dtoa_r+0x934>
 8009192:	e089      	b.n	80092a8 <_dtoa_r+0x9a8>
 8009194:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009196:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800919a:	e75d      	b.n	8009058 <_dtoa_r+0x758>
 800919c:	9b01      	ldr	r3, [sp, #4]
 800919e:	1e5e      	subs	r6, r3, #1
 80091a0:	9b06      	ldr	r3, [sp, #24]
 80091a2:	42b3      	cmp	r3, r6
 80091a4:	bfbf      	itttt	lt
 80091a6:	9b06      	ldrlt	r3, [sp, #24]
 80091a8:	9606      	strlt	r6, [sp, #24]
 80091aa:	1af2      	sublt	r2, r6, r3
 80091ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80091ae:	bfb6      	itet	lt
 80091b0:	189b      	addlt	r3, r3, r2
 80091b2:	1b9e      	subge	r6, r3, r6
 80091b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80091b6:	9b01      	ldr	r3, [sp, #4]
 80091b8:	bfb8      	it	lt
 80091ba:	2600      	movlt	r6, #0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	bfb5      	itete	lt
 80091c0:	eba8 0503 	sublt.w	r5, r8, r3
 80091c4:	9b01      	ldrge	r3, [sp, #4]
 80091c6:	2300      	movlt	r3, #0
 80091c8:	4645      	movge	r5, r8
 80091ca:	e747      	b.n	800905c <_dtoa_r+0x75c>
 80091cc:	9e06      	ldr	r6, [sp, #24]
 80091ce:	9f08      	ldr	r7, [sp, #32]
 80091d0:	4645      	mov	r5, r8
 80091d2:	e74c      	b.n	800906e <_dtoa_r+0x76e>
 80091d4:	9a06      	ldr	r2, [sp, #24]
 80091d6:	e775      	b.n	80090c4 <_dtoa_r+0x7c4>
 80091d8:	9b05      	ldr	r3, [sp, #20]
 80091da:	2b01      	cmp	r3, #1
 80091dc:	dc18      	bgt.n	8009210 <_dtoa_r+0x910>
 80091de:	9b02      	ldr	r3, [sp, #8]
 80091e0:	b9b3      	cbnz	r3, 8009210 <_dtoa_r+0x910>
 80091e2:	9b03      	ldr	r3, [sp, #12]
 80091e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091e8:	b9a3      	cbnz	r3, 8009214 <_dtoa_r+0x914>
 80091ea:	9b03      	ldr	r3, [sp, #12]
 80091ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80091f0:	0d1b      	lsrs	r3, r3, #20
 80091f2:	051b      	lsls	r3, r3, #20
 80091f4:	b12b      	cbz	r3, 8009202 <_dtoa_r+0x902>
 80091f6:	9b04      	ldr	r3, [sp, #16]
 80091f8:	3301      	adds	r3, #1
 80091fa:	9304      	str	r3, [sp, #16]
 80091fc:	f108 0801 	add.w	r8, r8, #1
 8009200:	2301      	movs	r3, #1
 8009202:	9306      	str	r3, [sp, #24]
 8009204:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009206:	2b00      	cmp	r3, #0
 8009208:	f47f af74 	bne.w	80090f4 <_dtoa_r+0x7f4>
 800920c:	2001      	movs	r0, #1
 800920e:	e779      	b.n	8009104 <_dtoa_r+0x804>
 8009210:	2300      	movs	r3, #0
 8009212:	e7f6      	b.n	8009202 <_dtoa_r+0x902>
 8009214:	9b02      	ldr	r3, [sp, #8]
 8009216:	e7f4      	b.n	8009202 <_dtoa_r+0x902>
 8009218:	d085      	beq.n	8009126 <_dtoa_r+0x826>
 800921a:	4618      	mov	r0, r3
 800921c:	301c      	adds	r0, #28
 800921e:	e77d      	b.n	800911c <_dtoa_r+0x81c>
 8009220:	40240000 	.word	0x40240000
 8009224:	9b01      	ldr	r3, [sp, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	dc38      	bgt.n	800929c <_dtoa_r+0x99c>
 800922a:	9b05      	ldr	r3, [sp, #20]
 800922c:	2b02      	cmp	r3, #2
 800922e:	dd35      	ble.n	800929c <_dtoa_r+0x99c>
 8009230:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009234:	f1b9 0f00 	cmp.w	r9, #0
 8009238:	d10d      	bne.n	8009256 <_dtoa_r+0x956>
 800923a:	4631      	mov	r1, r6
 800923c:	464b      	mov	r3, r9
 800923e:	2205      	movs	r2, #5
 8009240:	4620      	mov	r0, r4
 8009242:	f000 ff65 	bl	800a110 <__multadd>
 8009246:	4601      	mov	r1, r0
 8009248:	4606      	mov	r6, r0
 800924a:	4658      	mov	r0, fp
 800924c:	f001 f9c6 	bl	800a5dc <__mcmp>
 8009250:	2800      	cmp	r0, #0
 8009252:	f73f adbd 	bgt.w	8008dd0 <_dtoa_r+0x4d0>
 8009256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009258:	9d00      	ldr	r5, [sp, #0]
 800925a:	ea6f 0a03 	mvn.w	sl, r3
 800925e:	f04f 0800 	mov.w	r8, #0
 8009262:	4631      	mov	r1, r6
 8009264:	4620      	mov	r0, r4
 8009266:	f000 ff31 	bl	800a0cc <_Bfree>
 800926a:	2f00      	cmp	r7, #0
 800926c:	f43f aeb4 	beq.w	8008fd8 <_dtoa_r+0x6d8>
 8009270:	f1b8 0f00 	cmp.w	r8, #0
 8009274:	d005      	beq.n	8009282 <_dtoa_r+0x982>
 8009276:	45b8      	cmp	r8, r7
 8009278:	d003      	beq.n	8009282 <_dtoa_r+0x982>
 800927a:	4641      	mov	r1, r8
 800927c:	4620      	mov	r0, r4
 800927e:	f000 ff25 	bl	800a0cc <_Bfree>
 8009282:	4639      	mov	r1, r7
 8009284:	4620      	mov	r0, r4
 8009286:	f000 ff21 	bl	800a0cc <_Bfree>
 800928a:	e6a5      	b.n	8008fd8 <_dtoa_r+0x6d8>
 800928c:	2600      	movs	r6, #0
 800928e:	4637      	mov	r7, r6
 8009290:	e7e1      	b.n	8009256 <_dtoa_r+0x956>
 8009292:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009294:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009298:	4637      	mov	r7, r6
 800929a:	e599      	b.n	8008dd0 <_dtoa_r+0x4d0>
 800929c:	9b08      	ldr	r3, [sp, #32]
 800929e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f000 80fd 	beq.w	80094a2 <_dtoa_r+0xba2>
 80092a8:	2d00      	cmp	r5, #0
 80092aa:	dd05      	ble.n	80092b8 <_dtoa_r+0x9b8>
 80092ac:	4639      	mov	r1, r7
 80092ae:	462a      	mov	r2, r5
 80092b0:	4620      	mov	r0, r4
 80092b2:	f001 f927 	bl	800a504 <__lshift>
 80092b6:	4607      	mov	r7, r0
 80092b8:	9b06      	ldr	r3, [sp, #24]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d05c      	beq.n	8009378 <_dtoa_r+0xa78>
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 fec3 	bl	800a04c <_Balloc>
 80092c6:	4605      	mov	r5, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <_dtoa_r+0x9d6>
 80092ca:	4b80      	ldr	r3, [pc, #512]	; (80094cc <_dtoa_r+0xbcc>)
 80092cc:	4602      	mov	r2, r0
 80092ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80092d2:	f7ff bb2e 	b.w	8008932 <_dtoa_r+0x32>
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	3202      	adds	r2, #2
 80092da:	0092      	lsls	r2, r2, #2
 80092dc:	f107 010c 	add.w	r1, r7, #12
 80092e0:	300c      	adds	r0, #12
 80092e2:	f000 fea5 	bl	800a030 <memcpy>
 80092e6:	2201      	movs	r2, #1
 80092e8:	4629      	mov	r1, r5
 80092ea:	4620      	mov	r0, r4
 80092ec:	f001 f90a 	bl	800a504 <__lshift>
 80092f0:	9b00      	ldr	r3, [sp, #0]
 80092f2:	3301      	adds	r3, #1
 80092f4:	9301      	str	r3, [sp, #4]
 80092f6:	9b00      	ldr	r3, [sp, #0]
 80092f8:	444b      	add	r3, r9
 80092fa:	9307      	str	r3, [sp, #28]
 80092fc:	9b02      	ldr	r3, [sp, #8]
 80092fe:	f003 0301 	and.w	r3, r3, #1
 8009302:	46b8      	mov	r8, r7
 8009304:	9306      	str	r3, [sp, #24]
 8009306:	4607      	mov	r7, r0
 8009308:	9b01      	ldr	r3, [sp, #4]
 800930a:	4631      	mov	r1, r6
 800930c:	3b01      	subs	r3, #1
 800930e:	4658      	mov	r0, fp
 8009310:	9302      	str	r3, [sp, #8]
 8009312:	f7ff fa67 	bl	80087e4 <quorem>
 8009316:	4603      	mov	r3, r0
 8009318:	3330      	adds	r3, #48	; 0x30
 800931a:	9004      	str	r0, [sp, #16]
 800931c:	4641      	mov	r1, r8
 800931e:	4658      	mov	r0, fp
 8009320:	9308      	str	r3, [sp, #32]
 8009322:	f001 f95b 	bl	800a5dc <__mcmp>
 8009326:	463a      	mov	r2, r7
 8009328:	4681      	mov	r9, r0
 800932a:	4631      	mov	r1, r6
 800932c:	4620      	mov	r0, r4
 800932e:	f001 f971 	bl	800a614 <__mdiff>
 8009332:	68c2      	ldr	r2, [r0, #12]
 8009334:	9b08      	ldr	r3, [sp, #32]
 8009336:	4605      	mov	r5, r0
 8009338:	bb02      	cbnz	r2, 800937c <_dtoa_r+0xa7c>
 800933a:	4601      	mov	r1, r0
 800933c:	4658      	mov	r0, fp
 800933e:	f001 f94d 	bl	800a5dc <__mcmp>
 8009342:	9b08      	ldr	r3, [sp, #32]
 8009344:	4602      	mov	r2, r0
 8009346:	4629      	mov	r1, r5
 8009348:	4620      	mov	r0, r4
 800934a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800934e:	f000 febd 	bl	800a0cc <_Bfree>
 8009352:	9b05      	ldr	r3, [sp, #20]
 8009354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009356:	9d01      	ldr	r5, [sp, #4]
 8009358:	ea43 0102 	orr.w	r1, r3, r2
 800935c:	9b06      	ldr	r3, [sp, #24]
 800935e:	430b      	orrs	r3, r1
 8009360:	9b08      	ldr	r3, [sp, #32]
 8009362:	d10d      	bne.n	8009380 <_dtoa_r+0xa80>
 8009364:	2b39      	cmp	r3, #57	; 0x39
 8009366:	d029      	beq.n	80093bc <_dtoa_r+0xabc>
 8009368:	f1b9 0f00 	cmp.w	r9, #0
 800936c:	dd01      	ble.n	8009372 <_dtoa_r+0xa72>
 800936e:	9b04      	ldr	r3, [sp, #16]
 8009370:	3331      	adds	r3, #49	; 0x31
 8009372:	9a02      	ldr	r2, [sp, #8]
 8009374:	7013      	strb	r3, [r2, #0]
 8009376:	e774      	b.n	8009262 <_dtoa_r+0x962>
 8009378:	4638      	mov	r0, r7
 800937a:	e7b9      	b.n	80092f0 <_dtoa_r+0x9f0>
 800937c:	2201      	movs	r2, #1
 800937e:	e7e2      	b.n	8009346 <_dtoa_r+0xa46>
 8009380:	f1b9 0f00 	cmp.w	r9, #0
 8009384:	db06      	blt.n	8009394 <_dtoa_r+0xa94>
 8009386:	9905      	ldr	r1, [sp, #20]
 8009388:	ea41 0909 	orr.w	r9, r1, r9
 800938c:	9906      	ldr	r1, [sp, #24]
 800938e:	ea59 0101 	orrs.w	r1, r9, r1
 8009392:	d120      	bne.n	80093d6 <_dtoa_r+0xad6>
 8009394:	2a00      	cmp	r2, #0
 8009396:	ddec      	ble.n	8009372 <_dtoa_r+0xa72>
 8009398:	4659      	mov	r1, fp
 800939a:	2201      	movs	r2, #1
 800939c:	4620      	mov	r0, r4
 800939e:	9301      	str	r3, [sp, #4]
 80093a0:	f001 f8b0 	bl	800a504 <__lshift>
 80093a4:	4631      	mov	r1, r6
 80093a6:	4683      	mov	fp, r0
 80093a8:	f001 f918 	bl	800a5dc <__mcmp>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	9b01      	ldr	r3, [sp, #4]
 80093b0:	dc02      	bgt.n	80093b8 <_dtoa_r+0xab8>
 80093b2:	d1de      	bne.n	8009372 <_dtoa_r+0xa72>
 80093b4:	07da      	lsls	r2, r3, #31
 80093b6:	d5dc      	bpl.n	8009372 <_dtoa_r+0xa72>
 80093b8:	2b39      	cmp	r3, #57	; 0x39
 80093ba:	d1d8      	bne.n	800936e <_dtoa_r+0xa6e>
 80093bc:	9a02      	ldr	r2, [sp, #8]
 80093be:	2339      	movs	r3, #57	; 0x39
 80093c0:	7013      	strb	r3, [r2, #0]
 80093c2:	462b      	mov	r3, r5
 80093c4:	461d      	mov	r5, r3
 80093c6:	3b01      	subs	r3, #1
 80093c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80093cc:	2a39      	cmp	r2, #57	; 0x39
 80093ce:	d050      	beq.n	8009472 <_dtoa_r+0xb72>
 80093d0:	3201      	adds	r2, #1
 80093d2:	701a      	strb	r2, [r3, #0]
 80093d4:	e745      	b.n	8009262 <_dtoa_r+0x962>
 80093d6:	2a00      	cmp	r2, #0
 80093d8:	dd03      	ble.n	80093e2 <_dtoa_r+0xae2>
 80093da:	2b39      	cmp	r3, #57	; 0x39
 80093dc:	d0ee      	beq.n	80093bc <_dtoa_r+0xabc>
 80093de:	3301      	adds	r3, #1
 80093e0:	e7c7      	b.n	8009372 <_dtoa_r+0xa72>
 80093e2:	9a01      	ldr	r2, [sp, #4]
 80093e4:	9907      	ldr	r1, [sp, #28]
 80093e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80093ea:	428a      	cmp	r2, r1
 80093ec:	d02a      	beq.n	8009444 <_dtoa_r+0xb44>
 80093ee:	4659      	mov	r1, fp
 80093f0:	2300      	movs	r3, #0
 80093f2:	220a      	movs	r2, #10
 80093f4:	4620      	mov	r0, r4
 80093f6:	f000 fe8b 	bl	800a110 <__multadd>
 80093fa:	45b8      	cmp	r8, r7
 80093fc:	4683      	mov	fp, r0
 80093fe:	f04f 0300 	mov.w	r3, #0
 8009402:	f04f 020a 	mov.w	r2, #10
 8009406:	4641      	mov	r1, r8
 8009408:	4620      	mov	r0, r4
 800940a:	d107      	bne.n	800941c <_dtoa_r+0xb1c>
 800940c:	f000 fe80 	bl	800a110 <__multadd>
 8009410:	4680      	mov	r8, r0
 8009412:	4607      	mov	r7, r0
 8009414:	9b01      	ldr	r3, [sp, #4]
 8009416:	3301      	adds	r3, #1
 8009418:	9301      	str	r3, [sp, #4]
 800941a:	e775      	b.n	8009308 <_dtoa_r+0xa08>
 800941c:	f000 fe78 	bl	800a110 <__multadd>
 8009420:	4639      	mov	r1, r7
 8009422:	4680      	mov	r8, r0
 8009424:	2300      	movs	r3, #0
 8009426:	220a      	movs	r2, #10
 8009428:	4620      	mov	r0, r4
 800942a:	f000 fe71 	bl	800a110 <__multadd>
 800942e:	4607      	mov	r7, r0
 8009430:	e7f0      	b.n	8009414 <_dtoa_r+0xb14>
 8009432:	f1b9 0f00 	cmp.w	r9, #0
 8009436:	9a00      	ldr	r2, [sp, #0]
 8009438:	bfcc      	ite	gt
 800943a:	464d      	movgt	r5, r9
 800943c:	2501      	movle	r5, #1
 800943e:	4415      	add	r5, r2
 8009440:	f04f 0800 	mov.w	r8, #0
 8009444:	4659      	mov	r1, fp
 8009446:	2201      	movs	r2, #1
 8009448:	4620      	mov	r0, r4
 800944a:	9301      	str	r3, [sp, #4]
 800944c:	f001 f85a 	bl	800a504 <__lshift>
 8009450:	4631      	mov	r1, r6
 8009452:	4683      	mov	fp, r0
 8009454:	f001 f8c2 	bl	800a5dc <__mcmp>
 8009458:	2800      	cmp	r0, #0
 800945a:	dcb2      	bgt.n	80093c2 <_dtoa_r+0xac2>
 800945c:	d102      	bne.n	8009464 <_dtoa_r+0xb64>
 800945e:	9b01      	ldr	r3, [sp, #4]
 8009460:	07db      	lsls	r3, r3, #31
 8009462:	d4ae      	bmi.n	80093c2 <_dtoa_r+0xac2>
 8009464:	462b      	mov	r3, r5
 8009466:	461d      	mov	r5, r3
 8009468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800946c:	2a30      	cmp	r2, #48	; 0x30
 800946e:	d0fa      	beq.n	8009466 <_dtoa_r+0xb66>
 8009470:	e6f7      	b.n	8009262 <_dtoa_r+0x962>
 8009472:	9a00      	ldr	r2, [sp, #0]
 8009474:	429a      	cmp	r2, r3
 8009476:	d1a5      	bne.n	80093c4 <_dtoa_r+0xac4>
 8009478:	f10a 0a01 	add.w	sl, sl, #1
 800947c:	2331      	movs	r3, #49	; 0x31
 800947e:	e779      	b.n	8009374 <_dtoa_r+0xa74>
 8009480:	4b13      	ldr	r3, [pc, #76]	; (80094d0 <_dtoa_r+0xbd0>)
 8009482:	f7ff baaf 	b.w	80089e4 <_dtoa_r+0xe4>
 8009486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009488:	2b00      	cmp	r3, #0
 800948a:	f47f aa86 	bne.w	800899a <_dtoa_r+0x9a>
 800948e:	4b11      	ldr	r3, [pc, #68]	; (80094d4 <_dtoa_r+0xbd4>)
 8009490:	f7ff baa8 	b.w	80089e4 <_dtoa_r+0xe4>
 8009494:	f1b9 0f00 	cmp.w	r9, #0
 8009498:	dc03      	bgt.n	80094a2 <_dtoa_r+0xba2>
 800949a:	9b05      	ldr	r3, [sp, #20]
 800949c:	2b02      	cmp	r3, #2
 800949e:	f73f aec9 	bgt.w	8009234 <_dtoa_r+0x934>
 80094a2:	9d00      	ldr	r5, [sp, #0]
 80094a4:	4631      	mov	r1, r6
 80094a6:	4658      	mov	r0, fp
 80094a8:	f7ff f99c 	bl	80087e4 <quorem>
 80094ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80094b0:	f805 3b01 	strb.w	r3, [r5], #1
 80094b4:	9a00      	ldr	r2, [sp, #0]
 80094b6:	1aaa      	subs	r2, r5, r2
 80094b8:	4591      	cmp	r9, r2
 80094ba:	ddba      	ble.n	8009432 <_dtoa_r+0xb32>
 80094bc:	4659      	mov	r1, fp
 80094be:	2300      	movs	r3, #0
 80094c0:	220a      	movs	r2, #10
 80094c2:	4620      	mov	r0, r4
 80094c4:	f000 fe24 	bl	800a110 <__multadd>
 80094c8:	4683      	mov	fp, r0
 80094ca:	e7eb      	b.n	80094a4 <_dtoa_r+0xba4>
 80094cc:	0800ba04 	.word	0x0800ba04
 80094d0:	0800b800 	.word	0x0800b800
 80094d4:	0800b981 	.word	0x0800b981

080094d8 <__sflush_r>:
 80094d8:	898a      	ldrh	r2, [r1, #12]
 80094da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094de:	4605      	mov	r5, r0
 80094e0:	0710      	lsls	r0, r2, #28
 80094e2:	460c      	mov	r4, r1
 80094e4:	d458      	bmi.n	8009598 <__sflush_r+0xc0>
 80094e6:	684b      	ldr	r3, [r1, #4]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	dc05      	bgt.n	80094f8 <__sflush_r+0x20>
 80094ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	dc02      	bgt.n	80094f8 <__sflush_r+0x20>
 80094f2:	2000      	movs	r0, #0
 80094f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094fa:	2e00      	cmp	r6, #0
 80094fc:	d0f9      	beq.n	80094f2 <__sflush_r+0x1a>
 80094fe:	2300      	movs	r3, #0
 8009500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009504:	682f      	ldr	r7, [r5, #0]
 8009506:	602b      	str	r3, [r5, #0]
 8009508:	d032      	beq.n	8009570 <__sflush_r+0x98>
 800950a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800950c:	89a3      	ldrh	r3, [r4, #12]
 800950e:	075a      	lsls	r2, r3, #29
 8009510:	d505      	bpl.n	800951e <__sflush_r+0x46>
 8009512:	6863      	ldr	r3, [r4, #4]
 8009514:	1ac0      	subs	r0, r0, r3
 8009516:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009518:	b10b      	cbz	r3, 800951e <__sflush_r+0x46>
 800951a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800951c:	1ac0      	subs	r0, r0, r3
 800951e:	2300      	movs	r3, #0
 8009520:	4602      	mov	r2, r0
 8009522:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009524:	6a21      	ldr	r1, [r4, #32]
 8009526:	4628      	mov	r0, r5
 8009528:	47b0      	blx	r6
 800952a:	1c43      	adds	r3, r0, #1
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	d106      	bne.n	800953e <__sflush_r+0x66>
 8009530:	6829      	ldr	r1, [r5, #0]
 8009532:	291d      	cmp	r1, #29
 8009534:	d82c      	bhi.n	8009590 <__sflush_r+0xb8>
 8009536:	4a2a      	ldr	r2, [pc, #168]	; (80095e0 <__sflush_r+0x108>)
 8009538:	40ca      	lsrs	r2, r1
 800953a:	07d6      	lsls	r6, r2, #31
 800953c:	d528      	bpl.n	8009590 <__sflush_r+0xb8>
 800953e:	2200      	movs	r2, #0
 8009540:	6062      	str	r2, [r4, #4]
 8009542:	04d9      	lsls	r1, r3, #19
 8009544:	6922      	ldr	r2, [r4, #16]
 8009546:	6022      	str	r2, [r4, #0]
 8009548:	d504      	bpl.n	8009554 <__sflush_r+0x7c>
 800954a:	1c42      	adds	r2, r0, #1
 800954c:	d101      	bne.n	8009552 <__sflush_r+0x7a>
 800954e:	682b      	ldr	r3, [r5, #0]
 8009550:	b903      	cbnz	r3, 8009554 <__sflush_r+0x7c>
 8009552:	6560      	str	r0, [r4, #84]	; 0x54
 8009554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009556:	602f      	str	r7, [r5, #0]
 8009558:	2900      	cmp	r1, #0
 800955a:	d0ca      	beq.n	80094f2 <__sflush_r+0x1a>
 800955c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009560:	4299      	cmp	r1, r3
 8009562:	d002      	beq.n	800956a <__sflush_r+0x92>
 8009564:	4628      	mov	r0, r5
 8009566:	f001 fa3b 	bl	800a9e0 <_free_r>
 800956a:	2000      	movs	r0, #0
 800956c:	6360      	str	r0, [r4, #52]	; 0x34
 800956e:	e7c1      	b.n	80094f4 <__sflush_r+0x1c>
 8009570:	6a21      	ldr	r1, [r4, #32]
 8009572:	2301      	movs	r3, #1
 8009574:	4628      	mov	r0, r5
 8009576:	47b0      	blx	r6
 8009578:	1c41      	adds	r1, r0, #1
 800957a:	d1c7      	bne.n	800950c <__sflush_r+0x34>
 800957c:	682b      	ldr	r3, [r5, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d0c4      	beq.n	800950c <__sflush_r+0x34>
 8009582:	2b1d      	cmp	r3, #29
 8009584:	d001      	beq.n	800958a <__sflush_r+0xb2>
 8009586:	2b16      	cmp	r3, #22
 8009588:	d101      	bne.n	800958e <__sflush_r+0xb6>
 800958a:	602f      	str	r7, [r5, #0]
 800958c:	e7b1      	b.n	80094f2 <__sflush_r+0x1a>
 800958e:	89a3      	ldrh	r3, [r4, #12]
 8009590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009594:	81a3      	strh	r3, [r4, #12]
 8009596:	e7ad      	b.n	80094f4 <__sflush_r+0x1c>
 8009598:	690f      	ldr	r7, [r1, #16]
 800959a:	2f00      	cmp	r7, #0
 800959c:	d0a9      	beq.n	80094f2 <__sflush_r+0x1a>
 800959e:	0793      	lsls	r3, r2, #30
 80095a0:	680e      	ldr	r6, [r1, #0]
 80095a2:	bf08      	it	eq
 80095a4:	694b      	ldreq	r3, [r1, #20]
 80095a6:	600f      	str	r7, [r1, #0]
 80095a8:	bf18      	it	ne
 80095aa:	2300      	movne	r3, #0
 80095ac:	eba6 0807 	sub.w	r8, r6, r7
 80095b0:	608b      	str	r3, [r1, #8]
 80095b2:	f1b8 0f00 	cmp.w	r8, #0
 80095b6:	dd9c      	ble.n	80094f2 <__sflush_r+0x1a>
 80095b8:	6a21      	ldr	r1, [r4, #32]
 80095ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80095bc:	4643      	mov	r3, r8
 80095be:	463a      	mov	r2, r7
 80095c0:	4628      	mov	r0, r5
 80095c2:	47b0      	blx	r6
 80095c4:	2800      	cmp	r0, #0
 80095c6:	dc06      	bgt.n	80095d6 <__sflush_r+0xfe>
 80095c8:	89a3      	ldrh	r3, [r4, #12]
 80095ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	f04f 30ff 	mov.w	r0, #4294967295
 80095d4:	e78e      	b.n	80094f4 <__sflush_r+0x1c>
 80095d6:	4407      	add	r7, r0
 80095d8:	eba8 0800 	sub.w	r8, r8, r0
 80095dc:	e7e9      	b.n	80095b2 <__sflush_r+0xda>
 80095de:	bf00      	nop
 80095e0:	20400001 	.word	0x20400001

080095e4 <_fflush_r>:
 80095e4:	b538      	push	{r3, r4, r5, lr}
 80095e6:	690b      	ldr	r3, [r1, #16]
 80095e8:	4605      	mov	r5, r0
 80095ea:	460c      	mov	r4, r1
 80095ec:	b913      	cbnz	r3, 80095f4 <_fflush_r+0x10>
 80095ee:	2500      	movs	r5, #0
 80095f0:	4628      	mov	r0, r5
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	b118      	cbz	r0, 80095fe <_fflush_r+0x1a>
 80095f6:	6983      	ldr	r3, [r0, #24]
 80095f8:	b90b      	cbnz	r3, 80095fe <_fflush_r+0x1a>
 80095fa:	f000 f887 	bl	800970c <__sinit>
 80095fe:	4b14      	ldr	r3, [pc, #80]	; (8009650 <_fflush_r+0x6c>)
 8009600:	429c      	cmp	r4, r3
 8009602:	d11b      	bne.n	800963c <_fflush_r+0x58>
 8009604:	686c      	ldr	r4, [r5, #4]
 8009606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d0ef      	beq.n	80095ee <_fflush_r+0xa>
 800960e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009610:	07d0      	lsls	r0, r2, #31
 8009612:	d404      	bmi.n	800961e <_fflush_r+0x3a>
 8009614:	0599      	lsls	r1, r3, #22
 8009616:	d402      	bmi.n	800961e <_fflush_r+0x3a>
 8009618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800961a:	f000 fc88 	bl	8009f2e <__retarget_lock_acquire_recursive>
 800961e:	4628      	mov	r0, r5
 8009620:	4621      	mov	r1, r4
 8009622:	f7ff ff59 	bl	80094d8 <__sflush_r>
 8009626:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009628:	07da      	lsls	r2, r3, #31
 800962a:	4605      	mov	r5, r0
 800962c:	d4e0      	bmi.n	80095f0 <_fflush_r+0xc>
 800962e:	89a3      	ldrh	r3, [r4, #12]
 8009630:	059b      	lsls	r3, r3, #22
 8009632:	d4dd      	bmi.n	80095f0 <_fflush_r+0xc>
 8009634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009636:	f000 fc7b 	bl	8009f30 <__retarget_lock_release_recursive>
 800963a:	e7d9      	b.n	80095f0 <_fflush_r+0xc>
 800963c:	4b05      	ldr	r3, [pc, #20]	; (8009654 <_fflush_r+0x70>)
 800963e:	429c      	cmp	r4, r3
 8009640:	d101      	bne.n	8009646 <_fflush_r+0x62>
 8009642:	68ac      	ldr	r4, [r5, #8]
 8009644:	e7df      	b.n	8009606 <_fflush_r+0x22>
 8009646:	4b04      	ldr	r3, [pc, #16]	; (8009658 <_fflush_r+0x74>)
 8009648:	429c      	cmp	r4, r3
 800964a:	bf08      	it	eq
 800964c:	68ec      	ldreq	r4, [r5, #12]
 800964e:	e7da      	b.n	8009606 <_fflush_r+0x22>
 8009650:	0800ba38 	.word	0x0800ba38
 8009654:	0800ba58 	.word	0x0800ba58
 8009658:	0800ba18 	.word	0x0800ba18

0800965c <std>:
 800965c:	2300      	movs	r3, #0
 800965e:	b510      	push	{r4, lr}
 8009660:	4604      	mov	r4, r0
 8009662:	e9c0 3300 	strd	r3, r3, [r0]
 8009666:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800966a:	6083      	str	r3, [r0, #8]
 800966c:	8181      	strh	r1, [r0, #12]
 800966e:	6643      	str	r3, [r0, #100]	; 0x64
 8009670:	81c2      	strh	r2, [r0, #14]
 8009672:	6183      	str	r3, [r0, #24]
 8009674:	4619      	mov	r1, r3
 8009676:	2208      	movs	r2, #8
 8009678:	305c      	adds	r0, #92	; 0x5c
 800967a:	f7fd fa23 	bl	8006ac4 <memset>
 800967e:	4b05      	ldr	r3, [pc, #20]	; (8009694 <std+0x38>)
 8009680:	6263      	str	r3, [r4, #36]	; 0x24
 8009682:	4b05      	ldr	r3, [pc, #20]	; (8009698 <std+0x3c>)
 8009684:	62a3      	str	r3, [r4, #40]	; 0x28
 8009686:	4b05      	ldr	r3, [pc, #20]	; (800969c <std+0x40>)
 8009688:	62e3      	str	r3, [r4, #44]	; 0x2c
 800968a:	4b05      	ldr	r3, [pc, #20]	; (80096a0 <std+0x44>)
 800968c:	6224      	str	r4, [r4, #32]
 800968e:	6323      	str	r3, [r4, #48]	; 0x30
 8009690:	bd10      	pop	{r4, pc}
 8009692:	bf00      	nop
 8009694:	0800ae21 	.word	0x0800ae21
 8009698:	0800ae43 	.word	0x0800ae43
 800969c:	0800ae7b 	.word	0x0800ae7b
 80096a0:	0800ae9f 	.word	0x0800ae9f

080096a4 <_cleanup_r>:
 80096a4:	4901      	ldr	r1, [pc, #4]	; (80096ac <_cleanup_r+0x8>)
 80096a6:	f000 b8af 	b.w	8009808 <_fwalk_reent>
 80096aa:	bf00      	nop
 80096ac:	080095e5 	.word	0x080095e5

080096b0 <__sfmoreglue>:
 80096b0:	b570      	push	{r4, r5, r6, lr}
 80096b2:	1e4a      	subs	r2, r1, #1
 80096b4:	2568      	movs	r5, #104	; 0x68
 80096b6:	4355      	muls	r5, r2
 80096b8:	460e      	mov	r6, r1
 80096ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80096be:	f001 f9df 	bl	800aa80 <_malloc_r>
 80096c2:	4604      	mov	r4, r0
 80096c4:	b140      	cbz	r0, 80096d8 <__sfmoreglue+0x28>
 80096c6:	2100      	movs	r1, #0
 80096c8:	e9c0 1600 	strd	r1, r6, [r0]
 80096cc:	300c      	adds	r0, #12
 80096ce:	60a0      	str	r0, [r4, #8]
 80096d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80096d4:	f7fd f9f6 	bl	8006ac4 <memset>
 80096d8:	4620      	mov	r0, r4
 80096da:	bd70      	pop	{r4, r5, r6, pc}

080096dc <__sfp_lock_acquire>:
 80096dc:	4801      	ldr	r0, [pc, #4]	; (80096e4 <__sfp_lock_acquire+0x8>)
 80096de:	f000 bc26 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 80096e2:	bf00      	nop
 80096e4:	200009ec 	.word	0x200009ec

080096e8 <__sfp_lock_release>:
 80096e8:	4801      	ldr	r0, [pc, #4]	; (80096f0 <__sfp_lock_release+0x8>)
 80096ea:	f000 bc21 	b.w	8009f30 <__retarget_lock_release_recursive>
 80096ee:	bf00      	nop
 80096f0:	200009ec 	.word	0x200009ec

080096f4 <__sinit_lock_acquire>:
 80096f4:	4801      	ldr	r0, [pc, #4]	; (80096fc <__sinit_lock_acquire+0x8>)
 80096f6:	f000 bc1a 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 80096fa:	bf00      	nop
 80096fc:	200009e7 	.word	0x200009e7

08009700 <__sinit_lock_release>:
 8009700:	4801      	ldr	r0, [pc, #4]	; (8009708 <__sinit_lock_release+0x8>)
 8009702:	f000 bc15 	b.w	8009f30 <__retarget_lock_release_recursive>
 8009706:	bf00      	nop
 8009708:	200009e7 	.word	0x200009e7

0800970c <__sinit>:
 800970c:	b510      	push	{r4, lr}
 800970e:	4604      	mov	r4, r0
 8009710:	f7ff fff0 	bl	80096f4 <__sinit_lock_acquire>
 8009714:	69a3      	ldr	r3, [r4, #24]
 8009716:	b11b      	cbz	r3, 8009720 <__sinit+0x14>
 8009718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800971c:	f7ff bff0 	b.w	8009700 <__sinit_lock_release>
 8009720:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009724:	6523      	str	r3, [r4, #80]	; 0x50
 8009726:	4b13      	ldr	r3, [pc, #76]	; (8009774 <__sinit+0x68>)
 8009728:	4a13      	ldr	r2, [pc, #76]	; (8009778 <__sinit+0x6c>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	62a2      	str	r2, [r4, #40]	; 0x28
 800972e:	42a3      	cmp	r3, r4
 8009730:	bf04      	itt	eq
 8009732:	2301      	moveq	r3, #1
 8009734:	61a3      	streq	r3, [r4, #24]
 8009736:	4620      	mov	r0, r4
 8009738:	f000 f820 	bl	800977c <__sfp>
 800973c:	6060      	str	r0, [r4, #4]
 800973e:	4620      	mov	r0, r4
 8009740:	f000 f81c 	bl	800977c <__sfp>
 8009744:	60a0      	str	r0, [r4, #8]
 8009746:	4620      	mov	r0, r4
 8009748:	f000 f818 	bl	800977c <__sfp>
 800974c:	2200      	movs	r2, #0
 800974e:	60e0      	str	r0, [r4, #12]
 8009750:	2104      	movs	r1, #4
 8009752:	6860      	ldr	r0, [r4, #4]
 8009754:	f7ff ff82 	bl	800965c <std>
 8009758:	68a0      	ldr	r0, [r4, #8]
 800975a:	2201      	movs	r2, #1
 800975c:	2109      	movs	r1, #9
 800975e:	f7ff ff7d 	bl	800965c <std>
 8009762:	68e0      	ldr	r0, [r4, #12]
 8009764:	2202      	movs	r2, #2
 8009766:	2112      	movs	r1, #18
 8009768:	f7ff ff78 	bl	800965c <std>
 800976c:	2301      	movs	r3, #1
 800976e:	61a3      	str	r3, [r4, #24]
 8009770:	e7d2      	b.n	8009718 <__sinit+0xc>
 8009772:	bf00      	nop
 8009774:	0800b7ec 	.word	0x0800b7ec
 8009778:	080096a5 	.word	0x080096a5

0800977c <__sfp>:
 800977c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800977e:	4607      	mov	r7, r0
 8009780:	f7ff ffac 	bl	80096dc <__sfp_lock_acquire>
 8009784:	4b1e      	ldr	r3, [pc, #120]	; (8009800 <__sfp+0x84>)
 8009786:	681e      	ldr	r6, [r3, #0]
 8009788:	69b3      	ldr	r3, [r6, #24]
 800978a:	b913      	cbnz	r3, 8009792 <__sfp+0x16>
 800978c:	4630      	mov	r0, r6
 800978e:	f7ff ffbd 	bl	800970c <__sinit>
 8009792:	3648      	adds	r6, #72	; 0x48
 8009794:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009798:	3b01      	subs	r3, #1
 800979a:	d503      	bpl.n	80097a4 <__sfp+0x28>
 800979c:	6833      	ldr	r3, [r6, #0]
 800979e:	b30b      	cbz	r3, 80097e4 <__sfp+0x68>
 80097a0:	6836      	ldr	r6, [r6, #0]
 80097a2:	e7f7      	b.n	8009794 <__sfp+0x18>
 80097a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097a8:	b9d5      	cbnz	r5, 80097e0 <__sfp+0x64>
 80097aa:	4b16      	ldr	r3, [pc, #88]	; (8009804 <__sfp+0x88>)
 80097ac:	60e3      	str	r3, [r4, #12]
 80097ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097b2:	6665      	str	r5, [r4, #100]	; 0x64
 80097b4:	f000 fbba 	bl	8009f2c <__retarget_lock_init_recursive>
 80097b8:	f7ff ff96 	bl	80096e8 <__sfp_lock_release>
 80097bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80097c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80097c4:	6025      	str	r5, [r4, #0]
 80097c6:	61a5      	str	r5, [r4, #24]
 80097c8:	2208      	movs	r2, #8
 80097ca:	4629      	mov	r1, r5
 80097cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80097d0:	f7fd f978 	bl	8006ac4 <memset>
 80097d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80097d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80097dc:	4620      	mov	r0, r4
 80097de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097e0:	3468      	adds	r4, #104	; 0x68
 80097e2:	e7d9      	b.n	8009798 <__sfp+0x1c>
 80097e4:	2104      	movs	r1, #4
 80097e6:	4638      	mov	r0, r7
 80097e8:	f7ff ff62 	bl	80096b0 <__sfmoreglue>
 80097ec:	4604      	mov	r4, r0
 80097ee:	6030      	str	r0, [r6, #0]
 80097f0:	2800      	cmp	r0, #0
 80097f2:	d1d5      	bne.n	80097a0 <__sfp+0x24>
 80097f4:	f7ff ff78 	bl	80096e8 <__sfp_lock_release>
 80097f8:	230c      	movs	r3, #12
 80097fa:	603b      	str	r3, [r7, #0]
 80097fc:	e7ee      	b.n	80097dc <__sfp+0x60>
 80097fe:	bf00      	nop
 8009800:	0800b7ec 	.word	0x0800b7ec
 8009804:	ffff0001 	.word	0xffff0001

08009808 <_fwalk_reent>:
 8009808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800980c:	4606      	mov	r6, r0
 800980e:	4688      	mov	r8, r1
 8009810:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009814:	2700      	movs	r7, #0
 8009816:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800981a:	f1b9 0901 	subs.w	r9, r9, #1
 800981e:	d505      	bpl.n	800982c <_fwalk_reent+0x24>
 8009820:	6824      	ldr	r4, [r4, #0]
 8009822:	2c00      	cmp	r4, #0
 8009824:	d1f7      	bne.n	8009816 <_fwalk_reent+0xe>
 8009826:	4638      	mov	r0, r7
 8009828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982c:	89ab      	ldrh	r3, [r5, #12]
 800982e:	2b01      	cmp	r3, #1
 8009830:	d907      	bls.n	8009842 <_fwalk_reent+0x3a>
 8009832:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009836:	3301      	adds	r3, #1
 8009838:	d003      	beq.n	8009842 <_fwalk_reent+0x3a>
 800983a:	4629      	mov	r1, r5
 800983c:	4630      	mov	r0, r6
 800983e:	47c0      	blx	r8
 8009840:	4307      	orrs	r7, r0
 8009842:	3568      	adds	r5, #104	; 0x68
 8009844:	e7e9      	b.n	800981a <_fwalk_reent+0x12>

08009846 <rshift>:
 8009846:	6903      	ldr	r3, [r0, #16]
 8009848:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800984c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009850:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009854:	f100 0414 	add.w	r4, r0, #20
 8009858:	dd45      	ble.n	80098e6 <rshift+0xa0>
 800985a:	f011 011f 	ands.w	r1, r1, #31
 800985e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009862:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009866:	d10c      	bne.n	8009882 <rshift+0x3c>
 8009868:	f100 0710 	add.w	r7, r0, #16
 800986c:	4629      	mov	r1, r5
 800986e:	42b1      	cmp	r1, r6
 8009870:	d334      	bcc.n	80098dc <rshift+0x96>
 8009872:	1a9b      	subs	r3, r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	1eea      	subs	r2, r5, #3
 8009878:	4296      	cmp	r6, r2
 800987a:	bf38      	it	cc
 800987c:	2300      	movcc	r3, #0
 800987e:	4423      	add	r3, r4
 8009880:	e015      	b.n	80098ae <rshift+0x68>
 8009882:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009886:	f1c1 0820 	rsb	r8, r1, #32
 800988a:	40cf      	lsrs	r7, r1
 800988c:	f105 0e04 	add.w	lr, r5, #4
 8009890:	46a1      	mov	r9, r4
 8009892:	4576      	cmp	r6, lr
 8009894:	46f4      	mov	ip, lr
 8009896:	d815      	bhi.n	80098c4 <rshift+0x7e>
 8009898:	1a9b      	subs	r3, r3, r2
 800989a:	009a      	lsls	r2, r3, #2
 800989c:	3a04      	subs	r2, #4
 800989e:	3501      	adds	r5, #1
 80098a0:	42ae      	cmp	r6, r5
 80098a2:	bf38      	it	cc
 80098a4:	2200      	movcc	r2, #0
 80098a6:	18a3      	adds	r3, r4, r2
 80098a8:	50a7      	str	r7, [r4, r2]
 80098aa:	b107      	cbz	r7, 80098ae <rshift+0x68>
 80098ac:	3304      	adds	r3, #4
 80098ae:	1b1a      	subs	r2, r3, r4
 80098b0:	42a3      	cmp	r3, r4
 80098b2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80098b6:	bf08      	it	eq
 80098b8:	2300      	moveq	r3, #0
 80098ba:	6102      	str	r2, [r0, #16]
 80098bc:	bf08      	it	eq
 80098be:	6143      	streq	r3, [r0, #20]
 80098c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098c4:	f8dc c000 	ldr.w	ip, [ip]
 80098c8:	fa0c fc08 	lsl.w	ip, ip, r8
 80098cc:	ea4c 0707 	orr.w	r7, ip, r7
 80098d0:	f849 7b04 	str.w	r7, [r9], #4
 80098d4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80098d8:	40cf      	lsrs	r7, r1
 80098da:	e7da      	b.n	8009892 <rshift+0x4c>
 80098dc:	f851 cb04 	ldr.w	ip, [r1], #4
 80098e0:	f847 cf04 	str.w	ip, [r7, #4]!
 80098e4:	e7c3      	b.n	800986e <rshift+0x28>
 80098e6:	4623      	mov	r3, r4
 80098e8:	e7e1      	b.n	80098ae <rshift+0x68>

080098ea <__hexdig_fun>:
 80098ea:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80098ee:	2b09      	cmp	r3, #9
 80098f0:	d802      	bhi.n	80098f8 <__hexdig_fun+0xe>
 80098f2:	3820      	subs	r0, #32
 80098f4:	b2c0      	uxtb	r0, r0
 80098f6:	4770      	bx	lr
 80098f8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80098fc:	2b05      	cmp	r3, #5
 80098fe:	d801      	bhi.n	8009904 <__hexdig_fun+0x1a>
 8009900:	3847      	subs	r0, #71	; 0x47
 8009902:	e7f7      	b.n	80098f4 <__hexdig_fun+0xa>
 8009904:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009908:	2b05      	cmp	r3, #5
 800990a:	d801      	bhi.n	8009910 <__hexdig_fun+0x26>
 800990c:	3827      	subs	r0, #39	; 0x27
 800990e:	e7f1      	b.n	80098f4 <__hexdig_fun+0xa>
 8009910:	2000      	movs	r0, #0
 8009912:	4770      	bx	lr

08009914 <__gethex>:
 8009914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009918:	ed2d 8b02 	vpush	{d8}
 800991c:	b089      	sub	sp, #36	; 0x24
 800991e:	ee08 0a10 	vmov	s16, r0
 8009922:	9304      	str	r3, [sp, #16]
 8009924:	4bbc      	ldr	r3, [pc, #752]	; (8009c18 <__gethex+0x304>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	9301      	str	r3, [sp, #4]
 800992a:	4618      	mov	r0, r3
 800992c:	468b      	mov	fp, r1
 800992e:	4690      	mov	r8, r2
 8009930:	f7f6 fc6e 	bl	8000210 <strlen>
 8009934:	9b01      	ldr	r3, [sp, #4]
 8009936:	f8db 2000 	ldr.w	r2, [fp]
 800993a:	4403      	add	r3, r0
 800993c:	4682      	mov	sl, r0
 800993e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009942:	9305      	str	r3, [sp, #20]
 8009944:	1c93      	adds	r3, r2, #2
 8009946:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800994a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800994e:	32fe      	adds	r2, #254	; 0xfe
 8009950:	18d1      	adds	r1, r2, r3
 8009952:	461f      	mov	r7, r3
 8009954:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009958:	9100      	str	r1, [sp, #0]
 800995a:	2830      	cmp	r0, #48	; 0x30
 800995c:	d0f8      	beq.n	8009950 <__gethex+0x3c>
 800995e:	f7ff ffc4 	bl	80098ea <__hexdig_fun>
 8009962:	4604      	mov	r4, r0
 8009964:	2800      	cmp	r0, #0
 8009966:	d13a      	bne.n	80099de <__gethex+0xca>
 8009968:	9901      	ldr	r1, [sp, #4]
 800996a:	4652      	mov	r2, sl
 800996c:	4638      	mov	r0, r7
 800996e:	f001 fa9a 	bl	800aea6 <strncmp>
 8009972:	4605      	mov	r5, r0
 8009974:	2800      	cmp	r0, #0
 8009976:	d168      	bne.n	8009a4a <__gethex+0x136>
 8009978:	f817 000a 	ldrb.w	r0, [r7, sl]
 800997c:	eb07 060a 	add.w	r6, r7, sl
 8009980:	f7ff ffb3 	bl	80098ea <__hexdig_fun>
 8009984:	2800      	cmp	r0, #0
 8009986:	d062      	beq.n	8009a4e <__gethex+0x13a>
 8009988:	4633      	mov	r3, r6
 800998a:	7818      	ldrb	r0, [r3, #0]
 800998c:	2830      	cmp	r0, #48	; 0x30
 800998e:	461f      	mov	r7, r3
 8009990:	f103 0301 	add.w	r3, r3, #1
 8009994:	d0f9      	beq.n	800998a <__gethex+0x76>
 8009996:	f7ff ffa8 	bl	80098ea <__hexdig_fun>
 800999a:	2301      	movs	r3, #1
 800999c:	fab0 f480 	clz	r4, r0
 80099a0:	0964      	lsrs	r4, r4, #5
 80099a2:	4635      	mov	r5, r6
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	463a      	mov	r2, r7
 80099a8:	4616      	mov	r6, r2
 80099aa:	3201      	adds	r2, #1
 80099ac:	7830      	ldrb	r0, [r6, #0]
 80099ae:	f7ff ff9c 	bl	80098ea <__hexdig_fun>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d1f8      	bne.n	80099a8 <__gethex+0x94>
 80099b6:	9901      	ldr	r1, [sp, #4]
 80099b8:	4652      	mov	r2, sl
 80099ba:	4630      	mov	r0, r6
 80099bc:	f001 fa73 	bl	800aea6 <strncmp>
 80099c0:	b980      	cbnz	r0, 80099e4 <__gethex+0xd0>
 80099c2:	b94d      	cbnz	r5, 80099d8 <__gethex+0xc4>
 80099c4:	eb06 050a 	add.w	r5, r6, sl
 80099c8:	462a      	mov	r2, r5
 80099ca:	4616      	mov	r6, r2
 80099cc:	3201      	adds	r2, #1
 80099ce:	7830      	ldrb	r0, [r6, #0]
 80099d0:	f7ff ff8b 	bl	80098ea <__hexdig_fun>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d1f8      	bne.n	80099ca <__gethex+0xb6>
 80099d8:	1bad      	subs	r5, r5, r6
 80099da:	00ad      	lsls	r5, r5, #2
 80099dc:	e004      	b.n	80099e8 <__gethex+0xd4>
 80099de:	2400      	movs	r4, #0
 80099e0:	4625      	mov	r5, r4
 80099e2:	e7e0      	b.n	80099a6 <__gethex+0x92>
 80099e4:	2d00      	cmp	r5, #0
 80099e6:	d1f7      	bne.n	80099d8 <__gethex+0xc4>
 80099e8:	7833      	ldrb	r3, [r6, #0]
 80099ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80099ee:	2b50      	cmp	r3, #80	; 0x50
 80099f0:	d13b      	bne.n	8009a6a <__gethex+0x156>
 80099f2:	7873      	ldrb	r3, [r6, #1]
 80099f4:	2b2b      	cmp	r3, #43	; 0x2b
 80099f6:	d02c      	beq.n	8009a52 <__gethex+0x13e>
 80099f8:	2b2d      	cmp	r3, #45	; 0x2d
 80099fa:	d02e      	beq.n	8009a5a <__gethex+0x146>
 80099fc:	1c71      	adds	r1, r6, #1
 80099fe:	f04f 0900 	mov.w	r9, #0
 8009a02:	7808      	ldrb	r0, [r1, #0]
 8009a04:	f7ff ff71 	bl	80098ea <__hexdig_fun>
 8009a08:	1e43      	subs	r3, r0, #1
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	2b18      	cmp	r3, #24
 8009a0e:	d82c      	bhi.n	8009a6a <__gethex+0x156>
 8009a10:	f1a0 0210 	sub.w	r2, r0, #16
 8009a14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a18:	f7ff ff67 	bl	80098ea <__hexdig_fun>
 8009a1c:	1e43      	subs	r3, r0, #1
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b18      	cmp	r3, #24
 8009a22:	d91d      	bls.n	8009a60 <__gethex+0x14c>
 8009a24:	f1b9 0f00 	cmp.w	r9, #0
 8009a28:	d000      	beq.n	8009a2c <__gethex+0x118>
 8009a2a:	4252      	negs	r2, r2
 8009a2c:	4415      	add	r5, r2
 8009a2e:	f8cb 1000 	str.w	r1, [fp]
 8009a32:	b1e4      	cbz	r4, 8009a6e <__gethex+0x15a>
 8009a34:	9b00      	ldr	r3, [sp, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	bf14      	ite	ne
 8009a3a:	2700      	movne	r7, #0
 8009a3c:	2706      	moveq	r7, #6
 8009a3e:	4638      	mov	r0, r7
 8009a40:	b009      	add	sp, #36	; 0x24
 8009a42:	ecbd 8b02 	vpop	{d8}
 8009a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4a:	463e      	mov	r6, r7
 8009a4c:	4625      	mov	r5, r4
 8009a4e:	2401      	movs	r4, #1
 8009a50:	e7ca      	b.n	80099e8 <__gethex+0xd4>
 8009a52:	f04f 0900 	mov.w	r9, #0
 8009a56:	1cb1      	adds	r1, r6, #2
 8009a58:	e7d3      	b.n	8009a02 <__gethex+0xee>
 8009a5a:	f04f 0901 	mov.w	r9, #1
 8009a5e:	e7fa      	b.n	8009a56 <__gethex+0x142>
 8009a60:	230a      	movs	r3, #10
 8009a62:	fb03 0202 	mla	r2, r3, r2, r0
 8009a66:	3a10      	subs	r2, #16
 8009a68:	e7d4      	b.n	8009a14 <__gethex+0x100>
 8009a6a:	4631      	mov	r1, r6
 8009a6c:	e7df      	b.n	8009a2e <__gethex+0x11a>
 8009a6e:	1bf3      	subs	r3, r6, r7
 8009a70:	3b01      	subs	r3, #1
 8009a72:	4621      	mov	r1, r4
 8009a74:	2b07      	cmp	r3, #7
 8009a76:	dc0b      	bgt.n	8009a90 <__gethex+0x17c>
 8009a78:	ee18 0a10 	vmov	r0, s16
 8009a7c:	f000 fae6 	bl	800a04c <_Balloc>
 8009a80:	4604      	mov	r4, r0
 8009a82:	b940      	cbnz	r0, 8009a96 <__gethex+0x182>
 8009a84:	4b65      	ldr	r3, [pc, #404]	; (8009c1c <__gethex+0x308>)
 8009a86:	4602      	mov	r2, r0
 8009a88:	21de      	movs	r1, #222	; 0xde
 8009a8a:	4865      	ldr	r0, [pc, #404]	; (8009c20 <__gethex+0x30c>)
 8009a8c:	f001 fa3c 	bl	800af08 <__assert_func>
 8009a90:	3101      	adds	r1, #1
 8009a92:	105b      	asrs	r3, r3, #1
 8009a94:	e7ee      	b.n	8009a74 <__gethex+0x160>
 8009a96:	f100 0914 	add.w	r9, r0, #20
 8009a9a:	f04f 0b00 	mov.w	fp, #0
 8009a9e:	f1ca 0301 	rsb	r3, sl, #1
 8009aa2:	f8cd 9008 	str.w	r9, [sp, #8]
 8009aa6:	f8cd b000 	str.w	fp, [sp]
 8009aaa:	9306      	str	r3, [sp, #24]
 8009aac:	42b7      	cmp	r7, r6
 8009aae:	d340      	bcc.n	8009b32 <__gethex+0x21e>
 8009ab0:	9802      	ldr	r0, [sp, #8]
 8009ab2:	9b00      	ldr	r3, [sp, #0]
 8009ab4:	f840 3b04 	str.w	r3, [r0], #4
 8009ab8:	eba0 0009 	sub.w	r0, r0, r9
 8009abc:	1080      	asrs	r0, r0, #2
 8009abe:	0146      	lsls	r6, r0, #5
 8009ac0:	6120      	str	r0, [r4, #16]
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f000 fbb8 	bl	800a238 <__hi0bits>
 8009ac8:	1a30      	subs	r0, r6, r0
 8009aca:	f8d8 6000 	ldr.w	r6, [r8]
 8009ace:	42b0      	cmp	r0, r6
 8009ad0:	dd63      	ble.n	8009b9a <__gethex+0x286>
 8009ad2:	1b87      	subs	r7, r0, r6
 8009ad4:	4639      	mov	r1, r7
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f000 ff52 	bl	800a980 <__any_on>
 8009adc:	4682      	mov	sl, r0
 8009ade:	b1a8      	cbz	r0, 8009b0c <__gethex+0x1f8>
 8009ae0:	1e7b      	subs	r3, r7, #1
 8009ae2:	1159      	asrs	r1, r3, #5
 8009ae4:	f003 021f 	and.w	r2, r3, #31
 8009ae8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009aec:	f04f 0a01 	mov.w	sl, #1
 8009af0:	fa0a f202 	lsl.w	r2, sl, r2
 8009af4:	420a      	tst	r2, r1
 8009af6:	d009      	beq.n	8009b0c <__gethex+0x1f8>
 8009af8:	4553      	cmp	r3, sl
 8009afa:	dd05      	ble.n	8009b08 <__gethex+0x1f4>
 8009afc:	1eb9      	subs	r1, r7, #2
 8009afe:	4620      	mov	r0, r4
 8009b00:	f000 ff3e 	bl	800a980 <__any_on>
 8009b04:	2800      	cmp	r0, #0
 8009b06:	d145      	bne.n	8009b94 <__gethex+0x280>
 8009b08:	f04f 0a02 	mov.w	sl, #2
 8009b0c:	4639      	mov	r1, r7
 8009b0e:	4620      	mov	r0, r4
 8009b10:	f7ff fe99 	bl	8009846 <rshift>
 8009b14:	443d      	add	r5, r7
 8009b16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b1a:	42ab      	cmp	r3, r5
 8009b1c:	da4c      	bge.n	8009bb8 <__gethex+0x2a4>
 8009b1e:	ee18 0a10 	vmov	r0, s16
 8009b22:	4621      	mov	r1, r4
 8009b24:	f000 fad2 	bl	800a0cc <_Bfree>
 8009b28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	27a3      	movs	r7, #163	; 0xa3
 8009b30:	e785      	b.n	8009a3e <__gethex+0x12a>
 8009b32:	1e73      	subs	r3, r6, #1
 8009b34:	9a05      	ldr	r2, [sp, #20]
 8009b36:	9303      	str	r3, [sp, #12]
 8009b38:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d019      	beq.n	8009b74 <__gethex+0x260>
 8009b40:	f1bb 0f20 	cmp.w	fp, #32
 8009b44:	d107      	bne.n	8009b56 <__gethex+0x242>
 8009b46:	9b02      	ldr	r3, [sp, #8]
 8009b48:	9a00      	ldr	r2, [sp, #0]
 8009b4a:	f843 2b04 	str.w	r2, [r3], #4
 8009b4e:	9302      	str	r3, [sp, #8]
 8009b50:	2300      	movs	r3, #0
 8009b52:	9300      	str	r3, [sp, #0]
 8009b54:	469b      	mov	fp, r3
 8009b56:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009b5a:	f7ff fec6 	bl	80098ea <__hexdig_fun>
 8009b5e:	9b00      	ldr	r3, [sp, #0]
 8009b60:	f000 000f 	and.w	r0, r0, #15
 8009b64:	fa00 f00b 	lsl.w	r0, r0, fp
 8009b68:	4303      	orrs	r3, r0
 8009b6a:	9300      	str	r3, [sp, #0]
 8009b6c:	f10b 0b04 	add.w	fp, fp, #4
 8009b70:	9b03      	ldr	r3, [sp, #12]
 8009b72:	e00d      	b.n	8009b90 <__gethex+0x27c>
 8009b74:	9b03      	ldr	r3, [sp, #12]
 8009b76:	9a06      	ldr	r2, [sp, #24]
 8009b78:	4413      	add	r3, r2
 8009b7a:	42bb      	cmp	r3, r7
 8009b7c:	d3e0      	bcc.n	8009b40 <__gethex+0x22c>
 8009b7e:	4618      	mov	r0, r3
 8009b80:	9901      	ldr	r1, [sp, #4]
 8009b82:	9307      	str	r3, [sp, #28]
 8009b84:	4652      	mov	r2, sl
 8009b86:	f001 f98e 	bl	800aea6 <strncmp>
 8009b8a:	9b07      	ldr	r3, [sp, #28]
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d1d7      	bne.n	8009b40 <__gethex+0x22c>
 8009b90:	461e      	mov	r6, r3
 8009b92:	e78b      	b.n	8009aac <__gethex+0x198>
 8009b94:	f04f 0a03 	mov.w	sl, #3
 8009b98:	e7b8      	b.n	8009b0c <__gethex+0x1f8>
 8009b9a:	da0a      	bge.n	8009bb2 <__gethex+0x29e>
 8009b9c:	1a37      	subs	r7, r6, r0
 8009b9e:	4621      	mov	r1, r4
 8009ba0:	ee18 0a10 	vmov	r0, s16
 8009ba4:	463a      	mov	r2, r7
 8009ba6:	f000 fcad 	bl	800a504 <__lshift>
 8009baa:	1bed      	subs	r5, r5, r7
 8009bac:	4604      	mov	r4, r0
 8009bae:	f100 0914 	add.w	r9, r0, #20
 8009bb2:	f04f 0a00 	mov.w	sl, #0
 8009bb6:	e7ae      	b.n	8009b16 <__gethex+0x202>
 8009bb8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009bbc:	42a8      	cmp	r0, r5
 8009bbe:	dd72      	ble.n	8009ca6 <__gethex+0x392>
 8009bc0:	1b45      	subs	r5, r0, r5
 8009bc2:	42ae      	cmp	r6, r5
 8009bc4:	dc36      	bgt.n	8009c34 <__gethex+0x320>
 8009bc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d02a      	beq.n	8009c24 <__gethex+0x310>
 8009bce:	2b03      	cmp	r3, #3
 8009bd0:	d02c      	beq.n	8009c2c <__gethex+0x318>
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d115      	bne.n	8009c02 <__gethex+0x2ee>
 8009bd6:	42ae      	cmp	r6, r5
 8009bd8:	d113      	bne.n	8009c02 <__gethex+0x2ee>
 8009bda:	2e01      	cmp	r6, #1
 8009bdc:	d10b      	bne.n	8009bf6 <__gethex+0x2e2>
 8009bde:	9a04      	ldr	r2, [sp, #16]
 8009be0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009be4:	6013      	str	r3, [r2, #0]
 8009be6:	2301      	movs	r3, #1
 8009be8:	6123      	str	r3, [r4, #16]
 8009bea:	f8c9 3000 	str.w	r3, [r9]
 8009bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009bf0:	2762      	movs	r7, #98	; 0x62
 8009bf2:	601c      	str	r4, [r3, #0]
 8009bf4:	e723      	b.n	8009a3e <__gethex+0x12a>
 8009bf6:	1e71      	subs	r1, r6, #1
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f000 fec1 	bl	800a980 <__any_on>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d1ed      	bne.n	8009bde <__gethex+0x2ca>
 8009c02:	ee18 0a10 	vmov	r0, s16
 8009c06:	4621      	mov	r1, r4
 8009c08:	f000 fa60 	bl	800a0cc <_Bfree>
 8009c0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c0e:	2300      	movs	r3, #0
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	2750      	movs	r7, #80	; 0x50
 8009c14:	e713      	b.n	8009a3e <__gethex+0x12a>
 8009c16:	bf00      	nop
 8009c18:	0800bae4 	.word	0x0800bae4
 8009c1c:	0800ba04 	.word	0x0800ba04
 8009c20:	0800ba78 	.word	0x0800ba78
 8009c24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1eb      	bne.n	8009c02 <__gethex+0x2ee>
 8009c2a:	e7d8      	b.n	8009bde <__gethex+0x2ca>
 8009c2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d1d5      	bne.n	8009bde <__gethex+0x2ca>
 8009c32:	e7e6      	b.n	8009c02 <__gethex+0x2ee>
 8009c34:	1e6f      	subs	r7, r5, #1
 8009c36:	f1ba 0f00 	cmp.w	sl, #0
 8009c3a:	d131      	bne.n	8009ca0 <__gethex+0x38c>
 8009c3c:	b127      	cbz	r7, 8009c48 <__gethex+0x334>
 8009c3e:	4639      	mov	r1, r7
 8009c40:	4620      	mov	r0, r4
 8009c42:	f000 fe9d 	bl	800a980 <__any_on>
 8009c46:	4682      	mov	sl, r0
 8009c48:	117b      	asrs	r3, r7, #5
 8009c4a:	2101      	movs	r1, #1
 8009c4c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009c50:	f007 071f 	and.w	r7, r7, #31
 8009c54:	fa01 f707 	lsl.w	r7, r1, r7
 8009c58:	421f      	tst	r7, r3
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	bf18      	it	ne
 8009c60:	f04a 0a02 	orrne.w	sl, sl, #2
 8009c64:	1b76      	subs	r6, r6, r5
 8009c66:	f7ff fdee 	bl	8009846 <rshift>
 8009c6a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c6e:	2702      	movs	r7, #2
 8009c70:	f1ba 0f00 	cmp.w	sl, #0
 8009c74:	d048      	beq.n	8009d08 <__gethex+0x3f4>
 8009c76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d015      	beq.n	8009caa <__gethex+0x396>
 8009c7e:	2b03      	cmp	r3, #3
 8009c80:	d017      	beq.n	8009cb2 <__gethex+0x39e>
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d109      	bne.n	8009c9a <__gethex+0x386>
 8009c86:	f01a 0f02 	tst.w	sl, #2
 8009c8a:	d006      	beq.n	8009c9a <__gethex+0x386>
 8009c8c:	f8d9 0000 	ldr.w	r0, [r9]
 8009c90:	ea4a 0a00 	orr.w	sl, sl, r0
 8009c94:	f01a 0f01 	tst.w	sl, #1
 8009c98:	d10e      	bne.n	8009cb8 <__gethex+0x3a4>
 8009c9a:	f047 0710 	orr.w	r7, r7, #16
 8009c9e:	e033      	b.n	8009d08 <__gethex+0x3f4>
 8009ca0:	f04f 0a01 	mov.w	sl, #1
 8009ca4:	e7d0      	b.n	8009c48 <__gethex+0x334>
 8009ca6:	2701      	movs	r7, #1
 8009ca8:	e7e2      	b.n	8009c70 <__gethex+0x35c>
 8009caa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cac:	f1c3 0301 	rsb	r3, r3, #1
 8009cb0:	9315      	str	r3, [sp, #84]	; 0x54
 8009cb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d0f0      	beq.n	8009c9a <__gethex+0x386>
 8009cb8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cbc:	f104 0314 	add.w	r3, r4, #20
 8009cc0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009cc4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009cc8:	f04f 0c00 	mov.w	ip, #0
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd2:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009cd6:	d01c      	beq.n	8009d12 <__gethex+0x3fe>
 8009cd8:	3201      	adds	r2, #1
 8009cda:	6002      	str	r2, [r0, #0]
 8009cdc:	2f02      	cmp	r7, #2
 8009cde:	f104 0314 	add.w	r3, r4, #20
 8009ce2:	d13f      	bne.n	8009d64 <__gethex+0x450>
 8009ce4:	f8d8 2000 	ldr.w	r2, [r8]
 8009ce8:	3a01      	subs	r2, #1
 8009cea:	42b2      	cmp	r2, r6
 8009cec:	d10a      	bne.n	8009d04 <__gethex+0x3f0>
 8009cee:	1171      	asrs	r1, r6, #5
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009cf6:	f006 061f 	and.w	r6, r6, #31
 8009cfa:	fa02 f606 	lsl.w	r6, r2, r6
 8009cfe:	421e      	tst	r6, r3
 8009d00:	bf18      	it	ne
 8009d02:	4617      	movne	r7, r2
 8009d04:	f047 0720 	orr.w	r7, r7, #32
 8009d08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d0a:	601c      	str	r4, [r3, #0]
 8009d0c:	9b04      	ldr	r3, [sp, #16]
 8009d0e:	601d      	str	r5, [r3, #0]
 8009d10:	e695      	b.n	8009a3e <__gethex+0x12a>
 8009d12:	4299      	cmp	r1, r3
 8009d14:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d18:	d8d8      	bhi.n	8009ccc <__gethex+0x3b8>
 8009d1a:	68a3      	ldr	r3, [r4, #8]
 8009d1c:	459b      	cmp	fp, r3
 8009d1e:	db19      	blt.n	8009d54 <__gethex+0x440>
 8009d20:	6861      	ldr	r1, [r4, #4]
 8009d22:	ee18 0a10 	vmov	r0, s16
 8009d26:	3101      	adds	r1, #1
 8009d28:	f000 f990 	bl	800a04c <_Balloc>
 8009d2c:	4681      	mov	r9, r0
 8009d2e:	b918      	cbnz	r0, 8009d38 <__gethex+0x424>
 8009d30:	4b1a      	ldr	r3, [pc, #104]	; (8009d9c <__gethex+0x488>)
 8009d32:	4602      	mov	r2, r0
 8009d34:	2184      	movs	r1, #132	; 0x84
 8009d36:	e6a8      	b.n	8009a8a <__gethex+0x176>
 8009d38:	6922      	ldr	r2, [r4, #16]
 8009d3a:	3202      	adds	r2, #2
 8009d3c:	f104 010c 	add.w	r1, r4, #12
 8009d40:	0092      	lsls	r2, r2, #2
 8009d42:	300c      	adds	r0, #12
 8009d44:	f000 f974 	bl	800a030 <memcpy>
 8009d48:	4621      	mov	r1, r4
 8009d4a:	ee18 0a10 	vmov	r0, s16
 8009d4e:	f000 f9bd 	bl	800a0cc <_Bfree>
 8009d52:	464c      	mov	r4, r9
 8009d54:	6923      	ldr	r3, [r4, #16]
 8009d56:	1c5a      	adds	r2, r3, #1
 8009d58:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d5c:	6122      	str	r2, [r4, #16]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	615a      	str	r2, [r3, #20]
 8009d62:	e7bb      	b.n	8009cdc <__gethex+0x3c8>
 8009d64:	6922      	ldr	r2, [r4, #16]
 8009d66:	455a      	cmp	r2, fp
 8009d68:	dd0b      	ble.n	8009d82 <__gethex+0x46e>
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f7ff fd6a 	bl	8009846 <rshift>
 8009d72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d76:	3501      	adds	r5, #1
 8009d78:	42ab      	cmp	r3, r5
 8009d7a:	f6ff aed0 	blt.w	8009b1e <__gethex+0x20a>
 8009d7e:	2701      	movs	r7, #1
 8009d80:	e7c0      	b.n	8009d04 <__gethex+0x3f0>
 8009d82:	f016 061f 	ands.w	r6, r6, #31
 8009d86:	d0fa      	beq.n	8009d7e <__gethex+0x46a>
 8009d88:	449a      	add	sl, r3
 8009d8a:	f1c6 0620 	rsb	r6, r6, #32
 8009d8e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009d92:	f000 fa51 	bl	800a238 <__hi0bits>
 8009d96:	42b0      	cmp	r0, r6
 8009d98:	dbe7      	blt.n	8009d6a <__gethex+0x456>
 8009d9a:	e7f0      	b.n	8009d7e <__gethex+0x46a>
 8009d9c:	0800ba04 	.word	0x0800ba04

08009da0 <L_shift>:
 8009da0:	f1c2 0208 	rsb	r2, r2, #8
 8009da4:	0092      	lsls	r2, r2, #2
 8009da6:	b570      	push	{r4, r5, r6, lr}
 8009da8:	f1c2 0620 	rsb	r6, r2, #32
 8009dac:	6843      	ldr	r3, [r0, #4]
 8009dae:	6804      	ldr	r4, [r0, #0]
 8009db0:	fa03 f506 	lsl.w	r5, r3, r6
 8009db4:	432c      	orrs	r4, r5
 8009db6:	40d3      	lsrs	r3, r2
 8009db8:	6004      	str	r4, [r0, #0]
 8009dba:	f840 3f04 	str.w	r3, [r0, #4]!
 8009dbe:	4288      	cmp	r0, r1
 8009dc0:	d3f4      	bcc.n	8009dac <L_shift+0xc>
 8009dc2:	bd70      	pop	{r4, r5, r6, pc}

08009dc4 <__match>:
 8009dc4:	b530      	push	{r4, r5, lr}
 8009dc6:	6803      	ldr	r3, [r0, #0]
 8009dc8:	3301      	adds	r3, #1
 8009dca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dce:	b914      	cbnz	r4, 8009dd6 <__match+0x12>
 8009dd0:	6003      	str	r3, [r0, #0]
 8009dd2:	2001      	movs	r0, #1
 8009dd4:	bd30      	pop	{r4, r5, pc}
 8009dd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dda:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009dde:	2d19      	cmp	r5, #25
 8009de0:	bf98      	it	ls
 8009de2:	3220      	addls	r2, #32
 8009de4:	42a2      	cmp	r2, r4
 8009de6:	d0f0      	beq.n	8009dca <__match+0x6>
 8009de8:	2000      	movs	r0, #0
 8009dea:	e7f3      	b.n	8009dd4 <__match+0x10>

08009dec <__hexnan>:
 8009dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df0:	680b      	ldr	r3, [r1, #0]
 8009df2:	6801      	ldr	r1, [r0, #0]
 8009df4:	115e      	asrs	r6, r3, #5
 8009df6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009dfa:	f013 031f 	ands.w	r3, r3, #31
 8009dfe:	b087      	sub	sp, #28
 8009e00:	bf18      	it	ne
 8009e02:	3604      	addne	r6, #4
 8009e04:	2500      	movs	r5, #0
 8009e06:	1f37      	subs	r7, r6, #4
 8009e08:	4682      	mov	sl, r0
 8009e0a:	4690      	mov	r8, r2
 8009e0c:	9301      	str	r3, [sp, #4]
 8009e0e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e12:	46b9      	mov	r9, r7
 8009e14:	463c      	mov	r4, r7
 8009e16:	9502      	str	r5, [sp, #8]
 8009e18:	46ab      	mov	fp, r5
 8009e1a:	784a      	ldrb	r2, [r1, #1]
 8009e1c:	1c4b      	adds	r3, r1, #1
 8009e1e:	9303      	str	r3, [sp, #12]
 8009e20:	b342      	cbz	r2, 8009e74 <__hexnan+0x88>
 8009e22:	4610      	mov	r0, r2
 8009e24:	9105      	str	r1, [sp, #20]
 8009e26:	9204      	str	r2, [sp, #16]
 8009e28:	f7ff fd5f 	bl	80098ea <__hexdig_fun>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d14f      	bne.n	8009ed0 <__hexnan+0xe4>
 8009e30:	9a04      	ldr	r2, [sp, #16]
 8009e32:	9905      	ldr	r1, [sp, #20]
 8009e34:	2a20      	cmp	r2, #32
 8009e36:	d818      	bhi.n	8009e6a <__hexnan+0x7e>
 8009e38:	9b02      	ldr	r3, [sp, #8]
 8009e3a:	459b      	cmp	fp, r3
 8009e3c:	dd13      	ble.n	8009e66 <__hexnan+0x7a>
 8009e3e:	454c      	cmp	r4, r9
 8009e40:	d206      	bcs.n	8009e50 <__hexnan+0x64>
 8009e42:	2d07      	cmp	r5, #7
 8009e44:	dc04      	bgt.n	8009e50 <__hexnan+0x64>
 8009e46:	462a      	mov	r2, r5
 8009e48:	4649      	mov	r1, r9
 8009e4a:	4620      	mov	r0, r4
 8009e4c:	f7ff ffa8 	bl	8009da0 <L_shift>
 8009e50:	4544      	cmp	r4, r8
 8009e52:	d950      	bls.n	8009ef6 <__hexnan+0x10a>
 8009e54:	2300      	movs	r3, #0
 8009e56:	f1a4 0904 	sub.w	r9, r4, #4
 8009e5a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e5e:	f8cd b008 	str.w	fp, [sp, #8]
 8009e62:	464c      	mov	r4, r9
 8009e64:	461d      	mov	r5, r3
 8009e66:	9903      	ldr	r1, [sp, #12]
 8009e68:	e7d7      	b.n	8009e1a <__hexnan+0x2e>
 8009e6a:	2a29      	cmp	r2, #41	; 0x29
 8009e6c:	d156      	bne.n	8009f1c <__hexnan+0x130>
 8009e6e:	3102      	adds	r1, #2
 8009e70:	f8ca 1000 	str.w	r1, [sl]
 8009e74:	f1bb 0f00 	cmp.w	fp, #0
 8009e78:	d050      	beq.n	8009f1c <__hexnan+0x130>
 8009e7a:	454c      	cmp	r4, r9
 8009e7c:	d206      	bcs.n	8009e8c <__hexnan+0xa0>
 8009e7e:	2d07      	cmp	r5, #7
 8009e80:	dc04      	bgt.n	8009e8c <__hexnan+0xa0>
 8009e82:	462a      	mov	r2, r5
 8009e84:	4649      	mov	r1, r9
 8009e86:	4620      	mov	r0, r4
 8009e88:	f7ff ff8a 	bl	8009da0 <L_shift>
 8009e8c:	4544      	cmp	r4, r8
 8009e8e:	d934      	bls.n	8009efa <__hexnan+0x10e>
 8009e90:	f1a8 0204 	sub.w	r2, r8, #4
 8009e94:	4623      	mov	r3, r4
 8009e96:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e9a:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e9e:	429f      	cmp	r7, r3
 8009ea0:	d2f9      	bcs.n	8009e96 <__hexnan+0xaa>
 8009ea2:	1b3b      	subs	r3, r7, r4
 8009ea4:	f023 0303 	bic.w	r3, r3, #3
 8009ea8:	3304      	adds	r3, #4
 8009eaa:	3401      	adds	r4, #1
 8009eac:	3e03      	subs	r6, #3
 8009eae:	42b4      	cmp	r4, r6
 8009eb0:	bf88      	it	hi
 8009eb2:	2304      	movhi	r3, #4
 8009eb4:	4443      	add	r3, r8
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	f843 2b04 	str.w	r2, [r3], #4
 8009ebc:	429f      	cmp	r7, r3
 8009ebe:	d2fb      	bcs.n	8009eb8 <__hexnan+0xcc>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	b91b      	cbnz	r3, 8009ecc <__hexnan+0xe0>
 8009ec4:	4547      	cmp	r7, r8
 8009ec6:	d127      	bne.n	8009f18 <__hexnan+0x12c>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	603b      	str	r3, [r7, #0]
 8009ecc:	2005      	movs	r0, #5
 8009ece:	e026      	b.n	8009f1e <__hexnan+0x132>
 8009ed0:	3501      	adds	r5, #1
 8009ed2:	2d08      	cmp	r5, #8
 8009ed4:	f10b 0b01 	add.w	fp, fp, #1
 8009ed8:	dd06      	ble.n	8009ee8 <__hexnan+0xfc>
 8009eda:	4544      	cmp	r4, r8
 8009edc:	d9c3      	bls.n	8009e66 <__hexnan+0x7a>
 8009ede:	2300      	movs	r3, #0
 8009ee0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ee4:	2501      	movs	r5, #1
 8009ee6:	3c04      	subs	r4, #4
 8009ee8:	6822      	ldr	r2, [r4, #0]
 8009eea:	f000 000f 	and.w	r0, r0, #15
 8009eee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009ef2:	6022      	str	r2, [r4, #0]
 8009ef4:	e7b7      	b.n	8009e66 <__hexnan+0x7a>
 8009ef6:	2508      	movs	r5, #8
 8009ef8:	e7b5      	b.n	8009e66 <__hexnan+0x7a>
 8009efa:	9b01      	ldr	r3, [sp, #4]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d0df      	beq.n	8009ec0 <__hexnan+0xd4>
 8009f00:	f04f 32ff 	mov.w	r2, #4294967295
 8009f04:	f1c3 0320 	rsb	r3, r3, #32
 8009f08:	fa22 f303 	lsr.w	r3, r2, r3
 8009f0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009f10:	401a      	ands	r2, r3
 8009f12:	f846 2c04 	str.w	r2, [r6, #-4]
 8009f16:	e7d3      	b.n	8009ec0 <__hexnan+0xd4>
 8009f18:	3f04      	subs	r7, #4
 8009f1a:	e7d1      	b.n	8009ec0 <__hexnan+0xd4>
 8009f1c:	2004      	movs	r0, #4
 8009f1e:	b007      	add	sp, #28
 8009f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f24 <_localeconv_r>:
 8009f24:	4800      	ldr	r0, [pc, #0]	; (8009f28 <_localeconv_r+0x4>)
 8009f26:	4770      	bx	lr
 8009f28:	200001e8 	.word	0x200001e8

08009f2c <__retarget_lock_init_recursive>:
 8009f2c:	4770      	bx	lr

08009f2e <__retarget_lock_acquire_recursive>:
 8009f2e:	4770      	bx	lr

08009f30 <__retarget_lock_release_recursive>:
 8009f30:	4770      	bx	lr

08009f32 <__swhatbuf_r>:
 8009f32:	b570      	push	{r4, r5, r6, lr}
 8009f34:	460e      	mov	r6, r1
 8009f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f3a:	2900      	cmp	r1, #0
 8009f3c:	b096      	sub	sp, #88	; 0x58
 8009f3e:	4614      	mov	r4, r2
 8009f40:	461d      	mov	r5, r3
 8009f42:	da07      	bge.n	8009f54 <__swhatbuf_r+0x22>
 8009f44:	2300      	movs	r3, #0
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	89b3      	ldrh	r3, [r6, #12]
 8009f4a:	061a      	lsls	r2, r3, #24
 8009f4c:	d410      	bmi.n	8009f70 <__swhatbuf_r+0x3e>
 8009f4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f52:	e00e      	b.n	8009f72 <__swhatbuf_r+0x40>
 8009f54:	466a      	mov	r2, sp
 8009f56:	f001 f817 	bl	800af88 <_fstat_r>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	dbf2      	blt.n	8009f44 <__swhatbuf_r+0x12>
 8009f5e:	9a01      	ldr	r2, [sp, #4]
 8009f60:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f64:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f68:	425a      	negs	r2, r3
 8009f6a:	415a      	adcs	r2, r3
 8009f6c:	602a      	str	r2, [r5, #0]
 8009f6e:	e7ee      	b.n	8009f4e <__swhatbuf_r+0x1c>
 8009f70:	2340      	movs	r3, #64	; 0x40
 8009f72:	2000      	movs	r0, #0
 8009f74:	6023      	str	r3, [r4, #0]
 8009f76:	b016      	add	sp, #88	; 0x58
 8009f78:	bd70      	pop	{r4, r5, r6, pc}
	...

08009f7c <__smakebuf_r>:
 8009f7c:	898b      	ldrh	r3, [r1, #12]
 8009f7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f80:	079d      	lsls	r5, r3, #30
 8009f82:	4606      	mov	r6, r0
 8009f84:	460c      	mov	r4, r1
 8009f86:	d507      	bpl.n	8009f98 <__smakebuf_r+0x1c>
 8009f88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	6123      	str	r3, [r4, #16]
 8009f90:	2301      	movs	r3, #1
 8009f92:	6163      	str	r3, [r4, #20]
 8009f94:	b002      	add	sp, #8
 8009f96:	bd70      	pop	{r4, r5, r6, pc}
 8009f98:	ab01      	add	r3, sp, #4
 8009f9a:	466a      	mov	r2, sp
 8009f9c:	f7ff ffc9 	bl	8009f32 <__swhatbuf_r>
 8009fa0:	9900      	ldr	r1, [sp, #0]
 8009fa2:	4605      	mov	r5, r0
 8009fa4:	4630      	mov	r0, r6
 8009fa6:	f000 fd6b 	bl	800aa80 <_malloc_r>
 8009faa:	b948      	cbnz	r0, 8009fc0 <__smakebuf_r+0x44>
 8009fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fb0:	059a      	lsls	r2, r3, #22
 8009fb2:	d4ef      	bmi.n	8009f94 <__smakebuf_r+0x18>
 8009fb4:	f023 0303 	bic.w	r3, r3, #3
 8009fb8:	f043 0302 	orr.w	r3, r3, #2
 8009fbc:	81a3      	strh	r3, [r4, #12]
 8009fbe:	e7e3      	b.n	8009f88 <__smakebuf_r+0xc>
 8009fc0:	4b0d      	ldr	r3, [pc, #52]	; (8009ff8 <__smakebuf_r+0x7c>)
 8009fc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009fc4:	89a3      	ldrh	r3, [r4, #12]
 8009fc6:	6020      	str	r0, [r4, #0]
 8009fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fcc:	81a3      	strh	r3, [r4, #12]
 8009fce:	9b00      	ldr	r3, [sp, #0]
 8009fd0:	6163      	str	r3, [r4, #20]
 8009fd2:	9b01      	ldr	r3, [sp, #4]
 8009fd4:	6120      	str	r0, [r4, #16]
 8009fd6:	b15b      	cbz	r3, 8009ff0 <__smakebuf_r+0x74>
 8009fd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fdc:	4630      	mov	r0, r6
 8009fde:	f000 ffe5 	bl	800afac <_isatty_r>
 8009fe2:	b128      	cbz	r0, 8009ff0 <__smakebuf_r+0x74>
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	f023 0303 	bic.w	r3, r3, #3
 8009fea:	f043 0301 	orr.w	r3, r3, #1
 8009fee:	81a3      	strh	r3, [r4, #12]
 8009ff0:	89a0      	ldrh	r0, [r4, #12]
 8009ff2:	4305      	orrs	r5, r0
 8009ff4:	81a5      	strh	r5, [r4, #12]
 8009ff6:	e7cd      	b.n	8009f94 <__smakebuf_r+0x18>
 8009ff8:	080096a5 	.word	0x080096a5

08009ffc <malloc>:
 8009ffc:	4b02      	ldr	r3, [pc, #8]	; (800a008 <malloc+0xc>)
 8009ffe:	4601      	mov	r1, r0
 800a000:	6818      	ldr	r0, [r3, #0]
 800a002:	f000 bd3d 	b.w	800aa80 <_malloc_r>
 800a006:	bf00      	nop
 800a008:	20000090 	.word	0x20000090

0800a00c <__ascii_mbtowc>:
 800a00c:	b082      	sub	sp, #8
 800a00e:	b901      	cbnz	r1, 800a012 <__ascii_mbtowc+0x6>
 800a010:	a901      	add	r1, sp, #4
 800a012:	b142      	cbz	r2, 800a026 <__ascii_mbtowc+0x1a>
 800a014:	b14b      	cbz	r3, 800a02a <__ascii_mbtowc+0x1e>
 800a016:	7813      	ldrb	r3, [r2, #0]
 800a018:	600b      	str	r3, [r1, #0]
 800a01a:	7812      	ldrb	r2, [r2, #0]
 800a01c:	1e10      	subs	r0, r2, #0
 800a01e:	bf18      	it	ne
 800a020:	2001      	movne	r0, #1
 800a022:	b002      	add	sp, #8
 800a024:	4770      	bx	lr
 800a026:	4610      	mov	r0, r2
 800a028:	e7fb      	b.n	800a022 <__ascii_mbtowc+0x16>
 800a02a:	f06f 0001 	mvn.w	r0, #1
 800a02e:	e7f8      	b.n	800a022 <__ascii_mbtowc+0x16>

0800a030 <memcpy>:
 800a030:	440a      	add	r2, r1
 800a032:	4291      	cmp	r1, r2
 800a034:	f100 33ff 	add.w	r3, r0, #4294967295
 800a038:	d100      	bne.n	800a03c <memcpy+0xc>
 800a03a:	4770      	bx	lr
 800a03c:	b510      	push	{r4, lr}
 800a03e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a042:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a046:	4291      	cmp	r1, r2
 800a048:	d1f9      	bne.n	800a03e <memcpy+0xe>
 800a04a:	bd10      	pop	{r4, pc}

0800a04c <_Balloc>:
 800a04c:	b570      	push	{r4, r5, r6, lr}
 800a04e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a050:	4604      	mov	r4, r0
 800a052:	460d      	mov	r5, r1
 800a054:	b976      	cbnz	r6, 800a074 <_Balloc+0x28>
 800a056:	2010      	movs	r0, #16
 800a058:	f7ff ffd0 	bl	8009ffc <malloc>
 800a05c:	4602      	mov	r2, r0
 800a05e:	6260      	str	r0, [r4, #36]	; 0x24
 800a060:	b920      	cbnz	r0, 800a06c <_Balloc+0x20>
 800a062:	4b18      	ldr	r3, [pc, #96]	; (800a0c4 <_Balloc+0x78>)
 800a064:	4818      	ldr	r0, [pc, #96]	; (800a0c8 <_Balloc+0x7c>)
 800a066:	2166      	movs	r1, #102	; 0x66
 800a068:	f000 ff4e 	bl	800af08 <__assert_func>
 800a06c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a070:	6006      	str	r6, [r0, #0]
 800a072:	60c6      	str	r6, [r0, #12]
 800a074:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a076:	68f3      	ldr	r3, [r6, #12]
 800a078:	b183      	cbz	r3, 800a09c <_Balloc+0x50>
 800a07a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a082:	b9b8      	cbnz	r0, 800a0b4 <_Balloc+0x68>
 800a084:	2101      	movs	r1, #1
 800a086:	fa01 f605 	lsl.w	r6, r1, r5
 800a08a:	1d72      	adds	r2, r6, #5
 800a08c:	0092      	lsls	r2, r2, #2
 800a08e:	4620      	mov	r0, r4
 800a090:	f000 fc97 	bl	800a9c2 <_calloc_r>
 800a094:	b160      	cbz	r0, 800a0b0 <_Balloc+0x64>
 800a096:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a09a:	e00e      	b.n	800a0ba <_Balloc+0x6e>
 800a09c:	2221      	movs	r2, #33	; 0x21
 800a09e:	2104      	movs	r1, #4
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f000 fc8e 	bl	800a9c2 <_calloc_r>
 800a0a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0a8:	60f0      	str	r0, [r6, #12]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1e4      	bne.n	800a07a <_Balloc+0x2e>
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	bd70      	pop	{r4, r5, r6, pc}
 800a0b4:	6802      	ldr	r2, [r0, #0]
 800a0b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0c0:	e7f7      	b.n	800a0b2 <_Balloc+0x66>
 800a0c2:	bf00      	nop
 800a0c4:	0800b98e 	.word	0x0800b98e
 800a0c8:	0800baf8 	.word	0x0800baf8

0800a0cc <_Bfree>:
 800a0cc:	b570      	push	{r4, r5, r6, lr}
 800a0ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a0d0:	4605      	mov	r5, r0
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	b976      	cbnz	r6, 800a0f4 <_Bfree+0x28>
 800a0d6:	2010      	movs	r0, #16
 800a0d8:	f7ff ff90 	bl	8009ffc <malloc>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	6268      	str	r0, [r5, #36]	; 0x24
 800a0e0:	b920      	cbnz	r0, 800a0ec <_Bfree+0x20>
 800a0e2:	4b09      	ldr	r3, [pc, #36]	; (800a108 <_Bfree+0x3c>)
 800a0e4:	4809      	ldr	r0, [pc, #36]	; (800a10c <_Bfree+0x40>)
 800a0e6:	218a      	movs	r1, #138	; 0x8a
 800a0e8:	f000 ff0e 	bl	800af08 <__assert_func>
 800a0ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0f0:	6006      	str	r6, [r0, #0]
 800a0f2:	60c6      	str	r6, [r0, #12]
 800a0f4:	b13c      	cbz	r4, 800a106 <_Bfree+0x3a>
 800a0f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a0f8:	6862      	ldr	r2, [r4, #4]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a100:	6021      	str	r1, [r4, #0]
 800a102:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a106:	bd70      	pop	{r4, r5, r6, pc}
 800a108:	0800b98e 	.word	0x0800b98e
 800a10c:	0800baf8 	.word	0x0800baf8

0800a110 <__multadd>:
 800a110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a114:	690e      	ldr	r6, [r1, #16]
 800a116:	4607      	mov	r7, r0
 800a118:	4698      	mov	r8, r3
 800a11a:	460c      	mov	r4, r1
 800a11c:	f101 0014 	add.w	r0, r1, #20
 800a120:	2300      	movs	r3, #0
 800a122:	6805      	ldr	r5, [r0, #0]
 800a124:	b2a9      	uxth	r1, r5
 800a126:	fb02 8101 	mla	r1, r2, r1, r8
 800a12a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a12e:	0c2d      	lsrs	r5, r5, #16
 800a130:	fb02 c505 	mla	r5, r2, r5, ip
 800a134:	b289      	uxth	r1, r1
 800a136:	3301      	adds	r3, #1
 800a138:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a13c:	429e      	cmp	r6, r3
 800a13e:	f840 1b04 	str.w	r1, [r0], #4
 800a142:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a146:	dcec      	bgt.n	800a122 <__multadd+0x12>
 800a148:	f1b8 0f00 	cmp.w	r8, #0
 800a14c:	d022      	beq.n	800a194 <__multadd+0x84>
 800a14e:	68a3      	ldr	r3, [r4, #8]
 800a150:	42b3      	cmp	r3, r6
 800a152:	dc19      	bgt.n	800a188 <__multadd+0x78>
 800a154:	6861      	ldr	r1, [r4, #4]
 800a156:	4638      	mov	r0, r7
 800a158:	3101      	adds	r1, #1
 800a15a:	f7ff ff77 	bl	800a04c <_Balloc>
 800a15e:	4605      	mov	r5, r0
 800a160:	b928      	cbnz	r0, 800a16e <__multadd+0x5e>
 800a162:	4602      	mov	r2, r0
 800a164:	4b0d      	ldr	r3, [pc, #52]	; (800a19c <__multadd+0x8c>)
 800a166:	480e      	ldr	r0, [pc, #56]	; (800a1a0 <__multadd+0x90>)
 800a168:	21b5      	movs	r1, #181	; 0xb5
 800a16a:	f000 fecd 	bl	800af08 <__assert_func>
 800a16e:	6922      	ldr	r2, [r4, #16]
 800a170:	3202      	adds	r2, #2
 800a172:	f104 010c 	add.w	r1, r4, #12
 800a176:	0092      	lsls	r2, r2, #2
 800a178:	300c      	adds	r0, #12
 800a17a:	f7ff ff59 	bl	800a030 <memcpy>
 800a17e:	4621      	mov	r1, r4
 800a180:	4638      	mov	r0, r7
 800a182:	f7ff ffa3 	bl	800a0cc <_Bfree>
 800a186:	462c      	mov	r4, r5
 800a188:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a18c:	3601      	adds	r6, #1
 800a18e:	f8c3 8014 	str.w	r8, [r3, #20]
 800a192:	6126      	str	r6, [r4, #16]
 800a194:	4620      	mov	r0, r4
 800a196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a19a:	bf00      	nop
 800a19c:	0800ba04 	.word	0x0800ba04
 800a1a0:	0800baf8 	.word	0x0800baf8

0800a1a4 <__s2b>:
 800a1a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1a8:	460c      	mov	r4, r1
 800a1aa:	4615      	mov	r5, r2
 800a1ac:	461f      	mov	r7, r3
 800a1ae:	2209      	movs	r2, #9
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	4606      	mov	r6, r0
 800a1b4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1b8:	2100      	movs	r1, #0
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	db09      	blt.n	800a1d4 <__s2b+0x30>
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	f7ff ff43 	bl	800a04c <_Balloc>
 800a1c6:	b940      	cbnz	r0, 800a1da <__s2b+0x36>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	4b19      	ldr	r3, [pc, #100]	; (800a230 <__s2b+0x8c>)
 800a1cc:	4819      	ldr	r0, [pc, #100]	; (800a234 <__s2b+0x90>)
 800a1ce:	21ce      	movs	r1, #206	; 0xce
 800a1d0:	f000 fe9a 	bl	800af08 <__assert_func>
 800a1d4:	0052      	lsls	r2, r2, #1
 800a1d6:	3101      	adds	r1, #1
 800a1d8:	e7f0      	b.n	800a1bc <__s2b+0x18>
 800a1da:	9b08      	ldr	r3, [sp, #32]
 800a1dc:	6143      	str	r3, [r0, #20]
 800a1de:	2d09      	cmp	r5, #9
 800a1e0:	f04f 0301 	mov.w	r3, #1
 800a1e4:	6103      	str	r3, [r0, #16]
 800a1e6:	dd16      	ble.n	800a216 <__s2b+0x72>
 800a1e8:	f104 0909 	add.w	r9, r4, #9
 800a1ec:	46c8      	mov	r8, r9
 800a1ee:	442c      	add	r4, r5
 800a1f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a1f4:	4601      	mov	r1, r0
 800a1f6:	3b30      	subs	r3, #48	; 0x30
 800a1f8:	220a      	movs	r2, #10
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	f7ff ff88 	bl	800a110 <__multadd>
 800a200:	45a0      	cmp	r8, r4
 800a202:	d1f5      	bne.n	800a1f0 <__s2b+0x4c>
 800a204:	f1a5 0408 	sub.w	r4, r5, #8
 800a208:	444c      	add	r4, r9
 800a20a:	1b2d      	subs	r5, r5, r4
 800a20c:	1963      	adds	r3, r4, r5
 800a20e:	42bb      	cmp	r3, r7
 800a210:	db04      	blt.n	800a21c <__s2b+0x78>
 800a212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a216:	340a      	adds	r4, #10
 800a218:	2509      	movs	r5, #9
 800a21a:	e7f6      	b.n	800a20a <__s2b+0x66>
 800a21c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a220:	4601      	mov	r1, r0
 800a222:	3b30      	subs	r3, #48	; 0x30
 800a224:	220a      	movs	r2, #10
 800a226:	4630      	mov	r0, r6
 800a228:	f7ff ff72 	bl	800a110 <__multadd>
 800a22c:	e7ee      	b.n	800a20c <__s2b+0x68>
 800a22e:	bf00      	nop
 800a230:	0800ba04 	.word	0x0800ba04
 800a234:	0800baf8 	.word	0x0800baf8

0800a238 <__hi0bits>:
 800a238:	0c03      	lsrs	r3, r0, #16
 800a23a:	041b      	lsls	r3, r3, #16
 800a23c:	b9d3      	cbnz	r3, 800a274 <__hi0bits+0x3c>
 800a23e:	0400      	lsls	r0, r0, #16
 800a240:	2310      	movs	r3, #16
 800a242:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a246:	bf04      	itt	eq
 800a248:	0200      	lsleq	r0, r0, #8
 800a24a:	3308      	addeq	r3, #8
 800a24c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a250:	bf04      	itt	eq
 800a252:	0100      	lsleq	r0, r0, #4
 800a254:	3304      	addeq	r3, #4
 800a256:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a25a:	bf04      	itt	eq
 800a25c:	0080      	lsleq	r0, r0, #2
 800a25e:	3302      	addeq	r3, #2
 800a260:	2800      	cmp	r0, #0
 800a262:	db05      	blt.n	800a270 <__hi0bits+0x38>
 800a264:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a268:	f103 0301 	add.w	r3, r3, #1
 800a26c:	bf08      	it	eq
 800a26e:	2320      	moveq	r3, #32
 800a270:	4618      	mov	r0, r3
 800a272:	4770      	bx	lr
 800a274:	2300      	movs	r3, #0
 800a276:	e7e4      	b.n	800a242 <__hi0bits+0xa>

0800a278 <__lo0bits>:
 800a278:	6803      	ldr	r3, [r0, #0]
 800a27a:	f013 0207 	ands.w	r2, r3, #7
 800a27e:	4601      	mov	r1, r0
 800a280:	d00b      	beq.n	800a29a <__lo0bits+0x22>
 800a282:	07da      	lsls	r2, r3, #31
 800a284:	d424      	bmi.n	800a2d0 <__lo0bits+0x58>
 800a286:	0798      	lsls	r0, r3, #30
 800a288:	bf49      	itett	mi
 800a28a:	085b      	lsrmi	r3, r3, #1
 800a28c:	089b      	lsrpl	r3, r3, #2
 800a28e:	2001      	movmi	r0, #1
 800a290:	600b      	strmi	r3, [r1, #0]
 800a292:	bf5c      	itt	pl
 800a294:	600b      	strpl	r3, [r1, #0]
 800a296:	2002      	movpl	r0, #2
 800a298:	4770      	bx	lr
 800a29a:	b298      	uxth	r0, r3
 800a29c:	b9b0      	cbnz	r0, 800a2cc <__lo0bits+0x54>
 800a29e:	0c1b      	lsrs	r3, r3, #16
 800a2a0:	2010      	movs	r0, #16
 800a2a2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a2a6:	bf04      	itt	eq
 800a2a8:	0a1b      	lsreq	r3, r3, #8
 800a2aa:	3008      	addeq	r0, #8
 800a2ac:	071a      	lsls	r2, r3, #28
 800a2ae:	bf04      	itt	eq
 800a2b0:	091b      	lsreq	r3, r3, #4
 800a2b2:	3004      	addeq	r0, #4
 800a2b4:	079a      	lsls	r2, r3, #30
 800a2b6:	bf04      	itt	eq
 800a2b8:	089b      	lsreq	r3, r3, #2
 800a2ba:	3002      	addeq	r0, #2
 800a2bc:	07da      	lsls	r2, r3, #31
 800a2be:	d403      	bmi.n	800a2c8 <__lo0bits+0x50>
 800a2c0:	085b      	lsrs	r3, r3, #1
 800a2c2:	f100 0001 	add.w	r0, r0, #1
 800a2c6:	d005      	beq.n	800a2d4 <__lo0bits+0x5c>
 800a2c8:	600b      	str	r3, [r1, #0]
 800a2ca:	4770      	bx	lr
 800a2cc:	4610      	mov	r0, r2
 800a2ce:	e7e8      	b.n	800a2a2 <__lo0bits+0x2a>
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	4770      	bx	lr
 800a2d4:	2020      	movs	r0, #32
 800a2d6:	4770      	bx	lr

0800a2d8 <__i2b>:
 800a2d8:	b510      	push	{r4, lr}
 800a2da:	460c      	mov	r4, r1
 800a2dc:	2101      	movs	r1, #1
 800a2de:	f7ff feb5 	bl	800a04c <_Balloc>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	b928      	cbnz	r0, 800a2f2 <__i2b+0x1a>
 800a2e6:	4b05      	ldr	r3, [pc, #20]	; (800a2fc <__i2b+0x24>)
 800a2e8:	4805      	ldr	r0, [pc, #20]	; (800a300 <__i2b+0x28>)
 800a2ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a2ee:	f000 fe0b 	bl	800af08 <__assert_func>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	6144      	str	r4, [r0, #20]
 800a2f6:	6103      	str	r3, [r0, #16]
 800a2f8:	bd10      	pop	{r4, pc}
 800a2fa:	bf00      	nop
 800a2fc:	0800ba04 	.word	0x0800ba04
 800a300:	0800baf8 	.word	0x0800baf8

0800a304 <__multiply>:
 800a304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a308:	4614      	mov	r4, r2
 800a30a:	690a      	ldr	r2, [r1, #16]
 800a30c:	6923      	ldr	r3, [r4, #16]
 800a30e:	429a      	cmp	r2, r3
 800a310:	bfb8      	it	lt
 800a312:	460b      	movlt	r3, r1
 800a314:	460d      	mov	r5, r1
 800a316:	bfbc      	itt	lt
 800a318:	4625      	movlt	r5, r4
 800a31a:	461c      	movlt	r4, r3
 800a31c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a320:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a324:	68ab      	ldr	r3, [r5, #8]
 800a326:	6869      	ldr	r1, [r5, #4]
 800a328:	eb0a 0709 	add.w	r7, sl, r9
 800a32c:	42bb      	cmp	r3, r7
 800a32e:	b085      	sub	sp, #20
 800a330:	bfb8      	it	lt
 800a332:	3101      	addlt	r1, #1
 800a334:	f7ff fe8a 	bl	800a04c <_Balloc>
 800a338:	b930      	cbnz	r0, 800a348 <__multiply+0x44>
 800a33a:	4602      	mov	r2, r0
 800a33c:	4b42      	ldr	r3, [pc, #264]	; (800a448 <__multiply+0x144>)
 800a33e:	4843      	ldr	r0, [pc, #268]	; (800a44c <__multiply+0x148>)
 800a340:	f240 115d 	movw	r1, #349	; 0x15d
 800a344:	f000 fde0 	bl	800af08 <__assert_func>
 800a348:	f100 0614 	add.w	r6, r0, #20
 800a34c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a350:	4633      	mov	r3, r6
 800a352:	2200      	movs	r2, #0
 800a354:	4543      	cmp	r3, r8
 800a356:	d31e      	bcc.n	800a396 <__multiply+0x92>
 800a358:	f105 0c14 	add.w	ip, r5, #20
 800a35c:	f104 0314 	add.w	r3, r4, #20
 800a360:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a364:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a368:	9202      	str	r2, [sp, #8]
 800a36a:	ebac 0205 	sub.w	r2, ip, r5
 800a36e:	3a15      	subs	r2, #21
 800a370:	f022 0203 	bic.w	r2, r2, #3
 800a374:	3204      	adds	r2, #4
 800a376:	f105 0115 	add.w	r1, r5, #21
 800a37a:	458c      	cmp	ip, r1
 800a37c:	bf38      	it	cc
 800a37e:	2204      	movcc	r2, #4
 800a380:	9201      	str	r2, [sp, #4]
 800a382:	9a02      	ldr	r2, [sp, #8]
 800a384:	9303      	str	r3, [sp, #12]
 800a386:	429a      	cmp	r2, r3
 800a388:	d808      	bhi.n	800a39c <__multiply+0x98>
 800a38a:	2f00      	cmp	r7, #0
 800a38c:	dc55      	bgt.n	800a43a <__multiply+0x136>
 800a38e:	6107      	str	r7, [r0, #16]
 800a390:	b005      	add	sp, #20
 800a392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a396:	f843 2b04 	str.w	r2, [r3], #4
 800a39a:	e7db      	b.n	800a354 <__multiply+0x50>
 800a39c:	f8b3 a000 	ldrh.w	sl, [r3]
 800a3a0:	f1ba 0f00 	cmp.w	sl, #0
 800a3a4:	d020      	beq.n	800a3e8 <__multiply+0xe4>
 800a3a6:	f105 0e14 	add.w	lr, r5, #20
 800a3aa:	46b1      	mov	r9, r6
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a3b2:	f8d9 b000 	ldr.w	fp, [r9]
 800a3b6:	b2a1      	uxth	r1, r4
 800a3b8:	fa1f fb8b 	uxth.w	fp, fp
 800a3bc:	fb0a b101 	mla	r1, sl, r1, fp
 800a3c0:	4411      	add	r1, r2
 800a3c2:	f8d9 2000 	ldr.w	r2, [r9]
 800a3c6:	0c24      	lsrs	r4, r4, #16
 800a3c8:	0c12      	lsrs	r2, r2, #16
 800a3ca:	fb0a 2404 	mla	r4, sl, r4, r2
 800a3ce:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a3d2:	b289      	uxth	r1, r1
 800a3d4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a3d8:	45f4      	cmp	ip, lr
 800a3da:	f849 1b04 	str.w	r1, [r9], #4
 800a3de:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a3e2:	d8e4      	bhi.n	800a3ae <__multiply+0xaa>
 800a3e4:	9901      	ldr	r1, [sp, #4]
 800a3e6:	5072      	str	r2, [r6, r1]
 800a3e8:	9a03      	ldr	r2, [sp, #12]
 800a3ea:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	f1b9 0f00 	cmp.w	r9, #0
 800a3f4:	d01f      	beq.n	800a436 <__multiply+0x132>
 800a3f6:	6834      	ldr	r4, [r6, #0]
 800a3f8:	f105 0114 	add.w	r1, r5, #20
 800a3fc:	46b6      	mov	lr, r6
 800a3fe:	f04f 0a00 	mov.w	sl, #0
 800a402:	880a      	ldrh	r2, [r1, #0]
 800a404:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a408:	fb09 b202 	mla	r2, r9, r2, fp
 800a40c:	4492      	add	sl, r2
 800a40e:	b2a4      	uxth	r4, r4
 800a410:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a414:	f84e 4b04 	str.w	r4, [lr], #4
 800a418:	f851 4b04 	ldr.w	r4, [r1], #4
 800a41c:	f8be 2000 	ldrh.w	r2, [lr]
 800a420:	0c24      	lsrs	r4, r4, #16
 800a422:	fb09 2404 	mla	r4, r9, r4, r2
 800a426:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a42a:	458c      	cmp	ip, r1
 800a42c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a430:	d8e7      	bhi.n	800a402 <__multiply+0xfe>
 800a432:	9a01      	ldr	r2, [sp, #4]
 800a434:	50b4      	str	r4, [r6, r2]
 800a436:	3604      	adds	r6, #4
 800a438:	e7a3      	b.n	800a382 <__multiply+0x7e>
 800a43a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1a5      	bne.n	800a38e <__multiply+0x8a>
 800a442:	3f01      	subs	r7, #1
 800a444:	e7a1      	b.n	800a38a <__multiply+0x86>
 800a446:	bf00      	nop
 800a448:	0800ba04 	.word	0x0800ba04
 800a44c:	0800baf8 	.word	0x0800baf8

0800a450 <__pow5mult>:
 800a450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a454:	4615      	mov	r5, r2
 800a456:	f012 0203 	ands.w	r2, r2, #3
 800a45a:	4606      	mov	r6, r0
 800a45c:	460f      	mov	r7, r1
 800a45e:	d007      	beq.n	800a470 <__pow5mult+0x20>
 800a460:	4c25      	ldr	r4, [pc, #148]	; (800a4f8 <__pow5mult+0xa8>)
 800a462:	3a01      	subs	r2, #1
 800a464:	2300      	movs	r3, #0
 800a466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a46a:	f7ff fe51 	bl	800a110 <__multadd>
 800a46e:	4607      	mov	r7, r0
 800a470:	10ad      	asrs	r5, r5, #2
 800a472:	d03d      	beq.n	800a4f0 <__pow5mult+0xa0>
 800a474:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a476:	b97c      	cbnz	r4, 800a498 <__pow5mult+0x48>
 800a478:	2010      	movs	r0, #16
 800a47a:	f7ff fdbf 	bl	8009ffc <malloc>
 800a47e:	4602      	mov	r2, r0
 800a480:	6270      	str	r0, [r6, #36]	; 0x24
 800a482:	b928      	cbnz	r0, 800a490 <__pow5mult+0x40>
 800a484:	4b1d      	ldr	r3, [pc, #116]	; (800a4fc <__pow5mult+0xac>)
 800a486:	481e      	ldr	r0, [pc, #120]	; (800a500 <__pow5mult+0xb0>)
 800a488:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a48c:	f000 fd3c 	bl	800af08 <__assert_func>
 800a490:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a494:	6004      	str	r4, [r0, #0]
 800a496:	60c4      	str	r4, [r0, #12]
 800a498:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a49c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4a0:	b94c      	cbnz	r4, 800a4b6 <__pow5mult+0x66>
 800a4a2:	f240 2171 	movw	r1, #625	; 0x271
 800a4a6:	4630      	mov	r0, r6
 800a4a8:	f7ff ff16 	bl	800a2d8 <__i2b>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	6003      	str	r3, [r0, #0]
 800a4b6:	f04f 0900 	mov.w	r9, #0
 800a4ba:	07eb      	lsls	r3, r5, #31
 800a4bc:	d50a      	bpl.n	800a4d4 <__pow5mult+0x84>
 800a4be:	4639      	mov	r1, r7
 800a4c0:	4622      	mov	r2, r4
 800a4c2:	4630      	mov	r0, r6
 800a4c4:	f7ff ff1e 	bl	800a304 <__multiply>
 800a4c8:	4639      	mov	r1, r7
 800a4ca:	4680      	mov	r8, r0
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	f7ff fdfd 	bl	800a0cc <_Bfree>
 800a4d2:	4647      	mov	r7, r8
 800a4d4:	106d      	asrs	r5, r5, #1
 800a4d6:	d00b      	beq.n	800a4f0 <__pow5mult+0xa0>
 800a4d8:	6820      	ldr	r0, [r4, #0]
 800a4da:	b938      	cbnz	r0, 800a4ec <__pow5mult+0x9c>
 800a4dc:	4622      	mov	r2, r4
 800a4de:	4621      	mov	r1, r4
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f7ff ff0f 	bl	800a304 <__multiply>
 800a4e6:	6020      	str	r0, [r4, #0]
 800a4e8:	f8c0 9000 	str.w	r9, [r0]
 800a4ec:	4604      	mov	r4, r0
 800a4ee:	e7e4      	b.n	800a4ba <__pow5mult+0x6a>
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4f6:	bf00      	nop
 800a4f8:	0800bc48 	.word	0x0800bc48
 800a4fc:	0800b98e 	.word	0x0800b98e
 800a500:	0800baf8 	.word	0x0800baf8

0800a504 <__lshift>:
 800a504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a508:	460c      	mov	r4, r1
 800a50a:	6849      	ldr	r1, [r1, #4]
 800a50c:	6923      	ldr	r3, [r4, #16]
 800a50e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a512:	68a3      	ldr	r3, [r4, #8]
 800a514:	4607      	mov	r7, r0
 800a516:	4691      	mov	r9, r2
 800a518:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a51c:	f108 0601 	add.w	r6, r8, #1
 800a520:	42b3      	cmp	r3, r6
 800a522:	db0b      	blt.n	800a53c <__lshift+0x38>
 800a524:	4638      	mov	r0, r7
 800a526:	f7ff fd91 	bl	800a04c <_Balloc>
 800a52a:	4605      	mov	r5, r0
 800a52c:	b948      	cbnz	r0, 800a542 <__lshift+0x3e>
 800a52e:	4602      	mov	r2, r0
 800a530:	4b28      	ldr	r3, [pc, #160]	; (800a5d4 <__lshift+0xd0>)
 800a532:	4829      	ldr	r0, [pc, #164]	; (800a5d8 <__lshift+0xd4>)
 800a534:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a538:	f000 fce6 	bl	800af08 <__assert_func>
 800a53c:	3101      	adds	r1, #1
 800a53e:	005b      	lsls	r3, r3, #1
 800a540:	e7ee      	b.n	800a520 <__lshift+0x1c>
 800a542:	2300      	movs	r3, #0
 800a544:	f100 0114 	add.w	r1, r0, #20
 800a548:	f100 0210 	add.w	r2, r0, #16
 800a54c:	4618      	mov	r0, r3
 800a54e:	4553      	cmp	r3, sl
 800a550:	db33      	blt.n	800a5ba <__lshift+0xb6>
 800a552:	6920      	ldr	r0, [r4, #16]
 800a554:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a558:	f104 0314 	add.w	r3, r4, #20
 800a55c:	f019 091f 	ands.w	r9, r9, #31
 800a560:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a564:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a568:	d02b      	beq.n	800a5c2 <__lshift+0xbe>
 800a56a:	f1c9 0e20 	rsb	lr, r9, #32
 800a56e:	468a      	mov	sl, r1
 800a570:	2200      	movs	r2, #0
 800a572:	6818      	ldr	r0, [r3, #0]
 800a574:	fa00 f009 	lsl.w	r0, r0, r9
 800a578:	4302      	orrs	r2, r0
 800a57a:	f84a 2b04 	str.w	r2, [sl], #4
 800a57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a582:	459c      	cmp	ip, r3
 800a584:	fa22 f20e 	lsr.w	r2, r2, lr
 800a588:	d8f3      	bhi.n	800a572 <__lshift+0x6e>
 800a58a:	ebac 0304 	sub.w	r3, ip, r4
 800a58e:	3b15      	subs	r3, #21
 800a590:	f023 0303 	bic.w	r3, r3, #3
 800a594:	3304      	adds	r3, #4
 800a596:	f104 0015 	add.w	r0, r4, #21
 800a59a:	4584      	cmp	ip, r0
 800a59c:	bf38      	it	cc
 800a59e:	2304      	movcc	r3, #4
 800a5a0:	50ca      	str	r2, [r1, r3]
 800a5a2:	b10a      	cbz	r2, 800a5a8 <__lshift+0xa4>
 800a5a4:	f108 0602 	add.w	r6, r8, #2
 800a5a8:	3e01      	subs	r6, #1
 800a5aa:	4638      	mov	r0, r7
 800a5ac:	612e      	str	r6, [r5, #16]
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	f7ff fd8c 	bl	800a0cc <_Bfree>
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5be:	3301      	adds	r3, #1
 800a5c0:	e7c5      	b.n	800a54e <__lshift+0x4a>
 800a5c2:	3904      	subs	r1, #4
 800a5c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5cc:	459c      	cmp	ip, r3
 800a5ce:	d8f9      	bhi.n	800a5c4 <__lshift+0xc0>
 800a5d0:	e7ea      	b.n	800a5a8 <__lshift+0xa4>
 800a5d2:	bf00      	nop
 800a5d4:	0800ba04 	.word	0x0800ba04
 800a5d8:	0800baf8 	.word	0x0800baf8

0800a5dc <__mcmp>:
 800a5dc:	b530      	push	{r4, r5, lr}
 800a5de:	6902      	ldr	r2, [r0, #16]
 800a5e0:	690c      	ldr	r4, [r1, #16]
 800a5e2:	1b12      	subs	r2, r2, r4
 800a5e4:	d10e      	bne.n	800a604 <__mcmp+0x28>
 800a5e6:	f100 0314 	add.w	r3, r0, #20
 800a5ea:	3114      	adds	r1, #20
 800a5ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a5f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a5f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a5f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a5fc:	42a5      	cmp	r5, r4
 800a5fe:	d003      	beq.n	800a608 <__mcmp+0x2c>
 800a600:	d305      	bcc.n	800a60e <__mcmp+0x32>
 800a602:	2201      	movs	r2, #1
 800a604:	4610      	mov	r0, r2
 800a606:	bd30      	pop	{r4, r5, pc}
 800a608:	4283      	cmp	r3, r0
 800a60a:	d3f3      	bcc.n	800a5f4 <__mcmp+0x18>
 800a60c:	e7fa      	b.n	800a604 <__mcmp+0x28>
 800a60e:	f04f 32ff 	mov.w	r2, #4294967295
 800a612:	e7f7      	b.n	800a604 <__mcmp+0x28>

0800a614 <__mdiff>:
 800a614:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	460c      	mov	r4, r1
 800a61a:	4606      	mov	r6, r0
 800a61c:	4611      	mov	r1, r2
 800a61e:	4620      	mov	r0, r4
 800a620:	4617      	mov	r7, r2
 800a622:	f7ff ffdb 	bl	800a5dc <__mcmp>
 800a626:	1e05      	subs	r5, r0, #0
 800a628:	d110      	bne.n	800a64c <__mdiff+0x38>
 800a62a:	4629      	mov	r1, r5
 800a62c:	4630      	mov	r0, r6
 800a62e:	f7ff fd0d 	bl	800a04c <_Balloc>
 800a632:	b930      	cbnz	r0, 800a642 <__mdiff+0x2e>
 800a634:	4b39      	ldr	r3, [pc, #228]	; (800a71c <__mdiff+0x108>)
 800a636:	4602      	mov	r2, r0
 800a638:	f240 2132 	movw	r1, #562	; 0x232
 800a63c:	4838      	ldr	r0, [pc, #224]	; (800a720 <__mdiff+0x10c>)
 800a63e:	f000 fc63 	bl	800af08 <__assert_func>
 800a642:	2301      	movs	r3, #1
 800a644:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a648:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64c:	bfa4      	itt	ge
 800a64e:	463b      	movge	r3, r7
 800a650:	4627      	movge	r7, r4
 800a652:	4630      	mov	r0, r6
 800a654:	6879      	ldr	r1, [r7, #4]
 800a656:	bfa6      	itte	ge
 800a658:	461c      	movge	r4, r3
 800a65a:	2500      	movge	r5, #0
 800a65c:	2501      	movlt	r5, #1
 800a65e:	f7ff fcf5 	bl	800a04c <_Balloc>
 800a662:	b920      	cbnz	r0, 800a66e <__mdiff+0x5a>
 800a664:	4b2d      	ldr	r3, [pc, #180]	; (800a71c <__mdiff+0x108>)
 800a666:	4602      	mov	r2, r0
 800a668:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a66c:	e7e6      	b.n	800a63c <__mdiff+0x28>
 800a66e:	693e      	ldr	r6, [r7, #16]
 800a670:	60c5      	str	r5, [r0, #12]
 800a672:	6925      	ldr	r5, [r4, #16]
 800a674:	f107 0114 	add.w	r1, r7, #20
 800a678:	f104 0914 	add.w	r9, r4, #20
 800a67c:	f100 0e14 	add.w	lr, r0, #20
 800a680:	f107 0210 	add.w	r2, r7, #16
 800a684:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a688:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a68c:	46f2      	mov	sl, lr
 800a68e:	2700      	movs	r7, #0
 800a690:	f859 3b04 	ldr.w	r3, [r9], #4
 800a694:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a698:	fa1f f883 	uxth.w	r8, r3
 800a69c:	fa17 f78b 	uxtah	r7, r7, fp
 800a6a0:	0c1b      	lsrs	r3, r3, #16
 800a6a2:	eba7 0808 	sub.w	r8, r7, r8
 800a6a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a6aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a6ae:	fa1f f888 	uxth.w	r8, r8
 800a6b2:	141f      	asrs	r7, r3, #16
 800a6b4:	454d      	cmp	r5, r9
 800a6b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a6ba:	f84a 3b04 	str.w	r3, [sl], #4
 800a6be:	d8e7      	bhi.n	800a690 <__mdiff+0x7c>
 800a6c0:	1b2b      	subs	r3, r5, r4
 800a6c2:	3b15      	subs	r3, #21
 800a6c4:	f023 0303 	bic.w	r3, r3, #3
 800a6c8:	3304      	adds	r3, #4
 800a6ca:	3415      	adds	r4, #21
 800a6cc:	42a5      	cmp	r5, r4
 800a6ce:	bf38      	it	cc
 800a6d0:	2304      	movcc	r3, #4
 800a6d2:	4419      	add	r1, r3
 800a6d4:	4473      	add	r3, lr
 800a6d6:	469e      	mov	lr, r3
 800a6d8:	460d      	mov	r5, r1
 800a6da:	4565      	cmp	r5, ip
 800a6dc:	d30e      	bcc.n	800a6fc <__mdiff+0xe8>
 800a6de:	f10c 0203 	add.w	r2, ip, #3
 800a6e2:	1a52      	subs	r2, r2, r1
 800a6e4:	f022 0203 	bic.w	r2, r2, #3
 800a6e8:	3903      	subs	r1, #3
 800a6ea:	458c      	cmp	ip, r1
 800a6ec:	bf38      	it	cc
 800a6ee:	2200      	movcc	r2, #0
 800a6f0:	441a      	add	r2, r3
 800a6f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a6f6:	b17b      	cbz	r3, 800a718 <__mdiff+0x104>
 800a6f8:	6106      	str	r6, [r0, #16]
 800a6fa:	e7a5      	b.n	800a648 <__mdiff+0x34>
 800a6fc:	f855 8b04 	ldr.w	r8, [r5], #4
 800a700:	fa17 f488 	uxtah	r4, r7, r8
 800a704:	1422      	asrs	r2, r4, #16
 800a706:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a70a:	b2a4      	uxth	r4, r4
 800a70c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a710:	f84e 4b04 	str.w	r4, [lr], #4
 800a714:	1417      	asrs	r7, r2, #16
 800a716:	e7e0      	b.n	800a6da <__mdiff+0xc6>
 800a718:	3e01      	subs	r6, #1
 800a71a:	e7ea      	b.n	800a6f2 <__mdiff+0xde>
 800a71c:	0800ba04 	.word	0x0800ba04
 800a720:	0800baf8 	.word	0x0800baf8

0800a724 <__ulp>:
 800a724:	b082      	sub	sp, #8
 800a726:	ed8d 0b00 	vstr	d0, [sp]
 800a72a:	9b01      	ldr	r3, [sp, #4]
 800a72c:	4912      	ldr	r1, [pc, #72]	; (800a778 <__ulp+0x54>)
 800a72e:	4019      	ands	r1, r3
 800a730:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a734:	2900      	cmp	r1, #0
 800a736:	dd05      	ble.n	800a744 <__ulp+0x20>
 800a738:	2200      	movs	r2, #0
 800a73a:	460b      	mov	r3, r1
 800a73c:	ec43 2b10 	vmov	d0, r2, r3
 800a740:	b002      	add	sp, #8
 800a742:	4770      	bx	lr
 800a744:	4249      	negs	r1, r1
 800a746:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a74a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a74e:	f04f 0200 	mov.w	r2, #0
 800a752:	f04f 0300 	mov.w	r3, #0
 800a756:	da04      	bge.n	800a762 <__ulp+0x3e>
 800a758:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a75c:	fa41 f300 	asr.w	r3, r1, r0
 800a760:	e7ec      	b.n	800a73c <__ulp+0x18>
 800a762:	f1a0 0114 	sub.w	r1, r0, #20
 800a766:	291e      	cmp	r1, #30
 800a768:	bfda      	itte	le
 800a76a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a76e:	fa20 f101 	lsrle.w	r1, r0, r1
 800a772:	2101      	movgt	r1, #1
 800a774:	460a      	mov	r2, r1
 800a776:	e7e1      	b.n	800a73c <__ulp+0x18>
 800a778:	7ff00000 	.word	0x7ff00000

0800a77c <__b2d>:
 800a77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a77e:	6905      	ldr	r5, [r0, #16]
 800a780:	f100 0714 	add.w	r7, r0, #20
 800a784:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a788:	1f2e      	subs	r6, r5, #4
 800a78a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a78e:	4620      	mov	r0, r4
 800a790:	f7ff fd52 	bl	800a238 <__hi0bits>
 800a794:	f1c0 0320 	rsb	r3, r0, #32
 800a798:	280a      	cmp	r0, #10
 800a79a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a818 <__b2d+0x9c>
 800a79e:	600b      	str	r3, [r1, #0]
 800a7a0:	dc14      	bgt.n	800a7cc <__b2d+0x50>
 800a7a2:	f1c0 0e0b 	rsb	lr, r0, #11
 800a7a6:	fa24 f10e 	lsr.w	r1, r4, lr
 800a7aa:	42b7      	cmp	r7, r6
 800a7ac:	ea41 030c 	orr.w	r3, r1, ip
 800a7b0:	bf34      	ite	cc
 800a7b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a7b6:	2100      	movcs	r1, #0
 800a7b8:	3015      	adds	r0, #21
 800a7ba:	fa04 f000 	lsl.w	r0, r4, r0
 800a7be:	fa21 f10e 	lsr.w	r1, r1, lr
 800a7c2:	ea40 0201 	orr.w	r2, r0, r1
 800a7c6:	ec43 2b10 	vmov	d0, r2, r3
 800a7ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7cc:	42b7      	cmp	r7, r6
 800a7ce:	bf3a      	itte	cc
 800a7d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a7d4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a7d8:	2100      	movcs	r1, #0
 800a7da:	380b      	subs	r0, #11
 800a7dc:	d017      	beq.n	800a80e <__b2d+0x92>
 800a7de:	f1c0 0c20 	rsb	ip, r0, #32
 800a7e2:	fa04 f500 	lsl.w	r5, r4, r0
 800a7e6:	42be      	cmp	r6, r7
 800a7e8:	fa21 f40c 	lsr.w	r4, r1, ip
 800a7ec:	ea45 0504 	orr.w	r5, r5, r4
 800a7f0:	bf8c      	ite	hi
 800a7f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a7f6:	2400      	movls	r4, #0
 800a7f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a7fc:	fa01 f000 	lsl.w	r0, r1, r0
 800a800:	fa24 f40c 	lsr.w	r4, r4, ip
 800a804:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a808:	ea40 0204 	orr.w	r2, r0, r4
 800a80c:	e7db      	b.n	800a7c6 <__b2d+0x4a>
 800a80e:	ea44 030c 	orr.w	r3, r4, ip
 800a812:	460a      	mov	r2, r1
 800a814:	e7d7      	b.n	800a7c6 <__b2d+0x4a>
 800a816:	bf00      	nop
 800a818:	3ff00000 	.word	0x3ff00000

0800a81c <__d2b>:
 800a81c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a820:	4689      	mov	r9, r1
 800a822:	2101      	movs	r1, #1
 800a824:	ec57 6b10 	vmov	r6, r7, d0
 800a828:	4690      	mov	r8, r2
 800a82a:	f7ff fc0f 	bl	800a04c <_Balloc>
 800a82e:	4604      	mov	r4, r0
 800a830:	b930      	cbnz	r0, 800a840 <__d2b+0x24>
 800a832:	4602      	mov	r2, r0
 800a834:	4b25      	ldr	r3, [pc, #148]	; (800a8cc <__d2b+0xb0>)
 800a836:	4826      	ldr	r0, [pc, #152]	; (800a8d0 <__d2b+0xb4>)
 800a838:	f240 310a 	movw	r1, #778	; 0x30a
 800a83c:	f000 fb64 	bl	800af08 <__assert_func>
 800a840:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a844:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a848:	bb35      	cbnz	r5, 800a898 <__d2b+0x7c>
 800a84a:	2e00      	cmp	r6, #0
 800a84c:	9301      	str	r3, [sp, #4]
 800a84e:	d028      	beq.n	800a8a2 <__d2b+0x86>
 800a850:	4668      	mov	r0, sp
 800a852:	9600      	str	r6, [sp, #0]
 800a854:	f7ff fd10 	bl	800a278 <__lo0bits>
 800a858:	9900      	ldr	r1, [sp, #0]
 800a85a:	b300      	cbz	r0, 800a89e <__d2b+0x82>
 800a85c:	9a01      	ldr	r2, [sp, #4]
 800a85e:	f1c0 0320 	rsb	r3, r0, #32
 800a862:	fa02 f303 	lsl.w	r3, r2, r3
 800a866:	430b      	orrs	r3, r1
 800a868:	40c2      	lsrs	r2, r0
 800a86a:	6163      	str	r3, [r4, #20]
 800a86c:	9201      	str	r2, [sp, #4]
 800a86e:	9b01      	ldr	r3, [sp, #4]
 800a870:	61a3      	str	r3, [r4, #24]
 800a872:	2b00      	cmp	r3, #0
 800a874:	bf14      	ite	ne
 800a876:	2202      	movne	r2, #2
 800a878:	2201      	moveq	r2, #1
 800a87a:	6122      	str	r2, [r4, #16]
 800a87c:	b1d5      	cbz	r5, 800a8b4 <__d2b+0x98>
 800a87e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a882:	4405      	add	r5, r0
 800a884:	f8c9 5000 	str.w	r5, [r9]
 800a888:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a88c:	f8c8 0000 	str.w	r0, [r8]
 800a890:	4620      	mov	r0, r4
 800a892:	b003      	add	sp, #12
 800a894:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a898:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a89c:	e7d5      	b.n	800a84a <__d2b+0x2e>
 800a89e:	6161      	str	r1, [r4, #20]
 800a8a0:	e7e5      	b.n	800a86e <__d2b+0x52>
 800a8a2:	a801      	add	r0, sp, #4
 800a8a4:	f7ff fce8 	bl	800a278 <__lo0bits>
 800a8a8:	9b01      	ldr	r3, [sp, #4]
 800a8aa:	6163      	str	r3, [r4, #20]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	6122      	str	r2, [r4, #16]
 800a8b0:	3020      	adds	r0, #32
 800a8b2:	e7e3      	b.n	800a87c <__d2b+0x60>
 800a8b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a8bc:	f8c9 0000 	str.w	r0, [r9]
 800a8c0:	6918      	ldr	r0, [r3, #16]
 800a8c2:	f7ff fcb9 	bl	800a238 <__hi0bits>
 800a8c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8ca:	e7df      	b.n	800a88c <__d2b+0x70>
 800a8cc:	0800ba04 	.word	0x0800ba04
 800a8d0:	0800baf8 	.word	0x0800baf8

0800a8d4 <__ratio>:
 800a8d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d8:	4688      	mov	r8, r1
 800a8da:	4669      	mov	r1, sp
 800a8dc:	4681      	mov	r9, r0
 800a8de:	f7ff ff4d 	bl	800a77c <__b2d>
 800a8e2:	a901      	add	r1, sp, #4
 800a8e4:	4640      	mov	r0, r8
 800a8e6:	ec55 4b10 	vmov	r4, r5, d0
 800a8ea:	f7ff ff47 	bl	800a77c <__b2d>
 800a8ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a8f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a8f6:	eba3 0c02 	sub.w	ip, r3, r2
 800a8fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a904:	ec51 0b10 	vmov	r0, r1, d0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	bfd6      	itet	le
 800a90c:	460a      	movle	r2, r1
 800a90e:	462a      	movgt	r2, r5
 800a910:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a914:	468b      	mov	fp, r1
 800a916:	462f      	mov	r7, r5
 800a918:	bfd4      	ite	le
 800a91a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a91e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a922:	4620      	mov	r0, r4
 800a924:	ee10 2a10 	vmov	r2, s0
 800a928:	465b      	mov	r3, fp
 800a92a:	4639      	mov	r1, r7
 800a92c:	f7f5 ffae 	bl	800088c <__aeabi_ddiv>
 800a930:	ec41 0b10 	vmov	d0, r0, r1
 800a934:	b003      	add	sp, #12
 800a936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a93a <__copybits>:
 800a93a:	3901      	subs	r1, #1
 800a93c:	b570      	push	{r4, r5, r6, lr}
 800a93e:	1149      	asrs	r1, r1, #5
 800a940:	6914      	ldr	r4, [r2, #16]
 800a942:	3101      	adds	r1, #1
 800a944:	f102 0314 	add.w	r3, r2, #20
 800a948:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a94c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a950:	1f05      	subs	r5, r0, #4
 800a952:	42a3      	cmp	r3, r4
 800a954:	d30c      	bcc.n	800a970 <__copybits+0x36>
 800a956:	1aa3      	subs	r3, r4, r2
 800a958:	3b11      	subs	r3, #17
 800a95a:	f023 0303 	bic.w	r3, r3, #3
 800a95e:	3211      	adds	r2, #17
 800a960:	42a2      	cmp	r2, r4
 800a962:	bf88      	it	hi
 800a964:	2300      	movhi	r3, #0
 800a966:	4418      	add	r0, r3
 800a968:	2300      	movs	r3, #0
 800a96a:	4288      	cmp	r0, r1
 800a96c:	d305      	bcc.n	800a97a <__copybits+0x40>
 800a96e:	bd70      	pop	{r4, r5, r6, pc}
 800a970:	f853 6b04 	ldr.w	r6, [r3], #4
 800a974:	f845 6f04 	str.w	r6, [r5, #4]!
 800a978:	e7eb      	b.n	800a952 <__copybits+0x18>
 800a97a:	f840 3b04 	str.w	r3, [r0], #4
 800a97e:	e7f4      	b.n	800a96a <__copybits+0x30>

0800a980 <__any_on>:
 800a980:	f100 0214 	add.w	r2, r0, #20
 800a984:	6900      	ldr	r0, [r0, #16]
 800a986:	114b      	asrs	r3, r1, #5
 800a988:	4298      	cmp	r0, r3
 800a98a:	b510      	push	{r4, lr}
 800a98c:	db11      	blt.n	800a9b2 <__any_on+0x32>
 800a98e:	dd0a      	ble.n	800a9a6 <__any_on+0x26>
 800a990:	f011 011f 	ands.w	r1, r1, #31
 800a994:	d007      	beq.n	800a9a6 <__any_on+0x26>
 800a996:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a99a:	fa24 f001 	lsr.w	r0, r4, r1
 800a99e:	fa00 f101 	lsl.w	r1, r0, r1
 800a9a2:	428c      	cmp	r4, r1
 800a9a4:	d10b      	bne.n	800a9be <__any_on+0x3e>
 800a9a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d803      	bhi.n	800a9b6 <__any_on+0x36>
 800a9ae:	2000      	movs	r0, #0
 800a9b0:	bd10      	pop	{r4, pc}
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	e7f7      	b.n	800a9a6 <__any_on+0x26>
 800a9b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9ba:	2900      	cmp	r1, #0
 800a9bc:	d0f5      	beq.n	800a9aa <__any_on+0x2a>
 800a9be:	2001      	movs	r0, #1
 800a9c0:	e7f6      	b.n	800a9b0 <__any_on+0x30>

0800a9c2 <_calloc_r>:
 800a9c2:	b513      	push	{r0, r1, r4, lr}
 800a9c4:	434a      	muls	r2, r1
 800a9c6:	4611      	mov	r1, r2
 800a9c8:	9201      	str	r2, [sp, #4]
 800a9ca:	f000 f859 	bl	800aa80 <_malloc_r>
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	b118      	cbz	r0, 800a9da <_calloc_r+0x18>
 800a9d2:	9a01      	ldr	r2, [sp, #4]
 800a9d4:	2100      	movs	r1, #0
 800a9d6:	f7fc f875 	bl	8006ac4 <memset>
 800a9da:	4620      	mov	r0, r4
 800a9dc:	b002      	add	sp, #8
 800a9de:	bd10      	pop	{r4, pc}

0800a9e0 <_free_r>:
 800a9e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9e2:	2900      	cmp	r1, #0
 800a9e4:	d048      	beq.n	800aa78 <_free_r+0x98>
 800a9e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ea:	9001      	str	r0, [sp, #4]
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f1a1 0404 	sub.w	r4, r1, #4
 800a9f2:	bfb8      	it	lt
 800a9f4:	18e4      	addlt	r4, r4, r3
 800a9f6:	f000 fb15 	bl	800b024 <__malloc_lock>
 800a9fa:	4a20      	ldr	r2, [pc, #128]	; (800aa7c <_free_r+0x9c>)
 800a9fc:	9801      	ldr	r0, [sp, #4]
 800a9fe:	6813      	ldr	r3, [r2, #0]
 800aa00:	4615      	mov	r5, r2
 800aa02:	b933      	cbnz	r3, 800aa12 <_free_r+0x32>
 800aa04:	6063      	str	r3, [r4, #4]
 800aa06:	6014      	str	r4, [r2, #0]
 800aa08:	b003      	add	sp, #12
 800aa0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa0e:	f000 bb0f 	b.w	800b030 <__malloc_unlock>
 800aa12:	42a3      	cmp	r3, r4
 800aa14:	d90b      	bls.n	800aa2e <_free_r+0x4e>
 800aa16:	6821      	ldr	r1, [r4, #0]
 800aa18:	1862      	adds	r2, r4, r1
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	bf04      	itt	eq
 800aa1e:	681a      	ldreq	r2, [r3, #0]
 800aa20:	685b      	ldreq	r3, [r3, #4]
 800aa22:	6063      	str	r3, [r4, #4]
 800aa24:	bf04      	itt	eq
 800aa26:	1852      	addeq	r2, r2, r1
 800aa28:	6022      	streq	r2, [r4, #0]
 800aa2a:	602c      	str	r4, [r5, #0]
 800aa2c:	e7ec      	b.n	800aa08 <_free_r+0x28>
 800aa2e:	461a      	mov	r2, r3
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	b10b      	cbz	r3, 800aa38 <_free_r+0x58>
 800aa34:	42a3      	cmp	r3, r4
 800aa36:	d9fa      	bls.n	800aa2e <_free_r+0x4e>
 800aa38:	6811      	ldr	r1, [r2, #0]
 800aa3a:	1855      	adds	r5, r2, r1
 800aa3c:	42a5      	cmp	r5, r4
 800aa3e:	d10b      	bne.n	800aa58 <_free_r+0x78>
 800aa40:	6824      	ldr	r4, [r4, #0]
 800aa42:	4421      	add	r1, r4
 800aa44:	1854      	adds	r4, r2, r1
 800aa46:	42a3      	cmp	r3, r4
 800aa48:	6011      	str	r1, [r2, #0]
 800aa4a:	d1dd      	bne.n	800aa08 <_free_r+0x28>
 800aa4c:	681c      	ldr	r4, [r3, #0]
 800aa4e:	685b      	ldr	r3, [r3, #4]
 800aa50:	6053      	str	r3, [r2, #4]
 800aa52:	4421      	add	r1, r4
 800aa54:	6011      	str	r1, [r2, #0]
 800aa56:	e7d7      	b.n	800aa08 <_free_r+0x28>
 800aa58:	d902      	bls.n	800aa60 <_free_r+0x80>
 800aa5a:	230c      	movs	r3, #12
 800aa5c:	6003      	str	r3, [r0, #0]
 800aa5e:	e7d3      	b.n	800aa08 <_free_r+0x28>
 800aa60:	6825      	ldr	r5, [r4, #0]
 800aa62:	1961      	adds	r1, r4, r5
 800aa64:	428b      	cmp	r3, r1
 800aa66:	bf04      	itt	eq
 800aa68:	6819      	ldreq	r1, [r3, #0]
 800aa6a:	685b      	ldreq	r3, [r3, #4]
 800aa6c:	6063      	str	r3, [r4, #4]
 800aa6e:	bf04      	itt	eq
 800aa70:	1949      	addeq	r1, r1, r5
 800aa72:	6021      	streq	r1, [r4, #0]
 800aa74:	6054      	str	r4, [r2, #4]
 800aa76:	e7c7      	b.n	800aa08 <_free_r+0x28>
 800aa78:	b003      	add	sp, #12
 800aa7a:	bd30      	pop	{r4, r5, pc}
 800aa7c:	20000298 	.word	0x20000298

0800aa80 <_malloc_r>:
 800aa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa82:	1ccd      	adds	r5, r1, #3
 800aa84:	f025 0503 	bic.w	r5, r5, #3
 800aa88:	3508      	adds	r5, #8
 800aa8a:	2d0c      	cmp	r5, #12
 800aa8c:	bf38      	it	cc
 800aa8e:	250c      	movcc	r5, #12
 800aa90:	2d00      	cmp	r5, #0
 800aa92:	4606      	mov	r6, r0
 800aa94:	db01      	blt.n	800aa9a <_malloc_r+0x1a>
 800aa96:	42a9      	cmp	r1, r5
 800aa98:	d903      	bls.n	800aaa2 <_malloc_r+0x22>
 800aa9a:	230c      	movs	r3, #12
 800aa9c:	6033      	str	r3, [r6, #0]
 800aa9e:	2000      	movs	r0, #0
 800aaa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aaa2:	f000 fabf 	bl	800b024 <__malloc_lock>
 800aaa6:	4921      	ldr	r1, [pc, #132]	; (800ab2c <_malloc_r+0xac>)
 800aaa8:	680a      	ldr	r2, [r1, #0]
 800aaaa:	4614      	mov	r4, r2
 800aaac:	b99c      	cbnz	r4, 800aad6 <_malloc_r+0x56>
 800aaae:	4f20      	ldr	r7, [pc, #128]	; (800ab30 <_malloc_r+0xb0>)
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	b923      	cbnz	r3, 800aabe <_malloc_r+0x3e>
 800aab4:	4621      	mov	r1, r4
 800aab6:	4630      	mov	r0, r6
 800aab8:	f000 f9a2 	bl	800ae00 <_sbrk_r>
 800aabc:	6038      	str	r0, [r7, #0]
 800aabe:	4629      	mov	r1, r5
 800aac0:	4630      	mov	r0, r6
 800aac2:	f000 f99d 	bl	800ae00 <_sbrk_r>
 800aac6:	1c43      	adds	r3, r0, #1
 800aac8:	d123      	bne.n	800ab12 <_malloc_r+0x92>
 800aaca:	230c      	movs	r3, #12
 800aacc:	6033      	str	r3, [r6, #0]
 800aace:	4630      	mov	r0, r6
 800aad0:	f000 faae 	bl	800b030 <__malloc_unlock>
 800aad4:	e7e3      	b.n	800aa9e <_malloc_r+0x1e>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	1b5b      	subs	r3, r3, r5
 800aada:	d417      	bmi.n	800ab0c <_malloc_r+0x8c>
 800aadc:	2b0b      	cmp	r3, #11
 800aade:	d903      	bls.n	800aae8 <_malloc_r+0x68>
 800aae0:	6023      	str	r3, [r4, #0]
 800aae2:	441c      	add	r4, r3
 800aae4:	6025      	str	r5, [r4, #0]
 800aae6:	e004      	b.n	800aaf2 <_malloc_r+0x72>
 800aae8:	6863      	ldr	r3, [r4, #4]
 800aaea:	42a2      	cmp	r2, r4
 800aaec:	bf0c      	ite	eq
 800aaee:	600b      	streq	r3, [r1, #0]
 800aaf0:	6053      	strne	r3, [r2, #4]
 800aaf2:	4630      	mov	r0, r6
 800aaf4:	f000 fa9c 	bl	800b030 <__malloc_unlock>
 800aaf8:	f104 000b 	add.w	r0, r4, #11
 800aafc:	1d23      	adds	r3, r4, #4
 800aafe:	f020 0007 	bic.w	r0, r0, #7
 800ab02:	1ac2      	subs	r2, r0, r3
 800ab04:	d0cc      	beq.n	800aaa0 <_malloc_r+0x20>
 800ab06:	1a1b      	subs	r3, r3, r0
 800ab08:	50a3      	str	r3, [r4, r2]
 800ab0a:	e7c9      	b.n	800aaa0 <_malloc_r+0x20>
 800ab0c:	4622      	mov	r2, r4
 800ab0e:	6864      	ldr	r4, [r4, #4]
 800ab10:	e7cc      	b.n	800aaac <_malloc_r+0x2c>
 800ab12:	1cc4      	adds	r4, r0, #3
 800ab14:	f024 0403 	bic.w	r4, r4, #3
 800ab18:	42a0      	cmp	r0, r4
 800ab1a:	d0e3      	beq.n	800aae4 <_malloc_r+0x64>
 800ab1c:	1a21      	subs	r1, r4, r0
 800ab1e:	4630      	mov	r0, r6
 800ab20:	f000 f96e 	bl	800ae00 <_sbrk_r>
 800ab24:	3001      	adds	r0, #1
 800ab26:	d1dd      	bne.n	800aae4 <_malloc_r+0x64>
 800ab28:	e7cf      	b.n	800aaca <_malloc_r+0x4a>
 800ab2a:	bf00      	nop
 800ab2c:	20000298 	.word	0x20000298
 800ab30:	2000029c 	.word	0x2000029c

0800ab34 <__ssputs_r>:
 800ab34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab38:	688e      	ldr	r6, [r1, #8]
 800ab3a:	429e      	cmp	r6, r3
 800ab3c:	4682      	mov	sl, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	4690      	mov	r8, r2
 800ab42:	461f      	mov	r7, r3
 800ab44:	d838      	bhi.n	800abb8 <__ssputs_r+0x84>
 800ab46:	898a      	ldrh	r2, [r1, #12]
 800ab48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ab4c:	d032      	beq.n	800abb4 <__ssputs_r+0x80>
 800ab4e:	6825      	ldr	r5, [r4, #0]
 800ab50:	6909      	ldr	r1, [r1, #16]
 800ab52:	eba5 0901 	sub.w	r9, r5, r1
 800ab56:	6965      	ldr	r5, [r4, #20]
 800ab58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab60:	3301      	adds	r3, #1
 800ab62:	444b      	add	r3, r9
 800ab64:	106d      	asrs	r5, r5, #1
 800ab66:	429d      	cmp	r5, r3
 800ab68:	bf38      	it	cc
 800ab6a:	461d      	movcc	r5, r3
 800ab6c:	0553      	lsls	r3, r2, #21
 800ab6e:	d531      	bpl.n	800abd4 <__ssputs_r+0xa0>
 800ab70:	4629      	mov	r1, r5
 800ab72:	f7ff ff85 	bl	800aa80 <_malloc_r>
 800ab76:	4606      	mov	r6, r0
 800ab78:	b950      	cbnz	r0, 800ab90 <__ssputs_r+0x5c>
 800ab7a:	230c      	movs	r3, #12
 800ab7c:	f8ca 3000 	str.w	r3, [sl]
 800ab80:	89a3      	ldrh	r3, [r4, #12]
 800ab82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab86:	81a3      	strh	r3, [r4, #12]
 800ab88:	f04f 30ff 	mov.w	r0, #4294967295
 800ab8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab90:	6921      	ldr	r1, [r4, #16]
 800ab92:	464a      	mov	r2, r9
 800ab94:	f7ff fa4c 	bl	800a030 <memcpy>
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ab9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aba2:	81a3      	strh	r3, [r4, #12]
 800aba4:	6126      	str	r6, [r4, #16]
 800aba6:	6165      	str	r5, [r4, #20]
 800aba8:	444e      	add	r6, r9
 800abaa:	eba5 0509 	sub.w	r5, r5, r9
 800abae:	6026      	str	r6, [r4, #0]
 800abb0:	60a5      	str	r5, [r4, #8]
 800abb2:	463e      	mov	r6, r7
 800abb4:	42be      	cmp	r6, r7
 800abb6:	d900      	bls.n	800abba <__ssputs_r+0x86>
 800abb8:	463e      	mov	r6, r7
 800abba:	4632      	mov	r2, r6
 800abbc:	6820      	ldr	r0, [r4, #0]
 800abbe:	4641      	mov	r1, r8
 800abc0:	f000 fa16 	bl	800aff0 <memmove>
 800abc4:	68a3      	ldr	r3, [r4, #8]
 800abc6:	6822      	ldr	r2, [r4, #0]
 800abc8:	1b9b      	subs	r3, r3, r6
 800abca:	4432      	add	r2, r6
 800abcc:	60a3      	str	r3, [r4, #8]
 800abce:	6022      	str	r2, [r4, #0]
 800abd0:	2000      	movs	r0, #0
 800abd2:	e7db      	b.n	800ab8c <__ssputs_r+0x58>
 800abd4:	462a      	mov	r2, r5
 800abd6:	f000 fa31 	bl	800b03c <_realloc_r>
 800abda:	4606      	mov	r6, r0
 800abdc:	2800      	cmp	r0, #0
 800abde:	d1e1      	bne.n	800aba4 <__ssputs_r+0x70>
 800abe0:	6921      	ldr	r1, [r4, #16]
 800abe2:	4650      	mov	r0, sl
 800abe4:	f7ff fefc 	bl	800a9e0 <_free_r>
 800abe8:	e7c7      	b.n	800ab7a <__ssputs_r+0x46>
	...

0800abec <_svfiprintf_r>:
 800abec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf0:	4698      	mov	r8, r3
 800abf2:	898b      	ldrh	r3, [r1, #12]
 800abf4:	061b      	lsls	r3, r3, #24
 800abf6:	b09d      	sub	sp, #116	; 0x74
 800abf8:	4607      	mov	r7, r0
 800abfa:	460d      	mov	r5, r1
 800abfc:	4614      	mov	r4, r2
 800abfe:	d50e      	bpl.n	800ac1e <_svfiprintf_r+0x32>
 800ac00:	690b      	ldr	r3, [r1, #16]
 800ac02:	b963      	cbnz	r3, 800ac1e <_svfiprintf_r+0x32>
 800ac04:	2140      	movs	r1, #64	; 0x40
 800ac06:	f7ff ff3b 	bl	800aa80 <_malloc_r>
 800ac0a:	6028      	str	r0, [r5, #0]
 800ac0c:	6128      	str	r0, [r5, #16]
 800ac0e:	b920      	cbnz	r0, 800ac1a <_svfiprintf_r+0x2e>
 800ac10:	230c      	movs	r3, #12
 800ac12:	603b      	str	r3, [r7, #0]
 800ac14:	f04f 30ff 	mov.w	r0, #4294967295
 800ac18:	e0d1      	b.n	800adbe <_svfiprintf_r+0x1d2>
 800ac1a:	2340      	movs	r3, #64	; 0x40
 800ac1c:	616b      	str	r3, [r5, #20]
 800ac1e:	2300      	movs	r3, #0
 800ac20:	9309      	str	r3, [sp, #36]	; 0x24
 800ac22:	2320      	movs	r3, #32
 800ac24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac28:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac2c:	2330      	movs	r3, #48	; 0x30
 800ac2e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800add8 <_svfiprintf_r+0x1ec>
 800ac32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac36:	f04f 0901 	mov.w	r9, #1
 800ac3a:	4623      	mov	r3, r4
 800ac3c:	469a      	mov	sl, r3
 800ac3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac42:	b10a      	cbz	r2, 800ac48 <_svfiprintf_r+0x5c>
 800ac44:	2a25      	cmp	r2, #37	; 0x25
 800ac46:	d1f9      	bne.n	800ac3c <_svfiprintf_r+0x50>
 800ac48:	ebba 0b04 	subs.w	fp, sl, r4
 800ac4c:	d00b      	beq.n	800ac66 <_svfiprintf_r+0x7a>
 800ac4e:	465b      	mov	r3, fp
 800ac50:	4622      	mov	r2, r4
 800ac52:	4629      	mov	r1, r5
 800ac54:	4638      	mov	r0, r7
 800ac56:	f7ff ff6d 	bl	800ab34 <__ssputs_r>
 800ac5a:	3001      	adds	r0, #1
 800ac5c:	f000 80aa 	beq.w	800adb4 <_svfiprintf_r+0x1c8>
 800ac60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac62:	445a      	add	r2, fp
 800ac64:	9209      	str	r2, [sp, #36]	; 0x24
 800ac66:	f89a 3000 	ldrb.w	r3, [sl]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	f000 80a2 	beq.w	800adb4 <_svfiprintf_r+0x1c8>
 800ac70:	2300      	movs	r3, #0
 800ac72:	f04f 32ff 	mov.w	r2, #4294967295
 800ac76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac7a:	f10a 0a01 	add.w	sl, sl, #1
 800ac7e:	9304      	str	r3, [sp, #16]
 800ac80:	9307      	str	r3, [sp, #28]
 800ac82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac86:	931a      	str	r3, [sp, #104]	; 0x68
 800ac88:	4654      	mov	r4, sl
 800ac8a:	2205      	movs	r2, #5
 800ac8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac90:	4851      	ldr	r0, [pc, #324]	; (800add8 <_svfiprintf_r+0x1ec>)
 800ac92:	f7f5 fac5 	bl	8000220 <memchr>
 800ac96:	9a04      	ldr	r2, [sp, #16]
 800ac98:	b9d8      	cbnz	r0, 800acd2 <_svfiprintf_r+0xe6>
 800ac9a:	06d0      	lsls	r0, r2, #27
 800ac9c:	bf44      	itt	mi
 800ac9e:	2320      	movmi	r3, #32
 800aca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aca4:	0711      	lsls	r1, r2, #28
 800aca6:	bf44      	itt	mi
 800aca8:	232b      	movmi	r3, #43	; 0x2b
 800acaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acae:	f89a 3000 	ldrb.w	r3, [sl]
 800acb2:	2b2a      	cmp	r3, #42	; 0x2a
 800acb4:	d015      	beq.n	800ace2 <_svfiprintf_r+0xf6>
 800acb6:	9a07      	ldr	r2, [sp, #28]
 800acb8:	4654      	mov	r4, sl
 800acba:	2000      	movs	r0, #0
 800acbc:	f04f 0c0a 	mov.w	ip, #10
 800acc0:	4621      	mov	r1, r4
 800acc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acc6:	3b30      	subs	r3, #48	; 0x30
 800acc8:	2b09      	cmp	r3, #9
 800acca:	d94e      	bls.n	800ad6a <_svfiprintf_r+0x17e>
 800accc:	b1b0      	cbz	r0, 800acfc <_svfiprintf_r+0x110>
 800acce:	9207      	str	r2, [sp, #28]
 800acd0:	e014      	b.n	800acfc <_svfiprintf_r+0x110>
 800acd2:	eba0 0308 	sub.w	r3, r0, r8
 800acd6:	fa09 f303 	lsl.w	r3, r9, r3
 800acda:	4313      	orrs	r3, r2
 800acdc:	9304      	str	r3, [sp, #16]
 800acde:	46a2      	mov	sl, r4
 800ace0:	e7d2      	b.n	800ac88 <_svfiprintf_r+0x9c>
 800ace2:	9b03      	ldr	r3, [sp, #12]
 800ace4:	1d19      	adds	r1, r3, #4
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	9103      	str	r1, [sp, #12]
 800acea:	2b00      	cmp	r3, #0
 800acec:	bfbb      	ittet	lt
 800acee:	425b      	neglt	r3, r3
 800acf0:	f042 0202 	orrlt.w	r2, r2, #2
 800acf4:	9307      	strge	r3, [sp, #28]
 800acf6:	9307      	strlt	r3, [sp, #28]
 800acf8:	bfb8      	it	lt
 800acfa:	9204      	strlt	r2, [sp, #16]
 800acfc:	7823      	ldrb	r3, [r4, #0]
 800acfe:	2b2e      	cmp	r3, #46	; 0x2e
 800ad00:	d10c      	bne.n	800ad1c <_svfiprintf_r+0x130>
 800ad02:	7863      	ldrb	r3, [r4, #1]
 800ad04:	2b2a      	cmp	r3, #42	; 0x2a
 800ad06:	d135      	bne.n	800ad74 <_svfiprintf_r+0x188>
 800ad08:	9b03      	ldr	r3, [sp, #12]
 800ad0a:	1d1a      	adds	r2, r3, #4
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	9203      	str	r2, [sp, #12]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	bfb8      	it	lt
 800ad14:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad18:	3402      	adds	r4, #2
 800ad1a:	9305      	str	r3, [sp, #20]
 800ad1c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ade8 <_svfiprintf_r+0x1fc>
 800ad20:	7821      	ldrb	r1, [r4, #0]
 800ad22:	2203      	movs	r2, #3
 800ad24:	4650      	mov	r0, sl
 800ad26:	f7f5 fa7b 	bl	8000220 <memchr>
 800ad2a:	b140      	cbz	r0, 800ad3e <_svfiprintf_r+0x152>
 800ad2c:	2340      	movs	r3, #64	; 0x40
 800ad2e:	eba0 000a 	sub.w	r0, r0, sl
 800ad32:	fa03 f000 	lsl.w	r0, r3, r0
 800ad36:	9b04      	ldr	r3, [sp, #16]
 800ad38:	4303      	orrs	r3, r0
 800ad3a:	3401      	adds	r4, #1
 800ad3c:	9304      	str	r3, [sp, #16]
 800ad3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad42:	4826      	ldr	r0, [pc, #152]	; (800addc <_svfiprintf_r+0x1f0>)
 800ad44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad48:	2206      	movs	r2, #6
 800ad4a:	f7f5 fa69 	bl	8000220 <memchr>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	d038      	beq.n	800adc4 <_svfiprintf_r+0x1d8>
 800ad52:	4b23      	ldr	r3, [pc, #140]	; (800ade0 <_svfiprintf_r+0x1f4>)
 800ad54:	bb1b      	cbnz	r3, 800ad9e <_svfiprintf_r+0x1b2>
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	3307      	adds	r3, #7
 800ad5a:	f023 0307 	bic.w	r3, r3, #7
 800ad5e:	3308      	adds	r3, #8
 800ad60:	9303      	str	r3, [sp, #12]
 800ad62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad64:	4433      	add	r3, r6
 800ad66:	9309      	str	r3, [sp, #36]	; 0x24
 800ad68:	e767      	b.n	800ac3a <_svfiprintf_r+0x4e>
 800ad6a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad6e:	460c      	mov	r4, r1
 800ad70:	2001      	movs	r0, #1
 800ad72:	e7a5      	b.n	800acc0 <_svfiprintf_r+0xd4>
 800ad74:	2300      	movs	r3, #0
 800ad76:	3401      	adds	r4, #1
 800ad78:	9305      	str	r3, [sp, #20]
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	f04f 0c0a 	mov.w	ip, #10
 800ad80:	4620      	mov	r0, r4
 800ad82:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad86:	3a30      	subs	r2, #48	; 0x30
 800ad88:	2a09      	cmp	r2, #9
 800ad8a:	d903      	bls.n	800ad94 <_svfiprintf_r+0x1a8>
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d0c5      	beq.n	800ad1c <_svfiprintf_r+0x130>
 800ad90:	9105      	str	r1, [sp, #20]
 800ad92:	e7c3      	b.n	800ad1c <_svfiprintf_r+0x130>
 800ad94:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad98:	4604      	mov	r4, r0
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	e7f0      	b.n	800ad80 <_svfiprintf_r+0x194>
 800ad9e:	ab03      	add	r3, sp, #12
 800ada0:	9300      	str	r3, [sp, #0]
 800ada2:	462a      	mov	r2, r5
 800ada4:	4b0f      	ldr	r3, [pc, #60]	; (800ade4 <_svfiprintf_r+0x1f8>)
 800ada6:	a904      	add	r1, sp, #16
 800ada8:	4638      	mov	r0, r7
 800adaa:	f7fb ff33 	bl	8006c14 <_printf_float>
 800adae:	1c42      	adds	r2, r0, #1
 800adb0:	4606      	mov	r6, r0
 800adb2:	d1d6      	bne.n	800ad62 <_svfiprintf_r+0x176>
 800adb4:	89ab      	ldrh	r3, [r5, #12]
 800adb6:	065b      	lsls	r3, r3, #25
 800adb8:	f53f af2c 	bmi.w	800ac14 <_svfiprintf_r+0x28>
 800adbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800adbe:	b01d      	add	sp, #116	; 0x74
 800adc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adc4:	ab03      	add	r3, sp, #12
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	462a      	mov	r2, r5
 800adca:	4b06      	ldr	r3, [pc, #24]	; (800ade4 <_svfiprintf_r+0x1f8>)
 800adcc:	a904      	add	r1, sp, #16
 800adce:	4638      	mov	r0, r7
 800add0:	f7fc f9c4 	bl	800715c <_printf_i>
 800add4:	e7eb      	b.n	800adae <_svfiprintf_r+0x1c2>
 800add6:	bf00      	nop
 800add8:	0800bc54 	.word	0x0800bc54
 800addc:	0800bc5e 	.word	0x0800bc5e
 800ade0:	08006c15 	.word	0x08006c15
 800ade4:	0800ab35 	.word	0x0800ab35
 800ade8:	0800bc5a 	.word	0x0800bc5a
 800adec:	00000000 	.word	0x00000000

0800adf0 <nan>:
 800adf0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800adf8 <nan+0x8>
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	00000000 	.word	0x00000000
 800adfc:	7ff80000 	.word	0x7ff80000

0800ae00 <_sbrk_r>:
 800ae00:	b538      	push	{r3, r4, r5, lr}
 800ae02:	4d06      	ldr	r5, [pc, #24]	; (800ae1c <_sbrk_r+0x1c>)
 800ae04:	2300      	movs	r3, #0
 800ae06:	4604      	mov	r4, r0
 800ae08:	4608      	mov	r0, r1
 800ae0a:	602b      	str	r3, [r5, #0]
 800ae0c:	f7f7 fe2e 	bl	8002a6c <_sbrk>
 800ae10:	1c43      	adds	r3, r0, #1
 800ae12:	d102      	bne.n	800ae1a <_sbrk_r+0x1a>
 800ae14:	682b      	ldr	r3, [r5, #0]
 800ae16:	b103      	cbz	r3, 800ae1a <_sbrk_r+0x1a>
 800ae18:	6023      	str	r3, [r4, #0]
 800ae1a:	bd38      	pop	{r3, r4, r5, pc}
 800ae1c:	200009f0 	.word	0x200009f0

0800ae20 <__sread>:
 800ae20:	b510      	push	{r4, lr}
 800ae22:	460c      	mov	r4, r1
 800ae24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae28:	f000 fa88 	bl	800b33c <_read_r>
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	bfab      	itete	ge
 800ae30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae32:	89a3      	ldrhlt	r3, [r4, #12]
 800ae34:	181b      	addge	r3, r3, r0
 800ae36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae3a:	bfac      	ite	ge
 800ae3c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae3e:	81a3      	strhlt	r3, [r4, #12]
 800ae40:	bd10      	pop	{r4, pc}

0800ae42 <__swrite>:
 800ae42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae46:	461f      	mov	r7, r3
 800ae48:	898b      	ldrh	r3, [r1, #12]
 800ae4a:	05db      	lsls	r3, r3, #23
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	4616      	mov	r6, r2
 800ae52:	d505      	bpl.n	800ae60 <__swrite+0x1e>
 800ae54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae58:	2302      	movs	r3, #2
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f000 f8b6 	bl	800afcc <_lseek_r>
 800ae60:	89a3      	ldrh	r3, [r4, #12]
 800ae62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae6a:	81a3      	strh	r3, [r4, #12]
 800ae6c:	4632      	mov	r2, r6
 800ae6e:	463b      	mov	r3, r7
 800ae70:	4628      	mov	r0, r5
 800ae72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae76:	f000 b835 	b.w	800aee4 <_write_r>

0800ae7a <__sseek>:
 800ae7a:	b510      	push	{r4, lr}
 800ae7c:	460c      	mov	r4, r1
 800ae7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae82:	f000 f8a3 	bl	800afcc <_lseek_r>
 800ae86:	1c43      	adds	r3, r0, #1
 800ae88:	89a3      	ldrh	r3, [r4, #12]
 800ae8a:	bf15      	itete	ne
 800ae8c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae96:	81a3      	strheq	r3, [r4, #12]
 800ae98:	bf18      	it	ne
 800ae9a:	81a3      	strhne	r3, [r4, #12]
 800ae9c:	bd10      	pop	{r4, pc}

0800ae9e <__sclose>:
 800ae9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aea2:	f000 b84f 	b.w	800af44 <_close_r>

0800aea6 <strncmp>:
 800aea6:	b510      	push	{r4, lr}
 800aea8:	b16a      	cbz	r2, 800aec6 <strncmp+0x20>
 800aeaa:	3901      	subs	r1, #1
 800aeac:	1884      	adds	r4, r0, r2
 800aeae:	f810 3b01 	ldrb.w	r3, [r0], #1
 800aeb2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d103      	bne.n	800aec2 <strncmp+0x1c>
 800aeba:	42a0      	cmp	r0, r4
 800aebc:	d001      	beq.n	800aec2 <strncmp+0x1c>
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d1f5      	bne.n	800aeae <strncmp+0x8>
 800aec2:	1a98      	subs	r0, r3, r2
 800aec4:	bd10      	pop	{r4, pc}
 800aec6:	4610      	mov	r0, r2
 800aec8:	e7fc      	b.n	800aec4 <strncmp+0x1e>

0800aeca <__ascii_wctomb>:
 800aeca:	b149      	cbz	r1, 800aee0 <__ascii_wctomb+0x16>
 800aecc:	2aff      	cmp	r2, #255	; 0xff
 800aece:	bf85      	ittet	hi
 800aed0:	238a      	movhi	r3, #138	; 0x8a
 800aed2:	6003      	strhi	r3, [r0, #0]
 800aed4:	700a      	strbls	r2, [r1, #0]
 800aed6:	f04f 30ff 	movhi.w	r0, #4294967295
 800aeda:	bf98      	it	ls
 800aedc:	2001      	movls	r0, #1
 800aede:	4770      	bx	lr
 800aee0:	4608      	mov	r0, r1
 800aee2:	4770      	bx	lr

0800aee4 <_write_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	4d07      	ldr	r5, [pc, #28]	; (800af04 <_write_r+0x20>)
 800aee8:	4604      	mov	r4, r0
 800aeea:	4608      	mov	r0, r1
 800aeec:	4611      	mov	r1, r2
 800aeee:	2200      	movs	r2, #0
 800aef0:	602a      	str	r2, [r5, #0]
 800aef2:	461a      	mov	r2, r3
 800aef4:	f7f7 fd69 	bl	80029ca <_write>
 800aef8:	1c43      	adds	r3, r0, #1
 800aefa:	d102      	bne.n	800af02 <_write_r+0x1e>
 800aefc:	682b      	ldr	r3, [r5, #0]
 800aefe:	b103      	cbz	r3, 800af02 <_write_r+0x1e>
 800af00:	6023      	str	r3, [r4, #0]
 800af02:	bd38      	pop	{r3, r4, r5, pc}
 800af04:	200009f0 	.word	0x200009f0

0800af08 <__assert_func>:
 800af08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af0a:	4614      	mov	r4, r2
 800af0c:	461a      	mov	r2, r3
 800af0e:	4b09      	ldr	r3, [pc, #36]	; (800af34 <__assert_func+0x2c>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4605      	mov	r5, r0
 800af14:	68d8      	ldr	r0, [r3, #12]
 800af16:	b14c      	cbz	r4, 800af2c <__assert_func+0x24>
 800af18:	4b07      	ldr	r3, [pc, #28]	; (800af38 <__assert_func+0x30>)
 800af1a:	9100      	str	r1, [sp, #0]
 800af1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af20:	4906      	ldr	r1, [pc, #24]	; (800af3c <__assert_func+0x34>)
 800af22:	462b      	mov	r3, r5
 800af24:	f000 f81e 	bl	800af64 <fiprintf>
 800af28:	f000 fa1a 	bl	800b360 <abort>
 800af2c:	4b04      	ldr	r3, [pc, #16]	; (800af40 <__assert_func+0x38>)
 800af2e:	461c      	mov	r4, r3
 800af30:	e7f3      	b.n	800af1a <__assert_func+0x12>
 800af32:	bf00      	nop
 800af34:	20000090 	.word	0x20000090
 800af38:	0800bc65 	.word	0x0800bc65
 800af3c:	0800bc72 	.word	0x0800bc72
 800af40:	0800bca0 	.word	0x0800bca0

0800af44 <_close_r>:
 800af44:	b538      	push	{r3, r4, r5, lr}
 800af46:	4d06      	ldr	r5, [pc, #24]	; (800af60 <_close_r+0x1c>)
 800af48:	2300      	movs	r3, #0
 800af4a:	4604      	mov	r4, r0
 800af4c:	4608      	mov	r0, r1
 800af4e:	602b      	str	r3, [r5, #0]
 800af50:	f7f7 fd57 	bl	8002a02 <_close>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_close_r+0x1a>
 800af58:	682b      	ldr	r3, [r5, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_close_r+0x1a>
 800af5c:	6023      	str	r3, [r4, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	200009f0 	.word	0x200009f0

0800af64 <fiprintf>:
 800af64:	b40e      	push	{r1, r2, r3}
 800af66:	b503      	push	{r0, r1, lr}
 800af68:	4601      	mov	r1, r0
 800af6a:	ab03      	add	r3, sp, #12
 800af6c:	4805      	ldr	r0, [pc, #20]	; (800af84 <fiprintf+0x20>)
 800af6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800af72:	6800      	ldr	r0, [r0, #0]
 800af74:	9301      	str	r3, [sp, #4]
 800af76:	f000 f8b1 	bl	800b0dc <_vfiprintf_r>
 800af7a:	b002      	add	sp, #8
 800af7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800af80:	b003      	add	sp, #12
 800af82:	4770      	bx	lr
 800af84:	20000090 	.word	0x20000090

0800af88 <_fstat_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4d07      	ldr	r5, [pc, #28]	; (800afa8 <_fstat_r+0x20>)
 800af8c:	2300      	movs	r3, #0
 800af8e:	4604      	mov	r4, r0
 800af90:	4608      	mov	r0, r1
 800af92:	4611      	mov	r1, r2
 800af94:	602b      	str	r3, [r5, #0]
 800af96:	f7f7 fd40 	bl	8002a1a <_fstat>
 800af9a:	1c43      	adds	r3, r0, #1
 800af9c:	d102      	bne.n	800afa4 <_fstat_r+0x1c>
 800af9e:	682b      	ldr	r3, [r5, #0]
 800afa0:	b103      	cbz	r3, 800afa4 <_fstat_r+0x1c>
 800afa2:	6023      	str	r3, [r4, #0]
 800afa4:	bd38      	pop	{r3, r4, r5, pc}
 800afa6:	bf00      	nop
 800afa8:	200009f0 	.word	0x200009f0

0800afac <_isatty_r>:
 800afac:	b538      	push	{r3, r4, r5, lr}
 800afae:	4d06      	ldr	r5, [pc, #24]	; (800afc8 <_isatty_r+0x1c>)
 800afb0:	2300      	movs	r3, #0
 800afb2:	4604      	mov	r4, r0
 800afb4:	4608      	mov	r0, r1
 800afb6:	602b      	str	r3, [r5, #0]
 800afb8:	f7f7 fd3f 	bl	8002a3a <_isatty>
 800afbc:	1c43      	adds	r3, r0, #1
 800afbe:	d102      	bne.n	800afc6 <_isatty_r+0x1a>
 800afc0:	682b      	ldr	r3, [r5, #0]
 800afc2:	b103      	cbz	r3, 800afc6 <_isatty_r+0x1a>
 800afc4:	6023      	str	r3, [r4, #0]
 800afc6:	bd38      	pop	{r3, r4, r5, pc}
 800afc8:	200009f0 	.word	0x200009f0

0800afcc <_lseek_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d07      	ldr	r5, [pc, #28]	; (800afec <_lseek_r+0x20>)
 800afd0:	4604      	mov	r4, r0
 800afd2:	4608      	mov	r0, r1
 800afd4:	4611      	mov	r1, r2
 800afd6:	2200      	movs	r2, #0
 800afd8:	602a      	str	r2, [r5, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	f7f7 fd38 	bl	8002a50 <_lseek>
 800afe0:	1c43      	adds	r3, r0, #1
 800afe2:	d102      	bne.n	800afea <_lseek_r+0x1e>
 800afe4:	682b      	ldr	r3, [r5, #0]
 800afe6:	b103      	cbz	r3, 800afea <_lseek_r+0x1e>
 800afe8:	6023      	str	r3, [r4, #0]
 800afea:	bd38      	pop	{r3, r4, r5, pc}
 800afec:	200009f0 	.word	0x200009f0

0800aff0 <memmove>:
 800aff0:	4288      	cmp	r0, r1
 800aff2:	b510      	push	{r4, lr}
 800aff4:	eb01 0402 	add.w	r4, r1, r2
 800aff8:	d902      	bls.n	800b000 <memmove+0x10>
 800affa:	4284      	cmp	r4, r0
 800affc:	4623      	mov	r3, r4
 800affe:	d807      	bhi.n	800b010 <memmove+0x20>
 800b000:	1e43      	subs	r3, r0, #1
 800b002:	42a1      	cmp	r1, r4
 800b004:	d008      	beq.n	800b018 <memmove+0x28>
 800b006:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b00a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b00e:	e7f8      	b.n	800b002 <memmove+0x12>
 800b010:	4402      	add	r2, r0
 800b012:	4601      	mov	r1, r0
 800b014:	428a      	cmp	r2, r1
 800b016:	d100      	bne.n	800b01a <memmove+0x2a>
 800b018:	bd10      	pop	{r4, pc}
 800b01a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b01e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b022:	e7f7      	b.n	800b014 <memmove+0x24>

0800b024 <__malloc_lock>:
 800b024:	4801      	ldr	r0, [pc, #4]	; (800b02c <__malloc_lock+0x8>)
 800b026:	f7fe bf82 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 800b02a:	bf00      	nop
 800b02c:	200009e8 	.word	0x200009e8

0800b030 <__malloc_unlock>:
 800b030:	4801      	ldr	r0, [pc, #4]	; (800b038 <__malloc_unlock+0x8>)
 800b032:	f7fe bf7d 	b.w	8009f30 <__retarget_lock_release_recursive>
 800b036:	bf00      	nop
 800b038:	200009e8 	.word	0x200009e8

0800b03c <_realloc_r>:
 800b03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03e:	4607      	mov	r7, r0
 800b040:	4614      	mov	r4, r2
 800b042:	460e      	mov	r6, r1
 800b044:	b921      	cbnz	r1, 800b050 <_realloc_r+0x14>
 800b046:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b04a:	4611      	mov	r1, r2
 800b04c:	f7ff bd18 	b.w	800aa80 <_malloc_r>
 800b050:	b922      	cbnz	r2, 800b05c <_realloc_r+0x20>
 800b052:	f7ff fcc5 	bl	800a9e0 <_free_r>
 800b056:	4625      	mov	r5, r4
 800b058:	4628      	mov	r0, r5
 800b05a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b05c:	f000 f987 	bl	800b36e <_malloc_usable_size_r>
 800b060:	42a0      	cmp	r0, r4
 800b062:	d20f      	bcs.n	800b084 <_realloc_r+0x48>
 800b064:	4621      	mov	r1, r4
 800b066:	4638      	mov	r0, r7
 800b068:	f7ff fd0a 	bl	800aa80 <_malloc_r>
 800b06c:	4605      	mov	r5, r0
 800b06e:	2800      	cmp	r0, #0
 800b070:	d0f2      	beq.n	800b058 <_realloc_r+0x1c>
 800b072:	4631      	mov	r1, r6
 800b074:	4622      	mov	r2, r4
 800b076:	f7fe ffdb 	bl	800a030 <memcpy>
 800b07a:	4631      	mov	r1, r6
 800b07c:	4638      	mov	r0, r7
 800b07e:	f7ff fcaf 	bl	800a9e0 <_free_r>
 800b082:	e7e9      	b.n	800b058 <_realloc_r+0x1c>
 800b084:	4635      	mov	r5, r6
 800b086:	e7e7      	b.n	800b058 <_realloc_r+0x1c>

0800b088 <__sfputc_r>:
 800b088:	6893      	ldr	r3, [r2, #8]
 800b08a:	3b01      	subs	r3, #1
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	b410      	push	{r4}
 800b090:	6093      	str	r3, [r2, #8]
 800b092:	da08      	bge.n	800b0a6 <__sfputc_r+0x1e>
 800b094:	6994      	ldr	r4, [r2, #24]
 800b096:	42a3      	cmp	r3, r4
 800b098:	db01      	blt.n	800b09e <__sfputc_r+0x16>
 800b09a:	290a      	cmp	r1, #10
 800b09c:	d103      	bne.n	800b0a6 <__sfputc_r+0x1e>
 800b09e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0a2:	f7fd badf 	b.w	8008664 <__swbuf_r>
 800b0a6:	6813      	ldr	r3, [r2, #0]
 800b0a8:	1c58      	adds	r0, r3, #1
 800b0aa:	6010      	str	r0, [r2, #0]
 800b0ac:	7019      	strb	r1, [r3, #0]
 800b0ae:	4608      	mov	r0, r1
 800b0b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0b4:	4770      	bx	lr

0800b0b6 <__sfputs_r>:
 800b0b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0b8:	4606      	mov	r6, r0
 800b0ba:	460f      	mov	r7, r1
 800b0bc:	4614      	mov	r4, r2
 800b0be:	18d5      	adds	r5, r2, r3
 800b0c0:	42ac      	cmp	r4, r5
 800b0c2:	d101      	bne.n	800b0c8 <__sfputs_r+0x12>
 800b0c4:	2000      	movs	r0, #0
 800b0c6:	e007      	b.n	800b0d8 <__sfputs_r+0x22>
 800b0c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0cc:	463a      	mov	r2, r7
 800b0ce:	4630      	mov	r0, r6
 800b0d0:	f7ff ffda 	bl	800b088 <__sfputc_r>
 800b0d4:	1c43      	adds	r3, r0, #1
 800b0d6:	d1f3      	bne.n	800b0c0 <__sfputs_r+0xa>
 800b0d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b0dc <_vfiprintf_r>:
 800b0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0e0:	460d      	mov	r5, r1
 800b0e2:	b09d      	sub	sp, #116	; 0x74
 800b0e4:	4614      	mov	r4, r2
 800b0e6:	4698      	mov	r8, r3
 800b0e8:	4606      	mov	r6, r0
 800b0ea:	b118      	cbz	r0, 800b0f4 <_vfiprintf_r+0x18>
 800b0ec:	6983      	ldr	r3, [r0, #24]
 800b0ee:	b90b      	cbnz	r3, 800b0f4 <_vfiprintf_r+0x18>
 800b0f0:	f7fe fb0c 	bl	800970c <__sinit>
 800b0f4:	4b89      	ldr	r3, [pc, #548]	; (800b31c <_vfiprintf_r+0x240>)
 800b0f6:	429d      	cmp	r5, r3
 800b0f8:	d11b      	bne.n	800b132 <_vfiprintf_r+0x56>
 800b0fa:	6875      	ldr	r5, [r6, #4]
 800b0fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b0fe:	07d9      	lsls	r1, r3, #31
 800b100:	d405      	bmi.n	800b10e <_vfiprintf_r+0x32>
 800b102:	89ab      	ldrh	r3, [r5, #12]
 800b104:	059a      	lsls	r2, r3, #22
 800b106:	d402      	bmi.n	800b10e <_vfiprintf_r+0x32>
 800b108:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b10a:	f7fe ff10 	bl	8009f2e <__retarget_lock_acquire_recursive>
 800b10e:	89ab      	ldrh	r3, [r5, #12]
 800b110:	071b      	lsls	r3, r3, #28
 800b112:	d501      	bpl.n	800b118 <_vfiprintf_r+0x3c>
 800b114:	692b      	ldr	r3, [r5, #16]
 800b116:	b9eb      	cbnz	r3, 800b154 <_vfiprintf_r+0x78>
 800b118:	4629      	mov	r1, r5
 800b11a:	4630      	mov	r0, r6
 800b11c:	f7fd faf4 	bl	8008708 <__swsetup_r>
 800b120:	b1c0      	cbz	r0, 800b154 <_vfiprintf_r+0x78>
 800b122:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b124:	07dc      	lsls	r4, r3, #31
 800b126:	d50e      	bpl.n	800b146 <_vfiprintf_r+0x6a>
 800b128:	f04f 30ff 	mov.w	r0, #4294967295
 800b12c:	b01d      	add	sp, #116	; 0x74
 800b12e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b132:	4b7b      	ldr	r3, [pc, #492]	; (800b320 <_vfiprintf_r+0x244>)
 800b134:	429d      	cmp	r5, r3
 800b136:	d101      	bne.n	800b13c <_vfiprintf_r+0x60>
 800b138:	68b5      	ldr	r5, [r6, #8]
 800b13a:	e7df      	b.n	800b0fc <_vfiprintf_r+0x20>
 800b13c:	4b79      	ldr	r3, [pc, #484]	; (800b324 <_vfiprintf_r+0x248>)
 800b13e:	429d      	cmp	r5, r3
 800b140:	bf08      	it	eq
 800b142:	68f5      	ldreq	r5, [r6, #12]
 800b144:	e7da      	b.n	800b0fc <_vfiprintf_r+0x20>
 800b146:	89ab      	ldrh	r3, [r5, #12]
 800b148:	0598      	lsls	r0, r3, #22
 800b14a:	d4ed      	bmi.n	800b128 <_vfiprintf_r+0x4c>
 800b14c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b14e:	f7fe feef 	bl	8009f30 <__retarget_lock_release_recursive>
 800b152:	e7e9      	b.n	800b128 <_vfiprintf_r+0x4c>
 800b154:	2300      	movs	r3, #0
 800b156:	9309      	str	r3, [sp, #36]	; 0x24
 800b158:	2320      	movs	r3, #32
 800b15a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b15e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b162:	2330      	movs	r3, #48	; 0x30
 800b164:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b328 <_vfiprintf_r+0x24c>
 800b168:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b16c:	f04f 0901 	mov.w	r9, #1
 800b170:	4623      	mov	r3, r4
 800b172:	469a      	mov	sl, r3
 800b174:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b178:	b10a      	cbz	r2, 800b17e <_vfiprintf_r+0xa2>
 800b17a:	2a25      	cmp	r2, #37	; 0x25
 800b17c:	d1f9      	bne.n	800b172 <_vfiprintf_r+0x96>
 800b17e:	ebba 0b04 	subs.w	fp, sl, r4
 800b182:	d00b      	beq.n	800b19c <_vfiprintf_r+0xc0>
 800b184:	465b      	mov	r3, fp
 800b186:	4622      	mov	r2, r4
 800b188:	4629      	mov	r1, r5
 800b18a:	4630      	mov	r0, r6
 800b18c:	f7ff ff93 	bl	800b0b6 <__sfputs_r>
 800b190:	3001      	adds	r0, #1
 800b192:	f000 80aa 	beq.w	800b2ea <_vfiprintf_r+0x20e>
 800b196:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b198:	445a      	add	r2, fp
 800b19a:	9209      	str	r2, [sp, #36]	; 0x24
 800b19c:	f89a 3000 	ldrb.w	r3, [sl]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	f000 80a2 	beq.w	800b2ea <_vfiprintf_r+0x20e>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1b0:	f10a 0a01 	add.w	sl, sl, #1
 800b1b4:	9304      	str	r3, [sp, #16]
 800b1b6:	9307      	str	r3, [sp, #28]
 800b1b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1bc:	931a      	str	r3, [sp, #104]	; 0x68
 800b1be:	4654      	mov	r4, sl
 800b1c0:	2205      	movs	r2, #5
 800b1c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1c6:	4858      	ldr	r0, [pc, #352]	; (800b328 <_vfiprintf_r+0x24c>)
 800b1c8:	f7f5 f82a 	bl	8000220 <memchr>
 800b1cc:	9a04      	ldr	r2, [sp, #16]
 800b1ce:	b9d8      	cbnz	r0, 800b208 <_vfiprintf_r+0x12c>
 800b1d0:	06d1      	lsls	r1, r2, #27
 800b1d2:	bf44      	itt	mi
 800b1d4:	2320      	movmi	r3, #32
 800b1d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1da:	0713      	lsls	r3, r2, #28
 800b1dc:	bf44      	itt	mi
 800b1de:	232b      	movmi	r3, #43	; 0x2b
 800b1e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b1e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e8:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ea:	d015      	beq.n	800b218 <_vfiprintf_r+0x13c>
 800b1ec:	9a07      	ldr	r2, [sp, #28]
 800b1ee:	4654      	mov	r4, sl
 800b1f0:	2000      	movs	r0, #0
 800b1f2:	f04f 0c0a 	mov.w	ip, #10
 800b1f6:	4621      	mov	r1, r4
 800b1f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1fc:	3b30      	subs	r3, #48	; 0x30
 800b1fe:	2b09      	cmp	r3, #9
 800b200:	d94e      	bls.n	800b2a0 <_vfiprintf_r+0x1c4>
 800b202:	b1b0      	cbz	r0, 800b232 <_vfiprintf_r+0x156>
 800b204:	9207      	str	r2, [sp, #28]
 800b206:	e014      	b.n	800b232 <_vfiprintf_r+0x156>
 800b208:	eba0 0308 	sub.w	r3, r0, r8
 800b20c:	fa09 f303 	lsl.w	r3, r9, r3
 800b210:	4313      	orrs	r3, r2
 800b212:	9304      	str	r3, [sp, #16]
 800b214:	46a2      	mov	sl, r4
 800b216:	e7d2      	b.n	800b1be <_vfiprintf_r+0xe2>
 800b218:	9b03      	ldr	r3, [sp, #12]
 800b21a:	1d19      	adds	r1, r3, #4
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	9103      	str	r1, [sp, #12]
 800b220:	2b00      	cmp	r3, #0
 800b222:	bfbb      	ittet	lt
 800b224:	425b      	neglt	r3, r3
 800b226:	f042 0202 	orrlt.w	r2, r2, #2
 800b22a:	9307      	strge	r3, [sp, #28]
 800b22c:	9307      	strlt	r3, [sp, #28]
 800b22e:	bfb8      	it	lt
 800b230:	9204      	strlt	r2, [sp, #16]
 800b232:	7823      	ldrb	r3, [r4, #0]
 800b234:	2b2e      	cmp	r3, #46	; 0x2e
 800b236:	d10c      	bne.n	800b252 <_vfiprintf_r+0x176>
 800b238:	7863      	ldrb	r3, [r4, #1]
 800b23a:	2b2a      	cmp	r3, #42	; 0x2a
 800b23c:	d135      	bne.n	800b2aa <_vfiprintf_r+0x1ce>
 800b23e:	9b03      	ldr	r3, [sp, #12]
 800b240:	1d1a      	adds	r2, r3, #4
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	9203      	str	r2, [sp, #12]
 800b246:	2b00      	cmp	r3, #0
 800b248:	bfb8      	it	lt
 800b24a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b24e:	3402      	adds	r4, #2
 800b250:	9305      	str	r3, [sp, #20]
 800b252:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b338 <_vfiprintf_r+0x25c>
 800b256:	7821      	ldrb	r1, [r4, #0]
 800b258:	2203      	movs	r2, #3
 800b25a:	4650      	mov	r0, sl
 800b25c:	f7f4 ffe0 	bl	8000220 <memchr>
 800b260:	b140      	cbz	r0, 800b274 <_vfiprintf_r+0x198>
 800b262:	2340      	movs	r3, #64	; 0x40
 800b264:	eba0 000a 	sub.w	r0, r0, sl
 800b268:	fa03 f000 	lsl.w	r0, r3, r0
 800b26c:	9b04      	ldr	r3, [sp, #16]
 800b26e:	4303      	orrs	r3, r0
 800b270:	3401      	adds	r4, #1
 800b272:	9304      	str	r3, [sp, #16]
 800b274:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b278:	482c      	ldr	r0, [pc, #176]	; (800b32c <_vfiprintf_r+0x250>)
 800b27a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b27e:	2206      	movs	r2, #6
 800b280:	f7f4 ffce 	bl	8000220 <memchr>
 800b284:	2800      	cmp	r0, #0
 800b286:	d03f      	beq.n	800b308 <_vfiprintf_r+0x22c>
 800b288:	4b29      	ldr	r3, [pc, #164]	; (800b330 <_vfiprintf_r+0x254>)
 800b28a:	bb1b      	cbnz	r3, 800b2d4 <_vfiprintf_r+0x1f8>
 800b28c:	9b03      	ldr	r3, [sp, #12]
 800b28e:	3307      	adds	r3, #7
 800b290:	f023 0307 	bic.w	r3, r3, #7
 800b294:	3308      	adds	r3, #8
 800b296:	9303      	str	r3, [sp, #12]
 800b298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b29a:	443b      	add	r3, r7
 800b29c:	9309      	str	r3, [sp, #36]	; 0x24
 800b29e:	e767      	b.n	800b170 <_vfiprintf_r+0x94>
 800b2a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	2001      	movs	r0, #1
 800b2a8:	e7a5      	b.n	800b1f6 <_vfiprintf_r+0x11a>
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	3401      	adds	r4, #1
 800b2ae:	9305      	str	r3, [sp, #20]
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	f04f 0c0a 	mov.w	ip, #10
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2bc:	3a30      	subs	r2, #48	; 0x30
 800b2be:	2a09      	cmp	r2, #9
 800b2c0:	d903      	bls.n	800b2ca <_vfiprintf_r+0x1ee>
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d0c5      	beq.n	800b252 <_vfiprintf_r+0x176>
 800b2c6:	9105      	str	r1, [sp, #20]
 800b2c8:	e7c3      	b.n	800b252 <_vfiprintf_r+0x176>
 800b2ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	e7f0      	b.n	800b2b6 <_vfiprintf_r+0x1da>
 800b2d4:	ab03      	add	r3, sp, #12
 800b2d6:	9300      	str	r3, [sp, #0]
 800b2d8:	462a      	mov	r2, r5
 800b2da:	4b16      	ldr	r3, [pc, #88]	; (800b334 <_vfiprintf_r+0x258>)
 800b2dc:	a904      	add	r1, sp, #16
 800b2de:	4630      	mov	r0, r6
 800b2e0:	f7fb fc98 	bl	8006c14 <_printf_float>
 800b2e4:	4607      	mov	r7, r0
 800b2e6:	1c78      	adds	r0, r7, #1
 800b2e8:	d1d6      	bne.n	800b298 <_vfiprintf_r+0x1bc>
 800b2ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2ec:	07d9      	lsls	r1, r3, #31
 800b2ee:	d405      	bmi.n	800b2fc <_vfiprintf_r+0x220>
 800b2f0:	89ab      	ldrh	r3, [r5, #12]
 800b2f2:	059a      	lsls	r2, r3, #22
 800b2f4:	d402      	bmi.n	800b2fc <_vfiprintf_r+0x220>
 800b2f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2f8:	f7fe fe1a 	bl	8009f30 <__retarget_lock_release_recursive>
 800b2fc:	89ab      	ldrh	r3, [r5, #12]
 800b2fe:	065b      	lsls	r3, r3, #25
 800b300:	f53f af12 	bmi.w	800b128 <_vfiprintf_r+0x4c>
 800b304:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b306:	e711      	b.n	800b12c <_vfiprintf_r+0x50>
 800b308:	ab03      	add	r3, sp, #12
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	462a      	mov	r2, r5
 800b30e:	4b09      	ldr	r3, [pc, #36]	; (800b334 <_vfiprintf_r+0x258>)
 800b310:	a904      	add	r1, sp, #16
 800b312:	4630      	mov	r0, r6
 800b314:	f7fb ff22 	bl	800715c <_printf_i>
 800b318:	e7e4      	b.n	800b2e4 <_vfiprintf_r+0x208>
 800b31a:	bf00      	nop
 800b31c:	0800ba38 	.word	0x0800ba38
 800b320:	0800ba58 	.word	0x0800ba58
 800b324:	0800ba18 	.word	0x0800ba18
 800b328:	0800bc54 	.word	0x0800bc54
 800b32c:	0800bc5e 	.word	0x0800bc5e
 800b330:	08006c15 	.word	0x08006c15
 800b334:	0800b0b7 	.word	0x0800b0b7
 800b338:	0800bc5a 	.word	0x0800bc5a

0800b33c <_read_r>:
 800b33c:	b538      	push	{r3, r4, r5, lr}
 800b33e:	4d07      	ldr	r5, [pc, #28]	; (800b35c <_read_r+0x20>)
 800b340:	4604      	mov	r4, r0
 800b342:	4608      	mov	r0, r1
 800b344:	4611      	mov	r1, r2
 800b346:	2200      	movs	r2, #0
 800b348:	602a      	str	r2, [r5, #0]
 800b34a:	461a      	mov	r2, r3
 800b34c:	f7f7 fb20 	bl	8002990 <_read>
 800b350:	1c43      	adds	r3, r0, #1
 800b352:	d102      	bne.n	800b35a <_read_r+0x1e>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	b103      	cbz	r3, 800b35a <_read_r+0x1e>
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	bd38      	pop	{r3, r4, r5, pc}
 800b35c:	200009f0 	.word	0x200009f0

0800b360 <abort>:
 800b360:	b508      	push	{r3, lr}
 800b362:	2006      	movs	r0, #6
 800b364:	f000 f834 	bl	800b3d0 <raise>
 800b368:	2001      	movs	r0, #1
 800b36a:	f7f7 fb07 	bl	800297c <_exit>

0800b36e <_malloc_usable_size_r>:
 800b36e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b372:	1f18      	subs	r0, r3, #4
 800b374:	2b00      	cmp	r3, #0
 800b376:	bfbc      	itt	lt
 800b378:	580b      	ldrlt	r3, [r1, r0]
 800b37a:	18c0      	addlt	r0, r0, r3
 800b37c:	4770      	bx	lr

0800b37e <_raise_r>:
 800b37e:	291f      	cmp	r1, #31
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4604      	mov	r4, r0
 800b384:	460d      	mov	r5, r1
 800b386:	d904      	bls.n	800b392 <_raise_r+0x14>
 800b388:	2316      	movs	r3, #22
 800b38a:	6003      	str	r3, [r0, #0]
 800b38c:	f04f 30ff 	mov.w	r0, #4294967295
 800b390:	bd38      	pop	{r3, r4, r5, pc}
 800b392:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b394:	b112      	cbz	r2, 800b39c <_raise_r+0x1e>
 800b396:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b39a:	b94b      	cbnz	r3, 800b3b0 <_raise_r+0x32>
 800b39c:	4620      	mov	r0, r4
 800b39e:	f000 f831 	bl	800b404 <_getpid_r>
 800b3a2:	462a      	mov	r2, r5
 800b3a4:	4601      	mov	r1, r0
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3ac:	f000 b818 	b.w	800b3e0 <_kill_r>
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d00a      	beq.n	800b3ca <_raise_r+0x4c>
 800b3b4:	1c59      	adds	r1, r3, #1
 800b3b6:	d103      	bne.n	800b3c0 <_raise_r+0x42>
 800b3b8:	2316      	movs	r3, #22
 800b3ba:	6003      	str	r3, [r0, #0]
 800b3bc:	2001      	movs	r0, #1
 800b3be:	e7e7      	b.n	800b390 <_raise_r+0x12>
 800b3c0:	2400      	movs	r4, #0
 800b3c2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b3c6:	4628      	mov	r0, r5
 800b3c8:	4798      	blx	r3
 800b3ca:	2000      	movs	r0, #0
 800b3cc:	e7e0      	b.n	800b390 <_raise_r+0x12>
	...

0800b3d0 <raise>:
 800b3d0:	4b02      	ldr	r3, [pc, #8]	; (800b3dc <raise+0xc>)
 800b3d2:	4601      	mov	r1, r0
 800b3d4:	6818      	ldr	r0, [r3, #0]
 800b3d6:	f7ff bfd2 	b.w	800b37e <_raise_r>
 800b3da:	bf00      	nop
 800b3dc:	20000090 	.word	0x20000090

0800b3e0 <_kill_r>:
 800b3e0:	b538      	push	{r3, r4, r5, lr}
 800b3e2:	4d07      	ldr	r5, [pc, #28]	; (800b400 <_kill_r+0x20>)
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	4604      	mov	r4, r0
 800b3e8:	4608      	mov	r0, r1
 800b3ea:	4611      	mov	r1, r2
 800b3ec:	602b      	str	r3, [r5, #0]
 800b3ee:	f7f7 fab5 	bl	800295c <_kill>
 800b3f2:	1c43      	adds	r3, r0, #1
 800b3f4:	d102      	bne.n	800b3fc <_kill_r+0x1c>
 800b3f6:	682b      	ldr	r3, [r5, #0]
 800b3f8:	b103      	cbz	r3, 800b3fc <_kill_r+0x1c>
 800b3fa:	6023      	str	r3, [r4, #0]
 800b3fc:	bd38      	pop	{r3, r4, r5, pc}
 800b3fe:	bf00      	nop
 800b400:	200009f0 	.word	0x200009f0

0800b404 <_getpid_r>:
 800b404:	f7f7 baa2 	b.w	800294c <_getpid>

0800b408 <_init>:
 800b408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b40a:	bf00      	nop
 800b40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b40e:	bc08      	pop	{r3}
 800b410:	469e      	mov	lr, r3
 800b412:	4770      	bx	lr

0800b414 <_fini>:
 800b414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b416:	bf00      	nop
 800b418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b41a:	bc08      	pop	{r3}
 800b41c:	469e      	mov	lr, r3
 800b41e:	4770      	bx	lr
