// Seed: 4012160403
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output uwire id_11,
    inout logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output logic id_16,
    input id_17,
    input id_18
);
  assign id_16 = id_12;
  assign id_11[1'b0] = 1 == id_3;
  always id_0 = 1;
  always #1 id_0 <= id_13;
endmodule
