WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500168 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000168 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250187 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250187 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14830289 heartbeat IPC: 1.017 cumulative IPC: 0.5827 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 31942742 heartbeat IPC: 0.5844 cumulative IPC: 0.5838 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 49184916 heartbeat IPC: 0.58 cumulative IPC: 0.5823 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 66228838 heartbeat IPC: 0.5867 cumulative IPC: 0.5835 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 83393463 heartbeat IPC: 0.5826 cumulative IPC: 0.5833 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 100560327 heartbeat IPC: 0.5825 cumulative IPC: 0.5832 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 117728792 heartbeat IPC: 0.5825 cumulative IPC: 0.5831 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 135043479 heartbeat IPC: 0.5775 cumulative IPC: 0.5823 (Simulation time: 00 hr 09 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv595.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 151331444 heartbeat IPC: 0.614 cumulative IPC: 0.5859 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 168430141 heartbeat IPC: 0.5848 cumulative IPC: 0.5858 (Simulation time: 00 hr 11 min 32 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 170738770 cumulative IPC: 0.5857 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 170738770 cumulative IPC: 0.5857 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv595.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5857 instructions: 100000003 cycles: 170738770
CPU 0 Branch Prediction Accuracy: 67.56% MPKI: 57.12 Average ROB Occupancy at Mispredict: 3.624
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.08
BRANCH_INDIRECT: 38.3
BRANCH_CONDITIONAL: 10.8
BRANCH_DIRECT_CALL: 2.91
BRANCH_INDIRECT_CALL: 2.26
BRANCH_RETURN: 1.81

L1D TOTAL        ACCESS:   34512704 HIT:   31205093 MISS:    3307611
L1D LOAD         ACCESS:   21074298 HIT:   19283330 MISS:    1790968
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13434162 HIT:   11921570 MISS:    1512592
L1D TRANSLATION  ACCESS:       4244 HIT:        193 MISS:       4051
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 10.73 cycles
L1I TOTAL        ACCESS:   11973214 HIT:    4941360 MISS:    7031854
L1I LOAD         ACCESS:   11973214 HIT:    4941360 MISS:    7031854
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.356 cycles
L2C TOTAL        ACCESS:    8665117 HIT:    7909353 MISS:     755764
L2C LOAD         ACCESS:    7183923 HIT:    6538701 MISS:     645222
L2C RFO          ACCESS:     541077 HIT:     469027 MISS:      72050
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     936067 HIT:     900953 MISS:      35114
L2C TRANSLATION  ACCESS:       4050 HIT:        672 MISS:       3378
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 34.63 cycles
LLC TOTAL        ACCESS:     820948 HIT:     770641 MISS:      50307
LLC LOAD         ACCESS:     645222 HIT:     623604 MISS:      21618
LLC RFO          ACCESS:      72050 HIT:      48468 MISS:      23582
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     100298 HIT:      95871 MISS:       4427
LLC TRANSLATION  ACCESS:       3378 HIT:       2698 MISS:        680
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 232.9 cycles
cpu0_DTLB TOTAL        ACCESS:   27595740 HIT:   26539609 MISS:    1056131
cpu0_DTLB LOAD         ACCESS:   27595740 HIT:   26539609 MISS:    1056131
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.831 cycles
cpu0_ITLB TOTAL        ACCESS:   10672700 HIT:    8769294 MISS:    1903406
cpu0_ITLB LOAD         ACCESS:   10672700 HIT:    8769294 MISS:    1903406
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.144 cycles
cpu0_STLB TOTAL        ACCESS:    1842556 HIT:    1838488 MISS:       4068
cpu0_STLB LOAD         ACCESS:    1842556 HIT:    1838488 MISS:       4068
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21933
  ROW_BUFFER_MISS:      23931
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        964
  FULL:      15265
