
CAN_Adapter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f94  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08005178  08005178  00015178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051c0  080051c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080051c0  080051c0  000151c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080051c8  080051c8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051c8  080051c8  000151c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051cc  080051cc  000151cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080051d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  2000000c  080051dc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  080051dc  000204ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a7a7  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b91  00000000  00000000  0002a81f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c8  00000000  00000000  0002c3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006bf  00000000  00000000  0002cc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f2c9  00000000  00000000  0002d337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ab49  00000000  00000000  0004c600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4c80  00000000  00000000  00057149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002368  00000000  00000000  0010bdcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0010e134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08005160 	.word	0x08005160

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08005160 	.word	0x08005160

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b972 	b.w	8000520 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	468e      	mov	lr, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14c      	bne.n	80002fe <__udivmoddi4+0xaa>
 8000264:	428a      	cmp	r2, r1
 8000266:	4694      	mov	ip, r2
 8000268:	d967      	bls.n	800033a <__udivmoddi4+0xe6>
 800026a:	fab2 f382 	clz	r3, r2
 800026e:	b153      	cbz	r3, 8000286 <__udivmoddi4+0x32>
 8000270:	fa02 fc03 	lsl.w	ip, r2, r3
 8000274:	f1c3 0220 	rsb	r2, r3, #32
 8000278:	fa01 fe03 	lsl.w	lr, r1, r3
 800027c:	fa20 f202 	lsr.w	r2, r0, r2
 8000280:	ea42 0e0e 	orr.w	lr, r2, lr
 8000284:	409c      	lsls	r4, r3
 8000286:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800028a:	fbbe f1f7 	udiv	r1, lr, r7
 800028e:	fa1f f58c 	uxth.w	r5, ip
 8000292:	fb07 ee11 	mls	lr, r7, r1, lr
 8000296:	fb01 f005 	mul.w	r0, r1, r5
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002a0:	4290      	cmp	r0, r2
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	eb1c 0202 	adds.w	r2, ip, r2
 80002a8:	f101 3eff 	add.w	lr, r1, #4294967295
 80002ac:	f080 8119 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002b0:	4290      	cmp	r0, r2
 80002b2:	f240 8116 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002b6:	3902      	subs	r1, #2
 80002b8:	4462      	add	r2, ip
 80002ba:	1a12      	subs	r2, r2, r0
 80002bc:	fbb2 f0f7 	udiv	r0, r2, r7
 80002c0:	fb07 2210 	mls	r2, r7, r0, r2
 80002c4:	fb00 f505 	mul.w	r5, r0, r5
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	d90a      	bls.n	80002e8 <__udivmoddi4+0x94>
 80002d2:	eb1c 0404 	adds.w	r4, ip, r4
 80002d6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002da:	f080 8104 	bcs.w	80004e6 <__udivmoddi4+0x292>
 80002de:	42a5      	cmp	r5, r4
 80002e0:	f240 8101 	bls.w	80004e6 <__udivmoddi4+0x292>
 80002e4:	4464      	add	r4, ip
 80002e6:	3802      	subs	r0, #2
 80002e8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ec:	2100      	movs	r1, #0
 80002ee:	1b64      	subs	r4, r4, r5
 80002f0:	b11e      	cbz	r6, 80002fa <__udivmoddi4+0xa6>
 80002f2:	40dc      	lsrs	r4, r3
 80002f4:	2300      	movs	r3, #0
 80002f6:	e9c6 4300 	strd	r4, r3, [r6]
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	428b      	cmp	r3, r1
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0xc0>
 8000302:	2e00      	cmp	r6, #0
 8000304:	f000 80ea 	beq.w	80004dc <__udivmoddi4+0x288>
 8000308:	2100      	movs	r1, #0
 800030a:	e9c6 0500 	strd	r0, r5, [r6]
 800030e:	4608      	mov	r0, r1
 8000310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000314:	fab3 f183 	clz	r1, r3
 8000318:	2900      	cmp	r1, #0
 800031a:	d148      	bne.n	80003ae <__udivmoddi4+0x15a>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d302      	bcc.n	8000326 <__udivmoddi4+0xd2>
 8000320:	4282      	cmp	r2, r0
 8000322:	f200 80f8 	bhi.w	8000516 <__udivmoddi4+0x2c2>
 8000326:	1a84      	subs	r4, r0, r2
 8000328:	eb65 0203 	sbc.w	r2, r5, r3
 800032c:	2001      	movs	r0, #1
 800032e:	4696      	mov	lr, r2
 8000330:	2e00      	cmp	r6, #0
 8000332:	d0e2      	beq.n	80002fa <__udivmoddi4+0xa6>
 8000334:	e9c6 4e00 	strd	r4, lr, [r6]
 8000338:	e7df      	b.n	80002fa <__udivmoddi4+0xa6>
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xea>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f382 	clz	r3, r2
 8000342:	2b00      	cmp	r3, #0
 8000344:	f040 808e 	bne.w	8000464 <__udivmoddi4+0x210>
 8000348:	1a88      	subs	r0, r1, r2
 800034a:	2101      	movs	r1, #1
 800034c:	0c17      	lsrs	r7, r2, #16
 800034e:	fa1f fe82 	uxth.w	lr, r2
 8000352:	fbb0 f5f7 	udiv	r5, r0, r7
 8000356:	fb07 0015 	mls	r0, r7, r5, r0
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb0e f005 	mul.w	r0, lr, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x126>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x124>
 8000372:	4290      	cmp	r0, r2
 8000374:	f200 80cc 	bhi.w	8000510 <__udivmoddi4+0x2bc>
 8000378:	4645      	mov	r5, r8
 800037a:	1a12      	subs	r2, r2, r0
 800037c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000380:	fb07 2210 	mls	r2, r7, r0, r2
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	b2a4      	uxth	r4, r4
 800038a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800038e:	45a6      	cmp	lr, r4
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x150>
 8000392:	eb1c 0404 	adds.w	r4, ip, r4
 8000396:	f100 32ff 	add.w	r2, r0, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x14e>
 800039c:	45a6      	cmp	lr, r4
 800039e:	f200 80b4 	bhi.w	800050a <__udivmoddi4+0x2b6>
 80003a2:	4610      	mov	r0, r2
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ac:	e7a0      	b.n	80002f0 <__udivmoddi4+0x9c>
 80003ae:	f1c1 0720 	rsb	r7, r1, #32
 80003b2:	408b      	lsls	r3, r1
 80003b4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003bc:	fa25 fa07 	lsr.w	sl, r5, r7
 80003c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c4:	fbba f8f9 	udiv	r8, sl, r9
 80003c8:	408d      	lsls	r5, r1
 80003ca:	fa20 f307 	lsr.w	r3, r0, r7
 80003ce:	fb09 aa18 	mls	sl, r9, r8, sl
 80003d2:	fa1f fe8c 	uxth.w	lr, ip
 80003d6:	432b      	orrs	r3, r5
 80003d8:	fa00 f501 	lsl.w	r5, r0, r1
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	0c1c      	lsrs	r4, r3, #16
 80003e2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003e6:	42a0      	cmp	r0, r4
 80003e8:	fa02 f201 	lsl.w	r2, r2, r1
 80003ec:	d90b      	bls.n	8000406 <__udivmoddi4+0x1b2>
 80003ee:	eb1c 0404 	adds.w	r4, ip, r4
 80003f2:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f6:	f080 8086 	bcs.w	8000506 <__udivmoddi4+0x2b2>
 80003fa:	42a0      	cmp	r0, r4
 80003fc:	f240 8083 	bls.w	8000506 <__udivmoddi4+0x2b2>
 8000400:	f1a8 0802 	sub.w	r8, r8, #2
 8000404:	4464      	add	r4, ip
 8000406:	1a24      	subs	r4, r4, r0
 8000408:	b298      	uxth	r0, r3
 800040a:	fbb4 f3f9 	udiv	r3, r4, r9
 800040e:	fb09 4413 	mls	r4, r9, r3, r4
 8000412:	fb03 fe0e 	mul.w	lr, r3, lr
 8000416:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800041a:	45a6      	cmp	lr, r4
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x1dc>
 800041e:	eb1c 0404 	adds.w	r4, ip, r4
 8000422:	f103 30ff 	add.w	r0, r3, #4294967295
 8000426:	d26a      	bcs.n	80004fe <__udivmoddi4+0x2aa>
 8000428:	45a6      	cmp	lr, r4
 800042a:	d968      	bls.n	80004fe <__udivmoddi4+0x2aa>
 800042c:	3b02      	subs	r3, #2
 800042e:	4464      	add	r4, ip
 8000430:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000434:	fba0 9302 	umull	r9, r3, r0, r2
 8000438:	eba4 040e 	sub.w	r4, r4, lr
 800043c:	429c      	cmp	r4, r3
 800043e:	46c8      	mov	r8, r9
 8000440:	469e      	mov	lr, r3
 8000442:	d354      	bcc.n	80004ee <__udivmoddi4+0x29a>
 8000444:	d051      	beq.n	80004ea <__udivmoddi4+0x296>
 8000446:	2e00      	cmp	r6, #0
 8000448:	d067      	beq.n	800051a <__udivmoddi4+0x2c6>
 800044a:	ebb5 0308 	subs.w	r3, r5, r8
 800044e:	eb64 040e 	sbc.w	r4, r4, lr
 8000452:	40cb      	lsrs	r3, r1
 8000454:	fa04 f707 	lsl.w	r7, r4, r7
 8000458:	431f      	orrs	r7, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c6 7400 	strd	r7, r4, [r6]
 8000460:	2100      	movs	r1, #0
 8000462:	e74a      	b.n	80002fa <__udivmoddi4+0xa6>
 8000464:	fa02 fc03 	lsl.w	ip, r2, r3
 8000468:	f1c3 0020 	rsb	r0, r3, #32
 800046c:	40c1      	lsrs	r1, r0
 800046e:	409d      	lsls	r5, r3
 8000470:	fa24 f000 	lsr.w	r0, r4, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	4328      	orrs	r0, r5
 800047a:	fbb1 f5f7 	udiv	r5, r1, r7
 800047e:	fb07 1115 	mls	r1, r7, r5, r1
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	0c02      	lsrs	r2, r0, #16
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	fb05 f10e 	mul.w	r1, r5, lr
 8000490:	4291      	cmp	r1, r2
 8000492:	fa04 f403 	lsl.w	r4, r4, r3
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x256>
 8000498:	eb1c 0202 	adds.w	r2, ip, r2
 800049c:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a0:	d22f      	bcs.n	8000502 <__udivmoddi4+0x2ae>
 80004a2:	4291      	cmp	r1, r2
 80004a4:	d92d      	bls.n	8000502 <__udivmoddi4+0x2ae>
 80004a6:	3d02      	subs	r5, #2
 80004a8:	4462      	add	r2, ip
 80004aa:	1a52      	subs	r2, r2, r1
 80004ac:	fbb2 f1f7 	udiv	r1, r2, r7
 80004b0:	fb07 2211 	mls	r2, r7, r1, r2
 80004b4:	b280      	uxth	r0, r0
 80004b6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004ba:	fb01 f20e 	mul.w	r2, r1, lr
 80004be:	4282      	cmp	r2, r0
 80004c0:	d908      	bls.n	80004d4 <__udivmoddi4+0x280>
 80004c2:	eb1c 0000 	adds.w	r0, ip, r0
 80004c6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004ca:	d216      	bcs.n	80004fa <__udivmoddi4+0x2a6>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d914      	bls.n	80004fa <__udivmoddi4+0x2a6>
 80004d0:	3902      	subs	r1, #2
 80004d2:	4460      	add	r0, ip
 80004d4:	1a80      	subs	r0, r0, r2
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	e73a      	b.n	8000352 <__udivmoddi4+0xfe>
 80004dc:	4631      	mov	r1, r6
 80004de:	4630      	mov	r0, r6
 80004e0:	e70b      	b.n	80002fa <__udivmoddi4+0xa6>
 80004e2:	4671      	mov	r1, lr
 80004e4:	e6e9      	b.n	80002ba <__udivmoddi4+0x66>
 80004e6:	4610      	mov	r0, r2
 80004e8:	e6fe      	b.n	80002e8 <__udivmoddi4+0x94>
 80004ea:	454d      	cmp	r5, r9
 80004ec:	d2ab      	bcs.n	8000446 <__udivmoddi4+0x1f2>
 80004ee:	ebb9 0802 	subs.w	r8, r9, r2
 80004f2:	eb63 0e0c 	sbc.w	lr, r3, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	e7a5      	b.n	8000446 <__udivmoddi4+0x1f2>
 80004fa:	4641      	mov	r1, r8
 80004fc:	e7ea      	b.n	80004d4 <__udivmoddi4+0x280>
 80004fe:	4603      	mov	r3, r0
 8000500:	e796      	b.n	8000430 <__udivmoddi4+0x1dc>
 8000502:	4645      	mov	r5, r8
 8000504:	e7d1      	b.n	80004aa <__udivmoddi4+0x256>
 8000506:	46d0      	mov	r8, sl
 8000508:	e77d      	b.n	8000406 <__udivmoddi4+0x1b2>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e749      	b.n	80003a4 <__udivmoddi4+0x150>
 8000510:	3d02      	subs	r5, #2
 8000512:	4462      	add	r2, ip
 8000514:	e731      	b.n	800037a <__udivmoddi4+0x126>
 8000516:	4608      	mov	r0, r1
 8000518:	e70a      	b.n	8000330 <__udivmoddi4+0xdc>
 800051a:	4631      	mov	r1, r6
 800051c:	e6ed      	b.n	80002fa <__udivmoddi4+0xa6>
 800051e:	bf00      	nop

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <avaibleForRead_CANtoPCMsgBuf>:
*/
//------------------------------------------------------------------------

//CANtoPCMsg
inline uint8_t avaibleForRead_CANtoPCMsgBuf()
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
	return CANtoPCMsgBufHead != CANtoPCMsgBufTail;
 8000528:	4b06      	ldr	r3, [pc, #24]	; (8000544 <avaibleForRead_CANtoPCMsgBuf+0x20>)
 800052a:	781a      	ldrb	r2, [r3, #0]
 800052c:	4b06      	ldr	r3, [pc, #24]	; (8000548 <avaibleForRead_CANtoPCMsgBuf+0x24>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	429a      	cmp	r2, r3
 8000532:	bf14      	ite	ne
 8000534:	2301      	movne	r3, #1
 8000536:	2300      	moveq	r3, #0
 8000538:	b2db      	uxtb	r3, r3
}
 800053a:	4618      	mov	r0, r3
 800053c:	46bd      	mov	sp, r7
 800053e:	bc80      	pop	{r7}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	200004c0 	.word	0x200004c0
 8000548:	200004c1 	.word	0x200004c1

0800054c <directWrite_CANtoPCMsgBuf>:
{
	return CANtoPCMsgBufTail != ((CANtoPCMsgBufHead + 1) % CANTOPCMSGBUFSIZE);
}

inline TYPE3 * directWrite_CANtoPCMsgBuf()
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
	uint8_t headPrv = CANtoPCMsgBufHead;
 8000552:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	71fb      	strb	r3, [r7, #7]
    uint8_t i = (CANtoPCMsgBufHead + 1) % CANTOPCMSGBUFSIZE ;      // положение нового значения в буфере
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	1c5a      	adds	r2, r3, #1
 800055e:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <directWrite_CANtoPCMsgBuf+0x74>)
 8000560:	fb83 1302 	smull	r1, r3, r3, r2
 8000564:	1099      	asrs	r1, r3, #2
 8000566:	17d3      	asrs	r3, r2, #31
 8000568:	1ac9      	subs	r1, r1, r3
 800056a:	460b      	mov	r3, r1
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	440b      	add	r3, r1
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	1ad1      	subs	r1, r2, r3
 8000574:	460b      	mov	r3, r1
 8000576:	71bb      	strb	r3, [r7, #6]
    if (i != CANtoPCMsgBufTail) {                // если есть местечко
 8000578:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <directWrite_CANtoPCMsgBuf+0x78>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	79ba      	ldrb	r2, [r7, #6]
 800057e:	429a      	cmp	r2, r3
 8000580:	d00a      	beq.n	8000598 <directWrite_CANtoPCMsgBuf+0x4c>
    	CANtoPCMsgBufHead = i;                   // двигаем голову
 8000582:	4a0e      	ldr	r2, [pc, #56]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	7013      	strb	r3, [r2, #0]
    	return &(CANtoPCMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
 8000588:	79fa      	ldrb	r2, [r7, #7]
 800058a:	4613      	mov	r3, r2
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	4413      	add	r3, r2
 8000590:	00db      	lsls	r3, r3, #3
 8000592:	4a0d      	ldr	r2, [pc, #52]	; (80005c8 <directWrite_CANtoPCMsgBuf+0x7c>)
 8000594:	4413      	add	r3, r2
 8000596:	e00c      	b.n	80005b2 <directWrite_CANtoPCMsgBuf+0x66>
    	//return &(CANtoPCMsgBuf[CANtoPCMsgBufHead]);     // возвращаем ссылку на элемент для записи
   	}
    else
    	CANtoPCMsgBufOverFlowFlag++;
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <directWrite_CANtoPCMsgBuf+0x80>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	3301      	adds	r3, #1
 800059e:	b2da      	uxtb	r2, r3
 80005a0:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <directWrite_CANtoPCMsgBuf+0x80>)
 80005a2:	701a      	strb	r2, [r3, #0]
    return &(CANtoPCMsgBuf[headPrv]);
 80005a4:	79fa      	ldrb	r2, [r7, #7]
 80005a6:	4613      	mov	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4413      	add	r3, r2
 80005ac:	00db      	lsls	r3, r3, #3
 80005ae:	4a06      	ldr	r2, [pc, #24]	; (80005c8 <directWrite_CANtoPCMsgBuf+0x7c>)
 80005b0:	4413      	add	r3, r2
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	200004c0 	.word	0x200004c0
 80005c0:	66666667 	.word	0x66666667
 80005c4:	200004c1 	.word	0x200004c1
 80005c8:	20000128 	.word	0x20000128
 80005cc:	200004c2 	.word	0x200004c2

080005d0 <directRead_CANtoPCMsgBuf>:

inline TYPE3 * directRead_CANtoPCMsgBuf()
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
	if (CANtoPCMsgBufHead == CANtoPCMsgBufTail) return 0;   // буфер пуст
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <directRead_CANtoPCMsgBuf+0x58>)
 80005d8:	781a      	ldrb	r2, [r3, #0]
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d101      	bne.n	80005e6 <directRead_CANtoPCMsgBuf+0x16>
 80005e2:	2300      	movs	r3, #0
 80005e4:	e01a      	b.n	800061c <directRead_CANtoPCMsgBuf+0x4c>
    uint8_t CANtoPCMsgBufTailPrv=CANtoPCMsgBufTail;
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	71fb      	strb	r3, [r7, #7]
    CANtoPCMsgBufTail = (CANtoPCMsgBufTail + 1) % CANTOPCMSGBUFSIZE;     // хвост двигаем
 80005ec:	4b0f      	ldr	r3, [pc, #60]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	1c5a      	adds	r2, r3, #1
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <directRead_CANtoPCMsgBuf+0x60>)
 80005f4:	fb83 1302 	smull	r1, r3, r3, r2
 80005f8:	1099      	asrs	r1, r3, #2
 80005fa:	17d3      	asrs	r3, r2, #31
 80005fc:	1ac9      	subs	r1, r1, r3
 80005fe:	460b      	mov	r3, r1
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	440b      	add	r3, r1
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	1ad1      	subs	r1, r2, r3
 8000608:	b2ca      	uxtb	r2, r1
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 800060c:	701a      	strb	r2, [r3, #0]
    return &(CANtoPCMsgBuf[CANtoPCMsgBufTailPrv]);                   // возвращаем
 800060e:	79fa      	ldrb	r2, [r7, #7]
 8000610:	4613      	mov	r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	4413      	add	r3, r2
 8000616:	00db      	lsls	r3, r3, #3
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <directRead_CANtoPCMsgBuf+0x64>)
 800061a:	4413      	add	r3, r2
}
 800061c:	4618      	mov	r0, r3
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	200004c0 	.word	0x200004c0
 800062c:	200004c1 	.word	0x200004c1
 8000630:	66666667 	.word	0x66666667
 8000634:	20000128 	.word	0x20000128

08000638 <overrun_CANtoPCMsgBuf>:

inline uint8_t overrun_CANtoPCMsgBuf()
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
	return CANtoPCMsgBufOverFlowFlag;
 800063c:	4b02      	ldr	r3, [pc, #8]	; (8000648 <overrun_CANtoPCMsgBuf+0x10>)
 800063e:	781b      	ldrb	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	200004c2 	.word	0x200004c2

0800064c <avaibleForRead_PCtoCANMsgBuf>:

//PCtoCANMsg
inline uint8_t avaibleForRead_PCtoCANMsgBuf()//возможно эту функцию вообще лучше убрать
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	return PCtoCANMsgBufHead != PCtoCANMsgBufTail;
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <avaibleForRead_PCtoCANMsgBuf+0x20>)
 8000652:	781a      	ldrb	r2, [r3, #0]
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <avaibleForRead_PCtoCANMsgBuf+0x24>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	429a      	cmp	r2, r3
 800065a:	bf14      	ite	ne
 800065c:	2301      	movne	r3, #1
 800065e:	2300      	moveq	r3, #0
 8000660:	b2db      	uxtb	r3, r3
}
 8000662:	4618      	mov	r0, r3
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	200004c3 	.word	0x200004c3
 8000670:	200004c4 	.word	0x200004c4

08000674 <directWrite_PCtoCANMsgBuf>:
{
		return PCtoCANMsgBufTail != ((PCtoCANMsgBufHead + 1) % PCTOCANMSGBUFSIZE);
}

inline TYPE4 * directWrite_PCtoCANMsgBuf()
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
	//uint8_t headPrv = PCtoCANMsgBufHead;
    uint8_t i = (PCtoCANMsgBufHead + 1) % PCTOCANMSGBUFSIZE ;      // положение нового значения в буфере
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	1c5a      	adds	r2, r3, #1
 8000680:	4b1a      	ldr	r3, [pc, #104]	; (80006ec <directWrite_PCtoCANMsgBuf+0x78>)
 8000682:	fb83 1302 	smull	r1, r3, r3, r2
 8000686:	1099      	asrs	r1, r3, #2
 8000688:	17d3      	asrs	r3, r2, #31
 800068a:	1ac9      	subs	r1, r1, r3
 800068c:	460b      	mov	r3, r1
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	1ad1      	subs	r1, r2, r3
 8000696:	460b      	mov	r3, r1
 8000698:	71fb      	strb	r3, [r7, #7]
    if (i != PCtoCANMsgBufTail) {                // если есть местечко
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <directWrite_PCtoCANMsgBuf+0x7c>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	79fa      	ldrb	r2, [r7, #7]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d00c      	beq.n	80006be <directWrite_PCtoCANMsgBuf+0x4a>
    	PCtoCANMsgBufHead = i;                   // двигаем голову
 80006a4:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	7013      	strb	r3, [r2, #0]
    	//return &(PCtoCANMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
    	return &(PCtoCANMsgBuf[PCtoCANMsgBufHead]);     // возвращаем ссылку на элемент для записи
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	4613      	mov	r3, r2
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	4413      	add	r3, r2
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	4a0e      	ldr	r2, [pc, #56]	; (80006f4 <directWrite_PCtoCANMsgBuf+0x80>)
 80006ba:	4413      	add	r3, r2
 80006bc:	e00e      	b.n	80006dc <directWrite_PCtoCANMsgBuf+0x68>
   	}
    else
    	PCtoCANMsgBufOverFlowFlag++;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <directWrite_PCtoCANMsgBuf+0x84>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	3301      	adds	r3, #1
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <directWrite_PCtoCANMsgBuf+0x84>)
 80006c8:	701a      	strb	r2, [r3, #0]
    return &(PCtoCANMsgBuf[PCtoCANMsgBufHead]);
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	4613      	mov	r3, r2
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	4413      	add	r3, r2
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	4a06      	ldr	r2, [pc, #24]	; (80006f4 <directWrite_PCtoCANMsgBuf+0x80>)
 80006da:	4413      	add	r3, r2
}
 80006dc:	4618      	mov	r0, r3
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	200004c3 	.word	0x200004c3
 80006ec:	66666667 	.word	0x66666667
 80006f0:	200004c4 	.word	0x200004c4
 80006f4:	200002b8 	.word	0x200002b8
 80006f8:	200004c5 	.word	0x200004c5

080006fc <directRead_PCtoCANMsgBuf>:

inline TYPE4 * directRead_PCtoCANMsgBuf()
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
	if (PCtoCANMsgBufHead == PCtoCANMsgBufTail) return 0;   // буфер пуст
 8000702:	4b14      	ldr	r3, [pc, #80]	; (8000754 <directRead_PCtoCANMsgBuf+0x58>)
 8000704:	781a      	ldrb	r2, [r3, #0]
 8000706:	4b14      	ldr	r3, [pc, #80]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	429a      	cmp	r2, r3
 800070c:	d101      	bne.n	8000712 <directRead_PCtoCANMsgBuf+0x16>
 800070e:	2300      	movs	r3, #0
 8000710:	e01a      	b.n	8000748 <directRead_PCtoCANMsgBuf+0x4c>
    uint8_t PCtoCANMsgBufTailPrv=PCtoCANMsgBufTail;
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
    PCtoCANMsgBufTail = (PCtoCANMsgBufTail + 1) % PCTOCANMSGBUFSIZE;     // хвост двигаем
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	1c5a      	adds	r2, r3, #1
 800071e:	4b0f      	ldr	r3, [pc, #60]	; (800075c <directRead_PCtoCANMsgBuf+0x60>)
 8000720:	fb83 1302 	smull	r1, r3, r3, r2
 8000724:	1099      	asrs	r1, r3, #2
 8000726:	17d3      	asrs	r3, r2, #31
 8000728:	1ac9      	subs	r1, r1, r3
 800072a:	460b      	mov	r3, r1
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	440b      	add	r3, r1
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	1ad1      	subs	r1, r2, r3
 8000734:	b2ca      	uxtb	r2, r1
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000738:	701a      	strb	r2, [r3, #0]
    return &(PCtoCANMsgBuf[PCtoCANMsgBufTailPrv]);                   // возвращаем
 800073a:	79fa      	ldrb	r2, [r7, #7]
 800073c:	4613      	mov	r3, r2
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	4413      	add	r3, r2
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4a06      	ldr	r2, [pc, #24]	; (8000760 <directRead_PCtoCANMsgBuf+0x64>)
 8000746:	4413      	add	r3, r2
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	200004c3 	.word	0x200004c3
 8000758:	200004c4 	.word	0x200004c4
 800075c:	66666667 	.word	0x66666667
 8000760:	200002b8 	.word	0x200002b8

08000764 <overrun_PCtoCANMsgBuf>:

inline uint8_t overrun_PCtoCANMsgBuf()
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
	return PCtoCANMsgBufOverFlowFlag;
 8000768:	4b02      	ldr	r3, [pc, #8]	; (8000774 <overrun_PCtoCANMsgBuf+0x10>)
 800076a:	781b      	ldrb	r3, [r3, #0]
}
 800076c:	4618      	mov	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	200004c5 	.word	0x200004c5

08000778 <avaibleForRead_CANlimMsgBuf>:

//CANlimMsg
inline uint8_t avaibleForRead_CANlimMsgBuf()//возможно эту функцию вообще лучше убрать
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
	return CANlimMsgBufHead != CANlimMsgBufTail;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <avaibleForRead_CANlimMsgBuf+0x20>)
 800077e:	781a      	ldrb	r2, [r3, #0]
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <avaibleForRead_CANlimMsgBuf+0x24>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	429a      	cmp	r2, r3
 8000786:	bf14      	ite	ne
 8000788:	2301      	movne	r3, #1
 800078a:	2300      	moveq	r3, #0
 800078c:	b2db      	uxtb	r3, r3
}
 800078e:	4618      	mov	r0, r3
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	200004c6 	.word	0x200004c6
 800079c:	200004c7 	.word	0x200004c7

080007a0 <directWrite_CANlimMsgBuf>:
{
		return CANlimMsgBufTail != ((CANlimMsgBufHead + 1) % CANLIMMSGBUFSIZE);
}

inline TYPE5 * directWrite_CANlimMsgBuf()
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
	uint8_t headPrv = CANlimMsgBufHead;
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
    uint8_t i = (CANlimMsgBufHead + 1) % CANLIMMSGBUFSIZE ;      // положение нового значения в буфере
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <directWrite_CANlimMsgBuf+0x6c>)
 80007b4:	fb83 1302 	smull	r1, r3, r3, r2
 80007b8:	1099      	asrs	r1, r3, #2
 80007ba:	17d3      	asrs	r3, r2, #31
 80007bc:	1ac9      	subs	r1, r1, r3
 80007be:	460b      	mov	r3, r1
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	440b      	add	r3, r1
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	1ad1      	subs	r1, r2, r3
 80007c8:	460b      	mov	r3, r1
 80007ca:	71bb      	strb	r3, [r7, #6]
    if (i != CANlimMsgBufTail) {                // если есть местечко
 80007cc:	4b10      	ldr	r3, [pc, #64]	; (8000810 <directWrite_CANlimMsgBuf+0x70>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	79ba      	ldrb	r2, [r7, #6]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d007      	beq.n	80007e6 <directWrite_CANlimMsgBuf+0x46>
    	CANlimMsgBufHead = i;                   // двигаем голову
 80007d6:	4a0c      	ldr	r2, [pc, #48]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	7013      	strb	r3, [r2, #0]
    	return &(CANlimMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	011b      	lsls	r3, r3, #4
 80007e0:	4a0c      	ldr	r2, [pc, #48]	; (8000814 <directWrite_CANlimMsgBuf+0x74>)
 80007e2:	4413      	add	r3, r2
 80007e4:	e00a      	b.n	80007fc <directWrite_CANlimMsgBuf+0x5c>
    	//return &(CANlimMsgBuf[CANlimMsgBufHead]);     // возвращаем ссылку на элемент для записи
   	}
    else
    	CANlimMsgBufOverFlowFlag++;
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <directWrite_CANlimMsgBuf+0x78>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	3301      	adds	r3, #1
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <directWrite_CANlimMsgBuf+0x78>)
 80007f0:	701a      	strb	r2, [r3, #0]
    return &(CANlimMsgBuf[CANlimMsgBufHead]);
 80007f2:	4b05      	ldr	r3, [pc, #20]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	011b      	lsls	r3, r3, #4
 80007f8:	4a06      	ldr	r2, [pc, #24]	; (8000814 <directWrite_CANlimMsgBuf+0x74>)
 80007fa:	4413      	add	r3, r2
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	200004c6 	.word	0x200004c6
 800080c:	66666667 	.word	0x66666667
 8000810:	200004c7 	.word	0x200004c7
 8000814:	20000420 	.word	0x20000420
 8000818:	200004c8 	.word	0x200004c8

0800081c <directRead_CANlimMsgBuf>:

inline TYPE5 * directRead_CANlimMsgBuf()
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
	if (CANlimMsgBufHead == CANlimMsgBufTail) return 0;   // буфер пуст
 8000822:	4b12      	ldr	r3, [pc, #72]	; (800086c <directRead_CANlimMsgBuf+0x50>)
 8000824:	781a      	ldrb	r2, [r3, #0]
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <directRead_CANlimMsgBuf+0x16>
 800082e:	2300      	movs	r3, #0
 8000830:	e017      	b.n	8000862 <directRead_CANlimMsgBuf+0x46>
    uint8_t CANlimMsgBufTailPrv=CANlimMsgBufTail;
 8000832:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	71fb      	strb	r3, [r7, #7]
    CANlimMsgBufTail = (CANlimMsgBufTail + 1) % CANLIMMSGBUFSIZE;     // хвост двигаем
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <directRead_CANlimMsgBuf+0x58>)
 8000840:	fb83 1302 	smull	r1, r3, r3, r2
 8000844:	1099      	asrs	r1, r3, #2
 8000846:	17d3      	asrs	r3, r2, #31
 8000848:	1ac9      	subs	r1, r1, r3
 800084a:	460b      	mov	r3, r1
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	1ad1      	subs	r1, r2, r3
 8000854:	b2ca      	uxtb	r2, r1
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000858:	701a      	strb	r2, [r3, #0]
    return &(CANlimMsgBuf[CANlimMsgBufTailPrv]);                   // возвращаем
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	011b      	lsls	r3, r3, #4
 800085e:	4a06      	ldr	r2, [pc, #24]	; (8000878 <directRead_CANlimMsgBuf+0x5c>)
 8000860:	4413      	add	r3, r2
}
 8000862:	4618      	mov	r0, r3
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	200004c6 	.word	0x200004c6
 8000870:	200004c7 	.word	0x200004c7
 8000874:	66666667 	.word	0x66666667
 8000878:	20000420 	.word	0x20000420

0800087c <overrun_CANlimMsgBuf>:

inline uint8_t overrun_CANlimMsgBuf()
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
	return CANlimMsgBufOverFlowFlag;
 8000880:	4b02      	ldr	r3, [pc, #8]	; (800088c <overrun_CANlimMsgBuf+0x10>)
 8000882:	781b      	ldrb	r3, [r3, #0]
}
 8000884:	4618      	mov	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	200004c8 	.word	0x200004c8

08000890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	db0b      	blt.n	80008ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	f003 021f 	and.w	r2, r3, #31
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <__NVIC_EnableIRQ+0x34>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	095b      	lsrs	r3, r3, #5
 80008b0:	2001      	movs	r0, #1
 80008b2:	fa00 f202 	lsl.w	r2, r0, r2
 80008b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	db12      	blt.n	8000900 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	f003 021f 	and.w	r2, r3, #31
 80008e0:	490a      	ldr	r1, [pc, #40]	; (800090c <__NVIC_DisableIRQ+0x44>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	2001      	movs	r0, #1
 80008ea:	fa00 f202 	lsl.w	r2, r0, r2
 80008ee:	3320      	adds	r3, #32
 80008f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008f4:	f3bf 8f4f 	dsb	sy
}
 80008f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008fa:	f3bf 8f6f 	isb	sy
}
 80008fe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000e100 	.word	0xe000e100

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08c      	sub	sp, #48	; 0x30
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000916:	f000 fe83 	bl	8001620 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091a:	f000 f885 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091e:	f000 f95d 	bl	8000bdc <MX_GPIO_Init>
  MX_DMA_Init();
 8000922:	f000 f935 	bl	8000b90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000926:	f000 f909 	bl	8000b3c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800092a:	f000 f8d1 	bl	8000ad0 <MX_CAN1_Init>
  //TxHeader1.IDE = CAN_ID_STD;
  //TxHeader1.DLC = 8;
  //TxHeader1.TransmitGlobalTime = DISABLE;

  CAN_FilterTypeDef canFilterConfig;
  canFilterConfig.FilterBank = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000936:	2301      	movs	r3, #1
 8000938:	623b      	str	r3, [r7, #32]
  canFilterConfig.FilterIdHigh = 0x0000;
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
  canFilterConfig.FilterIdLow = 0x0000;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  canFilterConfig.FilterMaskIdHigh = 0x0000;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  canFilterConfig.FilterMaskIdLow = 0x0000;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  canFilterConfig.FilterActivation = ENABLE;
 800094e:	2301      	movs	r3, #1
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
  canFilterConfig.SlaveStartFilterBank = 14;
 8000952:	230e      	movs	r3, #14
 8000954:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig);
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4619      	mov	r1, r3
 800095a:	482f      	ldr	r0, [pc, #188]	; (8000a18 <main+0x108>)
 800095c:	f000 ffe0 	bl	8001920 <HAL_CAN_ConfigFilter>

  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();};//необходимо вручную включить прерывания и стартануть КАН
 8000960:	2102      	movs	r1, #2
 8000962:	482d      	ldr	r0, [pc, #180]	; (8000a18 <main+0x108>)
 8000964:	f001 fb39 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <main+0x62>
 800096e:	f000 fb8f 	bl	8001090 <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();};
 8000972:	2104      	movs	r1, #4
 8000974:	4828      	ldr	r0, [pc, #160]	; (8000a18 <main+0x108>)
 8000976:	f001 fb30 	bl	8001fda <HAL_CAN_ActivateNotification>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <main+0x74>
 8000980:	f000 fb86 	bl	8001090 <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();};//необходимо вручную включить прерывания и стартануть КАН
 8000984:	2110      	movs	r1, #16
 8000986:	4824      	ldr	r0, [pc, #144]	; (8000a18 <main+0x108>)
 8000988:	f001 fb27 	bl	8001fda <HAL_CAN_ActivateNotification>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <main+0x86>
 8000992:	f000 fb7d 	bl	8001090 <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();};
 8000996:	2120      	movs	r1, #32
 8000998:	481f      	ldr	r0, [pc, #124]	; (8000a18 <main+0x108>)
 800099a:	f001 fb1e 	bl	8001fda <HAL_CAN_ActivateNotification>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <main+0x98>
 80009a4:	f000 fb74 	bl	8001090 <Error_Handler>
  if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 80009a8:	481b      	ldr	r0, [pc, #108]	; (8000a18 <main+0x108>)
 80009aa:	f001 f899 	bl	8001ae0 <HAL_CAN_Start>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <main+0xa8>
 80009b4:	f000 fb6c 	bl	8001090 <Error_Handler>
  //HAL_UART_RegisterCallback(&huart2, HAL_UART_RX_COMPLETE_CB_ID, User_UartCompleteCallback);//подсказчик этой функции не работает и не находит определение
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t size = sizeof(CANlimMsg_TxSize);
 80009b8:	2304      	movs	r3, #4
 80009ba:	70fb      	strb	r3, [r7, #3]
  HAL_UART_Transmit(&huart2, &size, 4, 1000);
 80009bc:	1cf9      	adds	r1, r7, #3
 80009be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009c2:	2204      	movs	r2, #4
 80009c4:	4815      	ldr	r0, [pc, #84]	; (8000a1c <main+0x10c>)
 80009c6:	f003 fabf 	bl	8003f48 <HAL_UART_Transmit>

  PCtoCANMsg * PCtoCANmsg_ptr = &PCtoCANMsgBuf[0];
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <main+0x110>)
 80009cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if(HAL_UART_Receive_IT(&huart2, (uint8_t *)PCtoCANmsg_ptr, sizeof(PCtoCANMsg))!=HAL_OK)
 80009ce:	2224      	movs	r2, #36	; 0x24
 80009d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80009d2:	4812      	ldr	r0, [pc, #72]	; (8000a1c <main+0x10c>)
 80009d4:	f003 fb3b 	bl	800404e <HAL_UART_Receive_IT>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <main+0xd2>
	  Error_Handler();
 80009de:	f000 fb57 	bl	8001090 <Error_Handler>
	  		  Error_Handler();
	  HAL_Delay(10);
*/
	   //-----------------------------------------------------

	  CANtoPCBuf_processing();//обработка буфера входящих сообщений от PC	PCBuf_processing();
 80009e2:	f000 fab7 	bl	8000f54 <CANtoPCBuf_processing>
	  //HAL_Delay(100);
	  PCtoCANBuf_processing();//обработка буфера входящих сообщений от CAN CANBuf_processing();
 80009e6:	f000 f951 	bl	8000c8c <PCtoCANBuf_processing>
	  //HAL_Delay(100);
	  if(overrun_PCtoCANMsgBuf()||overrun_CANtoPCMsgBuf()||overrun_CANlimMsgBuf())
 80009ea:	f7ff febb 	bl	8000764 <overrun_PCtoCANMsgBuf>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d109      	bne.n	8000a08 <main+0xf8>
 80009f4:	f7ff fe20 	bl	8000638 <overrun_CANtoPCMsgBuf>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d104      	bne.n	8000a08 <main+0xf8>
 80009fe:	f7ff ff3d 	bl	800087c <overrun_CANlimMsgBuf>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d0ec      	beq.n	80009e2 <main+0xd2>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <main+0x114>)
 8000a10:	f002 fd26 	bl	8003460 <HAL_GPIO_WritePin>
	  CANtoPCBuf_processing();//обработка буфера входящих сообщений от PC	PCBuf_processing();
 8000a14:	e7e5      	b.n	80009e2 <main+0xd2>
 8000a16:	bf00      	nop
 8000a18:	20000028 	.word	0x20000028
 8000a1c:	20000050 	.word	0x20000050
 8000a20:	200002b8 	.word	0x200002b8
 8000a24:	40010c00 	.word	0x40010c00

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	; 0x50
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0318 	add.w	r3, r7, #24
 8000a32:	2238      	movs	r2, #56	; 0x38
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f004 fb66 	bl	8005108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000a54:	2304      	movs	r3, #4
 8000a56:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8000a5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a60:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a6c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a70:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000a72:	2302      	movs	r3, #2
 8000a74:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000a76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a7a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8000a7c:	2340      	movs	r3, #64	; 0x40
 8000a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a80:	f107 0318 	add.w	r3, r7, #24
 8000a84:	4618      	mov	r0, r3
 8000a86:	f002 fd03 	bl	8003490 <HAL_RCC_OscConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000a90:	f000 fafe 	bl	8001090 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a94:	230f      	movs	r3, #15
 8000a96:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2102      	movs	r1, #2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f003 f804 	bl	8003abc <HAL_RCC_ClockConfig>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000aba:	f000 fae9 	bl	8001090 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000abe:	4b03      	ldr	r3, [pc, #12]	; (8000acc <SystemClock_Config+0xa4>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	3750      	adds	r7, #80	; 0x50
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	42420070 	.word	0x42420070

08000ad0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ad6:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <MX_CAN1_Init+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000ada:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000adc:	2208      	movs	r2, #8
 8000ade:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000aee:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000af2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b1e:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b20:	f000 fde0 	bl	80016e4 <HAL_CAN_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000b2a:	f000 fab1 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000028 	.word	0x20000028
 8000b38:	40006400 	.word	0x40006400

08000b3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b42:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <MX_USART2_UART_Init+0x50>)
 8000b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b48:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8000b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b74:	f003 f998 	bl	8003ea8 <HAL_UART_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b7e:	f000 fa87 	bl	8001090 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000050 	.word	0x20000050
 8000b8c:	40004400 	.word	0x40004400

08000b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	4a0f      	ldr	r2, [pc, #60]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6153      	str	r3, [r2, #20]
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2010      	movs	r0, #16
 8000bb4:	f001 fd4b 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bb8:	2010      	movs	r0, #16
 8000bba:	f001 fd64 	bl	8002686 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2011      	movs	r0, #17
 8000bc4:	f001 fd43 	bl	800264e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000bc8:	2011      	movs	r0, #17
 8000bca:	f001 fd5c 	bl	8002686 <HAL_NVIC_EnableIRQ>

}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000

08000bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf0:	4b24      	ldr	r3, [pc, #144]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	4a23      	ldr	r2, [pc, #140]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf6:	f043 0310 	orr.w	r3, r3, #16
 8000bfa:	6193      	str	r3, [r2, #24]
 8000bfc:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c08:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	6193      	str	r3, [r2, #24]
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	f003 0304 	and.w	r3, r3, #4
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c20:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c26:	f043 0320 	orr.w	r3, r3, #32
 8000c2a:	6193      	str	r3, [r2, #24]
 8000c2c:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	f003 0320 	and.w	r3, r3, #32
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	4a11      	ldr	r2, [pc, #68]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c3e:	f043 0308 	orr.w	r3, r3, #8
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f003 0308 	and.w	r3, r3, #8
 8000c4c:	603b      	str	r3, [r7, #0]
 8000c4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c50:	2200      	movs	r2, #0
 8000c52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c56:	480c      	ldr	r0, [pc, #48]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c58:	f002 fc02 	bl	8003460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c66:	2302      	movs	r3, #2
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4619      	mov	r1, r3
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c76:	f002 f9b3 	bl	8002fe0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010c00 	.word	0x40010c00

08000c8c <PCtoCANBuf_processing>:

/* USER CODE BEGIN 4 */
void PCtoCANBuf_processing()
{
 8000c8c:	b5b0      	push	{r4, r5, r7, lr}
 8000c8e:	b09a      	sub	sp, #104	; 0x68
 8000c90:	af00      	add	r7, sp, #0
	static PCtoCANMsg * PCtoCANmsg_ptr = NULL;
	if(avaibleForRead_PCtoCANMsgBuf())
 8000c92:	f7ff fcdb 	bl	800064c <avaibleForRead_PCtoCANMsgBuf>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f000 8151 	beq.w	8000f40 <PCtoCANBuf_processing+0x2b4>
	{
		NVIC_DisableIRQ(USART2_IRQn);
 8000c9e:	2026      	movs	r0, #38	; 0x26
 8000ca0:	f7ff fe12 	bl	80008c8 <__NVIC_DisableIRQ>
		PCtoCANmsg_ptr = directRead_PCtoCANMsgBuf();
 8000ca4:	f7ff fd2a 	bl	80006fc <directRead_PCtoCANMsgBuf>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4aa7      	ldr	r2, [pc, #668]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cac:	6013      	str	r3, [r2, #0]

		//обработка PC_toCAN
		if(PCtoCANmsg_ptr->msgType==PC_toCAN)
 8000cae:	4ba6      	ldr	r3, [pc, #664]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d10f      	bne.n	8000cd8 <PCtoCANBuf_processing+0x4c>
			//HAL_UART_Transmit(&huart2, PCtoCANmsg_ptr, sizeof(PCtoCANMsg), 1000);
			if(HAL_CAN_AddTxMessage(&hcan1, &PCtoCANmsg_ptr->CANMsg.TxHeader, (uint8_t*)PCtoCANmsg_ptr->CANMsg.CAN_Tx_Arr, &pTxMailbox)!=HAL_OK){Error_Handler();}//отправка в CAN
 8000cb8:	4ba3      	ldr	r3, [pc, #652]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	1d19      	adds	r1, r3, #4
 8000cbe:	4ba2      	ldr	r3, [pc, #648]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f103 021c 	add.w	r2, r3, #28
 8000cc6:	4ba1      	ldr	r3, [pc, #644]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000cc8:	48a1      	ldr	r0, [pc, #644]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000cca:	f000 ff96 	bl	8001bfa <HAL_CAN_AddTxMessage>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <PCtoCANBuf_processing+0x4c>
 8000cd4:	f000 f9dc 	bl	8001090 <Error_Handler>

		//обработка PC_toCAN_State
		if(PCtoCANmsg_ptr->msgType==PC_toCAN_State)
 8000cd8:	4b9b      	ldr	r3, [pc, #620]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 812b 	bne.w	8000f3a <PCtoCANBuf_processing+0x2ae>
		{
			PCtoCANMsgCANConf* MsgCANConf;
			PCtoCANMsgCANFiltIDConf* CANMsgCANFiltIDConf;
			MsgCANConf = (PCtoCANMsgCANConf*)PCtoCANmsg_ptr;
 8000ce4:	4b98      	ldr	r3, [pc, #608]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	667b      	str	r3, [r7, #100]	; 0x64
			CANMsgCANFiltIDConf = (PCtoCANMsgCANFiltIDConf*)PCtoCANmsg_ptr;
 8000cea:	4b97      	ldr	r3, [pc, #604]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	663b      	str	r3, [r7, #96]	; 0x60

			PCtoCANMsgCANConf CANMsgCANConf_test= *MsgCANConf;
 8000cf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000cf2:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8000cf6:	461d      	mov	r5, r3
 8000cf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cfc:	682b      	ldr	r3, [r5, #0]
 8000cfe:	6023      	str	r3, [r4, #0]
			PCtoCANMsgCANFiltIDConf CANMsgCANFiltIDConf_test= *CANMsgCANFiltIDConf;
 8000d00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d02:	1d3c      	adds	r4, r7, #4
 8000d04:	461d      	mov	r5, r3
 8000d06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d0a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			switch(MsgCANConf->Communication)
 8000d12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d14:	791b      	ldrb	r3, [r3, #4]
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	f200 8104 	bhi.w	8000f24 <PCtoCANBuf_processing+0x298>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <PCtoCANBuf_processing+0x98>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d39 	.word	0x08000d39
 8000d28:	08000d5d 	.word	0x08000d5d
 8000d2c:	08000dc9 	.word	0x08000dc9
 8000d30:	08000e53 	.word	0x08000e53
 8000d34:	08000ed1 	.word	0x08000ed1
			{
			case 0://Disconnect - остановить CAN
			//if(MsgCANConf->Communication==0)//Disconnect - остановить CAN
			{
				if(HAL_CAN_Stop(&hcan1)!= HAL_OK) {Error_Handler();}
 8000d38:	4885      	ldr	r0, [pc, #532]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d3a:	f000 ff15 	bl	8001b68 <HAL_CAN_Stop>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <PCtoCANBuf_processing+0xbc>
 8000d44:	f000 f9a4 	bl	8001090 <Error_Handler>
				if(HAL_CAN_DeInit(&hcan1)!= HAL_OK) {Error_Handler();}
 8000d48:	4881      	ldr	r0, [pc, #516]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d4a:	f000 fdc6 	bl	80018da <HAL_CAN_DeInit>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	f000 80e9 	beq.w	8000f28 <PCtoCANBuf_processing+0x29c>
 8000d56:	f000 f99b 	bl	8001090 <Error_Handler>
				break;
 8000d5a:	e0e5      	b.n	8000f28 <PCtoCANBuf_processing+0x29c>
			}
			case 1://Connect - запустить CAN
			//if(MsgCANConf->Communication==1)//Connect - запустить CAN
			{
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000d5c:	487c      	ldr	r0, [pc, #496]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d5e:	f000 fcc1 	bl	80016e4 <HAL_CAN_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <PCtoCANBuf_processing+0xe0>
 8000d68:	f000 f992 	bl	8001090 <Error_Handler>
				if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 8000d6c:	4878      	ldr	r0, [pc, #480]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d6e:	f000 feb7 	bl	8001ae0 <HAL_CAN_Start>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <PCtoCANBuf_processing+0xf0>
 8000d78:	f000 f98a 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000d7c:	2102      	movs	r1, #2
 8000d7e:	4874      	ldr	r0, [pc, #464]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d80:	f001 f92b 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <PCtoCANBuf_processing+0x102>
 8000d8a:	f000 f981 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();}
 8000d8e:	2104      	movs	r1, #4
 8000d90:	486f      	ldr	r0, [pc, #444]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000d92:	f001 f922 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <PCtoCANBuf_processing+0x114>
 8000d9c:	f000 f978 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000da0:	2110      	movs	r1, #16
 8000da2:	486b      	ldr	r0, [pc, #428]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000da4:	f001 f919 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <PCtoCANBuf_processing+0x126>
 8000dae:	f000 f96f 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();}
 8000db2:	2120      	movs	r1, #32
 8000db4:	4866      	ldr	r0, [pc, #408]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000db6:	f001 f910 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	f000 80b5 	beq.w	8000f2c <PCtoCANBuf_processing+0x2a0>
 8000dc2:	f000 f965 	bl	8001090 <Error_Handler>
				break;
 8000dc6:	e0b1      	b.n	8000f2c <PCtoCANBuf_processing+0x2a0>
			}
			case 2://Reset - сбросить CAN
			{
				if(HAL_CAN_Stop(&hcan1)!= HAL_OK) {Error_Handler();}
 8000dc8:	4861      	ldr	r0, [pc, #388]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000dca:	f000 fecd 	bl	8001b68 <HAL_CAN_Stop>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <PCtoCANBuf_processing+0x14c>
 8000dd4:	f000 f95c 	bl	8001090 <Error_Handler>
				if(HAL_CAN_DeInit(&hcan1)!= HAL_OK) {Error_Handler();}
 8000dd8:	485d      	ldr	r0, [pc, #372]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000dda:	f000 fd7e 	bl	80018da <HAL_CAN_DeInit>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <PCtoCANBuf_processing+0x15c>
 8000de4:	f000 f954 	bl	8001090 <Error_Handler>
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000de8:	4859      	ldr	r0, [pc, #356]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000dea:	f000 fc7b 	bl	80016e4 <HAL_CAN_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <PCtoCANBuf_processing+0x16c>
 8000df4:	f000 f94c 	bl	8001090 <Error_Handler>
				if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 8000df8:	4855      	ldr	r0, [pc, #340]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000dfa:	f000 fe71 	bl	8001ae0 <HAL_CAN_Start>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <PCtoCANBuf_processing+0x17c>
 8000e04:	f000 f944 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000e08:	2102      	movs	r1, #2
 8000e0a:	4851      	ldr	r0, [pc, #324]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e0c:	f001 f8e5 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <PCtoCANBuf_processing+0x18e>
 8000e16:	f000 f93b 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();}
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	484c      	ldr	r0, [pc, #304]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e1e:	f001 f8dc 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <PCtoCANBuf_processing+0x1a0>
 8000e28:	f000 f932 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000e2c:	2110      	movs	r1, #16
 8000e2e:	4848      	ldr	r0, [pc, #288]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e30:	f001 f8d3 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <PCtoCANBuf_processing+0x1b2>
 8000e3a:	f000 f929 	bl	8001090 <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();}
 8000e3e:	2120      	movs	r1, #32
 8000e40:	4843      	ldr	r0, [pc, #268]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e42:	f001 f8ca 	bl	8001fda <HAL_CAN_ActivateNotification>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d071      	beq.n	8000f30 <PCtoCANBuf_processing+0x2a4>
 8000e4c:	f000 f920 	bl	8001090 <Error_Handler>
				break;
 8000e50:	e06e      	b.n	8000f30 <PCtoCANBuf_processing+0x2a4>
			}
			case 3://Init - настроить CAN
			//if(MsgCANConf->Communication==2)//Init - настроить CAN
			{
				hcan1.Instance = MsgCANConf->Instance;
 8000e52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e54:	795b      	ldrb	r3, [r3, #5]
 8000e56:	461a      	mov	r2, r3
 8000e58:	4b3d      	ldr	r3, [pc, #244]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e5a:	601a      	str	r2, [r3, #0]
				hcan1.Init.Prescaler = MsgCANConf->Prescaler;
 8000e5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e5e:	799b      	ldrb	r3, [r3, #6]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4b3b      	ldr	r3, [pc, #236]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e64:	605a      	str	r2, [r3, #4]
				hcan1.Init.Mode = MsgCANConf->Mode;
 8000e66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e68:	79db      	ldrb	r3, [r3, #7]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4b38      	ldr	r3, [pc, #224]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e6e:	609a      	str	r2, [r3, #8]
				hcan1.Init.SyncJumpWidth = MsgCANConf->SyncJumpWidth;
 8000e70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e72:	7a1b      	ldrb	r3, [r3, #8]
 8000e74:	461a      	mov	r2, r3
 8000e76:	4b36      	ldr	r3, [pc, #216]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e78:	60da      	str	r2, [r3, #12]
				hcan1.Init.TimeSeg1 = MsgCANConf->TimeSeg1;
 8000e7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e7c:	7a5b      	ldrb	r3, [r3, #9]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b33      	ldr	r3, [pc, #204]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e82:	611a      	str	r2, [r3, #16]
				hcan1.Init.TimeSeg2 = MsgCANConf->TimeSeg2;
 8000e84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e86:	7a9b      	ldrb	r3, [r3, #10]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b31      	ldr	r3, [pc, #196]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e8c:	615a      	str	r2, [r3, #20]
				hcan1.Init.TimeTriggeredMode = MsgCANConf->TimeTriggeredMode;
 8000e8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e90:	7ada      	ldrb	r2, [r3, #11]
 8000e92:	4b2f      	ldr	r3, [pc, #188]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e94:	761a      	strb	r2, [r3, #24]
				hcan1.Init.AutoBusOff = MsgCANConf->AutoBusOff;
 8000e96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000e98:	7b1a      	ldrb	r2, [r3, #12]
 8000e9a:	4b2d      	ldr	r3, [pc, #180]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e9c:	765a      	strb	r2, [r3, #25]
				hcan1.Init.AutoWakeUp = MsgCANConf->AutoWakeUp;
 8000e9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ea0:	7b5a      	ldrb	r2, [r3, #13]
 8000ea2:	4b2b      	ldr	r3, [pc, #172]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000ea4:	769a      	strb	r2, [r3, #26]
				hcan1.Init.AutoRetransmission = MsgCANConf->AutoRetransmission;
 8000ea6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ea8:	7b9a      	ldrb	r2, [r3, #14]
 8000eaa:	4b29      	ldr	r3, [pc, #164]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000eac:	76da      	strb	r2, [r3, #27]
				hcan1.Init.ReceiveFifoLocked = MsgCANConf->ReceiveFifoLocked;
 8000eae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000eb0:	7bda      	ldrb	r2, [r3, #15]
 8000eb2:	4b27      	ldr	r3, [pc, #156]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000eb4:	771a      	strb	r2, [r3, #28]
				hcan1.Init.TransmitFifoPriority = MsgCANConf->TransmitFifoPriority;;
 8000eb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000eb8:	7c1a      	ldrb	r2, [r3, #16]
 8000eba:	4b25      	ldr	r3, [pc, #148]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000ebc:	775a      	strb	r2, [r3, #29]
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000ebe:	4824      	ldr	r0, [pc, #144]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000ec0:	f000 fc10 	bl	80016e4 <HAL_CAN_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d034      	beq.n	8000f34 <PCtoCANBuf_processing+0x2a8>
 8000eca:	f000 f8e1 	bl	8001090 <Error_Handler>
				break;
 8000ece:	e031      	b.n	8000f34 <PCtoCANBuf_processing+0x2a8>
			}
			case 4://FilterConf - настроить CAN фильтр
			//if(MsgCANConf->Communication==3)//FilterConf - настроить CAN фильтр
			{
				CAN_FilterTypeDef canFilterConfig;
				canFilterConfig.FilterBank = CANMsgCANFiltIDConf->FilterBank;
 8000ed0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ed2:	7e5b      	ldrb	r3, [r3, #25]
 8000ed4:	63bb      	str	r3, [r7, #56]	; 0x38
				canFilterConfig.FilterMode = CANMsgCANFiltIDConf->FilterMode;
 8000ed6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ed8:	7e9b      	ldrb	r3, [r3, #26]
 8000eda:	63fb      	str	r3, [r7, #60]	; 0x3c
				canFilterConfig.FilterScale = CANMsgCANFiltIDConf->FilterScale;
 8000edc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ede:	7edb      	ldrb	r3, [r3, #27]
 8000ee0:	643b      	str	r3, [r7, #64]	; 0x40
				canFilterConfig.FilterIdHigh = CANMsgCANFiltIDConf->FilterMaskIdHigh;
 8000ee2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ee4:	691b      	ldr	r3, [r3, #16]
 8000ee6:	627b      	str	r3, [r7, #36]	; 0x24
				canFilterConfig.FilterIdLow = CANMsgCANFiltIDConf->FilterIdLow;
 8000ee8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28
				canFilterConfig.FilterMaskIdHigh = CANMsgCANFiltIDConf->FilterMaskIdHigh;
 8000eee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ef0:	691b      	ldr	r3, [r3, #16]
 8000ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
				canFilterConfig.FilterMaskIdLow = CANMsgCANFiltIDConf->FilterIdLow;
 8000ef4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	633b      	str	r3, [r7, #48]	; 0x30
				canFilterConfig.FilterFIFOAssignment = CANMsgCANFiltIDConf->FilterFIFOAssignment;
 8000efa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000efc:	7e1b      	ldrb	r3, [r3, #24]
 8000efe:	637b      	str	r3, [r7, #52]	; 0x34
				canFilterConfig.FilterActivation = CANMsgCANFiltIDConf->FilterActivation;
 8000f00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f02:	7f1b      	ldrb	r3, [r3, #28]
 8000f04:	647b      	str	r3, [r7, #68]	; 0x44
				canFilterConfig.SlaveStartFilterBank = CANMsgCANFiltIDConf->SlaveStartFilterBank;
 8000f06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f08:	7f5b      	ldrb	r3, [r3, #29]
 8000f0a:	64bb      	str	r3, [r7, #72]	; 0x48
				if (HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig) != HAL_OK) {Error_Handler();}
 8000f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	480f      	ldr	r0, [pc, #60]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000f14:	f000 fd04 	bl	8001920 <HAL_CAN_ConfigFilter>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d00c      	beq.n	8000f38 <PCtoCANBuf_processing+0x2ac>
 8000f1e:	f000 f8b7 	bl	8001090 <Error_Handler>
				break;
 8000f22:	e009      	b.n	8000f38 <PCtoCANBuf_processing+0x2ac>
			}
			default: break;
 8000f24:	bf00      	nop
 8000f26:	e008      	b.n	8000f3a <PCtoCANBuf_processing+0x2ae>
				break;
 8000f28:	bf00      	nop
 8000f2a:	e006      	b.n	8000f3a <PCtoCANBuf_processing+0x2ae>
				break;
 8000f2c:	bf00      	nop
 8000f2e:	e004      	b.n	8000f3a <PCtoCANBuf_processing+0x2ae>
				break;
 8000f30:	bf00      	nop
 8000f32:	e002      	b.n	8000f3a <PCtoCANBuf_processing+0x2ae>
				break;
 8000f34:	bf00      	nop
 8000f36:	e000      	b.n	8000f3a <PCtoCANBuf_processing+0x2ae>
				break;
 8000f38:	bf00      	nop
			}
		}
	NVIC_EnableIRQ(USART2_IRQn);
 8000f3a:	2026      	movs	r0, #38	; 0x26
 8000f3c:	f7ff fca8 	bl	8000890 <__NVIC_EnableIRQ>
	}
}
 8000f40:	bf00      	nop
 8000f42:	3768      	adds	r7, #104	; 0x68
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bdb0      	pop	{r4, r5, r7, pc}
 8000f48:	200004cc 	.word	0x200004cc
 8000f4c:	20000120 	.word	0x20000120
 8000f50:	20000028 	.word	0x20000028

08000f54 <CANtoPCBuf_processing>:

void CANtoPCBuf_processing()
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
;
#endif
#ifdef CANlimMsg_enable
	static CANtoPCMsg * CANtoPCmsg_ptr = NULL;
	static CANlimMsg * CANlimmsg_ptr = NULL;
	if(avaibleForRead_CANtoPCMsgBuf())
 8000f58:	f7ff fae4 	bl	8000524 <avaibleForRead_CANtoPCMsgBuf>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	f000 808e 	beq.w	8001080 <CANtoPCBuf_processing+0x12c>
	{
		NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8000f64:	2014      	movs	r0, #20
 8000f66:	f7ff fcaf 	bl	80008c8 <__NVIC_DisableIRQ>
		CANtoPCmsg_ptr = directRead_CANtoPCMsgBuf();
 8000f6a:	f7ff fb31 	bl	80005d0 <directRead_CANtoPCMsgBuf>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a44      	ldr	r2, [pc, #272]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000f72:	6013      	str	r3, [r2, #0]
		if(CANtoPCmsg_ptr->msgType==CAN_toPC)
 8000f74:	4b43      	ldr	r3, [pc, #268]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d17d      	bne.n	800107a <CANtoPCBuf_processing+0x126>
		{
			CANlimmsg_ptr = directWrite_CANlimMsgBuf();
 8000f7e:	f7ff fc0f 	bl	80007a0 <directWrite_CANlimMsgBuf>
 8000f82:	4603      	mov	r3, r0
 8000f84:	4a40      	ldr	r2, [pc, #256]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000f86:	6013      	str	r3, [r2, #0]
			if(CANtoPCmsg_ptr->CANMsg.RxHeader.IDE)
 8000f88:	4b3e      	ldr	r3, [pc, #248]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d008      	beq.n	8000fa4 <CANtoPCBuf_processing+0x50>
				CANlimmsg_ptr->MsgID = (CANtoPCmsg_ptr->CANMsg.RxHeader.ExtId | (CAN_toPC << 29));
 8000f92:	4b3c      	ldr	r3, [pc, #240]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	689a      	ldr	r2, [r3, #8]
 8000f98:	4b3b      	ldr	r3, [pc, #236]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	e007      	b.n	8000fb4 <CANtoPCBuf_processing+0x60>
			else
				CANlimmsg_ptr->MsgID = CANtoPCmsg_ptr->CANMsg.RxHeader.StdId | (CAN_toPC << 29);
 8000fa4:	4b37      	ldr	r3, [pc, #220]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	4b37      	ldr	r3, [pc, #220]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8000fb2:	601a      	str	r2, [r3, #0]
			CANlimmsg_ptr->MsgServInformation = CANtoPCmsg_ptr->CANMsg.RxHeader.DLC | (CANtoPCmsg_ptr->CANMsg.RxHeader.RTR << 7);
 8000fb4:	4b33      	ldr	r3, [pc, #204]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	b2d9      	uxtb	r1, r3
 8000fbc:	4b31      	ldr	r3, [pc, #196]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	691b      	ldr	r3, [r3, #16]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	01db      	lsls	r3, r3, #7
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b2f      	ldr	r3, [pc, #188]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	711a      	strb	r2, [r3, #4]
			CANlimmsg_ptr->MsgData[0] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[0];
 8000fd2:	4b2c      	ldr	r3, [pc, #176]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	4b2c      	ldr	r3, [pc, #176]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f892 2020 	ldrb.w	r2, [r2, #32]
 8000fde:	715a      	strb	r2, [r3, #5]
			CANlimmsg_ptr->MsgData[1] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[1];
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b28      	ldr	r3, [pc, #160]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8000fec:	719a      	strb	r2, [r3, #6]
			CANlimmsg_ptr->MsgData[2] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[2];
 8000fee:	4b25      	ldr	r3, [pc, #148]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4b25      	ldr	r3, [pc, #148]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8000ffa:	71da      	strb	r2, [r3, #7]
			CANlimmsg_ptr->MsgData[3] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[3];
 8000ffc:	4b21      	ldr	r3, [pc, #132]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b21      	ldr	r3, [pc, #132]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001008:	721a      	strb	r2, [r3, #8]
			CANlimmsg_ptr->MsgData[4] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[4];
 800100a:	4b1e      	ldr	r3, [pc, #120]	; (8001084 <CANtoPCBuf_processing+0x130>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001016:	725a      	strb	r2, [r3, #9]
			CANlimmsg_ptr->MsgData[5] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[5];
 8001018:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <CANtoPCBuf_processing+0x130>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <CANtoPCBuf_processing+0x134>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8001024:	729a      	strb	r2, [r3, #10]
			CANlimmsg_ptr->MsgData[6] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[6];
 8001026:	4b17      	ldr	r3, [pc, #92]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <CANtoPCBuf_processing+0x134>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001032:	72da      	strb	r2, [r3, #11]
			CANlimmsg_ptr->MsgData[7] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[7];
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <CANtoPCBuf_processing+0x130>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	4b13      	ldr	r3, [pc, #76]	; (8001088 <CANtoPCBuf_processing+0x134>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 8001040:	731a      	strb	r2, [r3, #12]
			//if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY |  HAL_UART_STATE_BUSY_RX)//
			if(huart2.gState == HAL_UART_STATE_READY)//Check that a Tx process is not already ongoing
 8001042:	4b12      	ldr	r3, [pc, #72]	; (800108c <CANtoPCBuf_processing+0x138>)
 8001044:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001048:	b2db      	uxtb	r3, r3
 800104a:	2b20      	cmp	r3, #32
 800104c:	d115      	bne.n	800107a <CANtoPCBuf_processing+0x126>
				if (avaibleForRead_CANlimMsgBuf())
 800104e:	f7ff fb93 	bl	8000778 <avaibleForRead_CANlimMsgBuf>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d010      	beq.n	800107a <CANtoPCBuf_processing+0x126>
				{
					CANlimmsg_ptr = directRead_CANlimMsgBuf();
 8001058:	f7ff fbe0 	bl	800081c <directRead_CANlimMsgBuf>
 800105c:	4603      	mov	r3, r0
 800105e:	4a0a      	ldr	r2, [pc, #40]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8001060:	6013      	str	r3, [r2, #0]
					if(HAL_UART_Transmit_DMA(&huart2, CANlimmsg_ptr, CANlimMsg_TxSize)!=HAL_OK){Error_Handler();};
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <CANtoPCBuf_processing+0x134>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	220d      	movs	r2, #13
 8001068:	4619      	mov	r1, r3
 800106a:	4808      	ldr	r0, [pc, #32]	; (800108c <CANtoPCBuf_processing+0x138>)
 800106c:	f003 f814 	bl	8004098 <HAL_UART_Transmit_DMA>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <CANtoPCBuf_processing+0x126>
 8001076:	f000 f80b 	bl	8001090 <Error_Handler>
		}
#endif
		//обработка CAN_toPC_State
		else if(CANtoPCmsg_ptr->msgType==CAN_toPC_State)
			;//
		NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800107a:	2014      	movs	r0, #20
 800107c:	f7ff fc08 	bl	8000890 <__NVIC_EnableIRQ>
	}
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}
 8001084:	200004d0 	.word	0x200004d0
 8001088:	200004d4 	.word	0x200004d4
 800108c:	20000050 	.word	0x20000050

08001090 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001094:	b672      	cpsid	i
}
 8001096:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"Error_Handler", 13, 1000);
 8001098:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109c:	220d      	movs	r2, #13
 800109e:	4905      	ldr	r1, [pc, #20]	; (80010b4 <Error_Handler+0x24>)
 80010a0:	4805      	ldr	r0, [pc, #20]	; (80010b8 <Error_Handler+0x28>)
 80010a2:	f002 ff51 	bl	8003f48 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	4803      	ldr	r0, [pc, #12]	; (80010bc <Error_Handler+0x2c>)
 80010ae:	f002 f9d7 	bl	8003460 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, (uint8_t*)"Error_Handler", 13, 1000);
 80010b2:	e7f1      	b.n	8001098 <Error_Handler+0x8>
 80010b4:	08005178 	.word	0x08005178
 80010b8:	20000050 	.word	0x20000050
 80010bc:	40010c00 	.word	0x40010c00

080010c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010c6:	4b15      	ldr	r3, [pc, #84]	; (800111c <HAL_MspInit+0x5c>)
 80010c8:	699b      	ldr	r3, [r3, #24]
 80010ca:	4a14      	ldr	r2, [pc, #80]	; (800111c <HAL_MspInit+0x5c>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6193      	str	r3, [r2, #24]
 80010d2:	4b12      	ldr	r3, [pc, #72]	; (800111c <HAL_MspInit+0x5c>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_MspInit+0x5c>)
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	4a0e      	ldr	r2, [pc, #56]	; (800111c <HAL_MspInit+0x5c>)
 80010e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e8:	61d3      	str	r3, [r2, #28]
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <HAL_MspInit+0x5c>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <HAL_MspInit+0x60>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4a04      	ldr	r2, [pc, #16]	; (8001120 <HAL_MspInit+0x60>)
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40021000 	.word	0x40021000
 8001120:	40010000 	.word	0x40010000

08001124 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a30      	ldr	r2, [pc, #192]	; (8001200 <HAL_CAN_MspInit+0xdc>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d159      	bne.n	80011f8 <HAL_CAN_MspInit+0xd4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001144:	4b2f      	ldr	r3, [pc, #188]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 8001146:	69db      	ldr	r3, [r3, #28]
 8001148:	4a2e      	ldr	r2, [pc, #184]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 800114a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800114e:	61d3      	str	r3, [r2, #28]
 8001150:	4b2c      	ldr	r3, [pc, #176]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 8001152:	69db      	ldr	r3, [r3, #28]
 8001154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800115c:	4b29      	ldr	r3, [pc, #164]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	4a28      	ldr	r2, [pc, #160]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 8001162:	f043 0320 	orr.w	r3, r3, #32
 8001166:	6193      	str	r3, [r2, #24]
 8001168:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_CAN_MspInit+0xe0>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	f003 0320 	and.w	r3, r3, #32
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001174:	2301      	movs	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001178:	2300      	movs	r3, #0
 800117a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4820      	ldr	r0, [pc, #128]	; (8001208 <HAL_CAN_MspInit+0xe4>)
 8001188:	f001 ff2a 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800118c:	2302      	movs	r3, #2
 800118e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001194:	2303      	movs	r3, #3
 8001196:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4619      	mov	r1, r3
 800119e:	481a      	ldr	r0, [pc, #104]	; (8001208 <HAL_CAN_MspInit+0xe4>)
 80011a0:	f001 ff1e 	bl	8002fe0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_3();
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <HAL_CAN_MspInit+0xe8>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
 80011aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ac:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80011c0:	627b      	str	r3, [r7, #36]	; 0x24
 80011c2:	4a12      	ldr	r2, [pc, #72]	; (800120c <HAL_CAN_MspInit+0xe8>)
 80011c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c6:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	2013      	movs	r0, #19
 80011ce:	f001 fa3e 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80011d2:	2013      	movs	r0, #19
 80011d4:	f001 fa57 	bl	8002686 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80011d8:	2200      	movs	r2, #0
 80011da:	2100      	movs	r1, #0
 80011dc:	2014      	movs	r0, #20
 80011de:	f001 fa36 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80011e2:	2014      	movs	r0, #20
 80011e4:	f001 fa4f 	bl	8002686 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2100      	movs	r1, #0
 80011ec:	2015      	movs	r0, #21
 80011ee:	f001 fa2e 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80011f2:	2015      	movs	r0, #21
 80011f4:	f001 fa47 	bl	8002686 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80011f8:	bf00      	nop
 80011fa:	3728      	adds	r7, #40	; 0x28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40006400 	.word	0x40006400
 8001204:	40021000 	.word	0x40021000
 8001208:	40011400 	.word	0x40011400
 800120c:	40010000 	.word	0x40010000

08001210 <HAL_CAN_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a0c      	ldr	r2, [pc, #48]	; (8001250 <HAL_CAN_MspDeInit+0x40>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d112      	bne.n	8001248 <HAL_CAN_MspDeInit+0x38>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <HAL_CAN_MspDeInit+0x44>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	4a0b      	ldr	r2, [pc, #44]	; (8001254 <HAL_CAN_MspDeInit+0x44>)
 8001228:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800122c:	61d3      	str	r3, [r2, #28]

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 800122e:	2103      	movs	r1, #3
 8001230:	4809      	ldr	r0, [pc, #36]	; (8001258 <HAL_CAN_MspDeInit+0x48>)
 8001232:	f002 f859 	bl	80032e8 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 8001236:	2013      	movs	r0, #19
 8001238:	f001 fa33 	bl	80026a2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 800123c:	2014      	movs	r0, #20
 800123e:	f001 fa30 	bl	80026a2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 8001242:	2015      	movs	r0, #21
 8001244:	f001 fa2d 	bl	80026a2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40006400 	.word	0x40006400
 8001254:	40021000 	.word	0x40021000
 8001258:	40011400 	.word	0x40011400

0800125c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b08a      	sub	sp, #40	; 0x28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 0314 	add.w	r3, r7, #20
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a4e      	ldr	r2, [pc, #312]	; (80013b0 <HAL_UART_MspInit+0x154>)
 8001278:	4293      	cmp	r3, r2
 800127a:	f040 8094 	bne.w	80013a6 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800127e:	4b4d      	ldr	r3, [pc, #308]	; (80013b4 <HAL_UART_MspInit+0x158>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a4c      	ldr	r2, [pc, #304]	; (80013b4 <HAL_UART_MspInit+0x158>)
 8001284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001288:	61d3      	str	r3, [r2, #28]
 800128a:	4b4a      	ldr	r3, [pc, #296]	; (80013b4 <HAL_UART_MspInit+0x158>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001296:	4b47      	ldr	r3, [pc, #284]	; (80013b4 <HAL_UART_MspInit+0x158>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	4a46      	ldr	r2, [pc, #280]	; (80013b4 <HAL_UART_MspInit+0x158>)
 800129c:	f043 0320 	orr.w	r3, r3, #32
 80012a0:	6193      	str	r3, [r2, #24]
 80012a2:	4b44      	ldr	r3, [pc, #272]	; (80013b4 <HAL_UART_MspInit+0x158>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f003 0320 	and.w	r3, r3, #32
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012ae:	2320      	movs	r3, #32
 80012b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	483d      	ldr	r0, [pc, #244]	; (80013b8 <HAL_UART_MspInit+0x15c>)
 80012c2:	f001 fe8d 	bl	8002fe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012c6:	2340      	movs	r3, #64	; 0x40
 80012c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	4837      	ldr	r0, [pc, #220]	; (80013b8 <HAL_UART_MspInit+0x15c>)
 80012da:	f001 fe81 	bl	8002fe0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART2_ENABLE();
 80012de:	4b37      	ldr	r3, [pc, #220]	; (80013bc <HAL_UART_MspInit+0x160>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
 80012ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	627b      	str	r3, [r7, #36]	; 0x24
 80012f4:	4a31      	ldr	r2, [pc, #196]	; (80013bc <HAL_UART_MspInit+0x160>)
 80012f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f8:	6053      	str	r3, [r2, #4]

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80012fa:	4b31      	ldr	r3, [pc, #196]	; (80013c0 <HAL_UART_MspInit+0x164>)
 80012fc:	4a31      	ldr	r2, [pc, #196]	; (80013c4 <HAL_UART_MspInit+0x168>)
 80012fe:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001300:	4b2f      	ldr	r3, [pc, #188]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001302:	2210      	movs	r2, #16
 8001304:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001306:	4b2e      	ldr	r3, [pc, #184]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800130c:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <HAL_UART_MspInit+0x164>)
 800130e:	2280      	movs	r2, #128	; 0x80
 8001310:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001312:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001314:	2200      	movs	r2, #0
 8001316:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001318:	4b29      	ldr	r3, [pc, #164]	; (80013c0 <HAL_UART_MspInit+0x164>)
 800131a:	2200      	movs	r2, #0
 800131c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800131e:	4b28      	ldr	r3, [pc, #160]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001324:	4b26      	ldr	r3, [pc, #152]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001326:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800132a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800132c:	4824      	ldr	r0, [pc, #144]	; (80013c0 <HAL_UART_MspInit+0x164>)
 800132e:	f001 f9d3 	bl	80026d8 <HAL_DMA_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8001338:	f7ff feaa 	bl	8001090 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	4a20      	ldr	r2, [pc, #128]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001340:	639a      	str	r2, [r3, #56]	; 0x38
 8001342:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <HAL_UART_MspInit+0x164>)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001348:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 800134a:	4a20      	ldr	r2, [pc, #128]	; (80013cc <HAL_UART_MspInit+0x170>)
 800134c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001350:	2200      	movs	r2, #0
 8001352:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001354:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800135a:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 800135c:	2280      	movs	r2, #128	; 0x80
 800135e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001362:	2200      	movs	r2, #0
 8001364:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001366:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800136c:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 800136e:	2200      	movs	r2, #0
 8001370:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001372:	4b15      	ldr	r3, [pc, #84]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001374:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001378:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800137a:	4813      	ldr	r0, [pc, #76]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 800137c:	f001 f9ac 	bl	80026d8 <HAL_DMA_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8001386:	f7ff fe83 	bl	8001090 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a0e      	ldr	r2, [pc, #56]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 800138e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001390:	4a0d      	ldr	r2, [pc, #52]	; (80013c8 <HAL_UART_MspInit+0x16c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2100      	movs	r1, #0
 800139a:	2026      	movs	r0, #38	; 0x26
 800139c:	f001 f957 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013a0:	2026      	movs	r0, #38	; 0x26
 80013a2:	f001 f970 	bl	8002686 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	; 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40004400 	.word	0x40004400
 80013b4:	40021000 	.word	0x40021000
 80013b8:	40011400 	.word	0x40011400
 80013bc:	40010000 	.word	0x40010000
 80013c0:	20000098 	.word	0x20000098
 80013c4:	40020080 	.word	0x40020080
 80013c8:	200000dc 	.word	0x200000dc
 80013cc:	4002006c 	.word	0x4002006c

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d4:	e7fe      	b.n	80013d4 <NMI_Handler+0x4>

080013d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013da:	e7fe      	b.n	80013da <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	e7fe      	b.n	80013e0 <MemManage_Handler+0x4>

080013e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e6:	e7fe      	b.n	80013e6 <BusFault_Handler+0x4>

080013e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ec:	e7fe      	b.n	80013ec <UsageFault_Handler+0x4>

080013ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr

080013fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001416:	f000 f949 	bl	80016ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	  		  HAL_UART_Transmit(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI), 1000);
	  		  //hdma_usart2_rx.State = HAL_DMA_STATE_BUSY;
	  		  //HAL_UART_Transmit(&huart2, str_Tx, sizeof(str_Tx), 10000);
	  	  }*/
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001424:	4802      	ldr	r0, [pc, #8]	; (8001430 <DMA1_Channel6_IRQHandler+0x10>)
 8001426:	f001 fb71 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200000dc 	.word	0x200000dc

08001434 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
	  	  {
		  HAL_StatusTypeDef status= HAL_UART_Transmit(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI), 1000);
	  		//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	  	  }*/
  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <DMA1_Channel7_IRQHandler+0x10>)
 800143a:	f001 fb67 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20000098 	.word	0x20000098

08001448 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800144c:	4802      	ldr	r0, [pc, #8]	; (8001458 <CAN1_TX_IRQHandler+0x10>)
 800144e:	f000 fde9 	bl	8002024 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000028 	.word	0x20000028

0800145c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	/*static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
	CANtoPCmsg_ptr->msgType=CAN_toPC;
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}*/
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001460:	4802      	ldr	r0, [pc, #8]	; (800146c <CAN1_RX0_IRQHandler+0x10>)
 8001462:	f000 fddf 	bl	8002024 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000028 	.word	0x20000028

08001470 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	/*static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
	CANtoPCmsg_ptr->msgType=CAN_toPC;
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}*/
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001474:	4802      	ldr	r0, [pc, #8]	; (8001480 <CAN1_RX1_IRQHandler+0x10>)
 8001476:	f000 fdd5 	bl	8002024 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000028 	.word	0x20000028

08001484 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
			//status= HAL_UART_Transmit_IT(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI));
		  		//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		//} while(status!=HAL_OK);
		  	  //}
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001488:	4802      	ldr	r0, [pc, #8]	; (8001494 <USART2_IRQHandler+0x10>)
 800148a:	f002 fe9b 	bl	80041c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  //__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
  /* USER CODE END USART2_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000050 	.word	0x20000050

08001498 <HAL_UART_TxCpltCallback>:
			if(HAL_UART_Transmit_DMA(huart, CANtoPCmsg_ptr, sizeof(CANtoPCMsg))!=HAL_OK){Error_Handler();};
		}
}
#endif
#ifdef CANlimMsg_enable
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	static CANlimMsg * CANlimmsg_ptr = NULL;
	if(huart == &huart2)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <HAL_UART_TxCpltCallback+0x44>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d115      	bne.n	80014d4 <HAL_UART_TxCpltCallback+0x3c>
		if (avaibleForRead_CANlimMsgBuf())
 80014a8:	f7ff f966 	bl	8000778 <avaibleForRead_CANlimMsgBuf>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d010      	beq.n	80014d4 <HAL_UART_TxCpltCallback+0x3c>
		{
			CANlimmsg_ptr = directRead_CANlimMsgBuf();
 80014b2:	f7ff f9b3 	bl	800081c <directRead_CANlimMsgBuf>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4a09      	ldr	r2, [pc, #36]	; (80014e0 <HAL_UART_TxCpltCallback+0x48>)
 80014ba:	6013      	str	r3, [r2, #0]
			if(HAL_UART_Transmit_DMA(huart, (uint8_t*)CANlimmsg_ptr, CANlimMsg_TxSize)!=HAL_OK){Error_Handler();};
 80014bc:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <HAL_UART_TxCpltCallback+0x48>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	220d      	movs	r2, #13
 80014c2:	4619      	mov	r1, r3
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f002 fde7 	bl	8004098 <HAL_UART_Transmit_DMA>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <HAL_UART_TxCpltCallback+0x3c>
 80014d0:	f7ff fdde 	bl	8001090 <Error_Handler>
		}
	}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000050 	.word	0x20000050
 80014e0:	200004d8 	.word	0x200004d8

080014e4 <HAL_UART_RxCpltCallback>:

#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//переопределение weak-функции обработчика прерывания окончания приема по UART. При окончании приема по uART, кладем это сообщение в PCtoCANMsgBuf
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	static PCtoCANMsg * PCtoCANmsg_ptr = NULL;
	if(huart == &huart2)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a0c      	ldr	r2, [pc, #48]	; (8001520 <HAL_UART_RxCpltCallback+0x3c>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d110      	bne.n	8001516 <HAL_UART_RxCpltCallback+0x32>
		{
			PCtoCANmsg_ptr = directWrite_PCtoCANMsgBuf();
 80014f4:	f7ff f8be 	bl	8000674 <directWrite_PCtoCANMsgBuf>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4a0a      	ldr	r2, [pc, #40]	; (8001524 <HAL_UART_RxCpltCallback+0x40>)
 80014fc:	6013      	str	r3, [r2, #0]
			if(HAL_UART_Receive_DMA(&huart2, (uint8_t*)PCtoCANmsg_ptr, sizeof(PCtoCANMsg))!=HAL_OK){Error_Handler();}//если периодически не будет вызываться HAL_UART_Receive_DMA, то приема не будет
 80014fe:	4b09      	ldr	r3, [pc, #36]	; (8001524 <HAL_UART_RxCpltCallback+0x40>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2224      	movs	r2, #36	; 0x24
 8001504:	4619      	mov	r1, r3
 8001506:	4806      	ldr	r0, [pc, #24]	; (8001520 <HAL_UART_RxCpltCallback+0x3c>)
 8001508:	f002 fe36 	bl	8004178 <HAL_UART_Receive_DMA>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_UART_RxCpltCallback+0x32>
 8001512:	f7ff fdbd 	bl	8001090 <Error_Handler>
			//HAL_CAN_AddTxMessage(&hcan1, &PCtoCANmsg_ptr, sizeof(PCtoCANMsg), &pTxMailbox);
		}
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000050 	.word	0x20000050
 8001524:	200004dc 	.word	0x200004dc

08001528 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback (CAN_HandleTypeDef * hcan)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
 8001530:	f7ff f80c 	bl	800054c <directWrite_CANtoPCMsgBuf>
 8001534:	4603      	mov	r3, r0
 8001536:	4a0d      	ldr	r2, [pc, #52]	; (800156c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001538:	6013      	str	r3, [r2, #0]
	CANtoPCmsg_ptr->msgType=CAN_toPC;
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2203      	movs	r2, #3
 8001540:	701a      	strb	r2, [r3, #0]
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}
 8001542:	4b0b      	ldr	r3, [pc, #44]	; (8001570 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	1d1a      	adds	r2, r3, #4
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3320      	adds	r3, #32
 8001552:	4808      	ldr	r0, [pc, #32]	; (8001574 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001554:	f000 fc20 	bl	8001d98 <HAL_CAN_GetRxMessage>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
 800155e:	f7ff fd97 	bl	8001090 <Error_Handler>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200004e0 	.word	0x200004e0
 8001570:	20000124 	.word	0x20000124
 8001574:	20000028 	.word	0x20000028

08001578 <HAL_CAN_RxFifo1MsgPendingCallback>:
void HAL_CAN_RxFifo1MsgPendingCallback (CAN_HandleTypeDef * hcan)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
 8001580:	f7fe ffe4 	bl	800054c <directWrite_CANtoPCMsgBuf>
 8001584:	4603      	mov	r3, r0
 8001586:	4a0d      	ldr	r2, [pc, #52]	; (80015bc <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8001588:	6013      	str	r3, [r2, #0]
	CANtoPCmsg_ptr->msgType=CAN_toPC;
 800158a:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2203      	movs	r2, #3
 8001590:	701a      	strb	r2, [r3, #0]
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}
 8001592:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
 8001594:	6819      	ldr	r1, [r3, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	1d1a      	adds	r2, r3, #4
 800159c:	4b07      	ldr	r3, [pc, #28]	; (80015bc <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	3320      	adds	r3, #32
 80015a2:	4808      	ldr	r0, [pc, #32]	; (80015c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80015a4:	f000 fbf8 	bl	8001d98 <HAL_CAN_GetRxMessage>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_CAN_RxFifo1MsgPendingCallback+0x3a>
 80015ae:	f7ff fd6f 	bl	8001090 <Error_Handler>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200004e4 	.word	0x200004e4
 80015c0:	20000124 	.word	0x20000124
 80015c4:	20000028 	.word	0x20000028

080015c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015d4:	f7ff fff8 	bl	80015c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d8:	480b      	ldr	r0, [pc, #44]	; (8001608 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015da:	490c      	ldr	r1, [pc, #48]	; (800160c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015dc:	4a0c      	ldr	r2, [pc, #48]	; (8001610 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e0:	e002      	b.n	80015e8 <LoopCopyDataInit>

080015e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e6:	3304      	adds	r3, #4

080015e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ec:	d3f9      	bcc.n	80015e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ee:	4a09      	ldr	r2, [pc, #36]	; (8001614 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015f0:	4c09      	ldr	r4, [pc, #36]	; (8001618 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f4:	e001      	b.n	80015fa <LoopFillZerobss>

080015f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f8:	3204      	adds	r2, #4

080015fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015fc:	d3fb      	bcc.n	80015f6 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80015fe:	f003 fd8b 	bl	8005118 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001602:	f7ff f985 	bl	8000910 <main>
  bx lr
 8001606:	4770      	bx	lr
  ldr r0, =_sdata
 8001608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800160c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001610:	080051d0 	.word	0x080051d0
  ldr r2, =_sbss
 8001614:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001618:	200004ec 	.word	0x200004ec

0800161c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800161c:	e7fe      	b.n	800161c <ADC1_2_IRQHandler>
	...

08001620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <HAL_Init+0x28>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a07      	ldr	r2, [pc, #28]	; (8001648 <HAL_Init+0x28>)
 800162a:	f043 0310 	orr.w	r3, r3, #16
 800162e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001630:	2003      	movs	r0, #3
 8001632:	f001 f801 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001636:	200f      	movs	r0, #15
 8001638:	f000 f808 	bl	800164c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800163c:	f7ff fd40 	bl	80010c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40022000 	.word	0x40022000

0800164c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_InitTick+0x54>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <HAL_InitTick+0x58>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4619      	mov	r1, r3
 800165e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001662:	fbb3 f3f1 	udiv	r3, r3, r1
 8001666:	fbb2 f3f3 	udiv	r3, r2, r3
 800166a:	4618      	mov	r0, r3
 800166c:	f001 f827 	bl	80026be <HAL_SYSTICK_Config>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e00e      	b.n	8001698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b0f      	cmp	r3, #15
 800167e:	d80a      	bhi.n	8001696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001680:	2200      	movs	r2, #0
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	f04f 30ff 	mov.w	r0, #4294967295
 8001688:	f000 ffe1 	bl	800264e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800168c:	4a06      	ldr	r2, [pc, #24]	; (80016a8 <HAL_InitTick+0x5c>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001692:	2300      	movs	r3, #0
 8001694:	e000      	b.n	8001698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
}
 8001698:	4618      	mov	r0, r3
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000008 	.word	0x20000008
 80016a8:	20000004 	.word	0x20000004

080016ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <HAL_IncTick+0x1c>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b05      	ldr	r3, [pc, #20]	; (80016cc <HAL_IncTick+0x20>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4413      	add	r3, r2
 80016bc:	4a03      	ldr	r2, [pc, #12]	; (80016cc <HAL_IncTick+0x20>)
 80016be:	6013      	str	r3, [r2, #0]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr
 80016c8:	20000008 	.word	0x20000008
 80016cc:	200004e8 	.word	0x200004e8

080016d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return uwTick;
 80016d4:	4b02      	ldr	r3, [pc, #8]	; (80016e0 <HAL_GetTick+0x10>)
 80016d6:	681b      	ldr	r3, [r3, #0]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	200004e8 	.word	0x200004e8

080016e4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e0ed      	b.n	80018d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d102      	bne.n	8001708 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff fd0e 	bl	8001124 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 0201 	orr.w	r2, r2, #1
 8001716:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001718:	f7ff ffda 	bl	80016d0 <HAL_GetTick>
 800171c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800171e:	e012      	b.n	8001746 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001720:	f7ff ffd6 	bl	80016d0 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b0a      	cmp	r3, #10
 800172c:	d90b      	bls.n	8001746 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2205      	movs	r2, #5
 800173e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e0c5      	b.n	80018d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0e5      	beq.n	8001720 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0202 	bic.w	r2, r2, #2
 8001762:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001764:	f7ff ffb4 	bl	80016d0 <HAL_GetTick>
 8001768:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800176a:	e012      	b.n	8001792 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800176c:	f7ff ffb0 	bl	80016d0 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b0a      	cmp	r3, #10
 8001778:	d90b      	bls.n	8001792 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2205      	movs	r2, #5
 800178a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e09f      	b.n	80018d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f003 0302 	and.w	r3, r3, #2
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1e5      	bne.n	800176c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	7e1b      	ldrb	r3, [r3, #24]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d108      	bne.n	80017ba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	e007      	b.n	80017ca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	7e5b      	ldrb	r3, [r3, #25]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d108      	bne.n	80017e4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	e007      	b.n	80017f4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7e9b      	ldrb	r3, [r3, #26]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d108      	bne.n	800180e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f042 0220 	orr.w	r2, r2, #32
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	e007      	b.n	800181e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 0220 	bic.w	r2, r2, #32
 800181c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7edb      	ldrb	r3, [r3, #27]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d108      	bne.n	8001838 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0210 	bic.w	r2, r2, #16
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	e007      	b.n	8001848 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 0210 	orr.w	r2, r2, #16
 8001846:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	7f1b      	ldrb	r3, [r3, #28]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d108      	bne.n	8001862 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f042 0208 	orr.w	r2, r2, #8
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	e007      	b.n	8001872 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f022 0208 	bic.w	r2, r2, #8
 8001870:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7f5b      	ldrb	r3, [r3, #29]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d108      	bne.n	800188c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f042 0204 	orr.w	r2, r2, #4
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	e007      	b.n	800189c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0204 	bic.w	r2, r2, #4
 800189a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	ea42 0103 	orr.w	r1, r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	1e5a      	subs	r2, r3, #1
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e015      	b.n	8001918 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 f93b 	bl	8001b68 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff fc8c 	bl	8001210 <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001906:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001920:	b480      	push	{r7}
 8001922:	b087      	sub	sp, #28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001936:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001938:	7cfb      	ldrb	r3, [r7, #19]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d003      	beq.n	8001946 <HAL_CAN_ConfigFilter+0x26>
 800193e:	7cfb      	ldrb	r3, [r7, #19]
 8001940:	2b02      	cmp	r3, #2
 8001942:	f040 80be 	bne.w	8001ac2 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001946:	4b65      	ldr	r3, [pc, #404]	; (8001adc <HAL_CAN_ConfigFilter+0x1bc>)
 8001948:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001950:	f043 0201 	orr.w	r2, r3, #1
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001960:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	431a      	orrs	r2, r3
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	f003 031f 	and.w	r3, r3, #31
 8001986:	2201      	movs	r2, #1
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	43db      	mvns	r3, r3
 8001998:	401a      	ands	r2, r3
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d123      	bne.n	80019f0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80019ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3248      	adds	r2, #72	; 0x48
 80019d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019e6:	6979      	ldr	r1, [r7, #20]
 80019e8:	3348      	adds	r3, #72	; 0x48
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	440b      	add	r3, r1
 80019ee:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d122      	bne.n	8001a3e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	431a      	orrs	r2, r3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a18:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	3248      	adds	r2, #72	; 0x48
 8001a1e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a32:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a34:	6979      	ldr	r1, [r7, #20]
 8001a36:	3348      	adds	r3, #72	; 0x48
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	440b      	add	r3, r1
 8001a3c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d109      	bne.n	8001a5a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	401a      	ands	r2, r3
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001a58:	e007      	b.n	8001a6a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	431a      	orrs	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d109      	bne.n	8001a86 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	401a      	ands	r2, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001a84:	e007      	b.n	8001a96 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	6a1b      	ldr	r3, [r3, #32]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d107      	bne.n	8001aae <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	431a      	orrs	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ab4:	f023 0201 	bic.w	r2, r3, #1
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e006      	b.n	8001ad0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
  }
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	371c      	adds	r7, #28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40006400 	.word	0x40006400

08001ae0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d12e      	bne.n	8001b52 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2202      	movs	r2, #2
 8001af8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0201 	bic.w	r2, r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b0c:	f7ff fde0 	bl	80016d0 <HAL_GetTick>
 8001b10:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b12:	e012      	b.n	8001b3a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b14:	f7ff fddc 	bl	80016d0 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b0a      	cmp	r3, #10
 8001b20:	d90b      	bls.n	8001b3a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2205      	movs	r2, #5
 8001b32:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e012      	b.n	8001b60 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1e5      	bne.n	8001b14 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e006      	b.n	8001b60 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
  }
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d133      	bne.n	8001be4 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f042 0201 	orr.w	r2, r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b8c:	f7ff fda0 	bl	80016d0 <HAL_GetTick>
 8001b90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b92:	e012      	b.n	8001bba <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b94:	f7ff fd9c 	bl	80016d0 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b0a      	cmp	r3, #10
 8001ba0:	d90b      	bls.n	8001bba <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2205      	movs	r2, #5
 8001bb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e01b      	b.n	8001bf2 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0e5      	beq.n	8001b94 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f022 0202 	bic.w	r2, r2, #2
 8001bd6:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001be0:	2300      	movs	r3, #0
 8001be2:	e006      	b.n	8001bf2 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
  }
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b089      	sub	sp, #36	; 0x24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
 8001c06:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c18:	7ffb      	ldrb	r3, [r7, #31]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d003      	beq.n	8001c26 <HAL_CAN_AddTxMessage+0x2c>
 8001c1e:	7ffb      	ldrb	r3, [r7, #31]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	f040 80ad 	bne.w	8001d80 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10a      	bne.n	8001c46 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d105      	bne.n	8001c46 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 8095 	beq.w	8001d70 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	0e1b      	lsrs	r3, r3, #24
 8001c4a:	f003 0303 	and.w	r3, r3, #3
 8001c4e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001c50:	2201      	movs	r2, #1
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	409a      	lsls	r2, r3
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10d      	bne.n	8001c7e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001c6c:	68f9      	ldr	r1, [r7, #12]
 8001c6e:	6809      	ldr	r1, [r1, #0]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	3318      	adds	r3, #24
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	440b      	add	r3, r1
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e00f      	b.n	8001c9e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c88:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c8e:	68f9      	ldr	r1, [r7, #12]
 8001c90:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001c92:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	3318      	adds	r3, #24
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	440b      	add	r3, r1
 8001c9c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6819      	ldr	r1, [r3, #0]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	691a      	ldr	r2, [r3, #16]
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3318      	adds	r3, #24
 8001caa:	011b      	lsls	r3, r3, #4
 8001cac:	440b      	add	r3, r1
 8001cae:	3304      	adds	r3, #4
 8001cb0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	7d1b      	ldrb	r3, [r3, #20]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d111      	bne.n	8001cde <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3318      	adds	r3, #24
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	4413      	add	r3, r2
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	6811      	ldr	r1, [r2, #0]
 8001cce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	3318      	adds	r3, #24
 8001cd6:	011b      	lsls	r3, r3, #4
 8001cd8:	440b      	add	r3, r1
 8001cda:	3304      	adds	r3, #4
 8001cdc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3307      	adds	r3, #7
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	061a      	lsls	r2, r3, #24
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3306      	adds	r3, #6
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	041b      	lsls	r3, r3, #16
 8001cee:	431a      	orrs	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	3305      	adds	r3, #5
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	021b      	lsls	r3, r3, #8
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	3204      	adds	r2, #4
 8001cfe:	7812      	ldrb	r2, [r2, #0]
 8001d00:	4610      	mov	r0, r2
 8001d02:	68fa      	ldr	r2, [r7, #12]
 8001d04:	6811      	ldr	r1, [r2, #0]
 8001d06:	ea43 0200 	orr.w	r2, r3, r0
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	011b      	lsls	r3, r3, #4
 8001d0e:	440b      	add	r3, r1
 8001d10:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001d14:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	3303      	adds	r3, #3
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	061a      	lsls	r2, r3, #24
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	3302      	adds	r3, #2
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	041b      	lsls	r3, r3, #16
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	021b      	lsls	r3, r3, #8
 8001d30:	4313      	orrs	r3, r2
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	7812      	ldrb	r2, [r2, #0]
 8001d36:	4610      	mov	r0, r2
 8001d38:	68fa      	ldr	r2, [r7, #12]
 8001d3a:	6811      	ldr	r1, [r2, #0]
 8001d3c:	ea43 0200 	orr.w	r2, r3, r0
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	011b      	lsls	r3, r3, #4
 8001d44:	440b      	add	r3, r1
 8001d46:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001d4a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	3318      	adds	r3, #24
 8001d54:	011b      	lsls	r3, r3, #4
 8001d56:	4413      	add	r3, r2
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	6811      	ldr	r1, [r2, #0]
 8001d5e:	f043 0201 	orr.w	r2, r3, #1
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	3318      	adds	r3, #24
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	440b      	add	r3, r1
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	e00e      	b.n	8001d8e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e006      	b.n	8001d8e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
  }
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr

08001d98 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
 8001da4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dac:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001dae:	7dfb      	ldrb	r3, [r7, #23]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d003      	beq.n	8001dbc <HAL_CAN_GetRxMessage+0x24>
 8001db4:	7dfb      	ldrb	r3, [r7, #23]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	f040 8103 	bne.w	8001fc2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10e      	bne.n	8001de0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0303 	and.w	r3, r3, #3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d116      	bne.n	8001dfe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e0f7      	b.n	8001fd0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d107      	bne.n	8001dfe <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e0e8      	b.n	8001fd0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	331b      	adds	r3, #27
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	4413      	add	r3, r2
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0204 	and.w	r2, r3, #4
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d10c      	bne.n	8001e36 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	331b      	adds	r3, #27
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	4413      	add	r3, r2
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	0d5b      	lsrs	r3, r3, #21
 8001e2c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	e00b      	b.n	8001e4e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	331b      	adds	r3, #27
 8001e3e:	011b      	lsls	r3, r3, #4
 8001e40:	4413      	add	r3, r2
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	08db      	lsrs	r3, r3, #3
 8001e46:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	331b      	adds	r3, #27
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	4413      	add	r3, r2
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0202 	and.w	r2, r3, #2
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	331b      	adds	r3, #27
 8001e6c:	011b      	lsls	r3, r3, #4
 8001e6e:	4413      	add	r3, r2
 8001e70:	3304      	adds	r3, #4
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0308 	and.w	r3, r3, #8
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2208      	movs	r2, #8
 8001e80:	611a      	str	r2, [r3, #16]
 8001e82:	e00b      	b.n	8001e9c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	331b      	adds	r3, #27
 8001e8c:	011b      	lsls	r3, r3, #4
 8001e8e:	4413      	add	r3, r2
 8001e90:	3304      	adds	r3, #4
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 020f 	and.w	r2, r3, #15
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	331b      	adds	r3, #27
 8001ea4:	011b      	lsls	r3, r3, #4
 8001ea6:	4413      	add	r3, r2
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	0a1b      	lsrs	r3, r3, #8
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	331b      	adds	r3, #27
 8001ebc:	011b      	lsls	r3, r3, #4
 8001ebe:	4413      	add	r3, r2
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	0c1b      	lsrs	r3, r3, #16
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	011b      	lsls	r3, r3, #4
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	0a1a      	lsrs	r2, r3, #8
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	011b      	lsls	r3, r3, #4
 8001f04:	4413      	add	r3, r2
 8001f06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	0c1a      	lsrs	r2, r3, #16
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	3302      	adds	r3, #2
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	4413      	add	r3, r2
 8001f20:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	0e1a      	lsrs	r2, r3, #24
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	3303      	adds	r3, #3
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	3304      	adds	r3, #4
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	4413      	add	r3, r2
 8001f52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	0a1a      	lsrs	r2, r3, #8
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	3305      	adds	r3, #5
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	4413      	add	r3, r2
 8001f6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	0c1a      	lsrs	r2, r3, #16
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	3306      	adds	r3, #6
 8001f78:	b2d2      	uxtb	r2, r2
 8001f7a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	011b      	lsls	r3, r3, #4
 8001f84:	4413      	add	r3, r2
 8001f86:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	0e1a      	lsrs	r2, r3, #24
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	3307      	adds	r3, #7
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d108      	bne.n	8001fae <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 0220 	orr.w	r2, r2, #32
 8001faa:	60da      	str	r2, [r3, #12]
 8001fac:	e007      	b.n	8001fbe <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	691a      	ldr	r2, [r3, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f042 0220 	orr.w	r2, r2, #32
 8001fbc:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	e006      	b.n	8001fd0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
  }
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	371c      	adds	r7, #28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b085      	sub	sp, #20
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fea:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fec:	7bfb      	ldrb	r3, [r7, #15]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d002      	beq.n	8001ff8 <HAL_CAN_ActivateNotification+0x1e>
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d109      	bne.n	800200c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6959      	ldr	r1, [r3, #20]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	e006      	b.n	800201a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002010:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
  }
}
 800201a:	4618      	mov	r0, r3
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	bc80      	pop	{r7}
 8002022:	4770      	bx	lr

08002024 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	; 0x28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800202c:	2300      	movs	r3, #0
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002060:	6a3b      	ldr	r3, [r7, #32]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d07c      	beq.n	8002164 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b00      	cmp	r3, #0
 8002072:	d023      	beq.n	80020bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2201      	movs	r2, #1
 800207a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f983 	bl	8002392 <HAL_CAN_TxMailbox0CompleteCallback>
 800208c:	e016      	b.n	80020bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d004      	beq.n	80020a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
 80020a0:	e00c      	b.n	80020bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f003 0308 	and.w	r3, r3, #8
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d004      	beq.n	80020b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
 80020b4:	e002      	b.n	80020bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f986 	bl	80023c8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d024      	beq.n	8002110 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f962 	bl	80023a4 <HAL_CAN_TxMailbox1CompleteCallback>
 80020e0:	e016      	b.n	8002110 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d004      	beq.n	80020f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24
 80020f4:	e00c      	b.n	8002110 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d004      	beq.n	800210a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002102:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
 8002108:	e002      	b.n	8002110 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f965 	bl	80023da <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d024      	beq.n	8002164 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002122:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f941 	bl	80023b6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002134:	e016      	b.n	8002164 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d004      	beq.n	800214a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002142:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002146:	627b      	str	r3, [r7, #36]	; 0x24
 8002148:	e00c      	b.n	8002164 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800215a:	627b      	str	r3, [r7, #36]	; 0x24
 800215c:	e002      	b.n	8002164 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f944 	bl	80023ec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	f003 0308 	and.w	r3, r3, #8
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00c      	beq.n	8002188 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f003 0310 	and.w	r3, r3, #16
 8002174:	2b00      	cmp	r3, #0
 8002176:	d007      	beq.n	8002188 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800217e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2210      	movs	r2, #16
 8002186:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	f003 0304 	and.w	r3, r3, #4
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00b      	beq.n	80021aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	f003 0308 	and.w	r3, r3, #8
 8002198:	2b00      	cmp	r3, #0
 800219a:	d006      	beq.n	80021aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2208      	movs	r2, #8
 80021a2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f92a 	bl	80023fe <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80021aa:	6a3b      	ldr	r3, [r7, #32]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d009      	beq.n	80021c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	f003 0303 	and.w	r3, r3, #3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d002      	beq.n	80021c8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff f9b0 	bl	8001528 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00c      	beq.n	80021ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	f003 0310 	and.w	r3, r3, #16
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d007      	beq.n	80021ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80021dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2210      	movs	r2, #16
 80021ea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	f003 0320 	and.w	r3, r3, #32
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d00b      	beq.n	800220e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	f003 0308 	and.w	r3, r3, #8
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d006      	beq.n	800220e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2208      	movs	r2, #8
 8002206:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f901 	bl	8002410 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800220e:	6a3b      	ldr	r3, [r7, #32]
 8002210:	f003 0310 	and.w	r3, r3, #16
 8002214:	2b00      	cmp	r3, #0
 8002216:	d009      	beq.n	800222c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	f003 0303 	and.w	r3, r3, #3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d002      	beq.n	800222c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7ff f9a6 	bl	8001578 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800222c:	6a3b      	ldr	r3, [r7, #32]
 800222e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00b      	beq.n	800224e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b00      	cmp	r3, #0
 800223e:	d006      	beq.n	800224e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2210      	movs	r2, #16
 8002246:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f000 f8ea 	bl	8002422 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800224e:	6a3b      	ldr	r3, [r7, #32]
 8002250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00b      	beq.n	8002270 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d006      	beq.n	8002270 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2208      	movs	r2, #8
 8002268:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f8e2 	bl	8002434 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002270:	6a3b      	ldr	r3, [r7, #32]
 8002272:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d07b      	beq.n	8002372 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b00      	cmp	r3, #0
 8002282:	d072      	beq.n	800236a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002284:	6a3b      	ldr	r3, [r7, #32]
 8002286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d008      	beq.n	80022a0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002294:	2b00      	cmp	r3, #0
 8002296:	d003      	beq.n	80022a0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d008      	beq.n	80022bc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b6:	f043 0302 	orr.w	r3, r3, #2
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80022bc:	6a3b      	ldr	r3, [r7, #32]
 80022be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d008      	beq.n	80022d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	f043 0304 	orr.w	r3, r3, #4
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80022d8:	6a3b      	ldr	r3, [r7, #32]
 80022da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d043      	beq.n	800236a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d03e      	beq.n	800236a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022f2:	2b60      	cmp	r3, #96	; 0x60
 80022f4:	d02b      	beq.n	800234e <HAL_CAN_IRQHandler+0x32a>
 80022f6:	2b60      	cmp	r3, #96	; 0x60
 80022f8:	d82e      	bhi.n	8002358 <HAL_CAN_IRQHandler+0x334>
 80022fa:	2b50      	cmp	r3, #80	; 0x50
 80022fc:	d022      	beq.n	8002344 <HAL_CAN_IRQHandler+0x320>
 80022fe:	2b50      	cmp	r3, #80	; 0x50
 8002300:	d82a      	bhi.n	8002358 <HAL_CAN_IRQHandler+0x334>
 8002302:	2b40      	cmp	r3, #64	; 0x40
 8002304:	d019      	beq.n	800233a <HAL_CAN_IRQHandler+0x316>
 8002306:	2b40      	cmp	r3, #64	; 0x40
 8002308:	d826      	bhi.n	8002358 <HAL_CAN_IRQHandler+0x334>
 800230a:	2b30      	cmp	r3, #48	; 0x30
 800230c:	d010      	beq.n	8002330 <HAL_CAN_IRQHandler+0x30c>
 800230e:	2b30      	cmp	r3, #48	; 0x30
 8002310:	d822      	bhi.n	8002358 <HAL_CAN_IRQHandler+0x334>
 8002312:	2b10      	cmp	r3, #16
 8002314:	d002      	beq.n	800231c <HAL_CAN_IRQHandler+0x2f8>
 8002316:	2b20      	cmp	r3, #32
 8002318:	d005      	beq.n	8002326 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800231a:	e01d      	b.n	8002358 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	f043 0308 	orr.w	r3, r3, #8
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002324:	e019      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	f043 0310 	orr.w	r3, r3, #16
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800232e:	e014      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002332:	f043 0320 	orr.w	r3, r3, #32
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002338:	e00f      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002342:	e00a      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800234c:	e005      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800234e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002350:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002354:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002356:	e000      	b.n	800235a <HAL_CAN_IRQHandler+0x336>
            break;
 8002358:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	699a      	ldr	r2, [r3, #24]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002368:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2204      	movs	r2, #4
 8002370:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800237c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f85e 	bl	8002446 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800238a:	bf00      	nop
 800238c:	3728      	adds	r7, #40	; 0x28
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr

080023b6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b083      	sub	sp, #12
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr

080023ec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc80      	pop	{r7}
 80023fc:	4770      	bx	lr

080023fe <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr

08002422 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002446:	b480      	push	{r7}
 8002448:	b083      	sub	sp, #12
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <__NVIC_SetPriorityGrouping>:
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <__NVIC_SetPriorityGrouping+0x44>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246e:	68ba      	ldr	r2, [r7, #8]
 8002470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002474:	4013      	ands	r3, r2
 8002476:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800248a:	4a04      	ldr	r2, [pc, #16]	; (800249c <__NVIC_SetPriorityGrouping+0x44>)
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	60d3      	str	r3, [r2, #12]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <__NVIC_GetPriorityGrouping>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a4:	4b04      	ldr	r3, [pc, #16]	; (80024b8 <__NVIC_GetPriorityGrouping+0x18>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	0a1b      	lsrs	r3, r3, #8
 80024aa:	f003 0307 	and.w	r3, r3, #7
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_EnableIRQ>:
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	db0b      	blt.n	80024e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	f003 021f 	and.w	r2, r3, #31
 80024d4:	4906      	ldr	r1, [pc, #24]	; (80024f0 <__NVIC_EnableIRQ+0x34>)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	095b      	lsrs	r3, r3, #5
 80024dc:	2001      	movs	r0, #1
 80024de:	fa00 f202 	lsl.w	r2, r0, r2
 80024e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_DisableIRQ>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	2b00      	cmp	r3, #0
 8002504:	db12      	blt.n	800252c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	f003 021f 	and.w	r2, r3, #31
 800250c:	490a      	ldr	r1, [pc, #40]	; (8002538 <__NVIC_DisableIRQ+0x44>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	095b      	lsrs	r3, r3, #5
 8002514:	2001      	movs	r0, #1
 8002516:	fa00 f202 	lsl.w	r2, r0, r2
 800251a:	3320      	adds	r3, #32
 800251c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002520:	f3bf 8f4f 	dsb	sy
}
 8002524:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002526:	f3bf 8f6f 	isb	sy
}
 800252a:	bf00      	nop
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000e100 	.word	0xe000e100

0800253c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254c:	2b00      	cmp	r3, #0
 800254e:	db0a      	blt.n	8002566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	b2da      	uxtb	r2, r3
 8002554:	490c      	ldr	r1, [pc, #48]	; (8002588 <__NVIC_SetPriority+0x4c>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	0112      	lsls	r2, r2, #4
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	440b      	add	r3, r1
 8002560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002564:	e00a      	b.n	800257c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	b2da      	uxtb	r2, r3
 800256a:	4908      	ldr	r1, [pc, #32]	; (800258c <__NVIC_SetPriority+0x50>)
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	3b04      	subs	r3, #4
 8002574:	0112      	lsls	r2, r2, #4
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	440b      	add	r3, r1
 800257a:	761a      	strb	r2, [r3, #24]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	bc80      	pop	{r7}
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	e000e100 	.word	0xe000e100
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002590:	b480      	push	{r7}
 8002592:	b089      	sub	sp, #36	; 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f1c3 0307 	rsb	r3, r3, #7
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	bf28      	it	cs
 80025ae:	2304      	movcs	r3, #4
 80025b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3304      	adds	r3, #4
 80025b6:	2b06      	cmp	r3, #6
 80025b8:	d902      	bls.n	80025c0 <NVIC_EncodePriority+0x30>
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3b03      	subs	r3, #3
 80025be:	e000      	b.n	80025c2 <NVIC_EncodePriority+0x32>
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	f04f 32ff 	mov.w	r2, #4294967295
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43da      	mvns	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	401a      	ands	r2, r3
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d8:	f04f 31ff 	mov.w	r1, #4294967295
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	fa01 f303 	lsl.w	r3, r1, r3
 80025e2:	43d9      	mvns	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	4313      	orrs	r3, r2
         );
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3724      	adds	r7, #36	; 0x24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002604:	d301      	bcc.n	800260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002606:	2301      	movs	r3, #1
 8002608:	e00f      	b.n	800262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	4a0a      	ldr	r2, [pc, #40]	; (8002634 <SysTick_Config+0x40>)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002612:	210f      	movs	r1, #15
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f7ff ff90 	bl	800253c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	4b05      	ldr	r3, [pc, #20]	; (8002634 <SysTick_Config+0x40>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002622:	4b04      	ldr	r3, [pc, #16]	; (8002634 <SysTick_Config+0x40>)
 8002624:	2207      	movs	r2, #7
 8002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000e010 	.word	0xe000e010

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff09 	bl	8002458 <__NVIC_SetPriorityGrouping>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002660:	f7ff ff1e 	bl	80024a0 <__NVIC_GetPriorityGrouping>
 8002664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	6978      	ldr	r0, [r7, #20]
 800266c:	f7ff ff90 	bl	8002590 <NVIC_EncodePriority>
 8002670:	4602      	mov	r2, r0
 8002672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff5f 	bl	800253c <__NVIC_SetPriority>
}
 800267e:	bf00      	nop
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	4603      	mov	r3, r0
 800268e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff11 	bl	80024bc <__NVIC_EnableIRQ>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	4603      	mov	r3, r0
 80026aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80026ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff1f 	bl	80024f4 <__NVIC_DisableIRQ>
}
 80026b6:	bf00      	nop
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff ff94 	bl	80025f4 <SysTick_Config>
 80026cc:	4603      	mov	r3, r0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e059      	b.n	80027a2 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b2d      	ldr	r3, [pc, #180]	; (80027ac <HAL_DMA_Init+0xd4>)
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d80f      	bhi.n	800271a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b2b      	ldr	r3, [pc, #172]	; (80027b0 <HAL_DMA_Init+0xd8>)
 8002702:	4413      	add	r3, r2
 8002704:	4a2b      	ldr	r2, [pc, #172]	; (80027b4 <HAL_DMA_Init+0xdc>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	009a      	lsls	r2, r3, #2
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a28      	ldr	r2, [pc, #160]	; (80027b8 <HAL_DMA_Init+0xe0>)
 8002716:	63da      	str	r2, [r3, #60]	; 0x3c
 8002718:	e00e      	b.n	8002738 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	4b26      	ldr	r3, [pc, #152]	; (80027bc <HAL_DMA_Init+0xe4>)
 8002722:	4413      	add	r3, r2
 8002724:	4a23      	ldr	r2, [pc, #140]	; (80027b4 <HAL_DMA_Init+0xdc>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	009a      	lsls	r2, r3, #2
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a22      	ldr	r2, [pc, #136]	; (80027c0 <HAL_DMA_Init+0xe8>)
 8002736:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2202      	movs	r2, #2
 800273c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800274e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002752:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800275c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002768:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002774:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr
 80027ac:	40020407 	.word	0x40020407
 80027b0:	bffdfff8 	.word	0xbffdfff8
 80027b4:	cccccccd 	.word	0xcccccccd
 80027b8:	40020000 	.word	0x40020000
 80027bc:	bffdfbf8 	.word	0xbffdfbf8
 80027c0:	40020400 	.word	0x40020400

080027c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d101      	bne.n	80027e4 <HAL_DMA_Start_IT+0x20>
 80027e0:	2302      	movs	r3, #2
 80027e2:	e04b      	b.n	800287c <HAL_DMA_Start_IT+0xb8>
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d13a      	bne.n	800286e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0201 	bic.w	r2, r2, #1
 8002814:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	68b9      	ldr	r1, [r7, #8]
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fbb1 	bl	8002f84 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	2b00      	cmp	r3, #0
 8002828:	d008      	beq.n	800283c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f042 020e 	orr.w	r2, r2, #14
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	e00f      	b.n	800285c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0204 	bic.w	r2, r2, #4
 800284a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 020a 	orr.w	r2, r2, #10
 800285a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e005      	b.n	800287a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002876:	2302      	movs	r3, #2
 8002878:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800287a:	7dfb      	ldrb	r3, [r7, #23]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800288c:	2300      	movs	r3, #0
 800288e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2204      	movs	r2, #4
 80028a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e020      	b.n	80028f0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 020e 	bic.w	r2, r2, #14
 80028bc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0201 	bic.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d6:	2101      	movs	r1, #1
 80028d8:	fa01 f202 	lsl.w	r2, r1, r2
 80028dc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr
	...

080028fc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002904:	2300      	movs	r3, #0
 8002906:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800290e:	b2db      	uxtb	r3, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d005      	beq.n	8002920 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2204      	movs	r2, #4
 8002918:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	73fb      	strb	r3, [r7, #15]
 800291e:	e0d6      	b.n	8002ace <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 020e 	bic.w	r2, r2, #14
 800292e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0201 	bic.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	461a      	mov	r2, r3
 8002946:	4b64      	ldr	r3, [pc, #400]	; (8002ad8 <HAL_DMA_Abort_IT+0x1dc>)
 8002948:	429a      	cmp	r2, r3
 800294a:	d958      	bls.n	80029fe <HAL_DMA_Abort_IT+0x102>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a62      	ldr	r2, [pc, #392]	; (8002adc <HAL_DMA_Abort_IT+0x1e0>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d04f      	beq.n	80029f6 <HAL_DMA_Abort_IT+0xfa>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a61      	ldr	r2, [pc, #388]	; (8002ae0 <HAL_DMA_Abort_IT+0x1e4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d048      	beq.n	80029f2 <HAL_DMA_Abort_IT+0xf6>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a5f      	ldr	r2, [pc, #380]	; (8002ae4 <HAL_DMA_Abort_IT+0x1e8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d040      	beq.n	80029ec <HAL_DMA_Abort_IT+0xf0>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a5e      	ldr	r2, [pc, #376]	; (8002ae8 <HAL_DMA_Abort_IT+0x1ec>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d038      	beq.n	80029e6 <HAL_DMA_Abort_IT+0xea>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a5c      	ldr	r2, [pc, #368]	; (8002aec <HAL_DMA_Abort_IT+0x1f0>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d030      	beq.n	80029e0 <HAL_DMA_Abort_IT+0xe4>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a5b      	ldr	r2, [pc, #364]	; (8002af0 <HAL_DMA_Abort_IT+0x1f4>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d028      	beq.n	80029da <HAL_DMA_Abort_IT+0xde>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a52      	ldr	r2, [pc, #328]	; (8002ad8 <HAL_DMA_Abort_IT+0x1dc>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d020      	beq.n	80029d4 <HAL_DMA_Abort_IT+0xd8>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a57      	ldr	r2, [pc, #348]	; (8002af4 <HAL_DMA_Abort_IT+0x1f8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d019      	beq.n	80029d0 <HAL_DMA_Abort_IT+0xd4>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a55      	ldr	r2, [pc, #340]	; (8002af8 <HAL_DMA_Abort_IT+0x1fc>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d012      	beq.n	80029cc <HAL_DMA_Abort_IT+0xd0>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a54      	ldr	r2, [pc, #336]	; (8002afc <HAL_DMA_Abort_IT+0x200>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d00a      	beq.n	80029c6 <HAL_DMA_Abort_IT+0xca>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a52      	ldr	r2, [pc, #328]	; (8002b00 <HAL_DMA_Abort_IT+0x204>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d102      	bne.n	80029c0 <HAL_DMA_Abort_IT+0xc4>
 80029ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029be:	e01b      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029c4:	e018      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029ca:	e015      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029cc:	2310      	movs	r3, #16
 80029ce:	e013      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029d0:	2301      	movs	r3, #1
 80029d2:	e011      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029d8:	e00e      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80029de:	e00b      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029e4:	e008      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ea:	e005      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029f0:	e002      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029f2:	2310      	movs	r3, #16
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_Abort_IT+0xfc>
 80029f6:	2301      	movs	r3, #1
 80029f8:	4a42      	ldr	r2, [pc, #264]	; (8002b04 <HAL_DMA_Abort_IT+0x208>)
 80029fa:	6053      	str	r3, [r2, #4]
 80029fc:	e057      	b.n	8002aae <HAL_DMA_Abort_IT+0x1b2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a36      	ldr	r2, [pc, #216]	; (8002adc <HAL_DMA_Abort_IT+0x1e0>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d04f      	beq.n	8002aa8 <HAL_DMA_Abort_IT+0x1ac>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a34      	ldr	r2, [pc, #208]	; (8002ae0 <HAL_DMA_Abort_IT+0x1e4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d048      	beq.n	8002aa4 <HAL_DMA_Abort_IT+0x1a8>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a33      	ldr	r2, [pc, #204]	; (8002ae4 <HAL_DMA_Abort_IT+0x1e8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d040      	beq.n	8002a9e <HAL_DMA_Abort_IT+0x1a2>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a31      	ldr	r2, [pc, #196]	; (8002ae8 <HAL_DMA_Abort_IT+0x1ec>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d038      	beq.n	8002a98 <HAL_DMA_Abort_IT+0x19c>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a30      	ldr	r2, [pc, #192]	; (8002aec <HAL_DMA_Abort_IT+0x1f0>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d030      	beq.n	8002a92 <HAL_DMA_Abort_IT+0x196>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a2e      	ldr	r2, [pc, #184]	; (8002af0 <HAL_DMA_Abort_IT+0x1f4>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d028      	beq.n	8002a8c <HAL_DMA_Abort_IT+0x190>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a26      	ldr	r2, [pc, #152]	; (8002ad8 <HAL_DMA_Abort_IT+0x1dc>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d020      	beq.n	8002a86 <HAL_DMA_Abort_IT+0x18a>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a2a      	ldr	r2, [pc, #168]	; (8002af4 <HAL_DMA_Abort_IT+0x1f8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d019      	beq.n	8002a82 <HAL_DMA_Abort_IT+0x186>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a29      	ldr	r2, [pc, #164]	; (8002af8 <HAL_DMA_Abort_IT+0x1fc>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d012      	beq.n	8002a7e <HAL_DMA_Abort_IT+0x182>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a27      	ldr	r2, [pc, #156]	; (8002afc <HAL_DMA_Abort_IT+0x200>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d00a      	beq.n	8002a78 <HAL_DMA_Abort_IT+0x17c>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a26      	ldr	r2, [pc, #152]	; (8002b00 <HAL_DMA_Abort_IT+0x204>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d102      	bne.n	8002a72 <HAL_DMA_Abort_IT+0x176>
 8002a6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a70:	e01b      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a76:	e018      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a7c:	e015      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a7e:	2310      	movs	r3, #16
 8002a80:	e013      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e011      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a8a:	e00e      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a90:	e00b      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a96:	e008      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a9c:	e005      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002a9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002aa2:	e002      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002aa4:	2310      	movs	r3, #16
 8002aa6:	e000      	b.n	8002aaa <HAL_DMA_Abort_IT+0x1ae>
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	4a17      	ldr	r2, [pc, #92]	; (8002b08 <HAL_DMA_Abort_IT+0x20c>)
 8002aac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
    } 
  }
  return status;
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40020080 	.word	0x40020080
 8002adc:	40020008 	.word	0x40020008
 8002ae0:	4002001c 	.word	0x4002001c
 8002ae4:	40020030 	.word	0x40020030
 8002ae8:	40020044 	.word	0x40020044
 8002aec:	40020058 	.word	0x40020058
 8002af0:	4002006c 	.word	0x4002006c
 8002af4:	40020408 	.word	0x40020408
 8002af8:	4002041c 	.word	0x4002041c
 8002afc:	40020430 	.word	0x40020430
 8002b00:	40020444 	.word	0x40020444
 8002b04:	40020400 	.word	0x40020400
 8002b08:	40020000 	.word	0x40020000

08002b0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	2204      	movs	r2, #4
 8002b2a:	409a      	lsls	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 80f1 	beq.w	8002d18 <HAL_DMA_IRQHandler+0x20c>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 80eb 	beq.w	8002d18 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0320 	and.w	r3, r3, #32
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d107      	bne.n	8002b60 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0204 	bic.w	r2, r2, #4
 8002b5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	461a      	mov	r2, r3
 8002b66:	4b5f      	ldr	r3, [pc, #380]	; (8002ce4 <HAL_DMA_IRQHandler+0x1d8>)
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d958      	bls.n	8002c1e <HAL_DMA_IRQHandler+0x112>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a5d      	ldr	r2, [pc, #372]	; (8002ce8 <HAL_DMA_IRQHandler+0x1dc>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d04f      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x10a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a5c      	ldr	r2, [pc, #368]	; (8002cec <HAL_DMA_IRQHandler+0x1e0>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d048      	beq.n	8002c12 <HAL_DMA_IRQHandler+0x106>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a5a      	ldr	r2, [pc, #360]	; (8002cf0 <HAL_DMA_IRQHandler+0x1e4>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d040      	beq.n	8002c0c <HAL_DMA_IRQHandler+0x100>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a59      	ldr	r2, [pc, #356]	; (8002cf4 <HAL_DMA_IRQHandler+0x1e8>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d038      	beq.n	8002c06 <HAL_DMA_IRQHandler+0xfa>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a57      	ldr	r2, [pc, #348]	; (8002cf8 <HAL_DMA_IRQHandler+0x1ec>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d030      	beq.n	8002c00 <HAL_DMA_IRQHandler+0xf4>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a56      	ldr	r2, [pc, #344]	; (8002cfc <HAL_DMA_IRQHandler+0x1f0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d028      	beq.n	8002bfa <HAL_DMA_IRQHandler+0xee>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a4d      	ldr	r2, [pc, #308]	; (8002ce4 <HAL_DMA_IRQHandler+0x1d8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d020      	beq.n	8002bf4 <HAL_DMA_IRQHandler+0xe8>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a52      	ldr	r2, [pc, #328]	; (8002d00 <HAL_DMA_IRQHandler+0x1f4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d019      	beq.n	8002bf0 <HAL_DMA_IRQHandler+0xe4>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a50      	ldr	r2, [pc, #320]	; (8002d04 <HAL_DMA_IRQHandler+0x1f8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d012      	beq.n	8002bec <HAL_DMA_IRQHandler+0xe0>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a4f      	ldr	r2, [pc, #316]	; (8002d08 <HAL_DMA_IRQHandler+0x1fc>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d00a      	beq.n	8002be6 <HAL_DMA_IRQHandler+0xda>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a4d      	ldr	r2, [pc, #308]	; (8002d0c <HAL_DMA_IRQHandler+0x200>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d102      	bne.n	8002be0 <HAL_DMA_IRQHandler+0xd4>
 8002bda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bde:	e01b      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002be0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002be4:	e018      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002be6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bea:	e015      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002bec:	2340      	movs	r3, #64	; 0x40
 8002bee:	e013      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002bf0:	2304      	movs	r3, #4
 8002bf2:	e011      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002bf4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002bf8:	e00e      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002bfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bfe:	e00b      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002c00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c04:	e008      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c0a:	e005      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002c0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c10:	e002      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002c12:	2340      	movs	r3, #64	; 0x40
 8002c14:	e000      	b.n	8002c18 <HAL_DMA_IRQHandler+0x10c>
 8002c16:	2304      	movs	r3, #4
 8002c18:	4a3d      	ldr	r2, [pc, #244]	; (8002d10 <HAL_DMA_IRQHandler+0x204>)
 8002c1a:	6053      	str	r3, [r2, #4]
 8002c1c:	e057      	b.n	8002cce <HAL_DMA_IRQHandler+0x1c2>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a31      	ldr	r2, [pc, #196]	; (8002ce8 <HAL_DMA_IRQHandler+0x1dc>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d04f      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x1bc>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a2f      	ldr	r2, [pc, #188]	; (8002cec <HAL_DMA_IRQHandler+0x1e0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d048      	beq.n	8002cc4 <HAL_DMA_IRQHandler+0x1b8>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a2e      	ldr	r2, [pc, #184]	; (8002cf0 <HAL_DMA_IRQHandler+0x1e4>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d040      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x1b2>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2c      	ldr	r2, [pc, #176]	; (8002cf4 <HAL_DMA_IRQHandler+0x1e8>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d038      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0x1ac>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a2b      	ldr	r2, [pc, #172]	; (8002cf8 <HAL_DMA_IRQHandler+0x1ec>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d030      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x1a6>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a29      	ldr	r2, [pc, #164]	; (8002cfc <HAL_DMA_IRQHandler+0x1f0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d028      	beq.n	8002cac <HAL_DMA_IRQHandler+0x1a0>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a21      	ldr	r2, [pc, #132]	; (8002ce4 <HAL_DMA_IRQHandler+0x1d8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d020      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x19a>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a25      	ldr	r2, [pc, #148]	; (8002d00 <HAL_DMA_IRQHandler+0x1f4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d019      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0x196>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a24      	ldr	r2, [pc, #144]	; (8002d04 <HAL_DMA_IRQHandler+0x1f8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d012      	beq.n	8002c9e <HAL_DMA_IRQHandler+0x192>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a22      	ldr	r2, [pc, #136]	; (8002d08 <HAL_DMA_IRQHandler+0x1fc>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0x18c>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a21      	ldr	r2, [pc, #132]	; (8002d0c <HAL_DMA_IRQHandler+0x200>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d102      	bne.n	8002c92 <HAL_DMA_IRQHandler+0x186>
 8002c8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c90:	e01b      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002c92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c96:	e018      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c9c:	e015      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002c9e:	2340      	movs	r3, #64	; 0x40
 8002ca0:	e013      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	e011      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002ca6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002caa:	e00e      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cb0:	e00b      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cb2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002cb6:	e008      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cb8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002cbc:	e005      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cc2:	e002      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cc4:	2340      	movs	r3, #64	; 0x40
 8002cc6:	e000      	b.n	8002cca <HAL_DMA_IRQHandler+0x1be>
 8002cc8:	2304      	movs	r3, #4
 8002cca:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <HAL_DMA_IRQHandler+0x208>)
 8002ccc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 8136 	beq.w	8002f44 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ce0:	e130      	b.n	8002f44 <HAL_DMA_IRQHandler+0x438>
 8002ce2:	bf00      	nop
 8002ce4:	40020080 	.word	0x40020080
 8002ce8:	40020008 	.word	0x40020008
 8002cec:	4002001c 	.word	0x4002001c
 8002cf0:	40020030 	.word	0x40020030
 8002cf4:	40020044 	.word	0x40020044
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	4002006c 	.word	0x4002006c
 8002d00:	40020408 	.word	0x40020408
 8002d04:	4002041c 	.word	0x4002041c
 8002d08:	40020430 	.word	0x40020430
 8002d0c:	40020444 	.word	0x40020444
 8002d10:	40020400 	.word	0x40020400
 8002d14:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	409a      	lsls	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 80dd 	beq.w	8002ee4 <HAL_DMA_IRQHandler+0x3d8>
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 80d7 	beq.w	8002ee4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0320 	and.w	r3, r3, #32
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10b      	bne.n	8002d5c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f022 020a 	bic.w	r2, r2, #10
 8002d52:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	461a      	mov	r2, r3
 8002d62:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <HAL_DMA_IRQHandler+0x444>)
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d958      	bls.n	8002e1a <HAL_DMA_IRQHandler+0x30e>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a79      	ldr	r2, [pc, #484]	; (8002f54 <HAL_DMA_IRQHandler+0x448>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d04f      	beq.n	8002e12 <HAL_DMA_IRQHandler+0x306>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a78      	ldr	r2, [pc, #480]	; (8002f58 <HAL_DMA_IRQHandler+0x44c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d048      	beq.n	8002e0e <HAL_DMA_IRQHandler+0x302>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a76      	ldr	r2, [pc, #472]	; (8002f5c <HAL_DMA_IRQHandler+0x450>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d040      	beq.n	8002e08 <HAL_DMA_IRQHandler+0x2fc>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a75      	ldr	r2, [pc, #468]	; (8002f60 <HAL_DMA_IRQHandler+0x454>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d038      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x2f6>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a73      	ldr	r2, [pc, #460]	; (8002f64 <HAL_DMA_IRQHandler+0x458>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d030      	beq.n	8002dfc <HAL_DMA_IRQHandler+0x2f0>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a72      	ldr	r2, [pc, #456]	; (8002f68 <HAL_DMA_IRQHandler+0x45c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d028      	beq.n	8002df6 <HAL_DMA_IRQHandler+0x2ea>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a69      	ldr	r2, [pc, #420]	; (8002f50 <HAL_DMA_IRQHandler+0x444>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d020      	beq.n	8002df0 <HAL_DMA_IRQHandler+0x2e4>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a6e      	ldr	r2, [pc, #440]	; (8002f6c <HAL_DMA_IRQHandler+0x460>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d019      	beq.n	8002dec <HAL_DMA_IRQHandler+0x2e0>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a6c      	ldr	r2, [pc, #432]	; (8002f70 <HAL_DMA_IRQHandler+0x464>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d012      	beq.n	8002de8 <HAL_DMA_IRQHandler+0x2dc>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a6b      	ldr	r2, [pc, #428]	; (8002f74 <HAL_DMA_IRQHandler+0x468>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00a      	beq.n	8002de2 <HAL_DMA_IRQHandler+0x2d6>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a69      	ldr	r2, [pc, #420]	; (8002f78 <HAL_DMA_IRQHandler+0x46c>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d102      	bne.n	8002ddc <HAL_DMA_IRQHandler+0x2d0>
 8002dd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002dda:	e01b      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002ddc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002de0:	e018      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002de2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002de6:	e015      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002de8:	2320      	movs	r3, #32
 8002dea:	e013      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e011      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002df0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002df4:	e00e      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002df6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002dfa:	e00b      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002dfc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e00:	e008      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e06:	e005      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e0c:	e002      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002e0e:	2320      	movs	r3, #32
 8002e10:	e000      	b.n	8002e14 <HAL_DMA_IRQHandler+0x308>
 8002e12:	2302      	movs	r3, #2
 8002e14:	4a59      	ldr	r2, [pc, #356]	; (8002f7c <HAL_DMA_IRQHandler+0x470>)
 8002e16:	6053      	str	r3, [r2, #4]
 8002e18:	e057      	b.n	8002eca <HAL_DMA_IRQHandler+0x3be>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a4d      	ldr	r2, [pc, #308]	; (8002f54 <HAL_DMA_IRQHandler+0x448>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d04f      	beq.n	8002ec4 <HAL_DMA_IRQHandler+0x3b8>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a4b      	ldr	r2, [pc, #300]	; (8002f58 <HAL_DMA_IRQHandler+0x44c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d048      	beq.n	8002ec0 <HAL_DMA_IRQHandler+0x3b4>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a4a      	ldr	r2, [pc, #296]	; (8002f5c <HAL_DMA_IRQHandler+0x450>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d040      	beq.n	8002eba <HAL_DMA_IRQHandler+0x3ae>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a48      	ldr	r2, [pc, #288]	; (8002f60 <HAL_DMA_IRQHandler+0x454>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d038      	beq.n	8002eb4 <HAL_DMA_IRQHandler+0x3a8>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a47      	ldr	r2, [pc, #284]	; (8002f64 <HAL_DMA_IRQHandler+0x458>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d030      	beq.n	8002eae <HAL_DMA_IRQHandler+0x3a2>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a45      	ldr	r2, [pc, #276]	; (8002f68 <HAL_DMA_IRQHandler+0x45c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d028      	beq.n	8002ea8 <HAL_DMA_IRQHandler+0x39c>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a3d      	ldr	r2, [pc, #244]	; (8002f50 <HAL_DMA_IRQHandler+0x444>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d020      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x396>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a41      	ldr	r2, [pc, #260]	; (8002f6c <HAL_DMA_IRQHandler+0x460>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d019      	beq.n	8002e9e <HAL_DMA_IRQHandler+0x392>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a40      	ldr	r2, [pc, #256]	; (8002f70 <HAL_DMA_IRQHandler+0x464>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d012      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x38e>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a3e      	ldr	r2, [pc, #248]	; (8002f74 <HAL_DMA_IRQHandler+0x468>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00a      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x388>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a3d      	ldr	r2, [pc, #244]	; (8002f78 <HAL_DMA_IRQHandler+0x46c>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d102      	bne.n	8002e8e <HAL_DMA_IRQHandler+0x382>
 8002e88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e8c:	e01b      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002e8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e92:	e018      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002e94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e98:	e015      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002e9a:	2320      	movs	r3, #32
 8002e9c:	e013      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e011      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ea6:	e00e      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002ea8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002eac:	e00b      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002eae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002eb2:	e008      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002eb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002eb8:	e005      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002eba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ebe:	e002      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002ec0:	2320      	movs	r3, #32
 8002ec2:	e000      	b.n	8002ec6 <HAL_DMA_IRQHandler+0x3ba>
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	4a2e      	ldr	r2, [pc, #184]	; (8002f80 <HAL_DMA_IRQHandler+0x474>)
 8002ec8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d034      	beq.n	8002f44 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002ee2:	e02f      	b.n	8002f44 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	2208      	movs	r2, #8
 8002eea:	409a      	lsls	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d028      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x43a>
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d023      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 020e 	bic.w	r2, r2, #14
 8002f0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f16:	2101      	movs	r1, #1
 8002f18:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d004      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
    }
  }
  return;
 8002f44:	bf00      	nop
 8002f46:	bf00      	nop
}
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40020080 	.word	0x40020080
 8002f54:	40020008 	.word	0x40020008
 8002f58:	4002001c 	.word	0x4002001c
 8002f5c:	40020030 	.word	0x40020030
 8002f60:	40020044 	.word	0x40020044
 8002f64:	40020058 	.word	0x40020058
 8002f68:	4002006c 	.word	0x4002006c
 8002f6c:	40020408 	.word	0x40020408
 8002f70:	4002041c 	.word	0x4002041c
 8002f74:	40020430 	.word	0x40020430
 8002f78:	40020444 	.word	0x40020444
 8002f7c:	40020400 	.word	0x40020400
 8002f80:	40020000 	.word	0x40020000

08002f84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b10      	cmp	r3, #16
 8002fb0:	d108      	bne.n	8002fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002fc2:	e007      	b.n	8002fd4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68ba      	ldr	r2, [r7, #8]
 8002fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	60da      	str	r2, [r3, #12]
}
 8002fd4:	bf00      	nop
 8002fd6:	3714      	adds	r7, #20
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bc80      	pop	{r7}
 8002fdc:	4770      	bx	lr
	...

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b08b      	sub	sp, #44	; 0x2c
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002fea:	2300      	movs	r3, #0
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ff2:	e169      	b.n	80032c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69fa      	ldr	r2, [r7, #28]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8158 	bne.w	80032c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4a9a      	ldr	r2, [pc, #616]	; (8003280 <HAL_GPIO_Init+0x2a0>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d05e      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800301c:	4a98      	ldr	r2, [pc, #608]	; (8003280 <HAL_GPIO_Init+0x2a0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d875      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003022:	4a98      	ldr	r2, [pc, #608]	; (8003284 <HAL_GPIO_Init+0x2a4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d058      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003028:	4a96      	ldr	r2, [pc, #600]	; (8003284 <HAL_GPIO_Init+0x2a4>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d86f      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800302e:	4a96      	ldr	r2, [pc, #600]	; (8003288 <HAL_GPIO_Init+0x2a8>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d052      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003034:	4a94      	ldr	r2, [pc, #592]	; (8003288 <HAL_GPIO_Init+0x2a8>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d869      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800303a:	4a94      	ldr	r2, [pc, #592]	; (800328c <HAL_GPIO_Init+0x2ac>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d04c      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 8003040:	4a92      	ldr	r2, [pc, #584]	; (800328c <HAL_GPIO_Init+0x2ac>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d863      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003046:	4a92      	ldr	r2, [pc, #584]	; (8003290 <HAL_GPIO_Init+0x2b0>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d046      	beq.n	80030da <HAL_GPIO_Init+0xfa>
 800304c:	4a90      	ldr	r2, [pc, #576]	; (8003290 <HAL_GPIO_Init+0x2b0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d85d      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 8003052:	2b12      	cmp	r3, #18
 8003054:	d82a      	bhi.n	80030ac <HAL_GPIO_Init+0xcc>
 8003056:	2b12      	cmp	r3, #18
 8003058:	d859      	bhi.n	800310e <HAL_GPIO_Init+0x12e>
 800305a:	a201      	add	r2, pc, #4	; (adr r2, 8003060 <HAL_GPIO_Init+0x80>)
 800305c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003060:	080030db 	.word	0x080030db
 8003064:	080030b5 	.word	0x080030b5
 8003068:	080030c7 	.word	0x080030c7
 800306c:	08003109 	.word	0x08003109
 8003070:	0800310f 	.word	0x0800310f
 8003074:	0800310f 	.word	0x0800310f
 8003078:	0800310f 	.word	0x0800310f
 800307c:	0800310f 	.word	0x0800310f
 8003080:	0800310f 	.word	0x0800310f
 8003084:	0800310f 	.word	0x0800310f
 8003088:	0800310f 	.word	0x0800310f
 800308c:	0800310f 	.word	0x0800310f
 8003090:	0800310f 	.word	0x0800310f
 8003094:	0800310f 	.word	0x0800310f
 8003098:	0800310f 	.word	0x0800310f
 800309c:	0800310f 	.word	0x0800310f
 80030a0:	0800310f 	.word	0x0800310f
 80030a4:	080030bd 	.word	0x080030bd
 80030a8:	080030d1 	.word	0x080030d1
 80030ac:	4a79      	ldr	r2, [pc, #484]	; (8003294 <HAL_GPIO_Init+0x2b4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d013      	beq.n	80030da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030b2:	e02c      	b.n	800310e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	623b      	str	r3, [r7, #32]
          break;
 80030ba:	e029      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	3304      	adds	r3, #4
 80030c2:	623b      	str	r3, [r7, #32]
          break;
 80030c4:	e024      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	3308      	adds	r3, #8
 80030cc:	623b      	str	r3, [r7, #32]
          break;
 80030ce:	e01f      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	330c      	adds	r3, #12
 80030d6:	623b      	str	r3, [r7, #32]
          break;
 80030d8:	e01a      	b.n	8003110 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d102      	bne.n	80030e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030e2:	2304      	movs	r3, #4
 80030e4:	623b      	str	r3, [r7, #32]
          break;
 80030e6:	e013      	b.n	8003110 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d105      	bne.n	80030fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030f0:	2308      	movs	r3, #8
 80030f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	611a      	str	r2, [r3, #16]
          break;
 80030fa:	e009      	b.n	8003110 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030fc:	2308      	movs	r3, #8
 80030fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69fa      	ldr	r2, [r7, #28]
 8003104:	615a      	str	r2, [r3, #20]
          break;
 8003106:	e003      	b.n	8003110 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003108:	2300      	movs	r3, #0
 800310a:	623b      	str	r3, [r7, #32]
          break;
 800310c:	e000      	b.n	8003110 <HAL_GPIO_Init+0x130>
          break;
 800310e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2bff      	cmp	r3, #255	; 0xff
 8003114:	d801      	bhi.n	800311a <HAL_GPIO_Init+0x13a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	e001      	b.n	800311e <HAL_GPIO_Init+0x13e>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2bff      	cmp	r3, #255	; 0xff
 8003124:	d802      	bhi.n	800312c <HAL_GPIO_Init+0x14c>
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	e002      	b.n	8003132 <HAL_GPIO_Init+0x152>
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	3b08      	subs	r3, #8
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	210f      	movs	r1, #15
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	401a      	ands	r2, r3
 8003144:	6a39      	ldr	r1, [r7, #32]
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	fa01 f303 	lsl.w	r3, r1, r3
 800314c:	431a      	orrs	r2, r3
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 80b1 	beq.w	80032c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003160:	4b4d      	ldr	r3, [pc, #308]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4a4c      	ldr	r2, [pc, #304]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	6193      	str	r3, [r2, #24]
 800316c:	4b4a      	ldr	r3, [pc, #296]	; (8003298 <HAL_GPIO_Init+0x2b8>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	60bb      	str	r3, [r7, #8]
 8003176:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003178:	4a48      	ldr	r2, [pc, #288]	; (800329c <HAL_GPIO_Init+0x2bc>)
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003184:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	f003 0303 	and.w	r3, r3, #3
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	220f      	movs	r2, #15
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4013      	ands	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a40      	ldr	r2, [pc, #256]	; (80032a0 <HAL_GPIO_Init+0x2c0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d013      	beq.n	80031cc <HAL_GPIO_Init+0x1ec>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a3f      	ldr	r2, [pc, #252]	; (80032a4 <HAL_GPIO_Init+0x2c4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d00d      	beq.n	80031c8 <HAL_GPIO_Init+0x1e8>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3e      	ldr	r2, [pc, #248]	; (80032a8 <HAL_GPIO_Init+0x2c8>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d007      	beq.n	80031c4 <HAL_GPIO_Init+0x1e4>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3d      	ldr	r2, [pc, #244]	; (80032ac <HAL_GPIO_Init+0x2cc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d101      	bne.n	80031c0 <HAL_GPIO_Init+0x1e0>
 80031bc:	2303      	movs	r3, #3
 80031be:	e006      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c0:	2304      	movs	r3, #4
 80031c2:	e004      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e002      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_GPIO_Init+0x1ee>
 80031cc:	2300      	movs	r3, #0
 80031ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d0:	f002 0203 	and.w	r2, r2, #3
 80031d4:	0092      	lsls	r2, r2, #2
 80031d6:	4093      	lsls	r3, r2
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031de:	492f      	ldr	r1, [pc, #188]	; (800329c <HAL_GPIO_Init+0x2bc>)
 80031e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	3302      	adds	r3, #2
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d006      	beq.n	8003206 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031f8:	4b2d      	ldr	r3, [pc, #180]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	492c      	ldr	r1, [pc, #176]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	4313      	orrs	r3, r2
 8003202:	608b      	str	r3, [r1, #8]
 8003204:	e006      	b.n	8003214 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003206:	4b2a      	ldr	r3, [pc, #168]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	43db      	mvns	r3, r3
 800320e:	4928      	ldr	r1, [pc, #160]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003210:	4013      	ands	r3, r2
 8003212:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d006      	beq.n	800322e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	4922      	ldr	r1, [pc, #136]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	4313      	orrs	r3, r2
 800322a:	60cb      	str	r3, [r1, #12]
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800322e:	4b20      	ldr	r3, [pc, #128]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003230:	68da      	ldr	r2, [r3, #12]
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	43db      	mvns	r3, r3
 8003236:	491e      	ldr	r1, [pc, #120]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003238:	4013      	ands	r3, r2
 800323a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003248:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	4918      	ldr	r1, [pc, #96]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003256:	4b16      	ldr	r3, [pc, #88]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	43db      	mvns	r3, r3
 800325e:	4914      	ldr	r1, [pc, #80]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003260:	4013      	ands	r3, r2
 8003262:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d021      	beq.n	80032b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003270:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	490e      	ldr	r1, [pc, #56]	; (80032b0 <HAL_GPIO_Init+0x2d0>)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	600b      	str	r3, [r1, #0]
 800327c:	e021      	b.n	80032c2 <HAL_GPIO_Init+0x2e2>
 800327e:	bf00      	nop
 8003280:	10320000 	.word	0x10320000
 8003284:	10310000 	.word	0x10310000
 8003288:	10220000 	.word	0x10220000
 800328c:	10210000 	.word	0x10210000
 8003290:	10120000 	.word	0x10120000
 8003294:	10110000 	.word	0x10110000
 8003298:	40021000 	.word	0x40021000
 800329c:	40010000 	.word	0x40010000
 80032a0:	40010800 	.word	0x40010800
 80032a4:	40010c00 	.word	0x40010c00
 80032a8:	40011000 	.word	0x40011000
 80032ac:	40011400 	.word	0x40011400
 80032b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_GPIO_Init+0x304>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	43db      	mvns	r3, r3
 80032bc:	4909      	ldr	r1, [pc, #36]	; (80032e4 <HAL_GPIO_Init+0x304>)
 80032be:	4013      	ands	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	3301      	adds	r3, #1
 80032c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f47f ae8e 	bne.w	8002ff4 <HAL_GPIO_Init+0x14>
  }
}
 80032d8:	bf00      	nop
 80032da:	bf00      	nop
 80032dc:	372c      	adds	r7, #44	; 0x2c
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	40010400 	.word	0x40010400

080032e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80032f6:	e09a      	b.n	800342e <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	4013      	ands	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 808d 	beq.w	8003428 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800330e:	4a4e      	ldr	r2, [pc, #312]	; (8003448 <HAL_GPIO_DeInit+0x160>)
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800331a:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	220f      	movs	r2, #15
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4013      	ands	r3, r2
 800332e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a46      	ldr	r2, [pc, #280]	; (800344c <HAL_GPIO_DeInit+0x164>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d013      	beq.n	8003360 <HAL_GPIO_DeInit+0x78>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a45      	ldr	r2, [pc, #276]	; (8003450 <HAL_GPIO_DeInit+0x168>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d00d      	beq.n	800335c <HAL_GPIO_DeInit+0x74>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a44      	ldr	r2, [pc, #272]	; (8003454 <HAL_GPIO_DeInit+0x16c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d007      	beq.n	8003358 <HAL_GPIO_DeInit+0x70>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a43      	ldr	r2, [pc, #268]	; (8003458 <HAL_GPIO_DeInit+0x170>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d101      	bne.n	8003354 <HAL_GPIO_DeInit+0x6c>
 8003350:	2303      	movs	r3, #3
 8003352:	e006      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003354:	2304      	movs	r3, #4
 8003356:	e004      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003358:	2302      	movs	r3, #2
 800335a:	e002      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 800335c:	2301      	movs	r3, #1
 800335e:	e000      	b.n	8003362 <HAL_GPIO_DeInit+0x7a>
 8003360:	2300      	movs	r3, #0
 8003362:	69fa      	ldr	r2, [r7, #28]
 8003364:	f002 0203 	and.w	r2, r2, #3
 8003368:	0092      	lsls	r2, r2, #2
 800336a:	4093      	lsls	r3, r2
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	429a      	cmp	r2, r3
 8003370:	d132      	bne.n	80033d8 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8003372:	4b3a      	ldr	r3, [pc, #232]	; (800345c <HAL_GPIO_DeInit+0x174>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	43db      	mvns	r3, r3
 800337a:	4938      	ldr	r1, [pc, #224]	; (800345c <HAL_GPIO_DeInit+0x174>)
 800337c:	4013      	ands	r3, r2
 800337e:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003380:	4b36      	ldr	r3, [pc, #216]	; (800345c <HAL_GPIO_DeInit+0x174>)
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	43db      	mvns	r3, r3
 8003388:	4934      	ldr	r1, [pc, #208]	; (800345c <HAL_GPIO_DeInit+0x174>)
 800338a:	4013      	ands	r3, r2
 800338c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800338e:	4b33      	ldr	r3, [pc, #204]	; (800345c <HAL_GPIO_DeInit+0x174>)
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	43db      	mvns	r3, r3
 8003396:	4931      	ldr	r1, [pc, #196]	; (800345c <HAL_GPIO_DeInit+0x174>)
 8003398:	4013      	ands	r3, r2
 800339a:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 800339c:	4b2f      	ldr	r3, [pc, #188]	; (800345c <HAL_GPIO_DeInit+0x174>)
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	492d      	ldr	r1, [pc, #180]	; (800345c <HAL_GPIO_DeInit+0x174>)
 80033a6:	4013      	ands	r3, r2
 80033a8:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	220f      	movs	r2, #15
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80033ba:	4a23      	ldr	r2, [pc, #140]	; (8003448 <HAL_GPIO_DeInit+0x160>)
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	3302      	adds	r3, #2
 80033c2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	43da      	mvns	r2, r3
 80033ca:	481f      	ldr	r0, [pc, #124]	; (8003448 <HAL_GPIO_DeInit+0x160>)
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	400a      	ands	r2, r1
 80033d2:	3302      	adds	r3, #2
 80033d4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	2bff      	cmp	r3, #255	; 0xff
 80033dc:	d801      	bhi.n	80033e2 <HAL_GPIO_DeInit+0xfa>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	e001      	b.n	80033e6 <HAL_GPIO_DeInit+0xfe>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3304      	adds	r3, #4
 80033e6:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	2bff      	cmp	r3, #255	; 0xff
 80033ec:	d802      	bhi.n	80033f4 <HAL_GPIO_DeInit+0x10c>
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	e002      	b.n	80033fa <HAL_GPIO_DeInit+0x112>
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	3b08      	subs	r3, #8
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	210f      	movs	r1, #15
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	fa01 f303 	lsl.w	r3, r1, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	401a      	ands	r2, r3
 800340c:	2104      	movs	r1, #4
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	fa01 f303 	lsl.w	r3, r1, r3
 8003414:	431a      	orrs	r2, r3
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	43db      	mvns	r3, r3
 8003422:	401a      	ands	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	3301      	adds	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	fa22 f303 	lsr.w	r3, r2, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	f47f af5e 	bne.w	80032f8 <HAL_GPIO_DeInit+0x10>
  }
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	3724      	adds	r7, #36	; 0x24
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	40010000 	.word	0x40010000
 800344c:	40010800 	.word	0x40010800
 8003450:	40010c00 	.word	0x40010c00
 8003454:	40011000 	.word	0x40011000
 8003458:	40011400 	.word	0x40011400
 800345c:	40010400 	.word	0x40010400

08003460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	807b      	strh	r3, [r7, #2]
 800346c:	4613      	mov	r3, r2
 800346e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003470:	787b      	ldrb	r3, [r7, #1]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003476:	887a      	ldrh	r2, [r7, #2]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800347c:	e003      	b.n	8003486 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	041a      	lsls	r2, r3, #16
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	611a      	str	r2, [r3, #16]
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr

08003490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e304      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	f000 8087 	beq.w	80035be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034b0:	4b92      	ldr	r3, [pc, #584]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 030c 	and.w	r3, r3, #12
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d00c      	beq.n	80034d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034bc:	4b8f      	ldr	r3, [pc, #572]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 030c 	and.w	r3, r3, #12
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d112      	bne.n	80034ee <HAL_RCC_OscConfig+0x5e>
 80034c8:	4b8c      	ldr	r3, [pc, #560]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034d4:	d10b      	bne.n	80034ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d6:	4b89      	ldr	r3, [pc, #548]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d06c      	beq.n	80035bc <HAL_RCC_OscConfig+0x12c>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d168      	bne.n	80035bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e2de      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f6:	d106      	bne.n	8003506 <HAL_RCC_OscConfig+0x76>
 80034f8:	4b80      	ldr	r3, [pc, #512]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a7f      	ldr	r2, [pc, #508]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80034fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003502:	6013      	str	r3, [r2, #0]
 8003504:	e02e      	b.n	8003564 <HAL_RCC_OscConfig+0xd4>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10c      	bne.n	8003528 <HAL_RCC_OscConfig+0x98>
 800350e:	4b7b      	ldr	r3, [pc, #492]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a7a      	ldr	r2, [pc, #488]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	4b78      	ldr	r3, [pc, #480]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a77      	ldr	r2, [pc, #476]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003520:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	e01d      	b.n	8003564 <HAL_RCC_OscConfig+0xd4>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003530:	d10c      	bne.n	800354c <HAL_RCC_OscConfig+0xbc>
 8003532:	4b72      	ldr	r3, [pc, #456]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a71      	ldr	r2, [pc, #452]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003538:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800353c:	6013      	str	r3, [r2, #0]
 800353e:	4b6f      	ldr	r3, [pc, #444]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a6e      	ldr	r2, [pc, #440]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003544:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	e00b      	b.n	8003564 <HAL_RCC_OscConfig+0xd4>
 800354c:	4b6b      	ldr	r3, [pc, #428]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a6a      	ldr	r2, [pc, #424]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003552:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003556:	6013      	str	r3, [r2, #0]
 8003558:	4b68      	ldr	r3, [pc, #416]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a67      	ldr	r2, [pc, #412]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 800355e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003562:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d013      	beq.n	8003594 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356c:	f7fe f8b0 	bl	80016d0 <HAL_GetTick>
 8003570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003572:	e008      	b.n	8003586 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003574:	f7fe f8ac 	bl	80016d0 <HAL_GetTick>
 8003578:	4602      	mov	r2, r0
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	2b64      	cmp	r3, #100	; 0x64
 8003580:	d901      	bls.n	8003586 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e292      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003586:	4b5d      	ldr	r3, [pc, #372]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d0f0      	beq.n	8003574 <HAL_RCC_OscConfig+0xe4>
 8003592:	e014      	b.n	80035be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003594:	f7fe f89c 	bl	80016d0 <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800359c:	f7fe f898 	bl	80016d0 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b64      	cmp	r3, #100	; 0x64
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e27e      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ae:	4b53      	ldr	r3, [pc, #332]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x10c>
 80035ba:	e000      	b.n	80035be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d063      	beq.n	8003692 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035ca:	4b4c      	ldr	r3, [pc, #304]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f003 030c 	and.w	r3, r3, #12
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00b      	beq.n	80035ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035d6:	4b49      	ldr	r3, [pc, #292]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b08      	cmp	r3, #8
 80035e0:	d11c      	bne.n	800361c <HAL_RCC_OscConfig+0x18c>
 80035e2:	4b46      	ldr	r3, [pc, #280]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d116      	bne.n	800361c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ee:	4b43      	ldr	r3, [pc, #268]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d005      	beq.n	8003606 <HAL_RCC_OscConfig+0x176>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d001      	beq.n	8003606 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e252      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003606:	4b3d      	ldr	r3, [pc, #244]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4939      	ldr	r1, [pc, #228]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003616:	4313      	orrs	r3, r2
 8003618:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361a:	e03a      	b.n	8003692 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d020      	beq.n	8003666 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003624:	4b36      	ldr	r3, [pc, #216]	; (8003700 <HAL_RCC_OscConfig+0x270>)
 8003626:	2201      	movs	r2, #1
 8003628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362a:	f7fe f851 	bl	80016d0 <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003630:	e008      	b.n	8003644 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003632:	f7fe f84d 	bl	80016d0 <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e233      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003644:	4b2d      	ldr	r3, [pc, #180]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0f0      	beq.n	8003632 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003650:	4b2a      	ldr	r3, [pc, #168]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	00db      	lsls	r3, r3, #3
 800365e:	4927      	ldr	r1, [pc, #156]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003660:	4313      	orrs	r3, r2
 8003662:	600b      	str	r3, [r1, #0]
 8003664:	e015      	b.n	8003692 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003666:	4b26      	ldr	r3, [pc, #152]	; (8003700 <HAL_RCC_OscConfig+0x270>)
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366c:	f7fe f830 	bl	80016d0 <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003674:	f7fe f82c 	bl	80016d0 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e212      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003686:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1f0      	bne.n	8003674 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d03a      	beq.n	8003714 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d019      	beq.n	80036da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036a6:	4b17      	ldr	r3, [pc, #92]	; (8003704 <HAL_RCC_OscConfig+0x274>)
 80036a8:	2201      	movs	r2, #1
 80036aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ac:	f7fe f810 	bl	80016d0 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036b4:	f7fe f80c 	bl	80016d0 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e1f2      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036c6:	4b0d      	ldr	r3, [pc, #52]	; (80036fc <HAL_RCC_OscConfig+0x26c>)
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d0f0      	beq.n	80036b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036d2:	2001      	movs	r0, #1
 80036d4:	f000 fbca 	bl	8003e6c <RCC_Delay>
 80036d8:	e01c      	b.n	8003714 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036da:	4b0a      	ldr	r3, [pc, #40]	; (8003704 <HAL_RCC_OscConfig+0x274>)
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e0:	f7fd fff6 	bl	80016d0 <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e6:	e00f      	b.n	8003708 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e8:	f7fd fff2 	bl	80016d0 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d908      	bls.n	8003708 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e1d8      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
 80036fa:	bf00      	nop
 80036fc:	40021000 	.word	0x40021000
 8003700:	42420000 	.word	0x42420000
 8003704:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003708:	4b9b      	ldr	r3, [pc, #620]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e9      	bne.n	80036e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80a6 	beq.w	800386e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003722:	2300      	movs	r3, #0
 8003724:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003726:	4b94      	ldr	r3, [pc, #592]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10d      	bne.n	800374e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003732:	4b91      	ldr	r3, [pc, #580]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	4a90      	ldr	r2, [pc, #576]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800373c:	61d3      	str	r3, [r2, #28]
 800373e:	4b8e      	ldr	r3, [pc, #568]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374a:	2301      	movs	r3, #1
 800374c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374e:	4b8b      	ldr	r3, [pc, #556]	; (800397c <HAL_RCC_OscConfig+0x4ec>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003756:	2b00      	cmp	r3, #0
 8003758:	d118      	bne.n	800378c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800375a:	4b88      	ldr	r3, [pc, #544]	; (800397c <HAL_RCC_OscConfig+0x4ec>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a87      	ldr	r2, [pc, #540]	; (800397c <HAL_RCC_OscConfig+0x4ec>)
 8003760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003766:	f7fd ffb3 	bl	80016d0 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376e:	f7fd ffaf 	bl	80016d0 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b64      	cmp	r3, #100	; 0x64
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e195      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003780:	4b7e      	ldr	r3, [pc, #504]	; (800397c <HAL_RCC_OscConfig+0x4ec>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d106      	bne.n	80037a2 <HAL_RCC_OscConfig+0x312>
 8003794:	4b78      	ldr	r3, [pc, #480]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	4a77      	ldr	r2, [pc, #476]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	6213      	str	r3, [r2, #32]
 80037a0:	e02d      	b.n	80037fe <HAL_RCC_OscConfig+0x36e>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10c      	bne.n	80037c4 <HAL_RCC_OscConfig+0x334>
 80037aa:	4b73      	ldr	r3, [pc, #460]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	4a72      	ldr	r2, [pc, #456]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037b0:	f023 0301 	bic.w	r3, r3, #1
 80037b4:	6213      	str	r3, [r2, #32]
 80037b6:	4b70      	ldr	r3, [pc, #448]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	4a6f      	ldr	r2, [pc, #444]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037bc:	f023 0304 	bic.w	r3, r3, #4
 80037c0:	6213      	str	r3, [r2, #32]
 80037c2:	e01c      	b.n	80037fe <HAL_RCC_OscConfig+0x36e>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	2b05      	cmp	r3, #5
 80037ca:	d10c      	bne.n	80037e6 <HAL_RCC_OscConfig+0x356>
 80037cc:	4b6a      	ldr	r3, [pc, #424]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	4a69      	ldr	r2, [pc, #420]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037d2:	f043 0304 	orr.w	r3, r3, #4
 80037d6:	6213      	str	r3, [r2, #32]
 80037d8:	4b67      	ldr	r3, [pc, #412]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4a66      	ldr	r2, [pc, #408]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	6213      	str	r3, [r2, #32]
 80037e4:	e00b      	b.n	80037fe <HAL_RCC_OscConfig+0x36e>
 80037e6:	4b64      	ldr	r3, [pc, #400]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4a63      	ldr	r2, [pc, #396]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037ec:	f023 0301 	bic.w	r3, r3, #1
 80037f0:	6213      	str	r3, [r2, #32]
 80037f2:	4b61      	ldr	r3, [pc, #388]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	4a60      	ldr	r2, [pc, #384]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80037f8:	f023 0304 	bic.w	r3, r3, #4
 80037fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d015      	beq.n	8003832 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003806:	f7fd ff63 	bl	80016d0 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800380c:	e00a      	b.n	8003824 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380e:	f7fd ff5f 	bl	80016d0 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	f241 3288 	movw	r2, #5000	; 0x1388
 800381c:	4293      	cmp	r3, r2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e143      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003824:	4b54      	ldr	r3, [pc, #336]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003826:	6a1b      	ldr	r3, [r3, #32]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d0ee      	beq.n	800380e <HAL_RCC_OscConfig+0x37e>
 8003830:	e014      	b.n	800385c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003832:	f7fd ff4d 	bl	80016d0 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fd ff49 	bl	80016d0 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	; 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e12d      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003850:	4b49      	ldr	r3, [pc, #292]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1ee      	bne.n	800383a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800385c:	7dfb      	ldrb	r3, [r7, #23]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d105      	bne.n	800386e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003862:	4b45      	ldr	r3, [pc, #276]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	4a44      	ldr	r2, [pc, #272]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003868:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800386c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 808c 	beq.w	8003990 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003878:	4b3f      	ldr	r3, [pc, #252]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003884:	d10e      	bne.n	80038a4 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003886:	4b3c      	ldr	r3, [pc, #240]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800388e:	2b08      	cmp	r3, #8
 8003890:	d108      	bne.n	80038a4 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003892:	4b39      	ldr	r3, [pc, #228]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800389a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800389e:	d101      	bne.n	80038a4 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e103      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d14e      	bne.n	800394a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80038ac:	4b32      	ldr	r3, [pc, #200]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d009      	beq.n	80038cc <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80038b8:	4b2f      	ldr	r3, [pc, #188]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d001      	beq.n	80038cc <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e0ef      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80038cc:	4b2c      	ldr	r3, [pc, #176]	; (8003980 <HAL_RCC_OscConfig+0x4f0>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d2:	f7fd fefd 	bl	80016d0 <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80038d8:	e008      	b.n	80038ec <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80038da:	f7fd fef9 	bl	80016d0 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b64      	cmp	r3, #100	; 0x64
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e0df      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80038ec:	4b22      	ldr	r3, [pc, #136]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f0      	bne.n	80038da <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80038f8:	4b1f      	ldr	r3, [pc, #124]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003904:	491c      	ldr	r1, [pc, #112]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003906:	4313      	orrs	r3, r2
 8003908:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 800390a:	4b1b      	ldr	r3, [pc, #108]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003916:	4918      	ldr	r1, [pc, #96]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003918:	4313      	orrs	r3, r2
 800391a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 800391c:	4b18      	ldr	r3, [pc, #96]	; (8003980 <HAL_RCC_OscConfig+0x4f0>)
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003922:	f7fd fed5 	bl	80016d0 <HAL_GetTick>
 8003926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003928:	e008      	b.n	800393c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800392a:	f7fd fed1 	bl	80016d0 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b64      	cmp	r3, #100	; 0x64
 8003936:	d901      	bls.n	800393c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003938:	2303      	movs	r3, #3
 800393a:	e0b7      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 800393c:	4b0e      	ldr	r3, [pc, #56]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0f0      	beq.n	800392a <HAL_RCC_OscConfig+0x49a>
 8003948:	e022      	b.n	8003990 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800394a:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 800394c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394e:	4a0a      	ldr	r2, [pc, #40]	; (8003978 <HAL_RCC_OscConfig+0x4e8>)
 8003950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003954:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003956:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <HAL_RCC_OscConfig+0x4f0>)
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395c:	f7fd feb8 	bl	80016d0 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003962:	e00f      	b.n	8003984 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003964:	f7fd feb4 	bl	80016d0 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b64      	cmp	r3, #100	; 0x64
 8003970:	d908      	bls.n	8003984 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e09a      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
 8003976:	bf00      	nop
 8003978:	40021000 	.word	0x40021000
 800397c:	40007000 	.word	0x40007000
 8003980:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003984:	4b4b      	ldr	r3, [pc, #300]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e9      	bne.n	8003964 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 8088 	beq.w	8003aaa <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800399a:	4b46      	ldr	r3, [pc, #280]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f003 030c 	and.w	r3, r3, #12
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d068      	beq.n	8003a78 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d14d      	bne.n	8003a4a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ae:	4b42      	ldr	r3, [pc, #264]	; (8003ab8 <HAL_RCC_OscConfig+0x628>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b4:	f7fd fe8c 	bl	80016d0 <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039bc:	f7fd fe88 	bl	80016d0 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e06e      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ce:	4b39      	ldr	r3, [pc, #228]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e2:	d10f      	bne.n	8003a04 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80039e4:	4b33      	ldr	r3, [pc, #204]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 80039e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	4931      	ldr	r1, [pc, #196]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039f2:	4b30      	ldr	r3, [pc, #192]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 80039f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f6:	f023 020f 	bic.w	r2, r3, #15
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	492d      	ldr	r1, [pc, #180]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a04:	4b2b      	ldr	r3, [pc, #172]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a14:	430b      	orrs	r3, r1
 8003a16:	4927      	ldr	r1, [pc, #156]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a1c:	4b26      	ldr	r3, [pc, #152]	; (8003ab8 <HAL_RCC_OscConfig+0x628>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fd fe55 	bl	80016d0 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2a:	f7fd fe51 	bl	80016d0 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e037      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a3c:	4b1d      	ldr	r3, [pc, #116]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x59a>
 8003a48:	e02f      	b.n	8003aaa <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	4b1b      	ldr	r3, [pc, #108]	; (8003ab8 <HAL_RCC_OscConfig+0x628>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fd fe3e 	bl	80016d0 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a58:	f7fd fe3a 	bl	80016d0 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e020      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a6a:	4b12      	ldr	r3, [pc, #72]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x5c8>
 8003a76:	e018      	b.n	8003aaa <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d101      	bne.n	8003a84 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e013      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a84:	4b0b      	ldr	r3, [pc, #44]	; (8003ab4 <HAL_RCC_OscConfig+0x624>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d106      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d001      	beq.n	8003aaa <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8003aaa:	2300      	movs	r3, #0
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40021000 	.word	0x40021000
 8003ab8:	42420060 	.word	0x42420060

08003abc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0d0      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b6a      	ldr	r3, [pc, #424]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d910      	bls.n	8003b00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b67      	ldr	r3, [pc, #412]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 0207 	bic.w	r2, r3, #7
 8003ae6:	4965      	ldr	r1, [pc, #404]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aee:	4b63      	ldr	r3, [pc, #396]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d001      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e0b8      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d020      	beq.n	8003b4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b18:	4b59      	ldr	r3, [pc, #356]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	4a58      	ldr	r2, [pc, #352]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d005      	beq.n	8003b3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b30:	4b53      	ldr	r3, [pc, #332]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	4a52      	ldr	r2, [pc, #328]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b3c:	4b50      	ldr	r3, [pc, #320]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	494d      	ldr	r1, [pc, #308]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d040      	beq.n	8003bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d107      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b62:	4b47      	ldr	r3, [pc, #284]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d115      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e07f      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d107      	bne.n	8003b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7a:	4b41      	ldr	r3, [pc, #260]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e073      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b8a:	4b3d      	ldr	r3, [pc, #244]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e06b      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b9a:	4b39      	ldr	r3, [pc, #228]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f023 0203 	bic.w	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4936      	ldr	r1, [pc, #216]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bac:	f7fd fd90 	bl	80016d0 <HAL_GetTick>
 8003bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	e00a      	b.n	8003bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb4:	f7fd fd8c 	bl	80016d0 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e053      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bca:	4b2d      	ldr	r3, [pc, #180]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 020c 	and.w	r2, r3, #12
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d1eb      	bne.n	8003bb4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b27      	ldr	r3, [pc, #156]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d210      	bcs.n	8003c0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bea:	4b24      	ldr	r3, [pc, #144]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f023 0207 	bic.w	r2, r3, #7
 8003bf2:	4922      	ldr	r1, [pc, #136]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bfa:	4b20      	ldr	r3, [pc, #128]	; (8003c7c <HAL_RCC_ClockConfig+0x1c0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d001      	beq.n	8003c0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e032      	b.n	8003c72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0304 	and.w	r3, r3, #4
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d008      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c18:	4b19      	ldr	r3, [pc, #100]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	4916      	ldr	r1, [pc, #88]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0308 	and.w	r3, r3, #8
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d009      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c36:	4b12      	ldr	r3, [pc, #72]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	00db      	lsls	r3, r3, #3
 8003c44:	490e      	ldr	r1, [pc, #56]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c4a:	f000 f821 	bl	8003c90 <HAL_RCC_GetSysClockFreq>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	4b0b      	ldr	r3, [pc, #44]	; (8003c80 <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	490a      	ldr	r1, [pc, #40]	; (8003c84 <HAL_RCC_ClockConfig+0x1c8>)
 8003c5c:	5ccb      	ldrb	r3, [r1, r3]
 8003c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c62:	4a09      	ldr	r2, [pc, #36]	; (8003c88 <HAL_RCC_ClockConfig+0x1cc>)
 8003c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c66:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <HAL_RCC_ClockConfig+0x1d0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fd fcee 	bl	800164c <HAL_InitTick>

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40022000 	.word	0x40022000
 8003c80:	40021000 	.word	0x40021000
 8003c84:	08005188 	.word	0x08005188
 8003c88:	20000000 	.word	0x20000000
 8003c8c:	20000004 	.word	0x20000004

08003c90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c94:	b08e      	sub	sp, #56	; 0x38
 8003c96:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	623b      	str	r3, [r7, #32]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003cb4:	4b4e      	ldr	r3, [pc, #312]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cbc:	f003 030c 	and.w	r3, r3, #12
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d002      	beq.n	8003cca <HAL_RCC_GetSysClockFreq+0x3a>
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d003      	beq.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x40>
 8003cc8:	e089      	b.n	8003dde <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cca:	4b4a      	ldr	r3, [pc, #296]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003ccc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003cce:	e089      	b.n	8003de4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd2:	0c9b      	lsrs	r3, r3, #18
 8003cd4:	f003 020f 	and.w	r2, r3, #15
 8003cd8:	4b47      	ldr	r3, [pc, #284]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003cda:	5c9b      	ldrb	r3, [r3, r2]
 8003cdc:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d072      	beq.n	8003dce <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003ce8:	4b41      	ldr	r3, [pc, #260]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cec:	f003 020f 	and.w	r2, r3, #15
 8003cf0:	4b42      	ldr	r3, [pc, #264]	; (8003dfc <HAL_RCC_GetSysClockFreq+0x16c>)
 8003cf2:	5c9b      	ldrb	r3, [r3, r2]
 8003cf4:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003cf6:	4b3e      	ldr	r3, [pc, #248]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d053      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003d02:	4b3b      	ldr	r3, [pc, #236]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d06:	091b      	lsrs	r3, r3, #4
 8003d08:	f003 030f 	and.w	r3, r3, #15
 8003d0c:	3301      	adds	r3, #1
 8003d0e:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003d10:	4b37      	ldr	r3, [pc, #220]	; (8003df0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d14:	0a1b      	lsrs	r3, r3, #8
 8003d16:	f003 030f 	and.w	r3, r3, #15
 8003d1a:	3302      	adds	r3, #2
 8003d1c:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	2200      	movs	r2, #0
 8003d22:	469a      	mov	sl, r3
 8003d24:	4693      	mov	fp, r2
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	2200      	movs	r2, #0
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	617a      	str	r2, [r7, #20]
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	fb03 f20b 	mul.w	r2, r3, fp
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	fb0a f303 	mul.w	r3, sl, r3
 8003d3a:	4413      	add	r3, r2
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	fbaa 0102 	umull	r0, r1, sl, r2
 8003d42:	440b      	add	r3, r1
 8003d44:	4619      	mov	r1, r3
 8003d46:	4b2b      	ldr	r3, [pc, #172]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003d48:	fb03 f201 	mul.w	r2, r3, r1
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	fb00 f303 	mul.w	r3, r0, r3
 8003d52:	4413      	add	r3, r2
 8003d54:	4a27      	ldr	r2, [pc, #156]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003d56:	fba0 4502 	umull	r4, r5, r0, r2
 8003d5a:	442b      	add	r3, r5
 8003d5c:	461d      	mov	r5, r3
 8003d5e:	6a3b      	ldr	r3, [r7, #32]
 8003d60:	2200      	movs	r2, #0
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	60fa      	str	r2, [r7, #12]
 8003d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d68:	2200      	movs	r2, #0
 8003d6a:	603b      	str	r3, [r7, #0]
 8003d6c:	607a      	str	r2, [r7, #4]
 8003d6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d72:	460b      	mov	r3, r1
 8003d74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d78:	4652      	mov	r2, sl
 8003d7a:	fb02 f203 	mul.w	r2, r2, r3
 8003d7e:	465b      	mov	r3, fp
 8003d80:	4684      	mov	ip, r0
 8003d82:	fb0c f303 	mul.w	r3, ip, r3
 8003d86:	4413      	add	r3, r2
 8003d88:	4602      	mov	r2, r0
 8003d8a:	4651      	mov	r1, sl
 8003d8c:	fba2 8901 	umull	r8, r9, r2, r1
 8003d90:	444b      	add	r3, r9
 8003d92:	4699      	mov	r9, r3
 8003d94:	4642      	mov	r2, r8
 8003d96:	464b      	mov	r3, r9
 8003d98:	4620      	mov	r0, r4
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	f7fc fa42 	bl	8000224 <__aeabi_uldivmod>
 8003da0:	4602      	mov	r2, r0
 8003da2:	460b      	mov	r3, r1
 8003da4:	4613      	mov	r3, r2
 8003da6:	637b      	str	r3, [r7, #52]	; 0x34
 8003da8:	e007      	b.n	8003dba <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8003daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dac:	4a11      	ldr	r2, [pc, #68]	; (8003df4 <HAL_RCC_GetSysClockFreq+0x164>)
 8003dae:	fb03 f202 	mul.w	r2, r3, r2
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db8:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003dba:	4b0f      	ldr	r3, [pc, #60]	; (8003df8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003dbc:	7b5b      	ldrb	r3, [r3, #13]
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d108      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8003dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dc8:	085b      	lsrs	r3, r3, #1
 8003dca:	637b      	str	r3, [r7, #52]	; 0x34
 8003dcc:	e004      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	4a0b      	ldr	r2, [pc, #44]	; (8003e00 <HAL_RCC_GetSysClockFreq+0x170>)
 8003dd2:	fb02 f303 	mul.w	r3, r2, r3
 8003dd6:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8003dd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dda:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003ddc:	e002      	b.n	8003de4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dde:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <HAL_RCC_GetSysClockFreq+0x174>)
 8003de0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003de2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3738      	adds	r7, #56	; 0x38
 8003dea:	46bd      	mov	sp, r7
 8003dec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003df0:	40021000 	.word	0x40021000
 8003df4:	017d7840 	.word	0x017d7840
 8003df8:	080051a0 	.word	0x080051a0
 8003dfc:	080051b0 	.word	0x080051b0
 8003e00:	003d0900 	.word	0x003d0900
 8003e04:	007a1200 	.word	0x007a1200

08003e08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e0c:	4b02      	ldr	r3, [pc, #8]	; (8003e18 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr
 8003e18:	20000000 	.word	0x20000000

08003e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e20:	f7ff fff2 	bl	8003e08 <HAL_RCC_GetHCLKFreq>
 8003e24:	4602      	mov	r2, r0
 8003e26:	4b05      	ldr	r3, [pc, #20]	; (8003e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	0a1b      	lsrs	r3, r3, #8
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	4903      	ldr	r1, [pc, #12]	; (8003e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e32:	5ccb      	ldrb	r3, [r1, r3]
 8003e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	08005198 	.word	0x08005198

08003e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e48:	f7ff ffde 	bl	8003e08 <HAL_RCC_GetHCLKFreq>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	4b05      	ldr	r3, [pc, #20]	; (8003e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	0adb      	lsrs	r3, r3, #11
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	4903      	ldr	r1, [pc, #12]	; (8003e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e5a:	5ccb      	ldrb	r3, [r1, r3]
 8003e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40021000 	.word	0x40021000
 8003e68:	08005198 	.word	0x08005198

08003e6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e74:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <RCC_Delay+0x34>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a0a      	ldr	r2, [pc, #40]	; (8003ea4 <RCC_Delay+0x38>)
 8003e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7e:	0a5b      	lsrs	r3, r3, #9
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e88:	bf00      	nop
  }
  while (Delay --);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1e5a      	subs	r2, r3, #1
 8003e8e:	60fa      	str	r2, [r7, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f9      	bne.n	8003e88 <RCC_Delay+0x1c>
}
 8003e94:	bf00      	nop
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bc80      	pop	{r7}
 8003e9e:	4770      	bx	lr
 8003ea0:	20000000 	.word	0x20000000
 8003ea4:	10624dd3 	.word	0x10624dd3

08003ea8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e042      	b.n	8003f40 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d106      	bne.n	8003ed4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7fd f9c4 	bl	800125c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2224      	movs	r2, #36	; 0x24
 8003ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f001 f87d 	bl	8004fec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	691a      	ldr	r2, [r3, #16]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695a      	ldr	r2, [r3, #20]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08a      	sub	sp, #40	; 0x28
 8003f4c:	af02      	add	r7, sp, #8
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	603b      	str	r3, [r7, #0]
 8003f54:	4613      	mov	r3, r2
 8003f56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b20      	cmp	r3, #32
 8003f66:	d16d      	bne.n	8004044 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <HAL_UART_Transmit+0x2c>
 8003f6e:	88fb      	ldrh	r3, [r7, #6]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e066      	b.n	8004046 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2221      	movs	r2, #33	; 0x21
 8003f82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f86:	f7fd fba3 	bl	80016d0 <HAL_GetTick>
 8003f8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	88fa      	ldrh	r2, [r7, #6]
 8003f90:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	88fa      	ldrh	r2, [r7, #6]
 8003f96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa0:	d108      	bne.n	8003fb4 <HAL_UART_Transmit+0x6c>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d104      	bne.n	8003fb4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003faa:	2300      	movs	r3, #0
 8003fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	61bb      	str	r3, [r7, #24]
 8003fb2:	e003      	b.n	8003fbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fbc:	e02a      	b.n	8004014 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	9300      	str	r3, [sp, #0]
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2180      	movs	r1, #128	; 0x80
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 fd0c 	bl	80049e6 <UART_WaitOnFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e036      	b.n	8004046 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	e007      	b.n	8004006 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	781a      	ldrb	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	3301      	adds	r3, #1
 8004004:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1cf      	bne.n	8003fbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2200      	movs	r2, #0
 8004026:	2140      	movs	r1, #64	; 0x40
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fcdc 	bl	80049e6 <UART_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e006      	b.n	8004046 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e000      	b.n	8004046 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	3720      	adds	r7, #32
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b084      	sub	sp, #16
 8004052:	af00      	add	r7, sp, #0
 8004054:	60f8      	str	r0, [r7, #12]
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	4613      	mov	r3, r2
 800405a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b20      	cmp	r3, #32
 8004066:	d112      	bne.n	800408e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_UART_Receive_IT+0x26>
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e00b      	b.n	8004090 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	461a      	mov	r2, r3
 8004082:	68b9      	ldr	r1, [r7, #8]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fd1c 	bl	8004ac2 <UART_Start_Receive_IT>
 800408a:	4603      	mov	r3, r0
 800408c:	e000      	b.n	8004090 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800408e:	2302      	movs	r3, #2
  }
}
 8004090:	4618      	mov	r0, r3
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}

08004098 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b08c      	sub	sp, #48	; 0x30
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b20      	cmp	r3, #32
 80040b0:	d156      	bne.n	8004160 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d002      	beq.n	80040be <HAL_UART_Transmit_DMA+0x26>
 80040b8:	88fb      	ldrh	r3, [r7, #6]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e04f      	b.n	8004162 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80040c2:	68ba      	ldr	r2, [r7, #8]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	88fa      	ldrh	r2, [r7, #6]
 80040cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	88fa      	ldrh	r2, [r7, #6]
 80040d2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2221      	movs	r2, #33	; 0x21
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e6:	4a21      	ldr	r2, [pc, #132]	; (800416c <HAL_UART_Transmit_DMA+0xd4>)
 80040e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ee:	4a20      	ldr	r2, [pc, #128]	; (8004170 <HAL_UART_Transmit_DMA+0xd8>)
 80040f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f6:	4a1f      	ldr	r2, [pc, #124]	; (8004174 <HAL_UART_Transmit_DMA+0xdc>)
 80040f8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	2200      	movs	r2, #0
 8004100:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8004102:	f107 0308 	add.w	r3, r7, #8
 8004106:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800410c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800410e:	6819      	ldr	r1, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3304      	adds	r3, #4
 8004116:	461a      	mov	r2, r3
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	f7fe fb53 	bl	80027c4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004126:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3314      	adds	r3, #20
 800412e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	e853 3f00 	ldrex	r3, [r3]
 8004136:	617b      	str	r3, [r7, #20]
   return(result);
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800413e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3314      	adds	r3, #20
 8004146:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004148:	627a      	str	r2, [r7, #36]	; 0x24
 800414a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414c:	6a39      	ldr	r1, [r7, #32]
 800414e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004150:	e841 2300 	strex	r3, r2, [r1]
 8004154:	61fb      	str	r3, [r7, #28]
   return(result);
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1e5      	bne.n	8004128 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	e000      	b.n	8004162 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
  }
}
 8004162:	4618      	mov	r0, r3
 8004164:	3730      	adds	r7, #48	; 0x30
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	08004735 	.word	0x08004735
 8004170:	080047cf 	.word	0x080047cf
 8004174:	08004953 	.word	0x08004953

08004178 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	4613      	mov	r3, r2
 8004184:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b20      	cmp	r3, #32
 8004190:	d112      	bne.n	80041b8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <HAL_UART_Receive_DMA+0x26>
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e00b      	b.n	80041ba <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80041a8:	88fb      	ldrh	r3, [r7, #6]
 80041aa:	461a      	mov	r2, r3
 80041ac:	68b9      	ldr	r1, [r7, #8]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fcc0 	bl	8004b34 <UART_Start_Receive_DMA>
 80041b4:	4603      	mov	r3, r0
 80041b6:	e000      	b.n	80041ba <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041b8:	2302      	movs	r3, #2
  }
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b0ba      	sub	sp, #232	; 0xe8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80041f0:	2300      	movs	r3, #0
 80041f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80041f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004202:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10f      	bne.n	800422a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800420a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800420e:	f003 0320 	and.w	r3, r3, #32
 8004212:	2b00      	cmp	r3, #0
 8004214:	d009      	beq.n	800422a <HAL_UART_IRQHandler+0x66>
 8004216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fe24 	bl	8004e70 <UART_Receive_IT>
      return;
 8004228:	e25b      	b.n	80046e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800422a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800422e:	2b00      	cmp	r3, #0
 8004230:	f000 80de 	beq.w	80043f0 <HAL_UART_IRQHandler+0x22c>
 8004234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d106      	bne.n	800424e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004244:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 80d1 	beq.w	80043f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800424e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <HAL_UART_IRQHandler+0xae>
 800425a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800425e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004262:	2b00      	cmp	r3, #0
 8004264:	d005      	beq.n	8004272 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426a:	f043 0201 	orr.w	r2, r3, #1
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004276:	f003 0304 	and.w	r3, r3, #4
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00b      	beq.n	8004296 <HAL_UART_IRQHandler+0xd2>
 800427e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d005      	beq.n	8004296 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428e:	f043 0202 	orr.w	r2, r3, #2
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00b      	beq.n	80042ba <HAL_UART_IRQHandler+0xf6>
 80042a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b2:	f043 0204 	orr.w	r2, r3, #4
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d011      	beq.n	80042ea <HAL_UART_IRQHandler+0x126>
 80042c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d005      	beq.n	80042ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e2:	f043 0208 	orr.w	r2, r3, #8
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 81f2 	beq.w	80046d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042f8:	f003 0320 	and.w	r3, r3, #32
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d008      	beq.n	8004312 <HAL_UART_IRQHandler+0x14e>
 8004300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004304:	f003 0320 	and.w	r3, r3, #32
 8004308:	2b00      	cmp	r3, #0
 800430a:	d002      	beq.n	8004312 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fdaf 	bl	8004e70 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf14      	ite	ne
 8004320:	2301      	movne	r3, #1
 8004322:	2300      	moveq	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d103      	bne.n	800433e <HAL_UART_IRQHandler+0x17a>
 8004336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800433a:	2b00      	cmp	r3, #0
 800433c:	d04f      	beq.n	80043de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fcb9 	bl	8004cb6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434e:	2b00      	cmp	r3, #0
 8004350:	d041      	beq.n	80043d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3314      	adds	r3, #20
 8004358:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004360:	e853 3f00 	ldrex	r3, [r3]
 8004364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004368:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800436c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004370:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	3314      	adds	r3, #20
 800437a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800437e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004382:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004386:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800438a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800438e:	e841 2300 	strex	r3, r2, [r1]
 8004392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1d9      	bne.n	8004352 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d013      	beq.n	80043ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	4a7e      	ldr	r2, [pc, #504]	; (80045a4 <HAL_UART_IRQHandler+0x3e0>)
 80043ac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fe faa2 	bl	80028fc <HAL_DMA_Abort_IT>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d016      	beq.n	80043ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80043c8:	4610      	mov	r0, r2
 80043ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043cc:	e00e      	b.n	80043ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f99c 	bl	800470c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d4:	e00a      	b.n	80043ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f998 	bl	800470c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043dc:	e006      	b.n	80043ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f994 	bl	800470c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80043ea:	e175      	b.n	80046d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ec:	bf00      	nop
    return;
 80043ee:	e173      	b.n	80046d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	f040 814f 	bne.w	8004698 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80043fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043fe:	f003 0310 	and.w	r3, r3, #16
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 8148 	beq.w	8004698 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800440c:	f003 0310 	and.w	r3, r3, #16
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 8141 	beq.w	8004698 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	60bb      	str	r3, [r7, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80b6 	beq.w	80045a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004448:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 8145 	beq.w	80046dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800445a:	429a      	cmp	r2, r3
 800445c:	f080 813e 	bcs.w	80046dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004466:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446c:	699b      	ldr	r3, [r3, #24]
 800446e:	2b20      	cmp	r3, #32
 8004470:	f000 8088 	beq.w	8004584 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800448a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800448e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004492:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	330c      	adds	r3, #12
 800449c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80044a0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80044a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80044ac:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80044b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d1d9      	bne.n	8004474 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3314      	adds	r3, #20
 80044c6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044ca:	e853 3f00 	ldrex	r3, [r3]
 80044ce:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80044d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044d2:	f023 0301 	bic.w	r3, r3, #1
 80044d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	3314      	adds	r3, #20
 80044e0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80044e4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80044e8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80044ec:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80044f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e1      	bne.n	80044c0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3314      	adds	r3, #20
 8004502:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800450c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800450e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004512:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3314      	adds	r3, #20
 800451c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004520:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004522:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004524:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004526:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004528:	e841 2300 	strex	r3, r2, [r1]
 800452c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800452e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1e3      	bne.n	80044fc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	330c      	adds	r3, #12
 8004548:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800454c:	e853 3f00 	ldrex	r3, [r3]
 8004550:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004554:	f023 0310 	bic.w	r3, r3, #16
 8004558:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	330c      	adds	r3, #12
 8004562:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004566:	65ba      	str	r2, [r7, #88]	; 0x58
 8004568:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800456a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800456c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800456e:	e841 2300 	strex	r3, r2, [r1]
 8004572:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1e3      	bne.n	8004542 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe f980 	bl	8002884 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004592:	b29b      	uxth	r3, r3
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	b29b      	uxth	r3, r3
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f8bf 	bl	800471e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045a0:	e09c      	b.n	80046dc <HAL_UART_IRQHandler+0x518>
 80045a2:	bf00      	nop
 80045a4:	08004d7b 	.word	0x08004d7b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 808e 	beq.w	80046e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80045c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 8089 	beq.w	80046e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d8:	e853 3f00 	ldrex	r3, [r3]
 80045dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80045de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80045e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	330c      	adds	r3, #12
 80045ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80045f2:	647a      	str	r2, [r7, #68]	; 0x44
 80045f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80045f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80045fa:	e841 2300 	strex	r3, r2, [r1]
 80045fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1e3      	bne.n	80045ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	3314      	adds	r3, #20
 800460c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004610:	e853 3f00 	ldrex	r3, [r3]
 8004614:	623b      	str	r3, [r7, #32]
   return(result);
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	f023 0301 	bic.w	r3, r3, #1
 800461c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	3314      	adds	r3, #20
 8004626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800462a:	633a      	str	r2, [r7, #48]	; 0x30
 800462c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004632:	e841 2300 	strex	r3, r2, [r1]
 8004636:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e3      	bne.n	8004606 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	330c      	adds	r3, #12
 8004652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	e853 3f00 	ldrex	r3, [r3]
 800465a:	60fb      	str	r3, [r7, #12]
   return(result);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f023 0310 	bic.w	r3, r3, #16
 8004662:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	330c      	adds	r3, #12
 800466c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004670:	61fa      	str	r2, [r7, #28]
 8004672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004674:	69b9      	ldr	r1, [r7, #24]
 8004676:	69fa      	ldr	r2, [r7, #28]
 8004678:	e841 2300 	strex	r3, r2, [r1]
 800467c:	617b      	str	r3, [r7, #20]
   return(result);
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1e3      	bne.n	800464c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800468a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800468e:	4619      	mov	r1, r3
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f844 	bl	800471e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004696:	e023      	b.n	80046e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800469c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d009      	beq.n	80046b8 <HAL_UART_IRQHandler+0x4f4>
 80046a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fb76 	bl	8004da2 <UART_Transmit_IT>
    return;
 80046b6:	e014      	b.n	80046e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00e      	beq.n	80046e2 <HAL_UART_IRQHandler+0x51e>
 80046c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 fbb5 	bl	8004e40 <UART_EndTransmit_IT>
    return;
 80046d6:	e004      	b.n	80046e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80046d8:	bf00      	nop
 80046da:	e002      	b.n	80046e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80046dc:	bf00      	nop
 80046de:	e000      	b.n	80046e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80046e0:	bf00      	nop
  }
}
 80046e2:	37e8      	adds	r7, #232	; 0xe8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bc80      	pop	{r7}
 80046f8:	4770      	bx	lr

080046fa <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr

0800470c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	bc80      	pop	{r7}
 800471c:	4770      	bx	lr

0800471e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	460b      	mov	r3, r1
 8004728:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b090      	sub	sp, #64	; 0x40
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0320 	and.w	r3, r3, #32
 800474c:	2b00      	cmp	r3, #0
 800474e:	d137      	bne.n	80047c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004750:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004752:	2200      	movs	r2, #0
 8004754:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3314      	adds	r3, #20
 800475c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	623b      	str	r3, [r7, #32]
   return(result);
 8004766:	6a3b      	ldr	r3, [r7, #32]
 8004768:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800476c:	63bb      	str	r3, [r7, #56]	; 0x38
 800476e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3314      	adds	r3, #20
 8004774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004776:	633a      	str	r2, [r7, #48]	; 0x30
 8004778:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800477c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e5      	bne.n	8004756 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800478a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	330c      	adds	r3, #12
 8004790:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	e853 3f00 	ldrex	r3, [r3]
 8004798:	60fb      	str	r3, [r7, #12]
   return(result);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047a0:	637b      	str	r3, [r7, #52]	; 0x34
 80047a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	330c      	adds	r3, #12
 80047a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047aa:	61fa      	str	r2, [r7, #28]
 80047ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ae:	69b9      	ldr	r1, [r7, #24]
 80047b0:	69fa      	ldr	r2, [r7, #28]
 80047b2:	e841 2300 	strex	r3, r2, [r1]
 80047b6:	617b      	str	r3, [r7, #20]
   return(result);
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1e5      	bne.n	800478a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80047be:	e002      	b.n	80047c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80047c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80047c2:	f7fc fe69 	bl	8001498 <HAL_UART_TxCpltCallback>
}
 80047c6:	bf00      	nop
 80047c8:	3740      	adds	r7, #64	; 0x40
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f7ff ff83 	bl	80046e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047e2:	bf00      	nop
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b09c      	sub	sp, #112	; 0x70
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f6:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b00      	cmp	r3, #0
 8004804:	d172      	bne.n	80048ec <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004808:	2200      	movs	r2, #0
 800480a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800480c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	330c      	adds	r3, #12
 8004812:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004816:	e853 3f00 	ldrex	r3, [r3]
 800481a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800481c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800481e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004822:	66bb      	str	r3, [r7, #104]	; 0x68
 8004824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	330c      	adds	r3, #12
 800482a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800482c:	65ba      	str	r2, [r7, #88]	; 0x58
 800482e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004830:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004832:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004834:	e841 2300 	strex	r3, r2, [r1]
 8004838:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800483a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1e5      	bne.n	800480c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3314      	adds	r3, #20
 8004846:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800484a:	e853 3f00 	ldrex	r3, [r3]
 800484e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004852:	f023 0301 	bic.w	r3, r3, #1
 8004856:	667b      	str	r3, [r7, #100]	; 0x64
 8004858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	3314      	adds	r3, #20
 800485e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004860:	647a      	str	r2, [r7, #68]	; 0x44
 8004862:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004864:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004866:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004868:	e841 2300 	strex	r3, r2, [r1]
 800486c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800486e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1e5      	bne.n	8004840 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	3314      	adds	r3, #20
 800487a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487e:	e853 3f00 	ldrex	r3, [r3]
 8004882:	623b      	str	r3, [r7, #32]
   return(result);
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800488a:	663b      	str	r3, [r7, #96]	; 0x60
 800488c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3314      	adds	r3, #20
 8004892:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004894:	633a      	str	r2, [r7, #48]	; 0x30
 8004896:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800489a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e5      	bne.n	8004874 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d119      	bne.n	80048ec <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	330c      	adds	r3, #12
 80048be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	e853 3f00 	ldrex	r3, [r3]
 80048c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f023 0310 	bic.w	r3, r3, #16
 80048ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	330c      	adds	r3, #12
 80048d6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80048d8:	61fa      	str	r2, [r7, #28]
 80048da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	69b9      	ldr	r1, [r7, #24]
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	e841 2300 	strex	r3, r2, [r1]
 80048e4:	617b      	str	r3, [r7, #20]
   return(result);
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e5      	bne.n	80048b8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ee:	2200      	movs	r2, #0
 80048f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d106      	bne.n	8004908 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048fe:	4619      	mov	r1, r3
 8004900:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004902:	f7ff ff0c 	bl	800471e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004906:	e002      	b.n	800490e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004908:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800490a:	f7fc fdeb 	bl	80014e4 <HAL_UART_RxCpltCallback>
}
 800490e:	bf00      	nop
 8004910:	3770      	adds	r7, #112	; 0x70
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b084      	sub	sp, #16
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004922:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	2b01      	cmp	r3, #1
 8004930:	d108      	bne.n	8004944 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004936:	085b      	lsrs	r3, r3, #1
 8004938:	b29b      	uxth	r3, r3
 800493a:	4619      	mov	r1, r3
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f7ff feee 	bl	800471e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004942:	e002      	b.n	800494a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f7ff fed8 	bl	80046fa <HAL_UART_RxHalfCpltCallback>
}
 800494a:	bf00      	nop
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b084      	sub	sp, #16
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800495a:	2300      	movs	r3, #0
 800495c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800496e:	2b00      	cmp	r3, #0
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b21      	cmp	r3, #33	; 0x21
 8004984:	d108      	bne.n	8004998 <UART_DMAError+0x46>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2200      	movs	r2, #0
 8004990:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004992:	68b8      	ldr	r0, [r7, #8]
 8004994:	f000 f968 	bl	8004c68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	bf14      	ite	ne
 80049a6:	2301      	movne	r3, #1
 80049a8:	2300      	moveq	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b22      	cmp	r3, #34	; 0x22
 80049b8:	d108      	bne.n	80049cc <UART_DMAError+0x7a>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2200      	movs	r2, #0
 80049c4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80049c6:	68b8      	ldr	r0, [r7, #8]
 80049c8:	f000 f975 	bl	8004cb6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d0:	f043 0210 	orr.w	r2, r3, #16
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049d8:	68b8      	ldr	r0, [r7, #8]
 80049da:	f7ff fe97 	bl	800470c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049de:	bf00      	nop
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b090      	sub	sp, #64	; 0x40
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	603b      	str	r3, [r7, #0]
 80049f2:	4613      	mov	r3, r2
 80049f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f6:	e050      	b.n	8004a9a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fe:	d04c      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d007      	beq.n	8004a16 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a06:	f7fc fe63 	bl	80016d0 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d241      	bcs.n	8004a9a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	330c      	adds	r3, #12
 8004a1c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a20:	e853 3f00 	ldrex	r3, [r3]
 8004a24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a36:	637a      	str	r2, [r7, #52]	; 0x34
 8004a38:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e5      	bne.n	8004a16 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3314      	adds	r3, #20
 8004a50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	613b      	str	r3, [r7, #16]
   return(result);
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f023 0301 	bic.w	r3, r3, #1
 8004a60:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3314      	adds	r3, #20
 8004a68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a6a:	623a      	str	r2, [r7, #32]
 8004a6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6e:	69f9      	ldr	r1, [r7, #28]
 8004a70:	6a3a      	ldr	r2, [r7, #32]
 8004a72:	e841 2300 	strex	r3, r2, [r1]
 8004a76:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1e5      	bne.n	8004a4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2220      	movs	r2, #32
 8004a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e00f      	b.n	8004aba <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	bf0c      	ite	eq
 8004aaa:	2301      	moveq	r3, #1
 8004aac:	2300      	movne	r3, #0
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	79fb      	ldrb	r3, [r7, #7]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d09f      	beq.n	80049f8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3740      	adds	r7, #64	; 0x40
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b085      	sub	sp, #20
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	60f8      	str	r0, [r7, #12]
 8004aca:	60b9      	str	r1, [r7, #8]
 8004acc:	4613      	mov	r3, r2
 8004ace:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	88fa      	ldrh	r2, [r7, #6]
 8004ada:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	88fa      	ldrh	r2, [r7, #6]
 8004ae0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2222      	movs	r2, #34	; 0x22
 8004aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d007      	beq.n	8004b08 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b06:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	695a      	ldr	r2, [r3, #20]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f042 0201 	orr.w	r2, r2, #1
 8004b16:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68da      	ldr	r2, [r3, #12]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f042 0220 	orr.w	r2, r2, #32
 8004b26:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr

08004b34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b098      	sub	sp, #96	; 0x60
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	4613      	mov	r3, r2
 8004b40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	88fa      	ldrh	r2, [r7, #6]
 8004b4c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2222      	movs	r2, #34	; 0x22
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	4a3e      	ldr	r2, [pc, #248]	; (8004c5c <UART_Start_Receive_DMA+0x128>)
 8004b62:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b68:	4a3d      	ldr	r2, [pc, #244]	; (8004c60 <UART_Start_Receive_DMA+0x12c>)
 8004b6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b70:	4a3c      	ldr	r2, [pc, #240]	; (8004c64 <UART_Start_Receive_DMA+0x130>)
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b78:	2200      	movs	r2, #0
 8004b7a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b7c:	f107 0308 	add.w	r3, r7, #8
 8004b80:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	88fb      	ldrh	r3, [r7, #6]
 8004b94:	f7fd fe16 	bl	80027c4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b98:	2300      	movs	r3, #0
 8004b9a:	613b      	str	r3, [r7, #16]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	613b      	str	r3, [r7, #16]
 8004bac:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d019      	beq.n	8004bea <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	330c      	adds	r3, #12
 8004bbc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bcc:	65bb      	str	r3, [r7, #88]	; 0x58
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	330c      	adds	r3, #12
 8004bd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bd6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004bd8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004bdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004be4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e5      	bne.n	8004bb6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3314      	adds	r3, #20
 8004bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	657b      	str	r3, [r7, #84]	; 0x54
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	3314      	adds	r3, #20
 8004c08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c0a:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c12:	e841 2300 	strex	r3, r2, [r1]
 8004c16:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1e5      	bne.n	8004bea <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3314      	adds	r3, #20
 8004c24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	617b      	str	r3, [r7, #20]
   return(result);
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c34:	653b      	str	r3, [r7, #80]	; 0x50
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3314      	adds	r3, #20
 8004c3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004c3e:	627a      	str	r2, [r7, #36]	; 0x24
 8004c40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c42:	6a39      	ldr	r1, [r7, #32]
 8004c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c46:	e841 2300 	strex	r3, r2, [r1]
 8004c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1e5      	bne.n	8004c1e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3760      	adds	r7, #96	; 0x60
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	080047eb 	.word	0x080047eb
 8004c60:	08004917 	.word	0x08004917
 8004c64:	08004953 	.word	0x08004953

08004c68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b089      	sub	sp, #36	; 0x24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	330c      	adds	r3, #12
 8004c76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004c86:	61fb      	str	r3, [r7, #28]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	69fa      	ldr	r2, [r7, #28]
 8004c90:	61ba      	str	r2, [r7, #24]
 8004c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6979      	ldr	r1, [r7, #20]
 8004c96:	69ba      	ldr	r2, [r7, #24]
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e5      	bne.n	8004c70 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004cac:	bf00      	nop
 8004cae:	3724      	adds	r7, #36	; 0x24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bc80      	pop	{r7}
 8004cb4:	4770      	bx	lr

08004cb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b095      	sub	sp, #84	; 0x54
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	330c      	adds	r3, #12
 8004cc4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cc8:	e853 3f00 	ldrex	r3, [r3]
 8004ccc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	330c      	adds	r3, #12
 8004cdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cde:	643a      	str	r2, [r7, #64]	; 0x40
 8004ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004ce4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ce6:	e841 2300 	strex	r3, r2, [r1]
 8004cea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1e5      	bne.n	8004cbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	3314      	adds	r3, #20
 8004cf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	6a3b      	ldr	r3, [r7, #32]
 8004cfc:	e853 3f00 	ldrex	r3, [r3]
 8004d00:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	f023 0301 	bic.w	r3, r3, #1
 8004d08:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	3314      	adds	r3, #20
 8004d10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d12:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d1a:	e841 2300 	strex	r3, r2, [r1]
 8004d1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1e5      	bne.n	8004cf2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d119      	bne.n	8004d62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	330c      	adds	r3, #12
 8004d34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	e853 3f00 	ldrex	r3, [r3]
 8004d3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f023 0310 	bic.w	r3, r3, #16
 8004d44:	647b      	str	r3, [r7, #68]	; 0x44
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	330c      	adds	r3, #12
 8004d4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d4e:	61ba      	str	r2, [r7, #24]
 8004d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d52:	6979      	ldr	r1, [r7, #20]
 8004d54:	69ba      	ldr	r2, [r7, #24]
 8004d56:	e841 2300 	strex	r3, r2, [r1]
 8004d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1e5      	bne.n	8004d2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d70:	bf00      	nop
 8004d72:	3754      	adds	r7, #84	; 0x54
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bc80      	pop	{r7}
 8004d78:	4770      	bx	lr

08004d7a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f7ff fcb9 	bl	800470c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d9a:	bf00      	nop
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b085      	sub	sp, #20
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b21      	cmp	r3, #33	; 0x21
 8004db4:	d13e      	bne.n	8004e34 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dbe:	d114      	bne.n	8004dea <UART_Transmit_IT+0x48>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d110      	bne.n	8004dea <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ddc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	1c9a      	adds	r2, r3, #2
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	621a      	str	r2, [r3, #32]
 8004de8:	e008      	b.n	8004dfc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	1c59      	adds	r1, r3, #1
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6211      	str	r1, [r2, #32]
 8004df4:	781a      	ldrb	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10f      	bne.n	8004e30 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e1e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e2e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	e000      	b.n	8004e36 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e34:	2302      	movs	r3, #2
  }
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr

08004e40 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e56:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f7fc fb19 	bl	8001498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08c      	sub	sp, #48	; 0x30
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b22      	cmp	r3, #34	; 0x22
 8004e82:	f040 80ae 	bne.w	8004fe2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e8e:	d117      	bne.n	8004ec0 <UART_Receive_IT+0x50>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d113      	bne.n	8004ec0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb8:	1c9a      	adds	r2, r3, #2
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	629a      	str	r2, [r3, #40]	; 0x28
 8004ebe:	e026      	b.n	8004f0e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed2:	d007      	beq.n	8004ee4 <UART_Receive_IT+0x74>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10a      	bne.n	8004ef2 <UART_Receive_IT+0x82>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eee:	701a      	strb	r2, [r3, #0]
 8004ef0:	e008      	b.n	8004f04 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004efe:	b2da      	uxtb	r2, r3
 8004f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f02:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	3b01      	subs	r3, #1
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d15d      	bne.n	8004fde <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0220 	bic.w	r2, r2, #32
 8004f30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	695a      	ldr	r2, [r3, #20]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0201 	bic.w	r2, r2, #1
 8004f50:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2220      	movs	r2, #32
 8004f56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d135      	bne.n	8004fd4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	330c      	adds	r3, #12
 8004f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	e853 3f00 	ldrex	r3, [r3]
 8004f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	f023 0310 	bic.w	r3, r3, #16
 8004f84:	627b      	str	r3, [r7, #36]	; 0x24
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	330c      	adds	r3, #12
 8004f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f8e:	623a      	str	r2, [r7, #32]
 8004f90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	69f9      	ldr	r1, [r7, #28]
 8004f94:	6a3a      	ldr	r2, [r7, #32]
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1e5      	bne.n	8004f6e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0310 	and.w	r3, r3, #16
 8004fac:	2b10      	cmp	r3, #16
 8004fae:	d10a      	bne.n	8004fc6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60fb      	str	r3, [r7, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fca:	4619      	mov	r1, r3
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f7ff fba6 	bl	800471e <HAL_UARTEx_RxEventCallback>
 8004fd2:	e002      	b.n	8004fda <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f7fc fa85 	bl	80014e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	e002      	b.n	8004fe4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	e000      	b.n	8004fe4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004fe2:	2302      	movs	r3, #2
  }
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3730      	adds	r7, #48	; 0x30
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	431a      	orrs	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	4313      	orrs	r3, r2
 800501a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005026:	f023 030c 	bic.w	r3, r3, #12
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	6812      	ldr	r2, [r2, #0]
 800502e:	68b9      	ldr	r1, [r7, #8]
 8005030:	430b      	orrs	r3, r1
 8005032:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699a      	ldr	r2, [r3, #24]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a2c      	ldr	r2, [pc, #176]	; (8005100 <UART_SetConfig+0x114>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d103      	bne.n	800505c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005054:	f7fe fef6 	bl	8003e44 <HAL_RCC_GetPCLK2Freq>
 8005058:	60f8      	str	r0, [r7, #12]
 800505a:	e002      	b.n	8005062 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800505c:	f7fe fede 	bl	8003e1c <HAL_RCC_GetPCLK1Freq>
 8005060:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	4613      	mov	r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4413      	add	r3, r2
 800506a:	009a      	lsls	r2, r3, #2
 800506c:	441a      	add	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	fbb2 f3f3 	udiv	r3, r2, r3
 8005078:	4a22      	ldr	r2, [pc, #136]	; (8005104 <UART_SetConfig+0x118>)
 800507a:	fba2 2303 	umull	r2, r3, r2, r3
 800507e:	095b      	lsrs	r3, r3, #5
 8005080:	0119      	lsls	r1, r3, #4
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	4613      	mov	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	009a      	lsls	r2, r3, #2
 800508c:	441a      	add	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	fbb2 f2f3 	udiv	r2, r2, r3
 8005098:	4b1a      	ldr	r3, [pc, #104]	; (8005104 <UART_SetConfig+0x118>)
 800509a:	fba3 0302 	umull	r0, r3, r3, r2
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	2064      	movs	r0, #100	; 0x64
 80050a2:	fb00 f303 	mul.w	r3, r0, r3
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	3332      	adds	r3, #50	; 0x32
 80050ac:	4a15      	ldr	r2, [pc, #84]	; (8005104 <UART_SetConfig+0x118>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050b8:	4419      	add	r1, r3
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	009a      	lsls	r2, r3, #2
 80050c4:	441a      	add	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80050d0:	4b0c      	ldr	r3, [pc, #48]	; (8005104 <UART_SetConfig+0x118>)
 80050d2:	fba3 0302 	umull	r0, r3, r3, r2
 80050d6:	095b      	lsrs	r3, r3, #5
 80050d8:	2064      	movs	r0, #100	; 0x64
 80050da:	fb00 f303 	mul.w	r3, r0, r3
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	3332      	adds	r3, #50	; 0x32
 80050e4:	4a07      	ldr	r2, [pc, #28]	; (8005104 <UART_SetConfig+0x118>)
 80050e6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ea:	095b      	lsrs	r3, r3, #5
 80050ec:	f003 020f 	and.w	r2, r3, #15
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	440a      	add	r2, r1
 80050f6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050f8:	bf00      	nop
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	40013800 	.word	0x40013800
 8005104:	51eb851f 	.word	0x51eb851f

08005108 <memset>:
 8005108:	4603      	mov	r3, r0
 800510a:	4402      	add	r2, r0
 800510c:	4293      	cmp	r3, r2
 800510e:	d100      	bne.n	8005112 <memset+0xa>
 8005110:	4770      	bx	lr
 8005112:	f803 1b01 	strb.w	r1, [r3], #1
 8005116:	e7f9      	b.n	800510c <memset+0x4>

08005118 <__libc_init_array>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	2600      	movs	r6, #0
 800511c:	4d0c      	ldr	r5, [pc, #48]	; (8005150 <__libc_init_array+0x38>)
 800511e:	4c0d      	ldr	r4, [pc, #52]	; (8005154 <__libc_init_array+0x3c>)
 8005120:	1b64      	subs	r4, r4, r5
 8005122:	10a4      	asrs	r4, r4, #2
 8005124:	42a6      	cmp	r6, r4
 8005126:	d109      	bne.n	800513c <__libc_init_array+0x24>
 8005128:	f000 f81a 	bl	8005160 <_init>
 800512c:	2600      	movs	r6, #0
 800512e:	4d0a      	ldr	r5, [pc, #40]	; (8005158 <__libc_init_array+0x40>)
 8005130:	4c0a      	ldr	r4, [pc, #40]	; (800515c <__libc_init_array+0x44>)
 8005132:	1b64      	subs	r4, r4, r5
 8005134:	10a4      	asrs	r4, r4, #2
 8005136:	42a6      	cmp	r6, r4
 8005138:	d105      	bne.n	8005146 <__libc_init_array+0x2e>
 800513a:	bd70      	pop	{r4, r5, r6, pc}
 800513c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005140:	4798      	blx	r3
 8005142:	3601      	adds	r6, #1
 8005144:	e7ee      	b.n	8005124 <__libc_init_array+0xc>
 8005146:	f855 3b04 	ldr.w	r3, [r5], #4
 800514a:	4798      	blx	r3
 800514c:	3601      	adds	r6, #1
 800514e:	e7f2      	b.n	8005136 <__libc_init_array+0x1e>
 8005150:	080051c8 	.word	0x080051c8
 8005154:	080051c8 	.word	0x080051c8
 8005158:	080051c8 	.word	0x080051c8
 800515c:	080051cc 	.word	0x080051cc

08005160 <_init>:
 8005160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005162:	bf00      	nop
 8005164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005166:	bc08      	pop	{r3}
 8005168:	469e      	mov	lr, r3
 800516a:	4770      	bx	lr

0800516c <_fini>:
 800516c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516e:	bf00      	nop
 8005170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005172:	bc08      	pop	{r3}
 8005174:	469e      	mov	lr, r3
 8005176:	4770      	bx	lr
