#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 18 18:50:12 2020
# Process ID: 8584
# Current directory: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1
# Command line: vivado.exe -log UAL_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UAL_wrapper.tcl
# Log file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/UAL_wrapper.vds
# Journal file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UAL_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/ip_repo/DIV_4_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/ip_repo/MUX_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/ip_repo/CMP_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top UAL_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UAL_wrapper' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/hdl/UAL_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'UAL' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:14' bound to instance 'UAL_i' of component 'UAL' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/hdl/UAL_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'UAL' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:27]
INFO: [Synth 8-3491] module 'UAL_CMP_4B_0_0' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_CMP_4B_0_0_stub.vhdl:5' bound to instance 'CMP_4B_0' of component 'UAL_CMP_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:60]
INFO: [Synth 8-638] synthesizing module 'UAL_CMP_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_CMP_4B_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'UAL_DIV_4_4B_0_0' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_DIV_4_4B_0_0_stub.vhdl:5' bound to instance 'DIV_4_4B_0' of component 'UAL_DIV_4_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:66]
INFO: [Synth 8-638] synthesizing module 'UAL_DIV_4_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_DIV_4_4B_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'UAL_MUX_4B_0_0' declared at 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_MUX_4B_0_0_stub.vhdl:5' bound to instance 'MUX_4B_0' of component 'UAL_MUX_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:71]
INFO: [Synth 8-638] synthesizing module 'UAL_MUX_4B_0_0' [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/.Xil/Vivado-8584-SCC5877/realtime/UAL_MUX_4B_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'UAL' (1#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/synth/UAL.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'UAL_wrapper' (2#1) [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/hdl/UAL_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_MUX_4B_0_0/UAL_MUX_4B_0_0/UAL_MUX_4B_0_0_in_context.xdc] for cell 'UAL_i/MUX_4B_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_MUX_4B_0_0/UAL_MUX_4B_0_0/UAL_MUX_4B_0_0_in_context.xdc] for cell 'UAL_i/MUX_4B_0'
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_DIV_4_4B_0_0/UAL_DIV_4_4B_0_0/UAL_DIV_4_4B_0_0_in_context.xdc] for cell 'UAL_i/DIV_4_4B_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_DIV_4_4B_0_0/UAL_DIV_4_4B_0_0/UAL_DIV_4_4B_0_0_in_context.xdc] for cell 'UAL_i/DIV_4_4B_0'
Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_CMP_4B_0_0/UAL_CMP_4B_0_0/UAL_CMP_4B_0_0_in_context.xdc] for cell 'UAL_i/CMP_4B_0'
Finished Parsing XDC File [c:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.srcs/sources_1/bd/UAL/ip/UAL_CMP_4B_0_0/UAL_CMP_4B_0_0/UAL_CMP_4B_0_0_in_context.xdc] for cell 'UAL_i/CMP_4B_0'
Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/labo2.xdc]
Finished Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/labo2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/labo2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UAL_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UAL_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for UAL_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UAL_i/MUX_4B_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UAL_i/DIV_4_4B_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for UAL_i/CMP_4B_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |UAL_CMP_4B_0_0   |         1|
|2     |UAL_DIV_4_4B_0_0 |         1|
|3     |UAL_MUX_4B_0_0   |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |UAL_CMP_4B_0_0_bbox   |     1|
|2     |UAL_DIV_4_4B_0_0_bbox |     1|
|3     |UAL_MUX_4B_0_0_bbox   |     1|
|4     |IBUF                  |     9|
|5     |OBUF                  |     4|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1015.063 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 1015.063 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab2/lab2/lab2.runs/synth_1/UAL_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UAL_wrapper_utilization_synth.rpt -pb UAL_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 18:51:11 2020...
