{"#address-cells":[1],"#size-cells":[1],"aliases":{"serial0":["&/soc/serial@64000000"]},"chosen":{"stdout-path":["&/soc/serial@64000000"]},"compatible":["ucb-bar,chipyard-dev"],"cpus":{"#address-cells":[1],"#size-cells":[0],"cpu@0":{"clock-frequency":[0],"compatible":["sifive,rocket0","riscv"],"d-cache-block-size":[64],"d-cache-sets":[64],"d-cache-size":[4096],"device_type":["cpu"],"hardware-exec-breakpoint-count":[1],"i-cache-block-size":[64],"i-cache-sets":[64],"i-cache-size":[4096],"interrupt-controller":{"#interrupt-cells":[1],"compatible":["riscv,cpu-intc"],"interrupt-controller":[]},"next-level-cache":["&/memory@80000000"],"reg":[{"base":0,"size":1,"r":false,"w":false,"x":false,"c":false,"a":false}],"riscv,isa":["rv64imaczicsr_zifencei_zihpm_xrocket"],"riscv,pmpgranularity":[4],"riscv,pmpregions":[8],"status":["okay"],"timebase-frequency":[1000000]},"timebase-frequency":[1000000]},"memory@80000000":{"device_type":["memory"],"reg":[{"base":2147483648,"size":268435456,"r":true,"w":true,"x":true,"c":true,"a":false}]},"model":["ucb-bar,chipyard"],"soc":{"#address-cells":[1],"#size-cells":[1],"boot-address-reg@4000":{"reg":[{"base":16384,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"clint@2000000":{"compatible":["riscv,clint0"],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",3,"&/cpus/cpu@0/interrupt-controller",7],"reg":[{"base":33554432,"size":65536,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"clock-gater@100000":{"reg":[{"base":1048576,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"compatible":["ucb-bar,chipyard-soc","simple-bus"],"debug-controller@0":{"compatible":["sifive,debug-013","riscv,debug-013"],"debug-attach":["jtag"],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",65535],"reg":[{"base":0,"size":4096,"r":true,"w":true,"x":true,"c":false,"a":true}],"reg-names":["control"]},"error-device@3000":{"compatible":["sifive,error0"],"reg":[{"base":12288,"size":4096,"r":true,"w":true,"x":true,"c":false,"a":true}]},"gpio@64002000":{"#gpio-cells":[2],"#interrupt-cells":[2],"clocks":["&/soc/subsystem_pbus_clock"],"compatible":["sifive,gpio0","sifive,gpio1"],"gpio-controller":[],"interrupt-controller":[],"interrupt-parent":["&/soc/interrupt-controller@c000000"],"interrupts":[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],"reg":[{"base":1677729792,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"interrupt-controller@c000000":{"#interrupt-cells":[1],"compatible":["riscv,plic0"],"interrupt-controller":[],"interrupts-extended":["&/cpus/cpu@0/interrupt-controller",11],"reg":[{"base":201326592,"size":67108864,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"],"riscv,max-priority":[7],"riscv,ndev":[18]},"ranges":[],"rom@10000":{"compatible":["sifive,rom0"],"reg":[{"base":65536,"size":65536,"r":true,"w":false,"x":true,"c":false,"a":false}],"reg-names":["mem"]},"serial@64000000":{"clocks":["&/soc/subsystem_pbus_clock"],"compatible":["sifive,uart0"],"interrupt-parent":["&/soc/interrupt-controller@c000000"],"interrupts":[1],"reg":[{"base":1677721600,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"spi@64003000":{"#address-cells":[1],"#size-cells":[0],"clocks":["&/soc/subsystem_pbus_clock"],"compatible":["sifive,spi0"],"interrupt-parent":["&/soc/interrupt-controller@c000000"],"interrupts":[18],"mmc@0":{"compatible":["mmc-spi-slot"],"disable-wp":[],"reg":[{"base":0,"size":1,"r":false,"w":false,"x":false,"c":false,"a":false}],"spi-max-frequency":[1000000],"voltage-ranges":[3300,3300]},"reg":[{"base":1677733888,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]},"subsystem_l2_clock":{"#clock-cells":[0],"clock-frequency":[50000000],"clock-output-names":["subsystem_l2_clock"],"compatible":["fixed-clock"]},"subsystem_mbus_clock":{"#clock-cells":[0],"clock-frequency":[50000000],"clock-output-names":["subsystem_mbus_clock"],"compatible":["fixed-clock"]},"subsystem_pbus_clock":{"#clock-cells":[0],"clock-frequency":[50000000],"clock-output-names":["subsystem_pbus_clock"],"compatible":["fixed-clock"]},"subsystem_sbus_clock":{"#clock-cells":[0],"clock-frequency":[50000000],"clock-output-names":["subsystem_sbus_clock"],"compatible":["fixed-clock"]},"tile-reset-setter@110000":{"reg":[{"base":1114112,"size":4096,"r":true,"w":true,"x":false,"c":false,"a":true}],"reg-names":["control"]}}}