# //  Questa Sim-64
# //  Version 10.6_1 linux_x86_64 Jan 30 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run_ex6.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:55 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/package_func.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package alu_func
# -- Compiling package body alu_func
# -- Loading package alu_func
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/package_proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package alu_func
# -- Compiling package alu_proc
# -- Compiling package body alu_proc
# -- Loading package alu_proc
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package alu_func
# -- Loading package alu_proc
# -- Compiling entity alu
# -- Compiling architecture alu_arch of alu
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package alu_func
# -- Loading package alu_proc
# -- Compiling entity RAM
# -- Compiling architecture RAM_arch of RAM
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package alu_func
# -- Loading package NUMERIC_STD
# -- Loading package alu_proc
# -- Compiling entity mux
# -- Compiling architecture arch_mux of mux
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/decoder2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package alu_func
# -- Loading package alu_proc
# -- Compiling entity dec
# -- Compiling architecture dec_arch of dec
# End time: 16:15:56 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:56 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package alu_func
# -- Loading package alu_proc
# -- Compiling entity top
# -- Compiling architecture arch of top
# -- Loading entity alu
# -- Loading entity RAM
# -- Loading entity dec
# -- Loading entity mux
# End time: 16:15:57 on Apr 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.6_1 Compiler 2017.01 Jan 30 2017
# Start time: 16:15:57 on Apr 25,2023
# vcom -reportprogress 300 -work work ../vhdl/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package alu_func
# -- Loading package alu_proc
# -- Compiling entity testbench
# -- Compiling architecture arch of testbench
# -- Loading entity top
# End time: 16:15:57 on Apr 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 16:15:57 on Apr 25,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_func(body)
# Loading work.alu_proc(body)
# Loading work.testbench(arch)
# Loading work.top(arch)
# Loading work.alu(alu_arch)
# Loading work.ram(ram_arch)
# Loading work.dec(dec_arch)
# Loading work.mux(arch_mux)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3 ns  Iteration: 0  Instance: :testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 13 ns  Iteration: 0  Instance: :testbench
# ** Note: ######################7
#    Time: 18 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 23 ns  Iteration: 0  Instance: :testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 33 ns  Iteration: 0  Instance: :testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 43 ns  Iteration: 0  Instance: :testbench
# ** Note: ######################7
#    Time: 48 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: WWWWWWWWWWW7
#    Time: 48 ns  Iteration: 3  Instance: :testbench:top:dut1
# ** Note: ######################7
#    Time: 78 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################26
#    Time: 118 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################26
#    Time: 148 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 188 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################1
#    Time: 228 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################1
#    Time: 268 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 308 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################2
#    Time: 348 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################1
#    Time: 388 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################2
#    Time: 428 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################130
#    Time: 468 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################2
#    Time: 508 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################1
#    Time: 548 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 588 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################0
#    Time: 628 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################0
#    Time: 658 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################100
#    Time: 698 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################100
#    Time: 728 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 768 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################131
#    Time: 808 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################227
#    Time: 848 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################227
#    Time: 878 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 918 ns  Iteration: 1  Instance: :testbench:top:dut3
# ** Note: ######################129
#    Time: 948 ns  Iteration: 1  Instance: :testbench:top:dut3
# 0 ps
# 2071650 ps
