<stg><name>multiply_row_col</name>


<trans_list>

<trans id="420" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:5  %row_V_addr = getelementptr [5 x i32]* %row_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="row_V_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader.0:6  %row_V_load = load i32* %row_V_addr, align 4

]]></Node>
<StgValue><ssdm name="row_V_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:2  %row_V_addr_1 = getelementptr [5 x i32]* %row_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="row_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:3  %row_V_load_1 = load i32* %row_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3  %col_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_0_V_read)

]]></Node>
<StgValue><ssdm name="col_0_V_read_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="3">
<![CDATA[
.preheader.preheader.0:6  %row_V_load = load i32* %row_V_addr, align 4

]]></Node>
<StgValue><ssdm name="row_V_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:7  %tmp_9 = icmp eq i32 %row_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:8  %tmp_s = icmp eq i32 %col_0_V_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0:9  %or_cond = or i1 %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.0:10  br i1 %or_cond, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %agg_result_colind_ad = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  store i5 0, i5* %agg_result_colind_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:3  %row_V_load_1 = load i32* %row_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:1  %row_V_addr_2 = getelementptr [5 x i32]* %row_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="row_V_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:2  %row_V_load_2 = load i32* %row_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:2  %row_V_addr_3 = getelementptr [5 x i32]* %row_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="row_V_addr_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:3  %row_V_load_3 = load i32* %row_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %op_V_assign = call fastcc i32 @mult(i32 %row_V_load, i32 %col_0_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:0  %z_idx_2 = phi i1 [ true, %0 ], [ false, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="z_idx_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:1  %z_idx_2_cast4 = zext i1 %z_idx_2 to i2

]]></Node>
<StgValue><ssdm name="z_idx_2_cast4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:4  %tmp_9_0_1 = icmp eq i32 %row_V_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:5  %or_cond7 = or i1 %tmp_9_0_1, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1:6  br i1 %or_cond7, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="1">
<![CDATA[
:0  %tmp_1_0_s = zext i1 %z_idx_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_0_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_20 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_0_s

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_20"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 1, i5* %agg_result_colind_ad_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6  %z_idx_3_0_1 = select i1 %z_idx_2, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="z_idx_3_0_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:2  %row_V_load_2 = load i32* %row_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:3  %row_V_load_3 = load i32* %row_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:1  %row_V_addr_4 = getelementptr [5 x i32]* %row_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="row_V_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:2  %row_V_load_4 = load i32* %row_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %agg_result_data_V_ad = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store i32 %op_V_assign, i32* %agg_result_data_V_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_0_1 = call fastcc i32 @mult(i32 %row_V_load_1, i32 %col_0_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_0_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:0  %z_idx_2_0_1 = phi i2 [ %z_idx_3_0_1, %1 ], [ %z_idx_2_cast4, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.1 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_0_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:3  %tmp_9_0_2 = icmp eq i32 %row_V_load_2, 0

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:4  %or_cond8 = or i1 %tmp_9_0_2, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2:5  br i1 %or_cond8, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_1_0_2 = zext i2 %z_idx_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_21 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_21"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 2, i5* %agg_result_colind_ad_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %z_idx_3_0_2 = add i2 %z_idx_2_0_1, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_0_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:2  %row_V_load_4 = load i32* %row_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="row_V_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_22 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_0_s

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_22"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_0_1, i32* %agg_result_data_V_ad_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_0_2 = call fastcc i32 @mult(i32 %row_V_load_2, i32 %col_0_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_0_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:0  %z_idx_2_0_2 = phi i2 [ %z_idx_3_0_2, %2 ], [ %z_idx_2_0_1, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.2 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_0_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="2">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:1  %z_idx_2_0_2_cast3 = zext i2 %z_idx_2_0_2 to i3

]]></Node>
<StgValue><ssdm name="z_idx_2_0_2_cast3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:4  %tmp_9_0_3 = icmp eq i32 %row_V_load_3, 0

]]></Node>
<StgValue><ssdm name="tmp_9_0_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:5  %or_cond9 = or i1 %tmp_9_0_3, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3:6  br i1 %or_cond9, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_1_0_3 = zext i2 %z_idx_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_0_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_22 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_22"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 3, i5* %agg_result_colind_ad_22, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %z_idx_3_0_3 = add i3 %z_idx_2_0_2_cast3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_0_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_23 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_23"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_0_2, i32* %agg_result_data_V_ad_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_0_3 = call fastcc i32 @mult(i32 %row_V_load_3, i32 %col_0_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_0_3"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:0  %z_idx_2_0_3 = phi i3 [ %z_idx_3_0_3, %3 ], [ %z_idx_2_0_2_cast3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.3 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_0_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:3  %tmp_9_0_4 = icmp eq i32 %row_V_load_4, 0

]]></Node>
<StgValue><ssdm name="tmp_9_0_4"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:4  %or_cond1 = or i1 %tmp_9_0_4, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4:5  br i1 %or_cond1, label %.preheader.0.5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_1_0_4 = zext i3 %z_idx_2_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_0_4"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_23 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_23"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 4, i5* %agg_result_colind_ad_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %z_idx_3_0_4 = add i3 %z_idx_2_0_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_0_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2  %col_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_1_V_read)

]]></Node>
<StgValue><ssdm name="col_1_V_read_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_24 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_0_3

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_24"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_0_3, i32* %agg_result_data_V_ad_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_0_4 = call fastcc i32 @mult(i32 %row_V_load_4, i32 %col_0_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_0_4"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.0.5:0  %agg_result_rowptr_1 = phi i3 [ %z_idx_3_0_4, %4 ], [ %z_idx_2_0_3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.4 ]

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.5:2  %tmp_1 = icmp eq i32 %col_1_V_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0.5:3  %or_cond2 = or i1 %tmp_9, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.5:4  br i1 %or_cond2, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_1_1 = zext i3 %agg_result_rowptr_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_24 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_1

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_24"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 0, i5* %agg_result_colind_ad_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %z_idx_3_1 = add i3 %agg_result_rowptr_1, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_25 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_0_4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_25"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_0_4, i32* %agg_result_data_V_ad_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_1 = call fastcc i32 @mult(i32 %row_V_load, i32 %col_1_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1:0  %z_idx_2_1 = phi i3 [ %z_idx_3_1, %5 ], [ %agg_result_rowptr_1, %.preheader.0.5 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1:1  %or_cond3 = or i1 %tmp_9_0_1, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1:2  br i1 %or_cond3, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_1_1_1 = zext i3 %z_idx_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_25 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_25"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 1, i5* %agg_result_colind_ad_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %z_idx_3_1_1 = add i3 %z_idx_2_1, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_1_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_26 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_1

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_26"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_1, i32* %agg_result_data_V_ad_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_1_1 = call fastcc i32 @mult(i32 %row_V_load_1, i32 %col_1_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2:0  %z_idx_2_1_1 = phi i3 [ %z_idx_3_1_1, %6 ], [ %z_idx_2_1, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.1 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_1_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="3">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2:1  %z_idx_2_1_1_cast2 = zext i3 %z_idx_2_1_1 to i4

]]></Node>
<StgValue><ssdm name="z_idx_2_1_1_cast2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2:2  %or_cond4 = or i1 %tmp_9_0_2, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2:3  br i1 %or_cond4, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_1_1_2 = zext i3 %z_idx_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_26 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_26"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 2, i5* %agg_result_colind_ad_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_1_2 = add i4 %z_idx_2_1_1_cast2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_1_2"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_27 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_27"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_1_1, i32* %agg_result_data_V_ad_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_1_2 = call fastcc i32 @mult(i32 %row_V_load_2, i32 %col_1_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1_2"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3:0  %z_idx_2_1_2 = phi i4 [ %z_idx_3_1_2, %7 ], [ %z_idx_2_1_1_cast2, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.2 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_1_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3:1  %or_cond5 = or i1 %tmp_9_0_3, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3:2  br i1 %or_cond5, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_1_3 = zext i4 %z_idx_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_1_3"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_27 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_27"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 3, i5* %agg_result_colind_ad_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_1_3 = add i4 %z_idx_2_1_2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_1_3"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_28 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_28"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_1_2, i32* %agg_result_data_V_ad_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_1_3 = call fastcc i32 @mult(i32 %row_V_load_3, i32 %col_1_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1_3"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4:0  %z_idx_2_1_3 = phi i4 [ %z_idx_3_1_3, %8 ], [ %z_idx_2_1_2, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.3 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_1_3"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4:1  %or_cond6 = or i1 %tmp_9_0_4, %tmp_1

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4:2  br i1 %or_cond6, label %.preheader.1.5, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_1_4 = zext i4 %z_idx_2_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_1_4"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_28 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_28"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 4, i5* %agg_result_colind_ad_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_1_4 = add i4 %z_idx_2_1_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_1_4"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1  %col_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_2_V_read)

]]></Node>
<StgValue><ssdm name="col_2_V_read_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_29 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_1_3

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_29"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_1_3, i32* %agg_result_data_V_ad_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_1_4 = call fastcc i32 @mult(i32 %row_V_load_4, i32 %col_1_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_1_4"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.1.5:0  %agg_result_rowptr_2 = phi i4 [ %z_idx_3_1_4, %9 ], [ %z_idx_2_1_3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.1.4 ]

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_2"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1.5:2  %tmp_2 = icmp eq i32 %col_2_V_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.1.5:3  %or_cond10 = or i1 %tmp_9, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1.5:4  br i1 %or_cond10, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_2 = zext i4 %agg_result_rowptr_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_29 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_29"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 0, i5* %agg_result_colind_ad_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_2 = add i4 %agg_result_rowptr_2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_2"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_30 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_1_4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_30"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_1_4, i32* %agg_result_data_V_ad_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_2 = call fastcc i32 @mult(i32 %row_V_load, i32 %col_2_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1:0  %z_idx_2_2 = phi i4 [ %z_idx_3_2, %10 ], [ %agg_result_rowptr_2, %.preheader.1.5 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_2"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1:1  %or_cond11 = or i1 %tmp_9_0_1, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1:2  br i1 %or_cond11, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_2_1 = zext i4 %z_idx_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_30 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_30"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 1, i5* %agg_result_colind_ad_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_2_1 = add i4 %z_idx_2_2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_2_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_31 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_31"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_2, i32* %agg_result_data_V_ad_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_2_1 = call fastcc i32 @mult(i32 %row_V_load_1, i32 %col_2_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2_1"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2:0  %z_idx_2_2_1 = phi i4 [ %z_idx_3_2_1, %11 ], [ %z_idx_2_2, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.1 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_2_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2:1  %or_cond12 = or i1 %tmp_9_0_2, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2:2  br i1 %or_cond12, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_2_2 = zext i4 %z_idx_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_31 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_31"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 2, i5* %agg_result_colind_ad_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_2_2 = add i4 %z_idx_2_2_1, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_2_2"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_32 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_32"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_2_1, i32* %agg_result_data_V_ad_32, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_2_2 = call fastcc i32 @mult(i32 %row_V_load_2, i32 %col_2_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2_2"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3:0  %z_idx_2_2_2 = phi i4 [ %z_idx_3_2_2, %12 ], [ %z_idx_2_2_1, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.2 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_2_2"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3:1  %or_cond13 = or i1 %tmp_9_0_3, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3:2  br i1 %or_cond13, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_2_3 = zext i4 %z_idx_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_2_3"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_32 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_32"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 3, i5* %agg_result_colind_ad_32, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_2_3 = add i4 %z_idx_2_2_2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_2_3"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_33 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_33"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_2_2, i32* %agg_result_data_V_ad_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_2_3 = call fastcc i32 @mult(i32 %row_V_load_3, i32 %col_2_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2_3"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4:0  %z_idx_2_2_3 = phi i4 [ %z_idx_3_2_3, %13 ], [ %z_idx_2_2_2, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.3 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_2_3"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4:1  %or_cond14 = or i1 %tmp_9_0_4, %tmp_2

]]></Node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4:2  br i1 %or_cond14, label %.preheader.2.5, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_2_4 = zext i4 %z_idx_2_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_2_4"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_33 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_33"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 4, i5* %agg_result_colind_ad_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %z_idx_3_2_4 = add i4 %z_idx_2_2_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_2_4"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:0  %col_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_3_V_read)

]]></Node>
<StgValue><ssdm name="col_3_V_read_1"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_34 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_2_3

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_34"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_2_3, i32* %agg_result_data_V_ad_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_2_4 = call fastcc i32 @mult(i32 %row_V_load_4, i32 %col_2_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_2_4"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.2.5:0  %agg_result_rowptr_3 = phi i4 [ %z_idx_3_2_4, %14 ], [ %z_idx_2_2_3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.2.4 ]

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_3"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="4">
<![CDATA[
.preheader.2.5:1  %agg_result_rowptr_3_s = zext i4 %agg_result_rowptr_3 to i5

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_3_s"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.2.5:3  %tmp_3 = icmp eq i32 %col_3_V_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.2.5:4  %or_cond15 = or i1 %tmp_9, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2.5:5  br i1 %or_cond15, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_1_3 = zext i4 %agg_result_rowptr_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_34 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_3

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_34"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 0, i5* %agg_result_colind_ad_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %z_idx_3_3 = add i5 %agg_result_rowptr_3_s, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_3"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1:1  %or_cond16 = or i1 %tmp_9_0_1, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2:1  %or_cond17 = or i1 %tmp_9_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3:1  %or_cond18 = or i1 %tmp_9_0_3, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4:1  %or_cond19 = or i1 %tmp_9_0_4, %tmp_3

]]></Node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_35 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_2_4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_35"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_2_4, i32* %agg_result_data_V_ad_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_3 = call fastcc i32 @mult(i32 %row_V_load, i32 %col_3_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1:0  %z_idx_2_3 = phi i5 [ %z_idx_3_3, %15 ], [ %agg_result_rowptr_3_s, %.preheader.2.5 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_3"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1:2  br i1 %or_cond16, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_1_3_1 = zext i5 %z_idx_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_3_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_35 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_3_1

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_35"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 1, i5* %agg_result_colind_ad_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %z_idx_3_3_1 = add i5 %z_idx_2_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_3_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_36 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_3

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_36"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_3, i32* %agg_result_data_V_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_3_1 = call fastcc i32 @mult(i32 %row_V_load_1, i32 %col_3_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3_1"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2:0  %z_idx_2_3_1 = phi i5 [ %z_idx_3_3_1, %16 ], [ %z_idx_2_3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.1 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_3_1"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2:2  br i1 %or_cond17, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_1_3_2 = zext i5 %z_idx_2_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_3_2"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_36 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_3_2

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_36"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 2, i5* %agg_result_colind_ad_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %z_idx_3_3_2 = add i5 %z_idx_2_3_1, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_3_2"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_37 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_3_1

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_37"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_3_1, i32* %agg_result_data_V_ad_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_3_2 = call fastcc i32 @mult(i32 %row_V_load_2, i32 %col_3_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3_2"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3:0  %z_idx_2_3_2 = phi i5 [ %z_idx_3_3_2, %17 ], [ %z_idx_2_3_1, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.2 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_3_2"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3:2  br i1 %or_cond18, label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_1_3_3 = zext i5 %z_idx_2_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_3_3"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_37 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_3_3

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_37"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 3, i5* %agg_result_colind_ad_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %z_idx_3_3_3 = add i5 %z_idx_2_3_2, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_3_3"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_38 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_3_2

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_38"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_3_2, i32* %agg_result_data_V_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_3_3 = call fastcc i32 @mult(i32 %row_V_load_3, i32 %col_3_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3_3"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4:0  %z_idx_2_3_3 = phi i5 [ %z_idx_3_3_3, %18 ], [ %z_idx_2_3_2, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.3 ]

]]></Node>
<StgValue><ssdm name="z_idx_2_3_3"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4:2  br i1 %or_cond19, label %.preheader.3.5, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_1_3_4 = zext i5 %z_idx_2_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_3_4"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %agg_result_colind_ad_38 = getelementptr [20 x i5]* %agg_result_colind, i64 0, i64 %tmp_1_3_4

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_38"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  store i5 4, i5* %agg_result_colind_ad_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_39 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_3_3

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_39"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_3_3, i32* %agg_result_data_V_ad_39, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %op_V_assign_0_3_4 = call fastcc i32 @mult(i32 %row_V_load_4, i32 %col_3_V_read_1)

]]></Node>
<StgValue><ssdm name="op_V_assign_0_3_4"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %z_idx_3_3_4 = add i5 %z_idx_2_3_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_3_3_4"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.3.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
.preheader.0.5:1  %agg_result_rowptr_1_s = zext i3 %agg_result_rowptr_1 to i32

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_1_s"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
.preheader.1.5:1  %agg_result_rowptr_2_s = zext i4 %agg_result_rowptr_2 to i32

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_2_s"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="4">
<![CDATA[
.preheader.2.5:2  %agg_result_rowptr_3_1 = zext i4 %agg_result_rowptr_3 to i32

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_3_1"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_40 = getelementptr [20 x i32]* %agg_result_data_V, i64 0, i64 %tmp_1_3_4

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_40"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %op_V_assign_0_3_4, i32* %agg_result_data_V_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.3.5:0  %agg_result_rowptr_4 = phi i5 [ %z_idx_3_3_4, %19 ], [ %z_idx_2_3_3, %_ZneILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.3.4 ]

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_4"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="5">
<![CDATA[
.preheader.3.5:1  %agg_result_rowptr_4_s = zext i5 %agg_result_rowptr_4 to i32

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_4_s"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.3.5:2  %newret = insertvalue { i32, i32, i32, i32 } undef, i32 %agg_result_rowptr_1_s, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.3.5:3  %newret2 = insertvalue { i32, i32, i32, i32 } %newret, i32 %agg_result_rowptr_2_s, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.3.5:4  %newret4 = insertvalue { i32, i32, i32, i32 } %newret2, i32 %agg_result_rowptr_3_1, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
.preheader.3.5:5  %newret6 = insertvalue { i32, i32, i32, i32 } %newret4, i32 %agg_result_rowptr_4_s, 3

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="128">
<![CDATA[
.preheader.3.5:6  ret { i32, i32, i32, i32 } %newret6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
