5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mbit_sel1.vcd -o mbit_sel1.cdd -v mbit_sel1.v
3 0 $root $root NA 0 0
3 0 main main mbit_sel1.v 1 29
2 1 8 f000f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 8 d000d 5 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 3 8 b0010 5 24 204 1 2 z
2 4 8 70007 0 1 400 0 0 a
2 5 8 70010 5 35 f006 3 4
2 6 9 f000f 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 7 9 d000d 5 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 8 9 b0010 5 24 20c 6 7 z
2 9 9 70007 0 1 400 0 0 b
2 10 9 70010 5 35 f00e 8 9
2 11 10 f000f 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 12 10 d000d 5 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 13 10 b0010 5 24 20c 11 12 z
2 14 10 70007 0 1 400 0 0 c
2 15 10 70010 5 35 f00e 13 14
2 16 11 f000f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 17 11 d000d 5 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 18 11 b0010 5 24 20c 16 17 z
2 19 11 70007 0 1 400 0 0 d
2 20 11 70010 5 35 f00e 18 19
2 21 12 f000f 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 22 12 d000d 5 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 23 12 b0010 5 24 20c 21 22 z
2 24 12 70007 0 1 400 0 0 e
2 25 12 70010 5 35 f00e 23 24
2 26 13 f000f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 27 13 d000d 5 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 28 13 b0010 5 24 20c 26 27 z
2 29 13 70007 0 1 400 0 0 f
2 30 13 70010 5 35 f00e 28 29
1 z 1 3 30011 4 1 ccaa
1 a 0 4 30011 2 1 a
1 b 0 4 30014 2 1 220a
1 c 0 4 30017 2 1 330a
1 d 0 5 30011 3 1 442a
1 e 0 5 30014 3 1 662a
1 f 0 6 30011 4 1 ccaa
4 5 5 5
4 10 10 10
4 15 15 15
4 20 20 20
4 25 25 25
4 30 30 30
