Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TOP_RI_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_RI_CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_RI_CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TOP_RI_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ipcore_dir\Inst_ROM.v" into library work
Parsing module <Inst_ROM>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\Register_file.v" into library work
Parsing module <Register_file>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\OP_YIMA.v" into library work
Parsing module <OP_YIMA>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\TOP_RI_CPU.v" into library work
Parsing module <TOP_RI_CPU>.
WARNING:HDLCompiler:751 - "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\TOP_RI_CPU.v" Line 40: Redeclaration of ansi port F is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP_RI_CPU>.

Elaborating module <pc>.

Elaborating module <Inst_ROM>.
WARNING:HDLCompiler:1499 - "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ipcore_dir\Inst_ROM.v" Line 39: Empty module <Inst_ROM> remains a black box.

Elaborating module <OP_YIMA>.

Elaborating module <Register_file>.
WARNING:HDLCompiler:189 - "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\TOP_RI_CPU.v" Line 51: Size mismatch in connection of port <W_Addr>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <ALU>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_RI_CPU>.
    Related source file is "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\TOP_RI_CPU.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <TOP_RI_CPU> synthesized.

Synthesizing Unit <pc>.
    Related source file is "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\pc.v".
    Found 8-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_new> created at line 32.
    WARNING:Xst:2404 -  FFs/Latches <PC<31:8>> (without init value) have a constant value of 0 in block <pc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <OP_YIMA>.
    Related source file is "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\OP_YIMA.v".
WARNING:Xst:737 - Found 1-bit latch for signal <rd<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rs<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rs<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rs<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rs<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rs<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_mem_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem_Write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Write_Reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rd_rt_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  39 Latch(s).
	inferred  21 Multiplexer(s).
Unit <OP_YIMA> synthesized.

Synthesizing Unit <Register_file>.
    Related source file is "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\Register_file.v".
    Found 1024-bit register for signal <n0046[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 38.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 39.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <Register_file> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\ISE\workspace\Computer-Experiment-on-the-principle-of-computer-composition-master\R_I_instruction\ALU.v".
    Found 33-bit subtractor for signal <GND_47_o_GND_47_o_sub_7_OUT> created at line 37.
    Found 33-bit adder for signal <n0033> created at line 36.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_9_OUT> created at line 43
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 31.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 8-bit register                                        : 1
# Latches                                              : 39
 1-bit latch                                           : 39
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 22
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/Inst_ROM.ngc>.
Loading core <RAM_B> for timing and area information for instance <Data_Mem>.
Loading core <Inst_ROM> for timing and area information for instance <Inst_ROM1>.

Synthesizing (advanced) Unit <pc>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <pc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Accumulators                                         : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 22
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 6
 1-bit xor2                                            : 5
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pc_connect/PC_0> of sequential type is unconnected in block <TOP_RI_CPU>.
WARNING:Xst:2677 - Node <pc_connect/PC_1> of sequential type is unconnected in block <TOP_RI_CPU>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    rd_rt_s in unit <OP_YIMA>


Optimizing unit <TOP_RI_CPU> ...

Optimizing unit <Register_file> ...

Optimizing unit <OP_YIMA> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <R_connect/REG_Files_31_992> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_993> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_994> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_995> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_996> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_997> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_998> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_999> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1000> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1001> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1002> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1003> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1004> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1005> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1006> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1007> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1008> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1009> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1010> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1011> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1012> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1013> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1014> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1015> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1016> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1017> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1018> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1019> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1020> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1021> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1022> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <R_connect/REG_Files_31_1023> has a constant value of 0 in block <TOP_RI_CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_RI_CPU, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 998
 Flip-Flops                                            : 998

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_RI_CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2305
#      GND                         : 3
#      INV                         : 9
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 37
#      LUT4                        : 94
#      LUT5                        : 1109
#      LUT6                        : 806
#      MUXCY                       : 86
#      MUXF7                       : 89
#      VCC                         : 3
#      XORCY                       : 65
# FlipFlops/Latches                : 1037
#      FDC                         : 6
#      FDCE                        : 992
#      LD                          : 38
#      LDPE                        : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 67
#      IBUF                        : 1
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1037  out of  18224     5%  
 Number of Slice LUTs:                 2059  out of   9112    22%  
    Number used as Logic:              2059  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2081
   Number with an unused Flip Flop:    1044  out of   2081    50%  
   Number with an unused LUT:            22  out of   2081     1%  
   Number of fully used LUT-FF pairs:  1015  out of   2081    48%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    232    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------+------------------------+-------+
clk                                                                  | BUFGP                  | 999   |
op/inst[31]_inst[31]_MUX_99_o(op/Mmux_inst[31]_inst[31]_MUX_99_o13:O)| NONE(*)(op/ALU_OP_0)   | 3     |
op/inst[31]_inst[31]_MUX_94_o(op/inst[31]_inst[31]_MUX_94_o1:O)      | NONE(*)(op/Write_Reg)  | 12    |
op/inst[31]_inst[31]_MUX_82_o(op/Mmux_inst[31]_inst[31]_MUX_82_o11:O)| NONE(*)(op/alu_mem_s)  | 1     |
op/inst[31]_GND_4_o_equal_17_o(op/inst[31]_GND_4_o_equal_17_o<31>1:O)| NONE(*)(op/imm_s)      | 1     |
op/GND_4_o_PWR_4_o_MUX_88_o(op/GND_4_o_PWR_4_o_MUX_88_o1:O)          | NONE(*)(op/imm_0)      | 16    |
op/inst[31]_GND_4_o_AND_24_o1(op/inst[31]_GND_4_o_AND_24_o11:O)      | NONE(*)(op/rd_4)       | 5     |
clk_100MHz                                                           | BUFGP                  | 1     |
op/rd_rt_s_G(op/rd_rt_s_G:O)                                         | NONE(*)(op/rd_rt_s)    | 1     |
---------------------------------------------------------------------+------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.966ns (Maximum Frequency: 111.536MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 15.818ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.966ns (frequency: 111.536MHz)
  Total number of paths / destination ports: 5885228 / 1010
-------------------------------------------------------------------------
Delay:               8.966ns (Levels of Logic = 8)
  Source:            R_connect/REG_Files_31_160 (FF)
  Destination:       R_connect/REG_Files_31_989 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: R_connect/REG_Files_31_160 to R_connect/REG_Files_31_989
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  R_connect/REG_Files_31_160 (R_connect/REG_Files_31_160)
     LUT6:I2->O            1   0.203   0.827  R_connect/Mmux_R_Data_A_81 (R_connect/Mmux_R_Data_A_81)
     LUT6:I2->O            1   0.203   0.000  R_connect/Mmux_R_Data_A_3 (R_connect/Mmux_R_Data_A_3)
     MUXF7:I1->O          53   0.140   1.932  R_connect/Mmux_R_Data_A_2_f7 (R_Data_A<0>)
     LUT6:I0->O            4   0.203   0.931  ALU_connect/Sh91 (ALU_connect/Sh9)
     LUT6:I2->O            2   0.203   0.617  ALU_connect/Sh451 (ALU_connect/Sh45)
     LUT6:I5->O            2   0.205   0.617  ALU_connect/Mmux_F213 (ALU_connect/Mmux_F212)
     LUT6:I5->O           17   0.205   1.028  ALU_connect/Mmux_F215 (F_29_OBUF)
     LUT5:I4->O            1   0.205   0.000  R_connect/Mmux_REG_Files[1][31]_W_Data[31]_mux_34_OUT221 (R_connect/REG_Files[1][31]_W_Data[31]_mux_34_OUT<29>)
     FDCE:D                    0.102          R_connect/REG_Files_31_989
    ----------------------------------------
    Total                      8.966ns (2.116ns logic, 6.850ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'op/inst[31]_inst[31]_MUX_99_o'
  Clock period: 3.752ns (frequency: 266.496MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               3.752ns (Levels of Logic = 2)
  Source:            op/ALU_OP_0 (LATCH)
  Destination:       op/ALU_OP_0 (LATCH)
  Source Clock:      op/inst[31]_inst[31]_MUX_99_o falling
  Destination Clock: op/inst[31]_inst[31]_MUX_99_o falling

  Data Path: op/ALU_OP_0 to op/ALU_OP_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              61   0.498   1.868  op/ALU_OP_0 (op/ALU_OP_0)
     LUT4:I0->O            1   0.203   0.944  op/Mmux_ALU_OP[2]_inst[31]_MUX_103_o114_SW0 (N104)
     LUT6:I0->O            1   0.203   0.000  op/Mmux_ALU_OP[2]_inst[31]_MUX_103_o114 (op/ALU_OP[2]_inst[31]_MUX_108_o)
     LD:D                      0.037          op/ALU_OP_0
    ----------------------------------------
    Total                      3.752ns (0.941ns logic, 2.811ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 998 / 998
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       pc_connect/PC_2 (FF)
  Destination Clock: clk falling

  Data Path: rst to pc_connect/PC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           998   1.222   2.206  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          pc_connect/PC_2
    ----------------------------------------
    Total                      3.858ns (1.652ns logic, 2.206ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op/inst[31]_inst[31]_MUX_99_o'
  Total number of paths / destination ports: 752 / 34
-------------------------------------------------------------------------
Offset:              12.103ns (Levels of Logic = 7)
  Source:            op/ALU_OP_1 (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      op/inst[31]_inst[31]_MUX_99_o falling

  Data Path: op/ALU_OP_1 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              62   0.498   1.855  op/ALU_OP_1 (op/ALU_OP_1)
     LUT3:I0->O           31   0.205   1.622  ALU_connect/Mmux_F1131 (ALU_connect/Mmux_F113)
     LUT5:I0->O            1   0.203   0.580  ALU_connect/Mmux_F74_SW0 (N14)
     LUT6:I5->O           33   0.205   1.670  ALU_connect/Mmux_F75 (F_16_OBUF)
     LUT6:I0->O            1   0.203   0.580  ALU_connect/ZF<31>1 (ALU_connect/ZF<31>)
     LUT5:I4->O            1   0.205   0.924  ALU_connect/ZF<31>2 (ALU_connect/ZF<31>1)
     LUT6:I1->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     12.103ns (4.293ns logic, 7.810ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op/inst[31]_inst[31]_MUX_94_o'
  Total number of paths / destination ports: 265272 / 34
-------------------------------------------------------------------------
Offset:              15.818ns (Levels of Logic = 11)
  Source:            op/rs_1 (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      op/inst[31]_inst[31]_MUX_94_o falling

  Data Path: op/rs_1 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             256   0.498   2.431  op/rs_1 (op/rs_1)
     LUT6:I0->O            1   0.203   0.827  R_connect/Mmux_R_Data_A_822 (R_connect/Mmux_R_Data_A_822)
     LUT6:I2->O            1   0.203   0.000  R_connect/Mmux_R_Data_A_37 (R_connect/Mmux_R_Data_A_37)
     MUXF7:I1->O           6   0.140   1.109  R_connect/Mmux_R_Data_A_2_f7_6 (R_Data_A<16>)
     LUT6:I0->O            3   0.203   0.879  ALU_connect/out3 (ALU_connect/out2)
     LUT6:I3->O           19   0.205   1.072  ALU_connect/out7 (ALU_connect/_n0037)
     LUT6:I5->O            4   0.205   0.684  ALU_connect/Mmux_F2721 (ALU_connect/Mmux_F272)
     LUT5:I4->O           33   0.205   1.670  ALU_connect/Mmux_F283 (F_6_OBUF)
     LUT6:I0->O            1   0.203   0.580  ALU_connect/ZF<31>3 (ALU_connect/ZF<31>2)
     LUT4:I3->O            1   0.205   0.944  ALU_connect/ZF<31>4 (ALU_connect/ZF<31>3)
     LUT6:I0->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     15.818ns (5.044ns logic, 10.774ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 391592 / 34
-------------------------------------------------------------------------
Offset:              14.235ns (Levels of Logic = 11)
  Source:            R_connect/REG_Files_31_176 (FF)
  Destination:       ZF (PAD)
  Source Clock:      clk falling

  Data Path: R_connect/REG_Files_31_176 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  R_connect/REG_Files_31_176 (R_connect/REG_Files_31_176)
     LUT6:I2->O            1   0.203   0.827  R_connect/Mmux_R_Data_A_822 (R_connect/Mmux_R_Data_A_822)
     LUT6:I2->O            1   0.203   0.000  R_connect/Mmux_R_Data_A_37 (R_connect/Mmux_R_Data_A_37)
     MUXF7:I1->O           6   0.140   1.109  R_connect/Mmux_R_Data_A_2_f7_6 (R_Data_A<16>)
     LUT6:I0->O            3   0.203   0.879  ALU_connect/out3 (ALU_connect/out2)
     LUT6:I3->O           19   0.205   1.072  ALU_connect/out7 (ALU_connect/_n0037)
     LUT6:I5->O            4   0.205   0.684  ALU_connect/Mmux_F2721 (ALU_connect/Mmux_F272)
     LUT5:I4->O           33   0.205   1.670  ALU_connect/Mmux_F283 (F_6_OBUF)
     LUT6:I0->O            1   0.203   0.580  ALU_connect/ZF<31>3 (ALU_connect/ZF<31>2)
     LUT4:I3->O            1   0.205   0.944  ALU_connect/ZF<31>4 (ALU_connect/ZF<31>3)
     LUT6:I0->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     14.235ns (4.993ns logic, 9.242ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op/GND_4_o_PWR_4_o_MUX_88_o'
  Total number of paths / destination ports: 4044 / 34
-------------------------------------------------------------------------
Offset:              12.598ns (Levels of Logic = 8)
  Source:            op/imm_15 (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      op/GND_4_o_PWR_4_o_MUX_88_o falling

  Data Path: op/imm_15 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              60   0.498   1.842  op/imm_15 (op/imm_15)
     LUT3:I0->O           10   0.205   1.104  Mmux_ALU_B71 (ALU_B<15>)
     LUT6:I2->O            2   0.203   0.721  ALU_connect/Sh161 (ALU_connect/Sh16)
     LUT6:I4->O            1   0.203   0.684  ALU_connect/Mmux_F73 (ALU_connect/Mmux_F72)
     LUT6:I4->O           33   0.203   1.670  ALU_connect/Mmux_F75 (F_16_OBUF)
     LUT6:I0->O            1   0.203   0.580  ALU_connect/ZF<31>1 (ALU_connect/ZF<31>)
     LUT5:I4->O            1   0.205   0.924  ALU_connect/ZF<31>2 (ALU_connect/ZF<31>1)
     LUT6:I1->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     12.598ns (4.494ns logic, 8.104ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op/rd_rt_s_G'
  Total number of paths / destination ports: 3968 / 34
-------------------------------------------------------------------------
Offset:              13.072ns (Levels of Logic = 9)
  Source:            op/rd_rt_s (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      op/rd_rt_s_G falling

  Data Path: op/rd_rt_s to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             133   0.498   2.068  op/rd_rt_s (op/rd_rt_s)
     LUT3:I1->O            7   0.203   1.002  Mmux_ALU_B321 (ALU_B<9>)
     LUT6:I3->O            4   0.205   0.912  ALU_connect/Sh111 (ALU_connect/Sh11)
     LUT5:I2->O            2   0.205   0.721  ALU_connect/Sh431 (ALU_connect/Sh43)
     LUT6:I4->O            1   0.203   0.000  ALU_connect/Mmux_F24_G (N111)
     MUXF7:I1->O          33   0.140   1.650  ALU_connect/Mmux_F24 (F_11_OBUF)
     LUT6:I1->O            1   0.203   0.580  ALU_connect/ZF<31>1 (ALU_connect/ZF<31>)
     LUT5:I4->O            1   0.205   0.924  ALU_connect/ZF<31>2 (ALU_connect/ZF<31>1)
     LUT6:I1->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     13.072ns (4.636ns logic, 8.436ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'op/inst[31]_GND_4_o_equal_17_o'
  Total number of paths / destination ports: 1110 / 19
-------------------------------------------------------------------------
Offset:              12.451ns (Levels of Logic = 8)
  Source:            op/imm_s (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      op/inst[31]_GND_4_o_equal_17_o falling

  Data Path: op/imm_s to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q            56   0.498   1.835  op/imm_s (op/imm_s)
     LUT4:I0->O            9   0.203   1.077  Mmux_ALU_B91 (ALU_B<17>)
     LUT6:I2->O            2   0.203   0.845  ALU_connect/Sh181 (ALU_connect/Sh18)
     LUT6:I3->O            1   0.205   0.580  ALU_connect/Mmux_F93 (ALU_connect/Mmux_F92)
     LUT6:I5->O           33   0.205   1.534  ALU_connect/Mmux_F95 (F_18_OBUF)
     LUT6:I3->O            1   0.205   0.580  ALU_connect/ZF<31>1 (ALU_connect/ZF<31>)
     LUT5:I4->O            1   0.205   0.924  ALU_connect/ZF<31>2 (ALU_connect/ZF<31>1)
     LUT6:I1->O            1   0.203   0.579  ALU_connect/ZF<31>7 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     12.451ns (4.498ns logic, 7.953ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.712ns (Levels of Logic = 2)
  Source:            Data_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       M_R_Data<31> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: Data_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to M_R_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO15   32   1.850   1.291  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<31>)
     end scope: 'Data_Mem:douta<31>'
     OBUF:I->O                 2.571          M_R_Data_31_OBUF (M_R_Data<31>)
    ----------------------------------------
    Total                      5.712ns (4.421ns logic, 1.291ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |    1.599|    8.966|         |
clk_100MHz                    |         |         |    3.791|         |
op/GND_4_o_PWR_4_o_MUX_88_o   |         |         |    7.727|         |
op/inst[31]_GND_4_o_AND_24_o1 |         |         |    5.765|         |
op/inst[31]_GND_4_o_equal_17_o|         |         |    7.718|         |
op/inst[31]_inst[31]_MUX_82_o |         |         |    3.650|         |
op/inst[31]_inst[31]_MUX_94_o |         |         |   10.550|         |
op/inst[31]_inst[31]_MUX_99_o |         |         |    7.174|         |
op/rd_rt_s_G                  |         |         |    8.091|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |         |    8.701|         |         |
op/GND_4_o_PWR_4_o_MUX_88_o   |         |    5.905|         |         |
op/inst[31]_GND_4_o_equal_17_o|         |    5.896|         |         |
op/inst[31]_inst[31]_MUX_94_o |         |   10.285|         |         |
op/inst[31]_inst[31]_MUX_99_o |         |    6.357|         |         |
op/rd_rt_s_G                  |         |    6.925|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/GND_4_o_PWR_4_o_MUX_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.431|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/inst[31]_GND_4_o_AND_24_o1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.303|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/inst[31]_GND_4_o_equal_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.411|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/inst[31]_inst[31]_MUX_82_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.459|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/inst[31]_inst[31]_MUX_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.202|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/inst[31]_inst[31]_MUX_99_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    6.315|         |
op/inst[31]_inst[31]_MUX_99_o|         |         |    3.752|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock op/rd_rt_s_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.816|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.23 secs
 
--> 

Total memory usage is 285244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    1 (   0 filtered)

