Classic Timing Analyzer report for a16add
Wed Dec 26 11:33:49 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.872 ns                                       ; a[0] ; q[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.855 ns                                       ; q[0] ; b[4] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.616 ns                                      ; load ; q[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1] ; q[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                               ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1] ; q[3] ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1] ; q[2] ; clk        ; clk      ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[2] ; q[0] ; clk        ; clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0] ; q[3] ; clk        ; clk      ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0] ; q[2] ; clk        ; clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0] ; q[1] ; clk        ; clk      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1] ; q[0] ; clk        ; clk      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[3] ; q[0] ; clk        ; clk      ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[3] ; q[1] ; clk        ; clk      ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[3] ; q[2] ; clk        ; clk      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[2] ; q[3] ; clk        ; clk      ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0] ; q[0] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1] ; q[1] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[2] ; q[2] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[3] ; q[3] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------+------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; 3.872 ns   ; a[0] ; q[0] ; clk      ;
; N/A   ; None         ; 3.011 ns   ; en   ; q[0] ; clk      ;
; N/A   ; None         ; 3.011 ns   ; en   ; q[1] ; clk      ;
; N/A   ; None         ; 3.011 ns   ; en   ; q[2] ; clk      ;
; N/A   ; None         ; 3.011 ns   ; en   ; q[3] ; clk      ;
; N/A   ; None         ; 2.968 ns   ; a[1] ; q[1] ; clk      ;
; N/A   ; None         ; 2.953 ns   ; a[2] ; q[2] ; clk      ;
; N/A   ; None         ; 2.939 ns   ; a[3] ; q[3] ; clk      ;
; N/A   ; None         ; 2.862 ns   ; load ; q[0] ; clk      ;
; N/A   ; None         ; 2.861 ns   ; load ; q[1] ; clk      ;
; N/A   ; None         ; 2.860 ns   ; load ; q[2] ; clk      ;
; N/A   ; None         ; 2.855 ns   ; load ; q[3] ; clk      ;
+-------+--------------+------------+------+------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+------+------+------------+
; Slack ; Required tco ; Actual tco ; From ; To   ; From Clock ;
+-------+--------------+------------+------+------+------------+
; N/A   ; None         ; 7.855 ns   ; q[0] ; b[4] ; clk        ;
; N/A   ; None         ; 7.624 ns   ; q[0] ; b[5] ; clk        ;
; N/A   ; None         ; 7.613 ns   ; q[0] ; b[2] ; clk        ;
; N/A   ; None         ; 7.592 ns   ; q[0] ; b[6] ; clk        ;
; N/A   ; None         ; 7.510 ns   ; q[0] ; b[0] ; clk        ;
; N/A   ; None         ; 7.433 ns   ; q[2] ; b[4] ; clk        ;
; N/A   ; None         ; 7.412 ns   ; q[1] ; b[5] ; clk        ;
; N/A   ; None         ; 7.401 ns   ; q[1] ; b[2] ; clk        ;
; N/A   ; None         ; 7.389 ns   ; q[3] ; b[4] ; clk        ;
; N/A   ; None         ; 7.380 ns   ; q[1] ; b[6] ; clk        ;
; N/A   ; None         ; 7.365 ns   ; q[3] ; b[0] ; clk        ;
; N/A   ; None         ; 7.326 ns   ; q[1] ; b[0] ; clk        ;
; N/A   ; None         ; 7.200 ns   ; q[2] ; b[5] ; clk        ;
; N/A   ; None         ; 7.191 ns   ; q[2] ; b[2] ; clk        ;
; N/A   ; None         ; 7.188 ns   ; q[0] ; b[1] ; clk        ;
; N/A   ; None         ; 7.170 ns   ; q[1] ; b[4] ; clk        ;
; N/A   ; None         ; 7.166 ns   ; q[3] ; b[6] ; clk        ;
; N/A   ; None         ; 7.162 ns   ; q[3] ; b[5] ; clk        ;
; N/A   ; None         ; 7.148 ns   ; q[3] ; b[2] ; clk        ;
; N/A   ; None         ; 7.136 ns   ; q[2] ; b[6] ; clk        ;
; N/A   ; None         ; 7.101 ns   ; q[2] ; b[0] ; clk        ;
; N/A   ; None         ; 6.976 ns   ; q[1] ; b[1] ; clk        ;
; N/A   ; None         ; 6.758 ns   ; q[3] ; b[1] ; clk        ;
; N/A   ; None         ; 6.735 ns   ; q[2] ; b[1] ; clk        ;
; N/A   ; None         ; 6.110 ns   ; q[0] ; b[3] ; clk        ;
; N/A   ; None         ; 5.937 ns   ; q[1] ; b[3] ; clk        ;
; N/A   ; None         ; 5.819 ns   ; q[2] ; b[3] ; clk        ;
; N/A   ; None         ; 5.644 ns   ; q[3] ; b[3] ; clk        ;
+-------+--------------+------------+------+------+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; -2.616 ns ; load ; q[3] ; clk      ;
; N/A           ; None        ; -2.621 ns ; load ; q[2] ; clk      ;
; N/A           ; None        ; -2.622 ns ; load ; q[1] ; clk      ;
; N/A           ; None        ; -2.623 ns ; load ; q[0] ; clk      ;
; N/A           ; None        ; -2.700 ns ; a[3] ; q[3] ; clk      ;
; N/A           ; None        ; -2.714 ns ; a[2] ; q[2] ; clk      ;
; N/A           ; None        ; -2.729 ns ; a[1] ; q[1] ; clk      ;
; N/A           ; None        ; -2.772 ns ; en   ; q[0] ; clk      ;
; N/A           ; None        ; -2.772 ns ; en   ; q[1] ; clk      ;
; N/A           ; None        ; -2.772 ns ; en   ; q[2] ; clk      ;
; N/A           ; None        ; -2.772 ns ; en   ; q[3] ; clk      ;
; N/A           ; None        ; -3.633 ns ; a[0] ; q[0] ; clk      ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 26 11:33:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off a16add -c a16add --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "q[1]" and destination register "q[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.813 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N21; Fanout = 11; REG Node = 'q[1]'
            Info: 2: + IC(0.386 ns) + CELL(0.272 ns) = 0.658 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'q~9'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.813 ns; Loc. = LCFF_X29_Y23_N13; Fanout = 11; REG Node = 'q[3]'
            Info: Total cell delay = 0.427 ns ( 52.52 % )
            Info: Total interconnect delay = 0.386 ns ( 47.48 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X29_Y23_N13; Fanout = 11; REG Node = 'q[3]'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
            Info: - Longest clock path from clock "clk" to source register is 2.483 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X29_Y23_N21; Fanout = 11; REG Node = 'q[1]'
                Info: Total cell delay = 1.472 ns ( 59.28 % )
                Info: Total interconnect delay = 1.011 ns ( 40.72 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "q[0]" (data pin = "a[0]", clock pin = "clk") is 3.872 ns
    Info: + Longest pin to register delay is 6.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'a[0]'
        Info: 2: + IC(4.944 ns) + CELL(0.357 ns) = 6.110 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 1; COMB Node = 'q~11'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.265 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 11; REG Node = 'q[0]'
        Info: Total cell delay = 1.321 ns ( 21.09 % )
        Info: Total interconnect delay = 4.944 ns ( 78.91 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 11; REG Node = 'q[0]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
Info: tco from clock "clk" to destination pin "b[4]" through register "q[0]" is 7.855 ns
    Info: + Longest clock path from clock "clk" to source register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 11; REG Node = 'q[0]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N17; Fanout = 11; REG Node = 'q[0]'
        Info: 2: + IC(0.591 ns) + CELL(0.366 ns) = 0.957 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 1; COMB Node = 'Mux2~0'
        Info: 3: + IC(2.339 ns) + CELL(1.982 ns) = 5.278 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'b[4]'
        Info: Total cell delay = 2.348 ns ( 44.49 % )
        Info: Total interconnect delay = 2.930 ns ( 55.51 % )
Info: th for register "q[3]" (data pin = "load", clock pin = "clk") is -2.616 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X29_Y23_N13; Fanout = 11; REG Node = 'q[3]'
        Info: Total cell delay = 1.472 ns ( 59.28 % )
        Info: Total interconnect delay = 1.011 ns ( 40.72 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 4; PIN Node = 'load'
        Info: 2: + IC(3.858 ns) + CELL(0.378 ns) = 5.093 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'q~9'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.248 ns; Loc. = LCFF_X29_Y23_N13; Fanout = 11; REG Node = 'q[3]'
        Info: Total cell delay = 1.390 ns ( 26.49 % )
        Info: Total interconnect delay = 3.858 ns ( 73.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Wed Dec 26 11:33:49 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


