# Fri Jun  8 11:33:22 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1868R, Built Nov 13 2017 02:40:05
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03LR-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":237:2:237:7|Removing sequential instance yty.img_row_rep[7:0] because it is equivalent to instance yty.img_row[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Removing sequential instance jedw.row_idx_rep[7:0] because it is equivalent to instance jedw.row_idx[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":227:2:227:7|Removing sequential instance jdts.row_idx_rep[7:0] because it is equivalent to instance jdts.row_idx[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|ROM dcht_bb_rom_data_2[15:5] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|ROM dcht_bc_rom_data_2[4:1] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|ROM dcht_bb_rom_data_2[15:5] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":175:31:175:57|Found ROM .delname. (in view: work.jpeg_enc_mem(verilog)) with 32 words by 11 bits.
@W: FA239 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|ROM dcht_bc_rom_data_2[4:1] (in view: work.jpeg_enc_mem(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":167:31:167:57|Found ROM .delname. (in view: work.jpeg_enc_mem(verilog)) with 32 words by 4 bits.
@N: MF236 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1043:62:1043:74|Generating a type sdiv divider 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":43:4:43:9|User-specified initial value defined for instance u_OV7670_Controller.LUT.address[7:0] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.busy_sr[31:0] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.divider[7:0] is being ignored. 
@W: FX1039 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\i2c_interface.v":51:4:51:9|User-specified initial value defined for instance u_OV7670_Controller.I2C.data_sr[31:1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)

@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[25] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[26] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[27] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[28] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[29] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[30] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":117:2:117:7|Removing sequential instance jed_fifo.data_out[31] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":107:2:107:7|RAM jed_fifo.fifo[24:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":59:0:59:5|Found up-down counter in view:work.top(verilog) instance jed_fifo.cnt[7:0]  
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":87:0:87:5|Found counter in view:work.top(verilog) instance jed_fifo.write_pointer[6:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo_32.v":75:0:75:5|Found counter in view:work.top(verilog) instance jed_fifo.read_pointer[6:0] 
Encoding state machine c_state[14:0] (in view: work.yuyv_to_yuv(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":107:2:107:7|RAM yuv_fifo.fifo[7:0] (in view: work.yuyv_to_yuv(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":237:2:237:7|Found counter in view:work.yuyv_to_yuv(verilog) instance img_row[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\yuyv_to_yuv.v":237:2:237:7|Found counter in view:work.yuyv_to_yuv(verilog) instance img_col[8:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":87:0:87:5|Found counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.write_pointer[8:0] 
@N: MO230 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":59:0:59:5|Found up-down counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.cnt[9:0]  
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\sc_fifo.v":75:0:75:5|Found counter in view:work.yuyv_to_yuv(verilog) instance yuv_fifo.read_pointer[8:0] 
Encoding state machine c_state[63:0] (in view: work.jpeg_enc(verilog))
original code -> new code
   00000000 -> 000000
   00000001 -> 000001
   00000010 -> 000010
   00000011 -> 000011
   00000100 -> 000100
   00000101 -> 000101
   00000110 -> 000110
   00000111 -> 000111
   00001000 -> 001000
   00001001 -> 001001
   00001010 -> 001010
   00001011 -> 001011
   00001100 -> 001100
   00001101 -> 001101
   00001110 -> 001110
   00001111 -> 001111
   00010000 -> 010000
   00010001 -> 010001
   00010010 -> 010010
   00010011 -> 010011
   00010100 -> 010100
   00010101 -> 010101
   00010110 -> 010110
   00010111 -> 010111
   00011000 -> 011000
   00011001 -> 011001
   00011010 -> 011010
   00011011 -> 011011
   00011100 -> 011100
   00011101 -> 011101
   00011110 -> 011110
   00011111 -> 011111
   00100000 -> 100000
   00100001 -> 100001
   00100010 -> 100010
   00100011 -> 100011
   00100100 -> 100100
   00100101 -> 100101
   00100110 -> 100110
   00100111 -> 100111
   00101000 -> 101000
   00101001 -> 101001
   00101010 -> 101010
   00101011 -> 101011
   00101100 -> 101100
   00101101 -> 101101
   00101110 -> 101110
   00101111 -> 101111
   00110000 -> 110000
   00110001 -> 110001
   00110010 -> 110010
   00110011 -> 110011
   00110100 -> 110100
   00110101 -> 110101
   00110110 -> 110110
   00110111 -> 110111
   00111000 -> 111000
   00111001 -> 111001
   00111010 -> 111010
   00111011 -> 111011
   00111100 -> 111100
   00111101 -> 111101
   00111110 -> 111110
   00111111 -> 111111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":311:2:311:7|There are no possible illegal states for state machine c_state[63:0] (in view: work.jpeg_enc(verilog)); safe FSM implementation is not required.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1465:2:1465:7|Found counter in view:work.jpeg_enc(verilog) instance ac0_idx[6:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":549:2:549:7|Found counter in view:work.jpeg_enc(verilog) instance img_row[9:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1465:2:1465:7|Found counter in view:work.jpeg_enc(verilog) instance ac0_cnt[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":549:2:549:7|Found counter in view:work.jpeg_enc(verilog) instance img_col[10:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1434:2:1434:7|Found counter in view:work.jpeg_enc(verilog) instance end0pos[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":998:2:998:7|Found counter in view:work.jpeg_enc(verilog) instance qz_cnt[5:0] 
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc.v":1291:2:1291:7|Removing instance je.cb_bit_cnt[3] because it is equivalent to instance je.cb_bb_mask[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":194:2:194:7|RAM dctdu_ram[17:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":140:2:140:7|RAM zzdu_ram[14:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":118:2:118:7|RAM du_ram[7:0] (in view: work.jpeg_enc_mem(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":146:2:146:7|Removing sequential instance je.ram_rom.zzdu_ram_data_rst because it is equivalent to instance je.ram_rom.du_ram_data_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":200:2:200:7|Removing sequential instance je.ram_rom.dctdu_ram_data_rst because it is equivalent to instance je.ram_rom.du_ram_data_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":124:2:124:7|Sequential instance je.ram_rom.du_ram_data_rst is reduced to a combinational gate by constant propagation.
Encoding state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog))
original code -> new code
   000000 -> 0000
   000001 -> 0001
   000010 -> 0010
   000011 -> 0011
   000100 -> 0100
   000101 -> 0101
   000110 -> 0110
   000111 -> 0111
   001000 -> 1000
   001001 -> 1001
   001010 -> 1010
   001101 -> 1011
   001110 -> 1100
   001111 -> 1101
   010000 -> 1110
   010001 -> 1111
@N: MO225 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":71:2:71:7|There are no possible illegal states for state machine c_state[15:0] (in view: work.jpeg_enc_dct(verilog)); safe FSM implementation is not required.
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":369:2:369:7|Found counter in view:work.jpeg_enc_dct(verilog) instance dctdu_w_idx[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_dct.v":128:2:128:7|Found counter in view:work.jpeg_enc_dct(verilog) instance du_idx[5:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Found counter in view:work.jpeg_data_writer(verilog) instance row_idx[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_writer.v":88:2:88:7|Found counter in view:work.jpeg_data_writer(verilog) instance col_idx[8:0] 
Encoding state machine c_state[11:0] (in view: work.jpeg_data_to_spi(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":227:2:227:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance row_idx[7:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":227:2:227:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance col_idx[8:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\glue_logic\jpeg_data_to_spi.v":142:2:142:7|Found counter in view:work.jpeg_data_to_spi(verilog) instance hd_addr_reg[9:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\spi_slave.v":172:2:172:7|Found counter in view:work.spi_slave(verilog) instance rd_addr_reg[16:0] 
@N: MO231 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":43:4:43:9|Found counter in view:work.OV7670_Registers(verilog) instance address[7:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 153MB)

@W: BN132 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":162:2:162:7|Removing instance je.ram_rom.dcht_bc_rom_data[3] because it is equivalent to instance je.ram_rom.dcht_bb_rom_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 178MB peak: 188MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 166MB peak: 188MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 166MB peak: 188MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 160MB peak: 188MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 162MB peak: 188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 162MB peak: 188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 161MB peak: 188MB)

@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_00 = 6003244406620625060320642152704143365230246424420424153110645173.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_01 = 2471241624100277027042524215402225642442341517330264024242416024.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_02 = 2531305621414362432443030745146225252502205502734360421742110477.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_03 = 3161604260145332176516531615143230753142714052365320164607500537.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_04 = 7115532207650743070505220075206160426114422216751653171404231174.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_05 = 0321030247450122012420752007214003230324025656000122417074646153.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_06 = 0122012001022120210221000322032013031211112301203021210321011223.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_07 = 2102210003220320030203000122012001022120210221000322032003020300.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_08 = 0100010001000102010201020102010201020102010201020122010001022120.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_09 = 0000100220232020200231110322032003020300012201200102010001000100.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0A = 0001032211310003000102110201020302320200002302010211002000031020.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0B = 0022000200020222000200030021022100030003020303010003002200200012.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0C = 0202000010311032102330020113011201030102003102102001000200200020.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0D = 0223132120212002200003220102030301030211030002302031001300210030.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0E = 2012211102230221021303100023202120032010032302210302202020132010.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_0.INIT_0F = 2102200002230230030302010023203020133000022302210203021001222021.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_00 = 4020402040204020402040024102054605460546044504443554177717651573.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_01 = 4240424042404240424042044204420450264026512751374026402640224020.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_02 = 4620462046204264426442644264426442464246424642464242424242424242.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_03 = 6440640564056404640464046404640446264626462246224622462246224622.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_04 = 6464646464656465646564656465644764436443644364426442644264436442.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_05 = 2200220022442200220420222026202320232023202320232023642764656465.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_06 = 2221222122212203220322032203220322022202220222032200220022002200.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_07 = 2223222322232223222322232223222322232221222122212221222122212221.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_08 = 0001000100010001000100010001000100010001000100010001000100012223.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_09 = 0000000200010000110011110001000100010001000100010001000100010001.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0A = 0000132211110000000100000000000100000000000100000000010000001100.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0B = 0002022202200000020202000002000000220020000000000002000000001010.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0C = 0002222302020022002000002200202220202002020000020000200000220020.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0D = 0020013100020002000200022222002022200022002000020000220202220220.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0E = 0210020003100301020102000300003300320023002200230022002000200020.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":115:30:115:54|Initial value je.ram_rom.header_rom_data_2_0_1.INIT_0F = 0230133113210321022113201231030202120202121212031202021302030311.
@N: FX211 |Packed ROM je.ram_rom.header_rom_data_2_0[7:0] (10 input, 8 output) to Block SelectRAM 
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_00 = 3C003C003C003C003C0056504E44DCC93C953C3E18331431AC1A740D380C1C24.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_01 = 3C003C003C003C003C002B0087009B00B700FA50CCCFD8C3646A1036A8303C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_02 = 3C003C003C003C003C009F00E300EF0053005F002655ECF0C0CC60C0AC333C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_03 = 3C003C003C003C003C00E700FB0057000B0027003B00C250B4E494C208393C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_04 = 3C003C003C003C003C00E700FB0057000B0027003B009700CB006CC9043C3C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_05 = 3C003C003C003C003C00E700FB0057000B0027003B009700CB0090CE083E3C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_06 = 3C003C003C003C003C00E700FB0057000B0027003B009700CB00C8E5103F3C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_07 = 3C003C003C003C003C00E700FB0057000B0027003B009700CB0094E50C953C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_08 = 3C003C003C003C003C00E300EF0053005F0023002F0093009F0069AA38C23C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_09 = 3C003C003C003C003C009F00E300EF0053005F0023002F0093009F0060C33C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0A = 3C003C003C003C003C0093009F00E300EF0053005F0023002F0093001CC33C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0B = 3C003C003C003C003C002F0093009F00E300EF0053005F0023002F0030C93C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0C = 3C003C003C003C003C0023002F0093009F00E300EF0053005F0023000CC93C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0D = 3C003C003C003C003C005F0023002F0093009F00E300EF0053005F0038CF3C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0E = 3C003C003C003C003C00FB0057000B0027003B009700CB00E700FB0016543C00.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_0.INIT_0F = 3C003C003C003C003C00CF00F300FF0003000F0033003F00C300CF00A25524CE.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_00 = 000F000F000F000F000FFF5BBF5B2FF302F000B000000008000E000F000F000D.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_01 = 000F000F000F000F000FFF0CFF0EFF0EFF0EFF5BFFF30FF301F10010000C000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_02 = 000F000F000F000F000FFF09FF0CFF0CFF0CFF0CFF4DFFF33FF303F10000000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_03 = 000F000F000F000F000FFF03FF03FF03FF03FF03FF03FF59BFF20BF20020000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_04 = 000F000F000F000F000FFF00FF00FF00FF00FF00FF00FF02FF032FF10030000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_05 = 000F000F000F000F000FFF3FFF3FFF3FFF3FFF3FFF3FFF15FF00BFF200B0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_06 = 000F000F000F000F000FFF3CFF3CFF3CFF3CFF3CFF3CFF3EFF3FFFF300F0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_07 = 000F000F000F000F000FFF33FF33FF33FF33FF33FF33FF39FF3CFFF202F0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_08 = 000F000F000F000F000FFF30FF30FF30FF30FF30FF30FF32FF32FF9B0BF0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_09 = 000F000F000F000F000FFFCEFFCFFFCFFFCFFFCFFFCFFFCFFF65FF650FF1000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0A = 000F000F000F000F000FFFC9FFC9FFCCFFCCFFCCFFCCFFCCFFCCFFCE0FF0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0B = 000F000F000F000F000FFFC0FFC2FFC2FFC3FFC3FFC3FFC3FFC3FFC32FF0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0C = 000F000F000F000F000FFFFFFFFFFFD5FFD5FFC0FFC0FFC0FFC0FFC02FF0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0D = 000F000F000F000F000FFFFCFFFCFFFCFFFEFFFEFFFFFFFFFFFFFFFFFFF0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0E = 000F000F000F000F000FFFF3FFF3FFF3FFF3FFF3FFF9FFFCFFFCFFFCFFFD000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_1.INIT_0F = 000F000F000F000F000FFFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF3FFF3FFE7BFF0.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_00 = 000F000F000F000F000F02A402A5000F000F000F000F000F000F000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_01 = 000F000F000F000F000F03F003F003F003F002A4000F000F000F000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_02 = 000F000F000F000F000F03F003F003F003F003F002F0000C000F000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_03 = 000F000F000F000F000F03F003F003F003F003F003F002A4000D000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_04 = 000F000F000F000F000F03F003F003F003F003F003F003F003F0000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_05 = 000F000F000F000F000F03F003F003F003F003F003F003F003F0000F000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_06 = 000F000F000F000F000F03F003F003F003F003F003F003F003F0000D000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_07 = 000F000F000F000F000F03F003F003F003F003F003F003F003F0000D000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_08 = 000F000F000F000F000F03F003F003F003F003F003F003F003F001F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_09 = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0A = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0B = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0C = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0D = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F0000F000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0E = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F002B0000F.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":191:31:191:57|Initial value je.ram_rom.acht_bb_rom_data_2_0_2.INIT_0F = 000F000F000F000F000F03F003F003F003F003F003F003F003F003F002F0000F.
@N: FX211 |Packed ROM je.ram_rom.acht_bb_rom_data_2_0[20:0] (9 input, 21 output) to Block SelectRAM 
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_00 = 002A001D001A0010000D000700040002001C001B000F000E0006000500010000.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_01 = 0035002C0028001F00180012000B0009002B0029001E00190011000C00080003.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_02 = 003C00370033002E002600210016001400360034002D0027002000170013000A.
@N: FX276 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":159:29:159:51|Initial value je.ram_rom.zzidx_rom_data_2_0_0.INIT_03 = 003F003E003A00390031003000240023003D003B00380032002F002500220015.
@N: FX211 |Packed ROM je.ram_rom.zzidx_rom_data_2_0[5:0] (6 input, 6 output) to Block SelectRAM 
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\jpeg_enc\jpeg_enc_mem.v":137:29:137:51|Found ROM .delname. (in view: work.top(verilog)) with 128 words by 8 bits.
@N: MO106 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\ov7670_registers.v":51:8:51:11|Found ROM .delname. (in view: work.top(verilog)) with 62 words by 16 bits.
@W: BN132 :|Removing instance je.ram_rom.header_rom_data_2_0_1_sr_en_0 because it is equivalent to instance je.ram_rom.header_rom_data_2_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance je.ram_rom.acht_bb_rom_data_2_0_0_sr_en_0 because it is equivalent to instance je.ram_rom.header_rom_data_2_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance je.ram_rom.acht_bb_rom_data_2_0_1_sr_en_0 because it is equivalent to instance je.ram_rom.header_rom_data_2_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_1_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_0_OLD_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_rst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_rst_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_sr_en_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.acht_bb_rom_data_2_0_2_OLD[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 164MB peak: 188MB)

@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.zzidx_rom_data_2_0_0_OLD[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_1_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance je.ram_rom.header_rom_data_2_0_0_OLD[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 190MB peak: 236MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		    -9.52ns		3640 /      1417
   2		0h:00m:17s		    -9.52ns		3519 /      1468
   3		0h:00m:17s		    -9.52ns		3517 /      1468
@N: FX271 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":348:11:348:12|Replicating instance je.QNT_DU_ret_116[0] (in view: work.top(verilog)) with 19 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:18s		   -13.11ns		3521 /      1503
   5		0h:00m:18s		   -12.78ns		3519 /      1503
   6		0h:00m:18s		   -12.60ns		3519 /      1503
   7		0h:00m:19s		   -12.60ns		3517 /      1503
   8		0h:00m:19s		   -12.60ns		3516 /      1503


   9		0h:00m:19s		    -8.12ns		3599 /      1503
  10		0h:00m:19s		    -7.87ns		3601 /      1504
  11		0h:00m:20s		    -7.87ns		3601 /      1504
@N: MF322 |Retiming summary: 30 registers retimed to 174 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 30 registers retimed to 174

Original and Pipelined registers replaced by retiming :
		je.QNT_DU[0]
		je.QNT_DU[1]
		je.QNT_DU[2]
		je.QNT_DU[3]
		je.QNT_DU[4]
		je.QNT_DU[5]
		je.QNT_DU[6]
		je.QNT_DU[7]
		je.QNT_DU[8]
		je.QNT_DU[9]
		je.QNT_DU[10]
		je.QNT_DU[11]
		je.QNT_DU[12]
		je.QNT_DU[13]
		je.QNT_DU[14]
		je.ram_rom.fdtbl_rom_data_2_0_dreg[7]
		u_OV7670_Controller.LUT.sreg[0]
		u_OV7670_Controller.LUT.sreg[1]
		u_OV7670_Controller.LUT.sreg[2]
		u_OV7670_Controller.LUT.sreg[3]
		u_OV7670_Controller.LUT.sreg[4]
		u_OV7670_Controller.LUT.sreg[5]
		u_OV7670_Controller.LUT.sreg[6]
		u_OV7670_Controller.LUT.sreg[7]
		u_OV7670_Controller.LUT.sreg[8]
		u_OV7670_Controller.LUT.sreg[9]
		u_OV7670_Controller.LUT.sreg[10]
		u_OV7670_Controller.LUT.sreg[11]
		u_OV7670_Controller.LUT.sreg[12]
		u_OV7670_Controller.LUT.sreg[13]

New registers created by retiming :
		fdtbl_rom_data_2_0_dreg_ret_3
		je.QNT_DU_ret
		je.QNT_DU_ret_0
		je.QNT_DU_ret_1
		je.QNT_DU_ret_2
		je.QNT_DU_ret_3
		je.QNT_DU_ret_4
		je.QNT_DU_ret_5
		je.QNT_DU_ret_6
		je.QNT_DU_ret_7
		je.QNT_DU_ret_8
		je.QNT_DU_ret_9
		je.QNT_DU_ret_10
		je.QNT_DU_ret_11
		je.QNT_DU_ret_12
		je.QNT_DU_ret_12[1]
		je.QNT_DU_ret_12[2]
		je.QNT_DU_ret_12[3]
		je.QNT_DU_ret_12[4]
		je.QNT_DU_ret_12[5]
		je.QNT_DU_ret_12[6]
		je.QNT_DU_ret_12[7]
		je.QNT_DU_ret_13
		je.QNT_DU_ret_14
		je.QNT_DU_ret_15
		je.QNT_DU_ret_16
		je.QNT_DU_ret_17
		je.QNT_DU_ret_18
		je.QNT_DU_ret_19
		je.QNT_DU_ret_20
		je.QNT_DU_ret_73[1]
		je.QNT_DU_ret_73[2]
		je.QNT_DU_ret_73[3]
		je.QNT_DU_ret_73[4]
		je.QNT_DU_ret_73[5]
		je.QNT_DU_ret_73[6]
		je.QNT_DU_ret_73[7]
		je.QNT_DU_ret_73[8]
		je.QNT_DU_ret_73[9]
		je.QNT_DU_ret_73[10]
		je.QNT_DU_ret_73[11]
		je.QNT_DU_ret_73[12]
		je.QNT_DU_ret_73[13]
		je.QNT_DU_ret_73[14]
		je.QNT_DU_ret_73[15]
		je.QNT_DU_ret_73[16]
		je.QNT_DU_ret_73[17]
		je.QNT_DU_ret_77[0]
		je.QNT_DU_ret_77[1]
		je.QNT_DU_ret_77[2]
		je.QNT_DU_ret_77[3]
		je.QNT_DU_ret_101
		je.QNT_DU_ret_104
		je.QNT_DU_ret_116[0]
		je.QNT_DU_ret_116[1]
		je.QNT_DU_ret_116[2]
		je.QNT_DU_ret_116[3]
		je.QNT_DU_ret_116[4]
		je.QNT_DU_ret_116[5]
		je.QNT_DU_ret_116[6]
		je.QNT_DU_ret_116[7]
		je.QNT_DU_ret_116_fast[0]
		je.QNT_DU_ret_126
		je.QNT_DU_ret_133
		je.QNT_DU_ret_136
		je.QNT_DU_ret_139
		je.QNT_DU_ret_142
		je.QNT_DU_ret_145
		je.QNT_DU_ret_416
		je.QNT_DU_ret_416[0]
		je.QNT_DU_ret_416[1]
		je.QNT_DU_ret_416[2]
		je.QNT_DU_ret_416[3]
		je.QNT_DU_ret_416[4]
		je.QNT_DU_ret_416[5]
		je.QNT_DU_ret_416[6]
		je.un5_QNT_DU.QNT_DU_ret
		je.un5_QNT_DU.QNT_DU_ret_1
		je.un5_QNT_DU.QNT_DU_ret_2
		je.un5_QNT_DU.QNT_DU_ret_3
		je.un5_QNT_DU.QNT_DU_ret_4
		je.un5_QNT_DU.QNT_DU_ret_5
		je.un5_QNT_DU.QNT_DU_ret_6
		je.un5_QNT_DU.QNT_DU_ret_7
		je.un5_QNT_DU.QNT_DU_ret_8
		je.un5_QNT_DU.QNT_DU_ret_9
		je.un5_QNT_DU.QNT_DU_ret_10
		je.un5_QNT_DU.QNT_DU_ret_11
		je.un5_QNT_DU.QNT_DU_ret_12
		je.un5_QNT_DU.QNT_DU_ret_415
		je.un5_QNT_DU.QNT_DU_ret_428
		je.un5_QNT_DU.QNT_DU_ret_429
		je.un5_QNT_DU.QNT_DU_ret_430
		je.un5_QNT_DU.QNT_DU_ret_431
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_0
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_1
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_2
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_6
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_10
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_12
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_16
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_19
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22
		je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23
		u_OV7670_Controller.LUT.sreg_3_15_0_.address_ret
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_1
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_2
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_3
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_4
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_5
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_6
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_7
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_8
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_9
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_10
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_11
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_12
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_13
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_14
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_15
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_16
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_17
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_18
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_19
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_20
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_21
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_22
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_23
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_24
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_25
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_26
		u_OV7670_Controller.LUT.sreg_3_15_0_.sreg_ret_27
		u_OV7670_Controller.LUT.sreg_ret
		u_OV7670_Controller.LUT.sreg_ret_1
		u_OV7670_Controller.LUT.sreg_ret_2
		u_OV7670_Controller.LUT.sreg_ret_3
		u_OV7670_Controller.LUT.sreg_ret_4
		u_OV7670_Controller.LUT.sreg_ret_5
		u_OV7670_Controller.LUT.sreg_ret_6
		u_OV7670_Controller.LUT.sreg_ret_7
		u_OV7670_Controller.LUT.sreg_ret_8
		u_OV7670_Controller.LUT.sreg_ret_9
		u_OV7670_Controller.LUT.sreg_ret_10
		u_OV7670_Controller.LUT.sreg_ret_11
		u_OV7670_Controller.LUT.sreg_ret_12
		u_OV7670_Controller.LUT.sreg_ret_13
		u_OV7670_Controller.LUT.sreg_ret_14
		u_OV7670_Controller.LUT.sreg_ret_15
		u_OV7670_Controller.LUT.sreg_ret_16
		u_OV7670_Controller.LUT.sreg_ret_17
		u_OV7670_Controller.LUT.sreg_ret_18
		u_OV7670_Controller.LUT.sreg_ret_19
		u_OV7670_Controller.LUT.sreg_ret_20
		u_OV7670_Controller.LUT.sreg_ret_21
		u_OV7670_Controller.LUT.sreg_ret_22
		u_OV7670_Controller.LUT.sreg_ret_23
		u_OV7670_Controller.LUT.sreg_ret_24
		u_OV7670_Controller.LUT.sreg_ret_25
		u_OV7670_Controller.LUT.sreg_ret_26
		u_OV7670_Controller.LUT.sreg_ret_27


		#####   END RETIMING REPORT  #####

@A: BN291 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":199:2:199:7|Boundary register pixel_wr_disable (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 190MB peak: 236MB)

@W: MT453 |clock period is too long for clock top|clk_24m, changing period from 105008.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 52504.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 191MB peak: 236MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1384 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 140 clock pin(s) of sequential element(s)
0 instances converted, 140 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       pclk                port                   1384       q_href         
=======================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                            Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       u_HSOSC             HSOSC                  140        u_OV7670_Controller.I2C.busy_sr_ess[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 157MB peak: 236MB)

Writing Analyst data base E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\radiant_proj\impl_1\synwork\radiant_proj_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 193MB peak: 236MB)

Writing constraint files

Finished Writing constraint files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 193MB peak: 236MB)

Writing Verilog Simulation files
Writing XDC file E:\upwork\gnarly_grey\GitHub\JPEG_Encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\radiant_proj\impl_1\radiant_proj_impl_1.xdc

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 187MB peak: 236MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:23s; Memory used current: 186MB peak: 236MB)

@W: MT246 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\top.v":296:9:296:15|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\upwork\gnarly_grey\github\jpeg_encoder\rtl_conversion\syn\jpeg_enc_ov7670_esp32\src\ov7670_esp32\up_spram.v":141:9:141:16|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|pclk with period 10.50ns. Please declare a user-defined clock on object "p:pclk"
@W: MT420 |Found inferred clock top|clk_24m with period 7.47ns. Please declare a user-defined clock on object "n:clk_24m"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun  8 11:33:47 2018
#


Top view:               top
Requested Frequency:    95.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.719

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|clk_24m        133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_1
top|pclk           95.2 MHz      NA            10.501        NA            NA         inferred     Autoconstr_clkgroup_0
System             47.4 MHz      40.3 MHz      21.076        24.795        -3.719     system       system_clkgroup      
========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------
Starting     Ending       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------
System       System       |  21.076      -3.719  |  No paths    -      |  No paths    -      |  No paths    -    
System       top|clk_24m  |  7.466       5.142   |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_24m  System       |  7.466       2.480   |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_24m  top|clk_24m  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_24m
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                            Arrival           
Instance                                    Reference       Type        Pin     Net             Time        Slack 
                                            Clock                                                                 
------------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr_ess[2]      top|clk_24m     FD1P3JZ     Q       busy_sr[2]      0.796       -1.317
u_OV7670_Controller.I2C.busy_sr[31]         top|clk_24m     FD1P3DZ     Q       busy_sr[31]     0.796       -1.245
u_OV7670_Controller.I2C.busy_sr_ess[29]     top|clk_24m     FD1P3JZ     Q       busy_sr[29]     0.796       -1.245
u_OV7670_Controller.LUT.address[0]          top|clk_24m     FD1P3DZ     Q       address[0]      0.796       -1.214
u_OV7670_Controller.I2C.busy_sr_ess[30]     top|clk_24m     FD1P3JZ     Q       busy_sr[30]     0.796       -1.214
u_OV7670_Controller.I2C.divider[7]          top|clk_24m     FD1P3DZ     Q       divider[7]      0.796       -1.214
u_OV7670_Controller.I2C.divider[2]          top|clk_24m     FD1P3DZ     Q       divider[2]      0.796       -1.173
u_OV7670_Controller.LUT.address[3]          top|clk_24m     FD1P3DZ     Q       address[3]      0.796       -1.142
u_OV7670_Controller.LUT.sreg[14]            top|clk_24m     FD1P3JZ     Q       command[14]     0.796       -1.142
u_OV7670_Controller.LUT.address[1]          top|clk_24m     FD1P3DZ     Q       address[1]      0.796       -1.111
==================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                            Required           
Instance                                   Reference       Type        Pin     Net             Time         Slack 
                                           Clock                                                                  
------------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.sioc_temp          top|clk_24m     FD1P3DZ     D       sioc_temp       7.311        -1.317
u_OV7670_Controller.I2C.busy_sr_ess[1]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[2]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[3]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[4]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[5]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[6]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[7]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[8]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
u_OV7670_Controller.I2C.busy_sr_ess[9]     top|clk_24m     FD1P3JZ     SP      un1_N_8_0_0     7.311        -1.245
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.317

    Number of logic level(s):                3
    Starting point:                          u_OV7670_Controller.I2C.busy_sr_ess[2] / Q
    Ending point:                            u_OV7670_Controller.I2C.sioc_temp / D
    The start point is clocked by            top|clk_24m [rising] on pin CK
    The end   point is clocked by            top|clk_24m [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr_ess[2]      FD1P3JZ     Q        Out     0.796     0.796       -         
busy_sr[2]                                  Net         -        -       1.599     -           3         
u_OV7670_Controller.I2C.sioc_temp_RNO_3     LUT4        A        In      -         2.395       -         
u_OV7670_Controller.I2C.sioc_temp_RNO_3     LUT4        Z        Out     0.661     3.056       -         
N_34_0                                      Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.sioc_temp_RNO_0     LUT4        A        In      -         4.427       -         
u_OV7670_Controller.I2C.sioc_temp_RNO_0     LUT4        Z        Out     0.661     5.089       -         
N_35                                        Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.sioc_temp_RNO       LUT4        A        In      -         6.460       -         
u_OV7670_Controller.I2C.sioc_temp_RNO       LUT4        Z        Out     0.661     7.121       -         
sioc_temp                                   Net         -        -       1.507     -           1         
u_OV7670_Controller.I2C.sioc_temp           FD1P3DZ     D        In      -         8.628       -         
=========================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          u_OV7670_Controller.I2C.busy_sr[31] / Q
    Ending point:                            u_OV7670_Controller.I2C.busy_sr_ess[1] / SP
    The start point is clocked by            top|clk_24m [rising] on pin CK
    The end   point is clocked by            top|clk_24m [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr[31]             FD1P3DZ     Q        Out     0.796     0.796       -         
busy_sr[31]                                     Net         -        -       1.599     -           8         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        A        In      -         2.395       -         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        Z        Out     0.661     3.056       -         
busy_sr_0_sqmuxa_0                              Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        A        In      -         4.427       -         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        Z        Out     0.661     5.089       -         
un1_N_8_0                                       Net         -        -       1.371     -           4         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        B        In      -         6.460       -         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        Z        Out     0.589     7.049       -         
un1_N_8_0_0                                     Net         -        -       1.507     -           30        
u_OV7670_Controller.I2C.busy_sr_ess[1]          FD1P3JZ     SP       In      -         8.556       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          u_OV7670_Controller.I2C.busy_sr_ess[29] / Q
    Ending point:                            u_OV7670_Controller.I2C.sioc_temp / D
    The start point is clocked by            top|clk_24m [rising] on pin CK
    The end   point is clocked by            top|clk_24m [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr_ess[29]     FD1P3JZ     Q        Out     0.796     0.796       -         
busy_sr[29]                                 Net         -        -       1.599     -           4         
u_OV7670_Controller.I2C.sioc_temp_RNO_3     LUT4        B        In      -         2.395       -         
u_OV7670_Controller.I2C.sioc_temp_RNO_3     LUT4        Z        Out     0.589     2.984       -         
N_34_0                                      Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.sioc_temp_RNO_0     LUT4        A        In      -         4.355       -         
u_OV7670_Controller.I2C.sioc_temp_RNO_0     LUT4        Z        Out     0.661     5.017       -         
N_35                                        Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.sioc_temp_RNO       LUT4        A        In      -         6.388       -         
u_OV7670_Controller.I2C.sioc_temp_RNO       LUT4        Z        Out     0.661     7.049       -         
sioc_temp                                   Net         -        -       1.507     -           1         
u_OV7670_Controller.I2C.sioc_temp           FD1P3DZ     D        In      -         8.556       -         
=========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          u_OV7670_Controller.I2C.busy_sr[31] / Q
    Ending point:                            u_OV7670_Controller.I2C.busy_sr_ess[2] / SP
    The start point is clocked by            top|clk_24m [rising] on pin CK
    The end   point is clocked by            top|clk_24m [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr[31]             FD1P3DZ     Q        Out     0.796     0.796       -         
busy_sr[31]                                     Net         -        -       1.599     -           8         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        A        In      -         2.395       -         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        Z        Out     0.661     3.056       -         
busy_sr_0_sqmuxa_0                              Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        A        In      -         4.427       -         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        Z        Out     0.661     5.089       -         
un1_N_8_0                                       Net         -        -       1.371     -           4         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        B        In      -         6.460       -         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        Z        Out     0.589     7.049       -         
un1_N_8_0_0                                     Net         -        -       1.507     -           30        
u_OV7670_Controller.I2C.busy_sr_ess[2]          FD1P3JZ     SP       In      -         8.556       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          u_OV7670_Controller.I2C.busy_sr[31] / Q
    Ending point:                            u_OV7670_Controller.I2C.busy_sr_ess[3] / SP
    The start point is clocked by            top|clk_24m [rising] on pin CK
    The end   point is clocked by            top|clk_24m [rising] on pin CK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
u_OV7670_Controller.I2C.busy_sr[31]             FD1P3DZ     Q        Out     0.796     0.796       -         
busy_sr[31]                                     Net         -        -       1.599     -           8         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        A        In      -         2.395       -         
u_OV7670_Controller.I2C.busy_sr_RNIDEPN[31]     LUT4        Z        Out     0.661     3.056       -         
busy_sr_0_sqmuxa_0                              Net         -        -       1.371     -           1         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        A        In      -         4.427       -         
u_OV7670_Controller.I2C.divider_RNIHTKK3[6]     LUT4        Z        Out     0.661     5.089       -         
un1_N_8_0                                       Net         -        -       1.371     -           4         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        B        In      -         6.460       -         
u_OV7670_Controller.I2C.divider_RNI1BHS7[6]     LUT4        Z        Out     0.589     7.049       -         
un1_N_8_0_0                                     Net         -        -       1.507     -           30        
u_OV7670_Controller.I2C.busy_sr_ess[3]          FD1P3JZ     SP       In      -         8.556       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                  Arrival           
Instance                                         Reference     Type        Pin       Net                   Time        Slack 
                                                 Clock                                                                       
-----------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5      System        FD1P3DZ     Q         g0_3                  0.796       -3.719
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_3      System        FD1P3DZ     Q         mult1_inf_abs0[2]     0.796       -3.647
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7      System        FD1P3DZ     Q         mult1_inf_abs0[6]     0.796       -3.616
je.ram_rom.fdtbl_rom_data_2_0_dreg[0]            System        FD1P3DZ     Q         fdtbl_rom_d[0]        0.796       -1.718
je.ac0_idx[0]                                    System        FD1P3DZ     Q         ac0_idx[0]            0.796       -0.963
je.ac0_idx[1]                                    System        FD1P3DZ     Q         ac0_idx[1]            0.796       -0.891
je.end0pos[0]                                    System        FD1P3DZ     Q         end0pos[0]            0.796       -0.860
je.end0pos[1]                                    System        FD1P3DZ     Q         end0pos[1]            0.796       -0.767
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15     System        FD1P3DZ     Q         mult1_inf_abs0[7]     0.796       0.170 
je.ram_rom.dctdu_ram_dctdu_ram_0_1               System        PDP4K       DO[1]     dctdu_ram_do[17]      0.000       0.605 
=============================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                Required           
Instance                 Reference     Type        Pin     Net                   Time         Slack 
                         Clock                                                                      
----------------------------------------------------------------------------------------------------
je.QNT_DU_ret_416[0]     System        FD1P3DZ     D       mult1_un59_sum[0]     20.921       -3.719
je.QNT_DU_ret_416[1]     System        FD1P3DZ     D       mult1_un59_sum[1]     20.921       -3.719
je.QNT_DU_ret_416[2]     System        FD1P3DZ     D       mult1_un59_sum[2]     20.921       -3.719
je.QNT_DU_ret_416[3]     System        FD1P3DZ     D       mult1_un59_sum[3]     20.921       -3.719
je.QNT_DU_ret_416[4]     System        FD1P3DZ     D       mult1_un59_sum[4]     20.921       -3.719
je.QNT_DU_ret_416[5]     System        FD1P3DZ     D       mult1_un59_sum[5]     20.921       -3.719
je.QNT_DU_ret_416[6]     System        FD1P3DZ     D       mult1_un59_sum[6]     20.921       -3.719
je.QNT_DU_ret_3          System        FD1P3DZ     D       mult1_un59_sum[8]     20.921       -3.647
je.QNT_DU_ret_8          System        FD1P3DZ     D       mult1_un59_sum[8]     20.921       -3.647
je.QNT_DU_ret_12         System        FD1P3DZ     D       mult1_un59_sum[8]     20.921       -3.647
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.076
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.921

    - Propagation time:                      24.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.719

    Number of logic level(s):                11
    Starting point:                          je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5 / Q
    Ending point:                            je.QNT_DU_ret_416[5] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5                   FD1P3DZ     Q        Out     0.796     0.796       -         
g0_3                                                          Net         -        -       1.599     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        A        In      -         2.395       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        Z        Out     0.661     3.056       -         
g0_1                                                          Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        C        In      -         4.427       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        Z        Out     0.558     4.986       -         
mult1_un3_sum_c7                                              Net         -        -       1.371     -           11        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        B        In      -         6.356       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        Z        Out     0.589     6.946       -         
mult1_un3_sum_ac0_13                                          Net         -        -       1.371     -           29        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        A        In      -         8.317       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        Z        Out     0.661     8.978       -         
mult1_un10_sum[8]                                             Net         -        -       1.371     -           27        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        A        In      -         10.349      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        Z        Out     0.661     11.011      -         
mult1_un17_sum[8]                                             Net         -        -       1.371     -           33        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        A        In      -         12.382      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        Z        Out     0.661     13.043      -         
mult1_un24_sum[8]                                             Net         -        -       1.371     -           28        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        A        In      -         14.414      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        Z        Out     0.661     15.076      -         
mult1_un31_sum[8]                                             Net         -        -       1.371     -           36        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        A        In      -         16.447      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        Z        Out     0.661     17.108      -         
fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0                   Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        B        In      -         18.479      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        Z        Out     0.589     19.068      -         
mult1_un45_sum[8]                                             Net         -        -       1.371     -           22        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        A        In      -         20.439      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        Z        Out     0.661     21.101      -         
mult1_un52_sum[8]                                             Net         -        -       1.371     -           10        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2        LUT4        A        In      -         22.472      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2        LUT4        Z        Out     0.661     23.133      -         
mult1_un59_sum[5]                                             Net         -        -       1.507     -           1         
je.QNT_DU_ret_416[5]                                          FD1P3DZ     D        In      -         24.640      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 24.795 is 7.979(32.2%) logic and 16.816(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.076
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.921

    - Propagation time:                      24.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.719

    Number of logic level(s):                11
    Starting point:                          je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5 / Q
    Ending point:                            je.QNT_DU_ret_416[6] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5                   FD1P3DZ     Q        Out     0.796     0.796       -         
g0_3                                                          Net         -        -       1.599     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        A        In      -         2.395       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        Z        Out     0.661     3.056       -         
g0_1                                                          Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        C        In      -         4.427       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        Z        Out     0.558     4.986       -         
mult1_un3_sum_c7                                              Net         -        -       1.371     -           11        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        B        In      -         6.356       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        Z        Out     0.589     6.946       -         
mult1_un3_sum_ac0_13                                          Net         -        -       1.371     -           29        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        A        In      -         8.317       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        Z        Out     0.661     8.978       -         
mult1_un10_sum[8]                                             Net         -        -       1.371     -           27        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        A        In      -         10.349      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        Z        Out     0.661     11.011      -         
mult1_un17_sum[8]                                             Net         -        -       1.371     -           33        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        A        In      -         12.382      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        Z        Out     0.661     13.043      -         
mult1_un24_sum[8]                                             Net         -        -       1.371     -           28        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        A        In      -         14.414      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        Z        Out     0.661     15.076      -         
mult1_un31_sum[8]                                             Net         -        -       1.371     -           36        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        A        In      -         16.447      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        Z        Out     0.661     17.108      -         
fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0                   Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        B        In      -         18.479      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        Z        Out     0.589     19.068      -         
mult1_un45_sum[8]                                             Net         -        -       1.371     -           22        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        A        In      -         20.439      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        Z        Out     0.661     21.101      -         
mult1_un52_sum[8]                                             Net         -        -       1.371     -           10        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2_0      LUT4        A        In      -         22.472      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_7_RNIQEBJ5K2_0      LUT4        Z        Out     0.661     23.133      -         
mult1_un59_sum[6]                                             Net         -        -       1.507     -           1         
je.QNT_DU_ret_416[6]                                          FD1P3DZ     D        In      -         24.640      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 24.795 is 7.979(32.2%) logic and 16.816(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.076
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.921

    - Propagation time:                      24.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.719

    Number of logic level(s):                11
    Starting point:                          je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5 / Q
    Ending point:                            je.QNT_DU_ret_416[4] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5                   FD1P3DZ     Q        Out     0.796     0.796       -         
g0_3                                                          Net         -        -       1.599     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        A        In      -         2.395       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        Z        Out     0.661     3.056       -         
g0_1                                                          Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        C        In      -         4.427       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        Z        Out     0.558     4.986       -         
mult1_un3_sum_c7                                              Net         -        -       1.371     -           11        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        B        In      -         6.356       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        Z        Out     0.589     6.946       -         
mult1_un3_sum_ac0_13                                          Net         -        -       1.371     -           29        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        A        In      -         8.317       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        Z        Out     0.661     8.978       -         
mult1_un10_sum[8]                                             Net         -        -       1.371     -           27        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        A        In      -         10.349      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        Z        Out     0.661     11.011      -         
mult1_un17_sum[8]                                             Net         -        -       1.371     -           33        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        A        In      -         12.382      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        Z        Out     0.661     13.043      -         
mult1_un24_sum[8]                                             Net         -        -       1.371     -           28        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        A        In      -         14.414      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        Z        Out     0.661     15.076      -         
mult1_un31_sum[8]                                             Net         -        -       1.371     -           36        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        A        In      -         16.447      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        Z        Out     0.661     17.108      -         
fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0                   Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        B        In      -         18.479      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        Z        Out     0.589     19.068      -         
mult1_un45_sum[8]                                             Net         -        -       1.371     -           22        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        A        In      -         20.439      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        Z        Out     0.661     21.101      -         
mult1_un52_sum[8]                                             Net         -        -       1.371     -           10        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02_0     LUT4        A        In      -         22.472      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02_0     LUT4        Z        Out     0.661     23.133      -         
mult1_un59_sum[4]                                             Net         -        -       1.507     -           1         
je.QNT_DU_ret_416[4]                                          FD1P3DZ     D        In      -         24.640      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 24.795 is 7.979(32.2%) logic and 16.816(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.076
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.921

    - Propagation time:                      24.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.719

    Number of logic level(s):                11
    Starting point:                          je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5 / Q
    Ending point:                            je.QNT_DU_ret_416[3] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5                   FD1P3DZ     Q        Out     0.796     0.796       -         
g0_3                                                          Net         -        -       1.599     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        A        In      -         2.395       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        Z        Out     0.661     3.056       -         
g0_1                                                          Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        C        In      -         4.427       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        Z        Out     0.558     4.986       -         
mult1_un3_sum_c7                                              Net         -        -       1.371     -           11        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        B        In      -         6.356       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        Z        Out     0.589     6.946       -         
mult1_un3_sum_ac0_13                                          Net         -        -       1.371     -           29        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        A        In      -         8.317       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        Z        Out     0.661     8.978       -         
mult1_un10_sum[8]                                             Net         -        -       1.371     -           27        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        A        In      -         10.349      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        Z        Out     0.661     11.011      -         
mult1_un17_sum[8]                                             Net         -        -       1.371     -           33        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        A        In      -         12.382      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        Z        Out     0.661     13.043      -         
mult1_un24_sum[8]                                             Net         -        -       1.371     -           28        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        A        In      -         14.414      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        Z        Out     0.661     15.076      -         
mult1_un31_sum[8]                                             Net         -        -       1.371     -           36        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        A        In      -         16.447      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        Z        Out     0.661     17.108      -         
fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0                   Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        B        In      -         18.479      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        Z        Out     0.589     19.068      -         
mult1_un45_sum[8]                                             Net         -        -       1.371     -           22        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        A        In      -         20.439      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        Z        Out     0.661     21.101      -         
mult1_un52_sum[8]                                             Net         -        -       1.371     -           10        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02       LUT4        A        In      -         22.472      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_20_RNI3EJUH02       LUT4        Z        Out     0.661     23.133      -         
mult1_un59_sum[3]                                             Net         -        -       1.507     -           1         
je.QNT_DU_ret_416[3]                                          FD1P3DZ     D        In      -         24.640      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 24.795 is 7.979(32.2%) logic and 16.816(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.076
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         20.921

    - Propagation time:                      24.640
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -3.719

    Number of logic level(s):                11
    Starting point:                          je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5 / Q
    Ending point:                            je.QNT_DU_ret_416[2] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5                   FD1P3DZ     Q        Out     0.796     0.796       -         
g0_3                                                          Net         -        -       1.599     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        A        In      -         2.395       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIQJ7B           LUT4        Z        Out     0.661     3.056       -         
g0_1                                                          Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        C        In      -         4.427       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIDH5H8          LUT4        Z        Out     0.558     4.986       -         
mult1_un3_sum_c7                                              Net         -        -       1.371     -           11        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        B        In      -         6.356       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIS8PS8         LUT4        Z        Out     0.589     6.946       -         
mult1_un3_sum_ac0_13                                          Net         -        -       1.371     -           29        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        A        In      -         8.317       -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIJ7OU48_0      LUT4        Z        Out     0.661     8.978       -         
mult1_un10_sum[8]                                             Net         -        -       1.371     -           27        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        A        In      -         10.349      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNI18VV3G3_0     LUT4        Z        Out     0.661     11.011      -         
mult1_un17_sum[8]                                             Net         -        -       1.371     -           33        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        A        In      -         12.382      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNILREUPK3       LUT4        Z        Out     0.661     13.043      -         
mult1_un24_sum[8]                                             Net         -        -       1.371     -           28        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        A        In      -         14.414      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNINVSV9D3_0     LUT4        Z        Out     0.661     15.076      -         
mult1_un31_sum[8]                                             Net         -        -       1.371     -           36        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        A        In      -         16.447      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0     LUT4        Z        Out     0.661     17.108      -         
fdtbl_rom_data_2_0_dreg_ret_18_RNICHET401_0                   Net         -        -       1.371     -           1         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        B        In      -         18.479      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_18_RNIRKL60E        LUT4        Z        Out     0.589     19.068      -         
mult1_un45_sum[8]                                             Net         -        -       1.371     -           22        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        A        In      -         20.439      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_17_RNIFSU1761_0     LUT4        Z        Out     0.661     21.101      -         
mult1_un52_sum[8]                                             Net         -        -       1.371     -           10        
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E_0      LUT4        A        In      -         22.472      -         
je.un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_13_RNIU32S8E_0      LUT4        Z        Out     0.661     23.133      -         
mult1_un59_sum[2]                                             Net         -        -       1.507     -           1         
je.QNT_DU_ret_416[2]                                          FD1P3DZ     D        In      -         24.640      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 24.795 is 7.979(32.2%) logic and 16.816(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 186MB peak: 236MB)


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 186MB peak: 236MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          545 uses
FD1P3DZ         1262 uses
FD1P3IZ         200 uses
FD1P3JZ         42 uses
GND             13 uses
HSOSC           1 use
INV             74 uses
PDP4K           13 uses
SP256K          4 uses
VCC             13 uses
MAC16           3 uses
LUT4            3389 uses

I/O ports: 22
I/O primitives: 22
IB             15 uses
OB             6 uses
OBZ_B          1 use

I/O Register bits:                  0
Register bits not including I/Os:   1504 of 5280 (28%)

RAM/ROM usage summary
Block Rams : 13 of 30 (43%)

Total load per clock:
   top|pclk: 1
   top|clk_24m: 141

@S |Mapping Summary:
Total  LUTs: 3389 (64%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 3389 = 3389 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 40MB peak: 236MB)

Process took 0h:00m:25s realtime, 0h:00m:24s cputime
# Fri Jun  8 11:33:47 2018

###########################################################]
