
*** Running vivado
    with args -log Mult4x4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mult4x4.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Mult4x4.tcl -notrace
Command: synth_design -top Mult4x4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 471.137 ; gain = 171.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mult4x4' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/Mult4x4.vhd:18]
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/debouncer.vhd:5' bound to instance 'deb' of component 'debouncer' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/Mult4x4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/debouncer.vhd:16]
INFO: [Synth 8-3491] module 'cd' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:5' bound to instance 'i_cd' of component 'CD' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/Mult4x4.vhd:57]
INFO: [Synth 8-638] synthesizing module 'cd' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:17]
INFO: [Synth 8-3491] module 'des_der' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_der.vhd:34' bound to instance 'desp_b' of component 'des_der' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:112]
INFO: [Synth 8-638] synthesizing module 'des_der' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_der.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'des_der' (2#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_der.vhd:43]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:4' bound to instance 'reg_b' of component 'registro' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:117]
INFO: [Synth 8-638] synthesizing module 'registro' [D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'registro' (3#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:14]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:4' bound to instance 'reg_a' of component 'registro' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:118]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:4' bound to instance 'reg_n' of component 'registro' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:119]
INFO: [Synth 8-3491] module 'registro' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/imports/divider/registro.vhd:4' bound to instance 'reg_acc' of component 'registro' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:120]
INFO: [Synth 8-3491] module 'des_izq' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_izq.vhd:13' bound to instance 'desp_a' of component 'des_izq' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:125]
INFO: [Synth 8-638] synthesizing module 'des_izq' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_izq.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'des_izq' (4#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/des_izq.vhd:22]
INFO: [Synth 8-3491] module 'sumador' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/imports/adder/sumador.vhd:6' bound to instance 'sum' of component 'sumador' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:148]
INFO: [Synth 8-638] synthesizing module 'sumador' [D:/Pogramas/practica4/practica4.srcs/sources_1/imports/adder/sumador.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sumador' (5#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/imports/adder/sumador.vhd:13]
INFO: [Synth 8-3491] module 'restador' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/restador.vhd:6' bound to instance 'rest' of component 'restador' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:149]
INFO: [Synth 8-638] synthesizing module 'restador' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/restador.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'restador' (6#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/restador.vhd:13]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'mux_b' of component 'multiplexor' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:153]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:43]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:47]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (7#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:43]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'mux_a' of component 'multiplexor' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:154]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'mux_n' of component 'multiplexor' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:155]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/multiplexor.vhd:34' bound to instance 'mux_acc' of component 'multiplexor' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'cd' (8#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/CD.vhd:17]
INFO: [Synth 8-3491] module 'uc' declared at 'D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:34' bound to instance 'i_uc' of component 'uc' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/Mult4x4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'uc' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:44]
WARNING: [Synth 8-3848] Net init in module/entity uc does not have driver. [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:47]
WARNING: [Synth 8-3848] Net b_0 in module/entity uc does not have driver. [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'uc' (9#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Mult4x4' (10#1) [D:/Pogramas/practica4/practica4.srcs/sources_1/new/Mult4x4.vhd:18]
WARNING: [Synth 8-3331] design uc has unconnected port ini
WARNING: [Synth 8-3331] design uc has unconnected port status[1]
WARNING: [Synth 8-3331] design uc has unconnected port status[0]
WARNING: [Synth 8-3331] design sumador has unconnected port Z[7]
WARNING: [Synth 8-3331] design sumador has unconnected port Z[6]
WARNING: [Synth 8-3331] design sumador has unconnected port Z[5]
WARNING: [Synth 8-3331] design sumador has unconnected port Z[4]
WARNING: [Synth 8-3331] design des_izq has unconnected port num[3]
WARNING: [Synth 8-3331] design des_der has unconnected port num[0]
WARNING: [Synth 8-3331] design cd has unconnected port ctrl[1]
WARNING: [Synth 8-3331] design cd has unconnected port ctrl[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 534.309 ; gain = 234.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 534.309 ; gain = 234.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 534.309 ; gain = 234.344
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waitingpression |                               00 |                               00
      pressiondebouncing |                               01 |                               01
       waitingdepression |                               10 |                               10
    depressiondebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
WARNING: [Synth 8-327] inferring latch for variable 'fin_reg' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_st_reg' [D:/Pogramas/practica4/practica4.srcs/sources_1/new/uc.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 534.309 ; gain = 234.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module des_der 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module registro 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module des_izq 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module sumador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module restador 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
Module multiplexor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module cd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module uc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Mult4x4 has unconnected port mult[7]
WARNING: [Synth 8-3331] design Mult4x4 has unconnected port mult[6]
WARNING: [Synth 8-3331] design Mult4x4 has unconnected port mult[5]
WARNING: [Synth 8-3331] design Mult4x4 has unconnected port mult[4]
INFO: [Synth 8-3886] merging instance 'i_cd/desp_b/num_out_reg[3]' (FDC) to 'i_cd/desp_a/num_out_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_uc/nxt_st_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cd/desp_a/num_out_reg[0] )
WARNING: [Synth 8-3332] Sequential element (deb/FSM_sequential_state_reg[1]) is unused and will be removed from module Mult4x4.
WARNING: [Synth 8-3332] Sequential element (deb/FSM_sequential_state_reg[0]) is unused and will be removed from module Mult4x4.
WARNING: [Synth 8-3332] Sequential element (i_uc/fin_reg) is unused and will be removed from module Mult4x4.
WARNING: [Synth 8-3332] Sequential element (i_uc/nxt_st_reg[2]) is unused and will be removed from module Mult4x4.
WARNING: [Synth 8-3332] Sequential element (i_uc/nxt_st_reg[1]) is unused and will be removed from module Mult4x4.
WARNING: [Synth 8-3332] Sequential element (i_uc/nxt_st_reg[0]) is unused and will be removed from module Mult4x4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 674.410 ; gain = 374.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 676.340 ; gain = 376.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cd/reg_a/S_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cd/reg_a/S_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cd/reg_a/S_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_cd/reg_a/S_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 676.340 ; gain = 376.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     5|
|2     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 677.359 ; gain = 377.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 792.633 ; gain = 492.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.633 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pogramas/practica4/practica4.runs/synth_1/Mult4x4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mult4x4_utilization_synth.rpt -pb Mult4x4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 14:22:42 2020...
