// Seed: 1501010817
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9
);
  wor id_11;
  specify
    specparam id_12 = id_2++;
  endspecify
  assign id_12 = 1'b0;
  assign id_2  = id_8;
  assign id_6  = 1;
  always @(negedge id_0++
  or posedge 1)
  begin
    id_11 = 1'h0;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output uwire id_3,
    input uwire id_4
);
  for (id_6 = id_6; 1; id_6 = 1) begin
    assign id_6 = 1;
    assign id_3 = 1;
  end
  module_0(
      id_2, id_2, id_2, id_1, id_0, id_1, id_3, id_4, id_1, id_1
  );
endmodule
