INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/imports/Downloads/labCnt_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labCnt_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sources_1/new/top_lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sim_1/new/Lab3test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sim_1/imports/Downloads/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Isabella Phung/Documents/CSE100/Lab3/Lab3.srcs/sim_1/imports/Downloads/testTC.v:60]
