
XJ_Overhead_Console.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008754  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  080088f4  080088f4  000098f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ba8  08008ba8  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  08008ba8  08008ba8  00009ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bb0  08008bb0  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bb0  08008bb0  00009bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bb4  08008bb4  00009bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008bb8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  20000068  08008c20  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000530  08008c20  0000a530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b1a  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a3d  00000000  00000000  00021bb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001688  00000000  00000000  000255f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118b  00000000  00000000  00026c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b7e7  00000000  00000000  00027e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e079  00000000  00000000  000435ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6ccd  00000000  00000000  00061663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108330  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000684c  00000000  00000000  00108374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0010ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080088dc 	.word	0x080088dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080088dc 	.word	0x080088dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000582:	4b21      	ldr	r3, [pc, #132]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000584:	4a21      	ldr	r2, [pc, #132]	@ (800060c <MX_ADC1_Init+0x9c>)
 8000586:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000588:	4b1f      	ldr	r3, [pc, #124]	@ (8000608 <MX_ADC1_Init+0x98>)
 800058a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800058e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000590:	4b1d      	ldr	r3, [pc, #116]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000596:	4b1c      	ldr	r3, [pc, #112]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800059c:	4b1a      	ldr	r3, [pc, #104]	@ (8000608 <MX_ADC1_Init+0x98>)
 800059e:	2200      	movs	r2, #0
 80005a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a2:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005aa:	4b17      	ldr	r3, [pc, #92]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005b2:	4a17      	ldr	r2, [pc, #92]	@ (8000610 <MX_ADC1_Init+0xa0>)
 80005b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005bc:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005be:	2201      	movs	r2, #1
 80005c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c2:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d0:	480d      	ldr	r0, [pc, #52]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005d2:	f001 fa0d 	bl	80019f0 <HAL_ADC_Init>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005dc:	f000 fd20 	bl	8001020 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80005e0:	2306      	movs	r3, #6
 80005e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005e4:	2301      	movs	r3, #1
 80005e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ec:	463b      	mov	r3, r7
 80005ee:	4619      	mov	r1, r3
 80005f0:	4805      	ldr	r0, [pc, #20]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005f2:	f001 fa41 	bl	8001a78 <HAL_ADC_ConfigChannel>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80005fc:	f000 fd10 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000084 	.word	0x20000084
 800060c:	40012000 	.word	0x40012000
 8000610:	0f000001 	.word	0x0f000001

08000614 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a24      	ldr	r2, [pc, #144]	@ (80006c4 <HAL_ADC_MspInit+0xb0>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d141      	bne.n	80006ba <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 800063c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800063e:	4a22      	ldr	r2, [pc, #136]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000644:	6453      	str	r3, [r2, #68]	@ 0x44
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	4b1c      	ldr	r3, [pc, #112]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	4a1b      	ldr	r2, [pc, #108]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6313      	str	r3, [r2, #48]	@ 0x30
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000678:	f043 0304 	orr.w	r3, r3, #4
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0304 	and.w	r3, r3, #4
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800068a:	23c0      	movs	r3, #192	@ 0xc0
 800068c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800068e:	2303      	movs	r3, #3
 8000690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	480b      	ldr	r0, [pc, #44]	@ (80006cc <HAL_ADC_MspInit+0xb8>)
 800069e:	f002 f8a5 	bl	80027ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SystemVoltage_Pin|AnalogIn2_Pin;
 80006a2:	2330      	movs	r3, #48	@ 0x30
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <HAL_ADC_MspInit+0xbc>)
 80006b6:	f002 f899 	bl	80027ec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	@ 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000
 80006d0:	40020800 	.word	0x40020800

080006d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006da:	2300      	movs	r3, #0
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	4b14      	ldr	r3, [pc, #80]	@ (8000730 <MX_DMA_Init+0x5c>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e2:	4a13      	ldr	r2, [pc, #76]	@ (8000730 <MX_DMA_Init+0x5c>)
 80006e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <MX_DMA_Init+0x5c>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	200b      	movs	r0, #11
 80006fc:	f001 fcb5 	bl	800206a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000700:	200b      	movs	r0, #11
 8000702:	f001 fcce 	bl	80020a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2010      	movs	r0, #16
 800070c:	f001 fcad 	bl	800206a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000710:	2010      	movs	r0, #16
 8000712:	f001 fcc6 	bl	80020a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000716:	2200      	movs	r2, #0
 8000718:	2100      	movs	r1, #0
 800071a:	2011      	movs	r0, #17
 800071c:	f001 fca5 	bl	800206a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000720:	2011      	movs	r0, #17
 8000722:	f001 fcbe 	bl	80020a2 <HAL_NVIC_EnableIRQ>

}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800

08000734 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b08a      	sub	sp, #40	@ 0x28
 8000738:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]
 8000744:	609a      	str	r2, [r3, #8]
 8000746:	60da      	str	r2, [r3, #12]
 8000748:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
 800074e:	4b52      	ldr	r3, [pc, #328]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a51      	ldr	r2, [pc, #324]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b4f      	ldr	r3, [pc, #316]	@ (8000898 <MX_GPIO_Init+0x164>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	4b4b      	ldr	r3, [pc, #300]	@ (8000898 <MX_GPIO_Init+0x164>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a4a      	ldr	r2, [pc, #296]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b48      	ldr	r3, [pc, #288]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	4b44      	ldr	r3, [pc, #272]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a43      	ldr	r2, [pc, #268]	@ (8000898 <MX_GPIO_Init+0x164>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b41      	ldr	r3, [pc, #260]	@ (8000898 <MX_GPIO_Init+0x164>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	4a3c      	ldr	r2, [pc, #240]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ae:	4b3a      	ldr	r3, [pc, #232]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	603b      	str	r3, [r7, #0]
 80007be:	4b36      	ldr	r3, [pc, #216]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	4a35      	ldr	r2, [pc, #212]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ca:	4b33      	ldr	r3, [pc, #204]	@ (8000898 <MX_GPIO_Init+0x164>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	603b      	str	r3, [r7, #0]
 80007d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TIM1_Output_Pin|LD2_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f641 0122 	movw	r1, #6178	@ 0x1822
 80007dc:	482f      	ldr	r0, [pc, #188]	@ (800089c <MX_GPIO_Init+0x168>)
 80007de:	f002 f989 	bl	8002af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Piezo_GPIO_Port, Piezo_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2110      	movs	r1, #16
 80007e6:	482e      	ldr	r0, [pc, #184]	@ (80008a0 <MX_GPIO_Init+0x16c>)
 80007e8:	f002 f984 	bl	8002af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007f2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4619      	mov	r1, r3
 8000802:	4828      	ldr	r0, [pc, #160]	@ (80008a4 <MX_GPIO_Init+0x170>)
 8000804:	f001 fff2 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = TIM1_Output_Pin|LD2_Pin|LED2_Pin|LED1_Pin;
 8000808:	f641 0322 	movw	r3, #6178	@ 0x1822
 800080c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	2301      	movs	r3, #1
 8000810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	4619      	mov	r1, r3
 8000820:	481e      	ldr	r0, [pc, #120]	@ (800089c <MX_GPIO_Init+0x168>)
 8000822:	f001 ffe3 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button5_Pin;
 8000826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082c:	2300      	movs	r3, #0
 800082e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000830:	2301      	movs	r3, #1
 8000832:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button5_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 0314 	add.w	r3, r7, #20
 8000838:	4619      	mov	r1, r3
 800083a:	4818      	ldr	r0, [pc, #96]	@ (800089c <MX_GPIO_Init+0x168>)
 800083c:	f001 ffd6 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Button4_Pin|Button3_Pin|Button2_Pin;
 8000840:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800084a:	2301      	movs	r3, #1
 800084c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	4813      	ldr	r0, [pc, #76]	@ (80008a4 <MX_GPIO_Init+0x170>)
 8000856:	f001 ffc9 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button1_Pin;
 800085a:	2304      	movs	r3, #4
 800085c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085e:	2300      	movs	r3, #0
 8000860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000862:	2301      	movs	r3, #1
 8000864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4619      	mov	r1, r3
 800086c:	480e      	ldr	r0, [pc, #56]	@ (80008a8 <MX_GPIO_Init+0x174>)
 800086e:	f001 ffbd 	bl	80027ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Piezo_Pin;
 8000872:	2310      	movs	r3, #16
 8000874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000876:	2301      	movs	r3, #1
 8000878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800087e:	2302      	movs	r3, #2
 8000880:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Piezo_GPIO_Port, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	4805      	ldr	r0, [pc, #20]	@ (80008a0 <MX_GPIO_Init+0x16c>)
 800088a:	f001 ffaf 	bl	80027ec <HAL_GPIO_Init>

}
 800088e:	bf00      	nop
 8000890:	3728      	adds	r7, #40	@ 0x28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000
 80008a0:	40020400 	.word	0x40020400
 80008a4:	40020800 	.word	0x40020800
 80008a8:	40020c00 	.word	0x40020c00

080008ac <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008b0:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008b2:	4a13      	ldr	r2, [pc, #76]	@ (8000900 <MX_I2C1_Init+0x54>)
 80008b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008b6:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008b8:	4a12      	ldr	r2, [pc, #72]	@ (8000904 <MX_I2C1_Init+0x58>)
 80008ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d0:	4b0a      	ldr	r3, [pc, #40]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008d6:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008dc:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e2:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008e8:	4804      	ldr	r0, [pc, #16]	@ (80008fc <MX_I2C1_Init+0x50>)
 80008ea:	f002 f91d 	bl	8002b28 <HAL_I2C_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008f4:	f000 fb94 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	200000cc 	.word	0x200000cc
 8000900:	40005400 	.word	0x40005400
 8000904:	000186a0 	.word	0x000186a0

08000908 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	@ 0x28
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a50      	ldr	r2, [pc, #320]	@ (8000a68 <HAL_I2C_MspInit+0x160>)
 8000926:	4293      	cmp	r3, r2
 8000928:	f040 8099 	bne.w	8000a5e <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
 8000930:	4b4e      	ldr	r3, [pc, #312]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000934:	4a4d      	ldr	r2, [pc, #308]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 8000936:	f043 0302 	orr.w	r3, r3, #2
 800093a:	6313      	str	r3, [r2, #48]	@ 0x30
 800093c:	4b4b      	ldr	r3, [pc, #300]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 800093e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000940:	f003 0302 	and.w	r3, r3, #2
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000948:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800094c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800094e:	2312      	movs	r3, #18
 8000950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000952:	2301      	movs	r3, #1
 8000954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000956:	2303      	movs	r3, #3
 8000958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800095a:	2304      	movs	r3, #4
 800095c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	4619      	mov	r1, r3
 8000964:	4842      	ldr	r0, [pc, #264]	@ (8000a70 <HAL_I2C_MspInit+0x168>)
 8000966:	f001 ff41 	bl	80027ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	4b3f      	ldr	r3, [pc, #252]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000972:	4a3e      	ldr	r2, [pc, #248]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 8000974:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000978:	6413      	str	r3, [r2, #64]	@ 0x40
 800097a:	4b3c      	ldr	r3, [pc, #240]	@ (8000a6c <HAL_I2C_MspInit+0x164>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000986:	4b3b      	ldr	r3, [pc, #236]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 8000988:	4a3b      	ldr	r2, [pc, #236]	@ (8000a78 <HAL_I2C_MspInit+0x170>)
 800098a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800098c:	4b39      	ldr	r3, [pc, #228]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 800098e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000992:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000994:	4b37      	ldr	r3, [pc, #220]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 8000996:	2240      	movs	r2, #64	@ 0x40
 8000998:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800099a:	4b36      	ldr	r3, [pc, #216]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009a0:	4b34      	ldr	r3, [pc, #208]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009a6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009a8:	4b32      	ldr	r3, [pc, #200]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009ae:	4b31      	ldr	r3, [pc, #196]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80009b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009ba:	4b2e      	ldr	r3, [pc, #184]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009c0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80009c6:	482b      	ldr	r0, [pc, #172]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009c8:	f001 fb86 	bl	80020d8 <HAL_DMA_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80009d2:	f000 fb25 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a26      	ldr	r2, [pc, #152]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009da:	635a      	str	r2, [r3, #52]	@ 0x34
 80009dc:	4a25      	ldr	r2, [pc, #148]	@ (8000a74 <HAL_I2C_MspInit+0x16c>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80009e2:	4b26      	ldr	r3, [pc, #152]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 80009e4:	4a26      	ldr	r2, [pc, #152]	@ (8000a80 <HAL_I2C_MspInit+0x178>)
 80009e6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80009e8:	4b24      	ldr	r3, [pc, #144]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 80009ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80009ee:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009f0:	4b22      	ldr	r3, [pc, #136]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009f6:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009fc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 80009fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a02:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a04:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000a10:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a16:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a1c:	4b17      	ldr	r3, [pc, #92]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000a22:	4816      	ldr	r0, [pc, #88]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a24:	f001 fb58 	bl	80020d8 <HAL_DMA_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000a2e:	f000 faf7 	bl	8001020 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a11      	ldr	r2, [pc, #68]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a36:	639a      	str	r2, [r3, #56]	@ 0x38
 8000a38:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <HAL_I2C_MspInit+0x174>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	201f      	movs	r0, #31
 8000a44:	f001 fb11 	bl	800206a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000a48:	201f      	movs	r0, #31
 8000a4a:	f001 fb2a 	bl	80020a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2020      	movs	r0, #32
 8000a54:	f001 fb09 	bl	800206a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000a58:	2020      	movs	r0, #32
 8000a5a:	f001 fb22 	bl	80020a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a5e:	bf00      	nop
 8000a60:	3728      	adds	r7, #40	@ 0x28
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	40020400 	.word	0x40020400
 8000a74:	20000120 	.word	0x20000120
 8000a78:	400260a0 	.word	0x400260a0
 8000a7c:	20000180 	.word	0x20000180
 8000a80:	40026010 	.word	0x40026010

08000a84 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000a8c:	1d39      	adds	r1, r7, #4
 8000a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a92:	2201      	movs	r2, #1
 8000a94:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <__io_putchar+0x20>)
 8000a96:	f005 fcbb 	bl	8006410 <HAL_UART_Transmit>
  return ch;
 8000a9a:	687b      	ldr	r3, [r7, #4]
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200002f0 	.word	0x200002f0

08000aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b0aa      	sub	sp, #168	@ 0xa8
 8000aac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aae:	f000 ff09 	bl	80018c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab2:	f000 fa37 	bl	8000f24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab6:	f7ff fe3d 	bl	8000734 <MX_GPIO_Init>
  MX_DMA_Init();
 8000aba:	f7ff fe0b 	bl	80006d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000abe:	f000 fd97 	bl	80015f0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ac2:	f7ff fd55 	bl	8000570 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000ac6:	f7ff fef1 	bl	80008ac <MX_I2C1_Init>
  MX_RTC_Init();
 8000aca:	f000 fab5 	bl	8001038 <MX_RTC_Init>
  MX_SPI2_Init();
 8000ace:	f000 fb05 	bl	80010dc <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000ad2:	f000 fd63 	bl	800159c <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000ad6:	f000 fdb5 	bl	8001644 <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8000ada:	f000 fce9 	bl	80014b0 <MX_TIM1_Init>
  // whereas for getting user input (like above) we could just use blocking statements
   */

  // All UART RXs in this code expect a single "\n" control character
  // from the serial terminal, so give a warning to anyone trying to communicate
  printf("Send only newlines, not also carriage returns.\r\n");
 8000ade:	4880      	ldr	r0, [pc, #512]	@ (8000ce0 <main+0x238>)
 8000ae0:	f006 fe8e 	bl	8007800 <puts>

  /* Add I2C and scan the bus for all addresses that respond */
  // TODO: Replace generic i2c scanner with a scanner that specifically looks for our modules only
  // 20x4 LCD: 0x27, TODO: get addresses for other modules
  printf("Scanning I2C bus.\r\n");
 8000ae4:	487f      	ldr	r0, [pc, #508]	@ (8000ce4 <main+0x23c>)
 8000ae6:	f006 fe8b 	bl	8007800 <puts>
  int ret = 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  char i2cBuffer[5] = {0};
 8000af0:	2300      	movs	r3, #0
 8000af2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000af6:	2300      	movs	r3, #0
 8000af8:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  // Scan all 128 available i2c addresses
  for (uint8_t testAddr = 1; testAddr < 128; testAddr++)
 8000afc:	2301      	movs	r3, #1
 8000afe:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8000b02:	e028      	b.n	8000b56 <main+0xae>
  {
	  ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(testAddr<<1), 3, 5);
 8000b04:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	b299      	uxth	r1, r3
 8000b0e:	2305      	movs	r3, #5
 8000b10:	2203      	movs	r2, #3
 8000b12:	4875      	ldr	r0, [pc, #468]	@ (8000ce8 <main+0x240>)
 8000b14:	f002 f962 	bl	8002ddc <HAL_I2C_IsDeviceReady>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	  if (ret == HAL_OK) // If an ACK was received at address testAddr
 8000b1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d112      	bne.n	8000b4c <main+0xa4>
	  {
		  sprintf(i2cBuffer, "0x%X", testAddr);
 8000b26:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8000b2a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000b2e:	496f      	ldr	r1, [pc, #444]	@ (8000cec <main+0x244>)
 8000b30:	4618      	mov	r0, r3
 8000b32:	f006 fe6d 	bl	8007810 <siprintf>
		  printf("Device at: ");
 8000b36:	486e      	ldr	r0, [pc, #440]	@ (8000cf0 <main+0x248>)
 8000b38:	f006 fdf2 	bl	8007720 <iprintf>
		  printf(i2cBuffer);
 8000b3c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000b40:	4618      	mov	r0, r3
 8000b42:	f006 fded 	bl	8007720 <iprintf>
		  printf("\r\n");
 8000b46:	486b      	ldr	r0, [pc, #428]	@ (8000cf4 <main+0x24c>)
 8000b48:	f006 fe5a 	bl	8007800 <puts>
  for (uint8_t testAddr = 1; testAddr < 128; testAddr++)
 8000b4c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8000b50:	3301      	adds	r3, #1
 8000b52:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8000b56:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	dad2      	bge.n	8000b04 <main+0x5c>
	  }
  }
  printf("Done.\r\n");
 8000b5e:	4866      	ldr	r0, [pc, #408]	@ (8000cf8 <main+0x250>)
 8000b60:	f006 fe4e 	bl	8007800 <puts>
  //LCD_PrintString((uint8_t*)"TEST", 4);

  /* Get and set the RTC module */
  // Setting RTC is done following the procedure in UM1725 section 57.2
  // Enable backup domain access for the RTC first (according to documentation UM1725 57.2.3)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	@ 0x30
 8000b68:	4b64      	ldr	r3, [pc, #400]	@ (8000cfc <main+0x254>)
 8000b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6c:	4a63      	ldr	r2, [pc, #396]	@ (8000cfc <main+0x254>)
 8000b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b74:	4b61      	ldr	r3, [pc, #388]	@ (8000cfc <main+0x254>)
 8000b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  HAL_PWR_EnableBkUpAccess();
 8000b80:	f003 ffa8 	bl	8004ad4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);
 8000b84:	4b5d      	ldr	r3, [pc, #372]	@ (8000cfc <main+0x254>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	4a5c      	ldr	r2, [pc, #368]	@ (8000cfc <main+0x254>)
 8000b8a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8000b8e:	6093      	str	r3, [r2, #8]
 8000b90:	4b5a      	ldr	r3, [pc, #360]	@ (8000cfc <main+0x254>)
 8000b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000b94:	4a59      	ldr	r2, [pc, #356]	@ (8000cfc <main+0x254>)
 8000b96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b9a:	6713      	str	r3, [r2, #112]	@ 0x70
  __HAL_RCC_RTC_ENABLE();
 8000b9c:	4b58      	ldr	r3, [pc, #352]	@ (8000d00 <main+0x258>)
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	601a      	str	r2, [r3, #0]

  char timeString[25];
  char dateString[25];
  uint8_t uartBuffer[10] = {0};
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000ba6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	809a      	strh	r2, [r3, #4]
  RTC_DateTypeDef dateRTC;
  RTC_TimeTypeDef timeRTC;

  printf("Current date and time: ");
 8000bb0:	4854      	ldr	r0, [pc, #336]	@ (8000d04 <main+0x25c>)
 8000bb2:	f006 fdb5 	bl	8007720 <iprintf>
  HAL_RTC_GetTime(&hrtc, &timeRTC, RTC_FORMAT_BIN);
 8000bb6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4852      	ldr	r0, [pc, #328]	@ (8000d08 <main+0x260>)
 8000bc0:	f004 fe3f 	bl	8005842 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &dateRTC, RTC_FORMAT_BIN);
 8000bc4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4619      	mov	r1, r3
 8000bcc:	484e      	ldr	r0, [pc, #312]	@ (8000d08 <main+0x260>)
 8000bce:	f004 ff1a 	bl	8005a06 <HAL_RTC_GetDate>

  sprintf(timeString, "%02d:%02d:%02d", timeRTC.Hours, timeRTC.Minutes, timeRTC.Seconds);
 8000bd2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000be2:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	460b      	mov	r3, r1
 8000bea:	4948      	ldr	r1, [pc, #288]	@ (8000d0c <main+0x264>)
 8000bec:	f006 fe10 	bl	8007810 <siprintf>
  printf(timeString);
 8000bf0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f006 fd93 	bl	8007720 <iprintf>
  printf(" ");
 8000bfa:	2020      	movs	r0, #32
 8000bfc:	f006 fda2 	bl	8007744 <putchar>
  sprintf(dateString, "%02d/%02d/%02d", dateRTC.Month, dateRTC.Date, dateRTC.Year);
 8000c00:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000c04:	461a      	mov	r2, r3
 8000c06:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000c10:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	460b      	mov	r3, r1
 8000c18:	493d      	ldr	r1, [pc, #244]	@ (8000d10 <main+0x268>)
 8000c1a:	f006 fdf9 	bl	8007810 <siprintf>
  printf(dateString);
 8000c1e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000c22:	4618      	mov	r0, r3
 8000c24:	f006 fd7c 	bl	8007720 <iprintf>

  printf("\r\nSet the time? (y/n)\r\n");
 8000c28:	483a      	ldr	r0, [pc, #232]	@ (8000d14 <main+0x26c>)
 8000c2a:	f006 fde9 	bl	8007800 <puts>
  HAL_UART_Receive(&huart2, uartBuffer, 2, HAL_MAX_DELAY);
 8000c2e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000c32:	f04f 33ff 	mov.w	r3, #4294967295
 8000c36:	2202      	movs	r2, #2
 8000c38:	4837      	ldr	r0, [pc, #220]	@ (8000d18 <main+0x270>)
 8000c3a:	f005 fc74 	bl	8006526 <HAL_UART_Receive>

  if (uartBuffer[0] == 'y' || uartBuffer[0] == 'Y')
 8000c3e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000c42:	2b79      	cmp	r3, #121	@ 0x79
 8000c44:	d004      	beq.n	8000c50 <main+0x1a8>
 8000c46:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000c4a:	2b59      	cmp	r3, #89	@ 0x59
 8000c4c:	f040 8118 	bne.w	8000e80 <main+0x3d8>
  {
	  // ask the user to set the time and date
	  printf("Enter the time in 24hr format (HH:MM)\r\n");
 8000c50:	4832      	ldr	r0, [pc, #200]	@ (8000d1c <main+0x274>)
 8000c52:	f006 fdd5 	bl	8007800 <puts>
	  HAL_UART_Receive(&huart2, uartBuffer, 6, HAL_MAX_DELAY);
 8000c56:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5e:	2206      	movs	r2, #6
 8000c60:	482d      	ldr	r0, [pc, #180]	@ (8000d18 <main+0x270>)
 8000c62:	f005 fc60 	bl	8006526 <HAL_UART_Receive>

	  char charHrs[2] = {uartBuffer[0], uartBuffer[1]};
 8000c66:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000c6a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000c6e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000c72:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	  char charMins[2] = {uartBuffer[3], uartBuffer[4]};
 8000c76:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000c7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000c7e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8000c82:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	  timeRTC.Hours = atoi(charHrs);
 8000c86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f006 fbfe 	bl	800748c <atoi>
 8000c90:	4603      	mov	r3, r0
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	  timeRTC.Minutes = atoi(charMins);
 8000c98:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f006 fbf5 	bl	800748c <atoi>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

	  uint8_t dst = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	  printf("Daylight savings time? (y/n)\r\n");
 8000cb0:	481b      	ldr	r0, [pc, #108]	@ (8000d20 <main+0x278>)
 8000cb2:	f006 fda5 	bl	8007800 <puts>
	  HAL_UART_Receive(&huart2, uartBuffer, 2, HAL_MAX_DELAY);
 8000cb6:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	4815      	ldr	r0, [pc, #84]	@ (8000d18 <main+0x270>)
 8000cc2:	f005 fc30 	bl	8006526 <HAL_UART_Receive>

	  if (uartBuffer[0] == 'y' || uartBuffer[0] == 'Y') dst = RTC_DAYLIGHTSAVING_ADD1H;
 8000cc6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000cca:	2b79      	cmp	r3, #121	@ 0x79
 8000ccc:	d003      	beq.n	8000cd6 <main+0x22e>
 8000cce:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000cd2:	2b59      	cmp	r3, #89	@ 0x59
 8000cd4:	d126      	bne.n	8000d24 <main+0x27c>
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
 8000cdc:	e025      	b.n	8000d2a <main+0x282>
 8000cde:	bf00      	nop
 8000ce0:	080088f4 	.word	0x080088f4
 8000ce4:	08008924 	.word	0x08008924
 8000ce8:	200000cc 	.word	0x200000cc
 8000cec:	08008938 	.word	0x08008938
 8000cf0:	08008940 	.word	0x08008940
 8000cf4:	0800894c 	.word	0x0800894c
 8000cf8:	08008950 	.word	0x08008950
 8000cfc:	40023800 	.word	0x40023800
 8000d00:	42470e3c 	.word	0x42470e3c
 8000d04:	08008958 	.word	0x08008958
 8000d08:	200001e4 	.word	0x200001e4
 8000d0c:	08008970 	.word	0x08008970
 8000d10:	08008980 	.word	0x08008980
 8000d14:	08008990 	.word	0x08008990
 8000d18:	200002f0 	.word	0x200002f0
 8000d1c:	080089a8 	.word	0x080089a8
 8000d20:	080089d0 	.word	0x080089d0
	  else dst = RTC_DAYLIGHTSAVING_NONE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e

	  // The daylight savings and store operation interfaces have been
	  // deprecated but we will worry about that later
	  // TODO: Update interface for RTC daylight savings time
	  timeRTC.Seconds = 0;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	  timeRTC.TimeFormat = RTC_HOURFORMAT12_PM;
 8000d30:	2301      	movs	r3, #1
 8000d32:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	  timeRTC.DayLightSaving = dst;
 8000d36:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000d3a:	643b      	str	r3, [r7, #64]	@ 0x40
	  timeRTC.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	647b      	str	r3, [r7, #68]	@ 0x44

	  if (HAL_RTC_SetTime(&hrtc, &timeRTC, RTC_FORMAT_BIN) != HAL_OK)
 8000d40:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000d44:	2200      	movs	r2, #0
 8000d46:	4619      	mov	r1, r3
 8000d48:	486c      	ldr	r0, [pc, #432]	@ (8000efc <main+0x454>)
 8000d4a:	f004 fce0 	bl	800570e <HAL_RTC_SetTime>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d004      	beq.n	8000d5e <main+0x2b6>
	  {
		printf("INVALID TIME.\r\n");
 8000d54:	486a      	ldr	r0, [pc, #424]	@ (8000f00 <main+0x458>)
 8000d56:	f006 fd53 	bl	8007800 <puts>
		Error_Handler();
 8000d5a:	f000 f961 	bl	8001020 <Error_Handler>
	  }

	  printf("Enter the date (MM-DD-YY)\r\n");
 8000d5e:	4869      	ldr	r0, [pc, #420]	@ (8000f04 <main+0x45c>)
 8000d60:	f006 fd4e 	bl	8007800 <puts>
	  HAL_UART_Receive(&huart2, uartBuffer, 8, HAL_MAX_DELAY);
 8000d64:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8000d68:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6c:	2208      	movs	r2, #8
 8000d6e:	4866      	ldr	r0, [pc, #408]	@ (8000f08 <main+0x460>)
 8000d70:	f005 fbd9 	bl	8006526 <HAL_UART_Receive>

	  char charMM[2] = {uartBuffer[0], uartBuffer[1]};
 8000d74:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8000d78:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8000d7c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8000d80:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  char charDD[2] = {uartBuffer[3], uartBuffer[4]};
 8000d84:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000d88:	f887 3020 	strb.w	r3, [r7, #32]
 8000d8c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8000d90:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	  char charYY[2] = {uartBuffer[6], uartBuffer[7]};
 8000d94:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8000d98:	773b      	strb	r3, [r7, #28]
 8000d9a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000d9e:	777b      	strb	r3, [r7, #29]
	  dateRTC.Month = atoi(charMM);
 8000da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da4:	4618      	mov	r0, r3
 8000da6:	f006 fb71 	bl	800748c <atoi>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	  dateRTC.Date = atoi(charDD);
 8000db2:	f107 0320 	add.w	r3, r7, #32
 8000db6:	4618      	mov	r0, r3
 8000db8:	f006 fb68 	bl	800748c <atoi>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
	  dateRTC.Year = atoi(charYY);
 8000dc4:	f107 031c 	add.w	r3, r7, #28
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f006 fb5f 	bl	800748c <atoi>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	  if (HAL_RTC_SetDate(&hrtc, &dateRTC, RTC_FORMAT_BIN) != HAL_OK)
 8000dd6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000dda:	2200      	movs	r2, #0
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4847      	ldr	r0, [pc, #284]	@ (8000efc <main+0x454>)
 8000de0:	f004 fd8d 	bl	80058fe <HAL_RTC_SetDate>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d004      	beq.n	8000df4 <main+0x34c>
	  {
		  printf("INVALID DATE.\r\n");
 8000dea:	4848      	ldr	r0, [pc, #288]	@ (8000f0c <main+0x464>)
 8000dec:	f006 fd08 	bl	8007800 <puts>
		  Error_Handler();
 8000df0:	f000 f916 	bl	8001020 <Error_Handler>
	  }

	  // Update the backup register too as part of setting RTC
	  // from https://controllerstech.com/internal-rtc-in-stm32/
	  // The hex number was chosen randomly
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000df4:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4840      	ldr	r0, [pc, #256]	@ (8000efc <main+0x454>)
 8000dfc:	f004 ff10 	bl	8005c20 <HAL_RTCEx_BKUPWrite>

	  // We'll confirm the new date and time by reading it out
	  printf("Current date and time: ");
 8000e00:	4843      	ldr	r0, [pc, #268]	@ (8000f10 <main+0x468>)
 8000e02:	f006 fc8d 	bl	8007720 <iprintf>
	  HAL_RTC_GetTime(&hrtc, &timeRTC, RTC_FORMAT_BIN);
 8000e06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	483b      	ldr	r0, [pc, #236]	@ (8000efc <main+0x454>)
 8000e10:	f004 fd17 	bl	8005842 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &dateRTC, RTC_FORMAT_BIN);
 8000e14:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4837      	ldr	r0, [pc, #220]	@ (8000efc <main+0x454>)
 8000e1e:	f004 fdf2 	bl	8005a06 <HAL_RTC_GetDate>

	  sprintf(timeString, "%02d:%02d:%02d", timeRTC.Hours, timeRTC.Minutes, timeRTC.Seconds);
 8000e22:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000e26:	461a      	mov	r2, r3
 8000e28:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e32:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	4936      	ldr	r1, [pc, #216]	@ (8000f14 <main+0x46c>)
 8000e3c:	f006 fce8 	bl	8007810 <siprintf>
	  printf(timeString);
 8000e40:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e44:	4618      	mov	r0, r3
 8000e46:	f006 fc6b 	bl	8007720 <iprintf>
	  printf(" ");
 8000e4a:	2020      	movs	r0, #32
 8000e4c:	f006 fc7a 	bl	8007744 <putchar>
	  sprintf(dateString, "%02d/%02d/%02d", dateRTC.Month, dateRTC.Date, dateRTC.Year);
 8000e50:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000e54:	461a      	mov	r2, r3
 8000e56:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000e60:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	460b      	mov	r3, r1
 8000e68:	492b      	ldr	r1, [pc, #172]	@ (8000f18 <main+0x470>)
 8000e6a:	f006 fcd1 	bl	8007810 <siprintf>
	  printf(dateString);
 8000e6e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e72:	4618      	mov	r0, r3
 8000e74:	f006 fc54 	bl	8007720 <iprintf>
	  printf("\r\n");
 8000e78:	4828      	ldr	r0, [pc, #160]	@ (8000f1c <main+0x474>)
 8000e7a:	f006 fcc1 	bl	8007800 <puts>
  {
 8000e7e:	e002      	b.n	8000e86 <main+0x3de>
  }
  else printf("Skipping time set.\r\n");
 8000e80:	4827      	ldr	r0, [pc, #156]	@ (8000f20 <main+0x478>)
 8000e82:	f006 fcbd 	bl	8007800 <puts>
  while (1)
  {
	  // The goal for now is to transmit the now set time from the RTC, once a second.
	  RTC_DateTypeDef getDate;
	  RTC_TimeTypeDef getTime;
	  HAL_RTC_GetTime(&hrtc, &getTime, RTC_FORMAT_BIN);
 8000e86:	1d3b      	adds	r3, r7, #4
 8000e88:	2200      	movs	r2, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	481b      	ldr	r0, [pc, #108]	@ (8000efc <main+0x454>)
 8000e8e:	f004 fcd8 	bl	8005842 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &getDate, RTC_FORMAT_BIN);
 8000e92:	f107 0318 	add.w	r3, r7, #24
 8000e96:	2200      	movs	r2, #0
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4818      	ldr	r0, [pc, #96]	@ (8000efc <main+0x454>)
 8000e9c:	f004 fdb3 	bl	8005a06 <HAL_RTC_GetDate>
	  sprintf(timeString, "%02d:%02d:%02d", getTime.Hours, getTime.Minutes, getTime.Seconds);
 8000ea0:	793b      	ldrb	r3, [r7, #4]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	797b      	ldrb	r3, [r7, #5]
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	79bb      	ldrb	r3, [r7, #6]
 8000eaa:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	4918      	ldr	r1, [pc, #96]	@ (8000f14 <main+0x46c>)
 8000eb4:	f006 fcac 	bl	8007810 <siprintf>
	  printf(timeString);
 8000eb8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f006 fc2f 	bl	8007720 <iprintf>
	  printf(" ");
 8000ec2:	2020      	movs	r0, #32
 8000ec4:	f006 fc3e 	bl	8007744 <putchar>
	  sprintf(dateString, "%02d/%02d/%02d", getDate.Month, getDate.Date, getDate.Year);
 8000ec8:	7e7b      	ldrb	r3, [r7, #25]
 8000eca:	461a      	mov	r2, r3
 8000ecc:	7ebb      	ldrb	r3, [r7, #26]
 8000ece:	4619      	mov	r1, r3
 8000ed0:	7efb      	ldrb	r3, [r7, #27]
 8000ed2:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8000ed6:	9300      	str	r3, [sp, #0]
 8000ed8:	460b      	mov	r3, r1
 8000eda:	490f      	ldr	r1, [pc, #60]	@ (8000f18 <main+0x470>)
 8000edc:	f006 fc98 	bl	8007810 <siprintf>
	  printf(dateString);
 8000ee0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f006 fc1b 	bl	8007720 <iprintf>
	  printf("\r\n");
 8000eea:	480c      	ldr	r0, [pc, #48]	@ (8000f1c <main+0x474>)
 8000eec:	f006 fc88 	bl	8007800 <puts>
	  //LCD_SetCursorPosition(0,2);
	  //LCD_PrintString((uint8_t*)timeString, 8);
	  //LCD_SetCursorPosition(0,3);
	  //LCD_PrintString((uint8_t*)dateString, 8);

	  HAL_Delay(1000);
 8000ef0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ef4:	f000 fd58 	bl	80019a8 <HAL_Delay>
  {
 8000ef8:	bf00      	nop
 8000efa:	e7c4      	b.n	8000e86 <main+0x3de>
 8000efc:	200001e4 	.word	0x200001e4
 8000f00:	080089f0 	.word	0x080089f0
 8000f04:	08008a00 	.word	0x08008a00
 8000f08:	200002f0 	.word	0x200002f0
 8000f0c:	08008a1c 	.word	0x08008a1c
 8000f10:	08008958 	.word	0x08008958
 8000f14:	08008970 	.word	0x08008970
 8000f18:	08008980 	.word	0x08008980
 8000f1c:	0800894c 	.word	0x0800894c
 8000f20:	08008a2c 	.word	0x08008a2c

08000f24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b094      	sub	sp, #80	@ 0x50
 8000f28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f2a:	f107 0320 	add.w	r3, r7, #32
 8000f2e:	2230      	movs	r2, #48	@ 0x30
 8000f30:	2100      	movs	r1, #0
 8000f32:	4618      	mov	r0, r3
 8000f34:	f006 fd64 	bl	8007a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
 8000f46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff8 <SystemClock_Config+0xd4>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	4a29      	ldr	r2, [pc, #164]	@ (8000ff8 <SystemClock_Config+0xd4>)
 8000f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f58:	4b27      	ldr	r3, [pc, #156]	@ (8000ff8 <SystemClock_Config+0xd4>)
 8000f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f64:	2300      	movs	r3, #0
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	4b24      	ldr	r3, [pc, #144]	@ (8000ffc <SystemClock_Config+0xd8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f70:	4a22      	ldr	r2, [pc, #136]	@ (8000ffc <SystemClock_Config+0xd8>)
 8000f72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f76:	6013      	str	r3, [r2, #0]
 8000f78:	4b20      	ldr	r3, [pc, #128]	@ (8000ffc <SystemClock_Config+0xd8>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000f84:	230a      	movs	r3, #10
 8000f86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f8c:	2310      	movs	r3, #16
 8000f8e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f90:	2301      	movs	r3, #1
 8000f92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f94:	2302      	movs	r3, #2
 8000f96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000f9c:	2310      	movs	r3, #16
 8000f9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fa0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fa4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000faa:	2307      	movs	r3, #7
 8000fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fae:	f107 0320 	add.w	r3, r7, #32
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f003 fda2 	bl	8004afc <HAL_RCC_OscConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000fbe:	f000 f82f 	bl	8001020 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc2:	230f      	movs	r3, #15
 8000fc4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2102      	movs	r1, #2
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f004 f804 	bl	8004fec <HAL_RCC_ClockConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000fea:	f000 f819 	bl	8001020 <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3750      	adds	r7, #80	@ 0x50
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <HAL_UART_RxCpltCallback>:
/**
  * @brief UART 2 DMA RX complete callback
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	gpv_UART2_DMA_RX_Complete = 1;
 8001008:	4b04      	ldr	r3, [pc, #16]	@ (800101c <HAL_UART_RxCpltCallback+0x1c>)
 800100a:	2201      	movs	r2, #1
 800100c:	601a      	str	r2, [r3, #0]
	// this function from https://deepbluembedded.com/how-to-receive-uart-serial-data-with-stm32-dma-interrupt-polling/
    // This was commented out because we are currently using a circular DMA buffer
    // which runs continuously, so there is no need to restart the DMA RX process after one is completed
    //HAL_UART_Receive_DMA(&huart2, UART2_rxBuffer, RXBUFSIZE);
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	200001e0 	.word	0x200001e0

08001020 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
}
 8001026:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("Error encountered.");
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <Error_Handler+0x14>)
 800102a:	f006 fb79 	bl	8007720 <iprintf>
	  while (1);
 800102e:	bf00      	nop
 8001030:	e7fd      	b.n	800102e <Error_Handler+0xe>
 8001032:	bf00      	nop
 8001034:	08008a40 	.word	0x08008a40

08001038 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800103c:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <MX_RTC_Init+0x44>)
 800103e:	4a10      	ldr	r2, [pc, #64]	@ (8001080 <MX_RTC_Init+0x48>)
 8001040:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <MX_RTC_Init+0x44>)
 8001044:	2200      	movs	r2, #0
 8001046:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <MX_RTC_Init+0x44>)
 800104a:	227f      	movs	r2, #127	@ 0x7f
 800104c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 260;
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <MX_RTC_Init+0x44>)
 8001050:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001054:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001056:	4b09      	ldr	r3, [pc, #36]	@ (800107c <MX_RTC_Init+0x44>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800105c:	4b07      	ldr	r3, [pc, #28]	@ (800107c <MX_RTC_Init+0x44>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <MX_RTC_Init+0x44>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001068:	4804      	ldr	r0, [pc, #16]	@ (800107c <MX_RTC_Init+0x44>)
 800106a:	f004 facd 	bl	8005608 <HAL_RTC_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_RTC_Init+0x40>
  {
    Error_Handler();
 8001074:	f7ff ffd4 	bl	8001020 <Error_Handler>
  /* USER CODE BEGIN RTC_Init 2 */


  /* USER CODE END RTC_Init 2 */

}
 8001078:	bf00      	nop
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200001e4 	.word	0x200001e4
 8001080:	40002800 	.word	0x40002800

08001084 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0c      	ldr	r2, [pc, #48]	@ (80010d4 <HAL_RTC_MspInit+0x50>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d111      	bne.n	80010ca <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010a6:	2302      	movs	r3, #2
 80010a8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010ae:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	4618      	mov	r0, r3
 80010b6:	f004 f9b9 	bl	800542c <HAL_RCCEx_PeriphCLKConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80010c0:	f7ff ffae 	bl	8001020 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80010c4:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <HAL_RTC_MspInit+0x54>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80010ca:	bf00      	nop
 80010cc:	3720      	adds	r7, #32
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40002800 	.word	0x40002800
 80010d8:	42470e3c 	.word	0x42470e3c

080010dc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80010e0:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <MX_SPI2_Init+0x68>)
 80010e2:	4a19      	ldr	r2, [pc, #100]	@ (8001148 <MX_SPI2_Init+0x6c>)
 80010e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010e6:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <MX_SPI2_Init+0x68>)
 80010e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <MX_SPI2_Init+0x68>)
 80010f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010f4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <MX_SPI2_Init+0x68>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <MX_SPI2_Init+0x68>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001102:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <MX_SPI2_Init+0x68>)
 8001104:	2200      	movs	r2, #0
 8001106:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001108:	4b0e      	ldr	r3, [pc, #56]	@ (8001144 <MX_SPI2_Init+0x68>)
 800110a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800110e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <MX_SPI2_Init+0x68>)
 8001112:	2200      	movs	r2, #0
 8001114:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <MX_SPI2_Init+0x68>)
 8001118:	2200      	movs	r2, #0
 800111a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800111c:	4b09      	ldr	r3, [pc, #36]	@ (8001144 <MX_SPI2_Init+0x68>)
 800111e:	2200      	movs	r2, #0
 8001120:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001122:	4b08      	ldr	r3, [pc, #32]	@ (8001144 <MX_SPI2_Init+0x68>)
 8001124:	2200      	movs	r2, #0
 8001126:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001128:	4b06      	ldr	r3, [pc, #24]	@ (8001144 <MX_SPI2_Init+0x68>)
 800112a:	220a      	movs	r2, #10
 800112c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800112e:	4805      	ldr	r0, [pc, #20]	@ (8001144 <MX_SPI2_Init+0x68>)
 8001130:	f004 fd90 	bl	8005c54 <HAL_SPI_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800113a:	f7ff ff71 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000204 	.word	0x20000204
 8001148:	40003800 	.word	0x40003800

0800114c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	@ 0x28
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a28      	ldr	r2, [pc, #160]	@ (800120c <HAL_SPI_MspInit+0xc0>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d14a      	bne.n	8001204 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
 8001172:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 8001174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001176:	4a26      	ldr	r2, [pc, #152]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 8001178:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800117c:	6413      	str	r3, [r2, #64]	@ 0x40
 800117e:	4b24      	ldr	r3, [pc, #144]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a1f      	ldr	r2, [pc, #124]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0304 	and.w	r3, r3, #4
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a18      	ldr	r2, [pc, #96]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 80011b0:	f043 0302 	orr.w	r3, r3, #2
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <HAL_SPI_MspInit+0xc4>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011c2:	2308      	movs	r3, #8
 80011c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c6:	2302      	movs	r3, #2
 80011c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ce:	2303      	movs	r3, #3
 80011d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011d2:	2305      	movs	r3, #5
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	480d      	ldr	r0, [pc, #52]	@ (8001214 <HAL_SPI_MspInit+0xc8>)
 80011de:	f001 fb05 	bl	80027ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011f4:	2305      	movs	r3, #5
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	4806      	ldr	r0, [pc, #24]	@ (8001218 <HAL_SPI_MspInit+0xcc>)
 8001200:	f001 faf4 	bl	80027ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40003800 	.word	0x40003800
 8001210:	40023800 	.word	0x40023800
 8001214:	40020800 	.word	0x40020800
 8001218:	40020400 	.word	0x40020400

0800121c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b10      	ldr	r3, [pc, #64]	@ (8001268 <HAL_MspInit+0x4c>)
 8001228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122a:	4a0f      	ldr	r2, [pc, #60]	@ (8001268 <HAL_MspInit+0x4c>)
 800122c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001230:	6453      	str	r3, [r2, #68]	@ 0x44
 8001232:	4b0d      	ldr	r3, [pc, #52]	@ (8001268 <HAL_MspInit+0x4c>)
 8001234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <HAL_MspInit+0x4c>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001246:	4a08      	ldr	r2, [pc, #32]	@ (8001268 <HAL_MspInit+0x4c>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124c:	6413      	str	r3, [r2, #64]	@ 0x40
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <HAL_MspInit+0x4c>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800125a:	2007      	movs	r0, #7
 800125c:	f000 fefa 	bl	8002054 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001260:	bf00      	nop
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40023800 	.word	0x40023800

0800126c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <NMI_Handler+0x4>

08001274 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MemManage_Handler+0x4>

08001284 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <UsageFault_Handler+0x4>

08001294 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c2:	f000 fb51 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80012d0:	4802      	ldr	r0, [pc, #8]	@ (80012dc <DMA1_Stream0_IRQHandler+0x10>)
 80012d2:	f001 f841 	bl	8002358 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000180 	.word	0x20000180

080012e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80012e4:	4802      	ldr	r0, [pc, #8]	@ (80012f0 <DMA1_Stream5_IRQHandler+0x10>)
 80012e6:	f001 f837 	bl	8002358 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000380 	.word	0x20000380

080012f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80012f8:	4802      	ldr	r0, [pc, #8]	@ (8001304 <DMA1_Stream6_IRQHandler+0x10>)
 80012fa:	f001 f82d 	bl	8002358 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000120 	.word	0x20000120

08001308 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800130c:	4802      	ldr	r0, [pc, #8]	@ (8001318 <I2C1_EV_IRQHandler+0x10>)
 800130e:	f001 fe93 	bl	8003038 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200000cc 	.word	0x200000cc

0800131c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <I2C1_ER_IRQHandler+0x10>)
 8001322:	f001 ffdc 	bl	80032de <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200000cc 	.word	0x200000cc

08001330 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001334:	4802      	ldr	r0, [pc, #8]	@ (8001340 <USART2_IRQHandler+0x10>)
 8001336:	f005 f98d 	bl	8006654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	200002f0 	.word	0x200002f0

08001344 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
 8001354:	e00a      	b.n	800136c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001356:	f3af 8000 	nop.w
 800135a:	4601      	mov	r1, r0
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	1c5a      	adds	r2, r3, #1
 8001360:	60ba      	str	r2, [r7, #8]
 8001362:	b2ca      	uxtb	r2, r1
 8001364:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	3301      	adds	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	429a      	cmp	r2, r3
 8001372:	dbf0      	blt.n	8001356 <_read+0x12>
  }

  return len;
 8001374:	687b      	ldr	r3, [r7, #4]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3718      	adds	r7, #24
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]
 800138e:	e009      	b.n	80013a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	1c5a      	adds	r2, r3, #1
 8001394:	60ba      	str	r2, [r7, #8]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fb73 	bl	8000a84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	3301      	adds	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	dbf1      	blt.n	8001390 <_write+0x12>
  }
  return len;
 80013ac:	687b      	ldr	r3, [r7, #4]
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <_close>:

int _close(int file)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013de:	605a      	str	r2, [r3, #4]
  return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_isatty>:

int _isatty(int file)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013f6:	2301      	movs	r3, #1
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001428:	4a14      	ldr	r2, [pc, #80]	@ (800147c <_sbrk+0x5c>)
 800142a:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <_sbrk+0x60>)
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001434:	4b13      	ldr	r3, [pc, #76]	@ (8001484 <_sbrk+0x64>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d102      	bne.n	8001442 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800143c:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <_sbrk+0x64>)
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <_sbrk+0x68>)
 8001440:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <_sbrk+0x64>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4413      	add	r3, r2
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	429a      	cmp	r2, r3
 800144e:	d207      	bcs.n	8001460 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001450:	f006 fb24 	bl	8007a9c <__errno>
 8001454:	4603      	mov	r3, r0
 8001456:	220c      	movs	r2, #12
 8001458:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800145a:	f04f 33ff 	mov.w	r3, #4294967295
 800145e:	e009      	b.n	8001474 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001460:	4b08      	ldr	r3, [pc, #32]	@ (8001484 <_sbrk+0x64>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001466:	4b07      	ldr	r3, [pc, #28]	@ (8001484 <_sbrk+0x64>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	4a05      	ldr	r2, [pc, #20]	@ (8001484 <_sbrk+0x64>)
 8001470:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001472:	68fb      	ldr	r3, [r7, #12]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20018000 	.word	0x20018000
 8001480:	00000400 	.word	0x00000400
 8001484:	2000025c 	.word	0x2000025c
 8001488:	20000530 	.word	0x20000530

0800148c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001490:	4b06      	ldr	r3, [pc, #24]	@ (80014ac <SystemInit+0x20>)
 8001492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001496:	4a05      	ldr	r2, [pc, #20]	@ (80014ac <SystemInit+0x20>)
 8001498:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800149c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b6:	f107 0308 	add.w	r3, r7, #8
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	463b      	mov	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014cc:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014ce:	4a21      	ldr	r2, [pc, #132]	@ (8001554 <MX_TIM1_Init+0xa4>)
 80014d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80014d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014d4:	2253      	movs	r2, #83	@ 0x53
 80014d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80014de:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014e0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80014e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014ec:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f2:	4b17      	ldr	r3, [pc, #92]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014f8:	4815      	ldr	r0, [pc, #84]	@ (8001550 <MX_TIM1_Init+0xa0>)
 80014fa:	f004 fc34 	bl	8005d66 <HAL_TIM_Base_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001504:	f7ff fd8c 	bl	8001020 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800150c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800150e:	f107 0308 	add.w	r3, r7, #8
 8001512:	4619      	mov	r1, r3
 8001514:	480e      	ldr	r0, [pc, #56]	@ (8001550 <MX_TIM1_Init+0xa0>)
 8001516:	f004 fccf 	bl	8005eb8 <HAL_TIM_ConfigClockSource>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001520:	f7ff fd7e 	bl	8001020 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001524:	2300      	movs	r3, #0
 8001526:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800152c:	463b      	mov	r3, r7
 800152e:	4619      	mov	r1, r3
 8001530:	4807      	ldr	r0, [pc, #28]	@ (8001550 <MX_TIM1_Init+0xa0>)
 8001532:	f004 feaf 	bl	8006294 <HAL_TIMEx_MasterConfigSynchronization>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800153c:	f7ff fd70 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  // This timer is used for making microsecond delays
  HAL_TIM_Base_Start(&htim1);
 8001540:	4803      	ldr	r0, [pc, #12]	@ (8001550 <MX_TIM1_Init+0xa0>)
 8001542:	f004 fc5f 	bl	8005e04 <HAL_TIM_Base_Start>
  /* USER CODE END TIM1_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000260 	.word	0x20000260
 8001554:	40010000 	.word	0x40010000

08001558 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0b      	ldr	r2, [pc, #44]	@ (8001594 <HAL_TIM_Base_MspInit+0x3c>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d10d      	bne.n	8001586 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <HAL_TIM_Base_MspInit+0x40>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001572:	4a09      	ldr	r2, [pc, #36]	@ (8001598 <HAL_TIM_Base_MspInit+0x40>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6453      	str	r3, [r2, #68]	@ 0x44
 800157a:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <HAL_TIM_Base_MspInit+0x40>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40010000 	.word	0x40010000
 8001598:	40023800 	.word	0x40023800

0800159c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a2:	4a12      	ldr	r2, [pc, #72]	@ (80015ec <MX_USART1_UART_Init+0x50>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015d2:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_USART1_UART_Init+0x4c>)
 80015d4:	f004 fecc 	bl	8006370 <HAL_UART_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015de:	f7ff fd1f 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200002a8 	.word	0x200002a8
 80015ec:	40011000 	.word	0x40011000

080015f0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <MX_USART2_UART_Init+0x50>)
 80015f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015fa:	4b10      	ldr	r3, [pc, #64]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 80015fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001600:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 8001616:	220c      	movs	r2, #12
 8001618:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 8001622:	2200      	movs	r2, #0
 8001624:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	@ (800163c <MX_USART2_UART_Init+0x4c>)
 8001628:	f004 fea2 	bl	8006370 <HAL_UART_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001632:	f7ff fcf5 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002f0 	.word	0x200002f0
 8001640:	40004400 	.word	0x40004400

08001644 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001648:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 800164a:	4a12      	ldr	r2, [pc, #72]	@ (8001694 <MX_USART6_UART_Init+0x50>)
 800164c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800164e:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b0e      	ldr	r3, [pc, #56]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	@ (8001690 <MX_USART6_UART_Init+0x4c>)
 800167c:	f004 fe78 	bl	8006370 <HAL_UART_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001686:	f7ff fccb 	bl	8001020 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000338 	.word	0x20000338
 8001694:	40011400 	.word	0x40011400

08001698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08e      	sub	sp, #56	@ 0x38
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a66      	ldr	r2, [pc, #408]	@ (8001850 <HAL_UART_MspInit+0x1b8>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d12d      	bne.n	8001716 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	623b      	str	r3, [r7, #32]
 80016be:	4b65      	ldr	r3, [pc, #404]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	4a64      	ldr	r2, [pc, #400]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016c4:	f043 0310 	orr.w	r3, r3, #16
 80016c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ca:	4b62      	ldr	r3, [pc, #392]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ce:	f003 0310 	and.w	r3, r3, #16
 80016d2:	623b      	str	r3, [r7, #32]
 80016d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
 80016da:	4b5e      	ldr	r3, [pc, #376]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a5d      	ldr	r2, [pc, #372]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001700:	2303      	movs	r3, #3
 8001702:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001704:	2307      	movs	r3, #7
 8001706:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	4852      	ldr	r0, [pc, #328]	@ (8001858 <HAL_UART_MspInit+0x1c0>)
 8001710:	f001 f86c 	bl	80027ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001714:	e098      	b.n	8001848 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a50      	ldr	r2, [pc, #320]	@ (800185c <HAL_UART_MspInit+0x1c4>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d162      	bne.n	80017e6 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001720:	2300      	movs	r3, #0
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	4b4b      	ldr	r3, [pc, #300]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001728:	4a4a      	ldr	r2, [pc, #296]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 800172a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800172e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001730:	4b48      	ldr	r3, [pc, #288]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001738:	61bb      	str	r3, [r7, #24]
 800173a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	4b44      	ldr	r3, [pc, #272]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001744:	4a43      	ldr	r2, [pc, #268]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6313      	str	r3, [r2, #48]	@ 0x30
 800174c:	4b41      	ldr	r3, [pc, #260]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001758:	230c      	movs	r3, #12
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175c:	2302      	movs	r3, #2
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001768:	2307      	movs	r3, #7
 800176a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001770:	4619      	mov	r1, r3
 8001772:	4839      	ldr	r0, [pc, #228]	@ (8001858 <HAL_UART_MspInit+0x1c0>)
 8001774:	f001 f83a 	bl	80027ec <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001778:	4b39      	ldr	r3, [pc, #228]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 800177a:	4a3a      	ldr	r2, [pc, #232]	@ (8001864 <HAL_UART_MspInit+0x1cc>)
 800177c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800177e:	4b38      	ldr	r3, [pc, #224]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 8001780:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001784:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001786:	4b36      	ldr	r3, [pc, #216]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800178c:	4b34      	ldr	r3, [pc, #208]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001792:	4b33      	ldr	r3, [pc, #204]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 8001794:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001798:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800179a:	4b31      	ldr	r3, [pc, #196]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 800179c:	2200      	movs	r2, #0
 800179e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80017a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80017b8:	4829      	ldr	r0, [pc, #164]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017ba:	f000 fc8d 	bl	80020d8 <HAL_DMA_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_UART_MspInit+0x130>
      Error_Handler();
 80017c4:	f7ff fc2c 	bl	8001020 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	4a25      	ldr	r2, [pc, #148]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017ce:	4a24      	ldr	r2, [pc, #144]	@ (8001860 <HAL_UART_MspInit+0x1c8>)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017d4:	2200      	movs	r2, #0
 80017d6:	2100      	movs	r1, #0
 80017d8:	2026      	movs	r0, #38	@ 0x26
 80017da:	f000 fc46 	bl	800206a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017de:	2026      	movs	r0, #38	@ 0x26
 80017e0:	f000 fc5f 	bl	80020a2 <HAL_NVIC_EnableIRQ>
}
 80017e4:	e030      	b.n	8001848 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART6)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001868 <HAL_UART_MspInit+0x1d0>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d12b      	bne.n	8001848 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80017f0:	2300      	movs	r3, #0
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	4b17      	ldr	r3, [pc, #92]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80017f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f8:	4a16      	ldr	r2, [pc, #88]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 80017fa:	f043 0320 	orr.w	r3, r3, #32
 80017fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001804:	f003 0320 	and.w	r3, r3, #32
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001814:	4a0f      	ldr	r2, [pc, #60]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	6313      	str	r3, [r2, #48]	@ 0x30
 800181c:	4b0d      	ldr	r3, [pc, #52]	@ (8001854 <HAL_UART_MspInit+0x1bc>)
 800181e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001828:	23c0      	movs	r3, #192	@ 0xc0
 800182a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800182c:	2302      	movs	r3, #2
 800182e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001830:	2300      	movs	r3, #0
 8001832:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001834:	2303      	movs	r3, #3
 8001836:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001838:	2308      	movs	r3, #8
 800183a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800183c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001840:	4619      	mov	r1, r3
 8001842:	480a      	ldr	r0, [pc, #40]	@ (800186c <HAL_UART_MspInit+0x1d4>)
 8001844:	f000 ffd2 	bl	80027ec <HAL_GPIO_Init>
}
 8001848:	bf00      	nop
 800184a:	3738      	adds	r7, #56	@ 0x38
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40011000 	.word	0x40011000
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000
 800185c:	40004400 	.word	0x40004400
 8001860:	20000380 	.word	0x20000380
 8001864:	40026088 	.word	0x40026088
 8001868:	40011400 	.word	0x40011400
 800186c:	40020800 	.word	0x40020800

08001870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001870:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001874:	f7ff fe0a 	bl	800148c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001878:	480c      	ldr	r0, [pc, #48]	@ (80018ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800187a:	490d      	ldr	r1, [pc, #52]	@ (80018b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800187c:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800187e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001880:	e002      	b.n	8001888 <LoopCopyDataInit>

08001882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001886:	3304      	adds	r3, #4

08001888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800188c:	d3f9      	bcc.n	8001882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188e:	4a0a      	ldr	r2, [pc, #40]	@ (80018b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001890:	4c0a      	ldr	r4, [pc, #40]	@ (80018bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001894:	e001      	b.n	800189a <LoopFillZerobss>

08001896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001898:	3204      	adds	r2, #4

0800189a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800189c:	d3fb      	bcc.n	8001896 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800189e:	f006 f903 	bl	8007aa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018a2:	f7ff f901 	bl	8000aa8 <main>
  bx  lr    
 80018a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80018b4:	08008bb8 	.word	0x08008bb8
  ldr r2, =_sbss
 80018b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80018bc:	20000530 	.word	0x20000530

080018c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018c0:	e7fe      	b.n	80018c0 <ADC_IRQHandler>
	...

080018c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001904 <HAL_Init+0x40>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <HAL_Init+0x40>)
 80018ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001904 <HAL_Init+0x40>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <HAL_Init+0x40>)
 80018da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e0:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <HAL_Init+0x40>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a07      	ldr	r2, [pc, #28]	@ (8001904 <HAL_Init+0x40>)
 80018e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018ec:	2003      	movs	r0, #3
 80018ee:	f000 fbb1 	bl	8002054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018f2:	2000      	movs	r0, #0
 80018f4:	f000 f808 	bl	8001908 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018f8:	f7ff fc90 	bl	800121c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023c00 	.word	0x40023c00

08001908 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001910:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_InitTick+0x54>)
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_InitTick+0x58>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	4619      	mov	r1, r3
 800191a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800191e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001922:	fbb2 f3f3 	udiv	r3, r2, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f000 fbc9 	bl	80020be <HAL_SYSTICK_Config>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e00e      	b.n	8001954 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b0f      	cmp	r3, #15
 800193a:	d80a      	bhi.n	8001952 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193c:	2200      	movs	r2, #0
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	f04f 30ff 	mov.w	r0, #4294967295
 8001944:	f000 fb91 	bl	800206a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001948:	4a06      	ldr	r2, [pc, #24]	@ (8001964 <HAL_InitTick+0x5c>)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	e000      	b.n	8001954 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000000 	.word	0x20000000
 8001960:	20000008 	.word	0x20000008
 8001964:	20000004 	.word	0x20000004

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000008 	.word	0x20000008
 800198c:	200003e0 	.word	0x200003e0

08001990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;
 8001994:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	200003e0 	.word	0x200003e0

080019a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019b0:	f7ff ffee 	bl	8001990 <HAL_GetTick>
 80019b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c0:	d005      	beq.n	80019ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019c2:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <HAL_Delay+0x44>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4413      	add	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019ce:	bf00      	nop
 80019d0:	f7ff ffde 	bl	8001990 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d8f7      	bhi.n	80019d0 <HAL_Delay+0x28>
  {
  }
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000008 	.word	0x20000008

080019f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f8:	2300      	movs	r3, #0
 80019fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e033      	b.n	8001a6e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d109      	bne.n	8001a22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7fe fe00 	bl	8000614 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	f003 0310 	and.w	r3, r3, #16
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d118      	bne.n	8001a60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a32:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a36:	f023 0302 	bic.w	r3, r3, #2
 8001a3a:	f043 0202 	orr.w	r2, r3, #2
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f000 f93a 	bl	8001cbc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	f023 0303 	bic.w	r3, r3, #3
 8001a56:	f043 0201 	orr.w	r2, r3, #1
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a5e:	e001      	b.n	8001a64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x1c>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e105      	b.n	8001ca0 <HAL_ADC_ConfigChannel+0x228>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b09      	cmp	r3, #9
 8001aa2:	d925      	bls.n	8001af0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	68d9      	ldr	r1, [r3, #12]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	3b1e      	subs	r3, #30
 8001aba:	2207      	movs	r2, #7
 8001abc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac0:	43da      	mvns	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	400a      	ands	r2, r1
 8001ac8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68d9      	ldr	r1, [r3, #12]
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	4618      	mov	r0, r3
 8001adc:	4603      	mov	r3, r0
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4403      	add	r3, r0
 8001ae2:	3b1e      	subs	r3, #30
 8001ae4:	409a      	lsls	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	e022      	b.n	8001b36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	6919      	ldr	r1, [r3, #16]
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	461a      	mov	r2, r3
 8001afe:	4613      	mov	r3, r2
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	2207      	movs	r2, #7
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	400a      	ands	r2, r1
 8001b12:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6919      	ldr	r1, [r3, #16]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	4618      	mov	r0, r3
 8001b26:	4603      	mov	r3, r0
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4403      	add	r3, r0
 8001b2c:	409a      	lsls	r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b06      	cmp	r3, #6
 8001b3c:	d824      	bhi.n	8001b88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685a      	ldr	r2, [r3, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	3b05      	subs	r3, #5
 8001b50:	221f      	movs	r2, #31
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43da      	mvns	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	400a      	ands	r2, r1
 8001b5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	3b05      	subs	r3, #5
 8001b7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	430a      	orrs	r2, r1
 8001b84:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b86:	e04c      	b.n	8001c22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	2b0c      	cmp	r3, #12
 8001b8e:	d824      	bhi.n	8001bda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	3b23      	subs	r3, #35	@ 0x23
 8001ba2:	221f      	movs	r2, #31
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43da      	mvns	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	400a      	ands	r2, r1
 8001bb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	3b23      	subs	r3, #35	@ 0x23
 8001bcc:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bd8:	e023      	b.n	8001c22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	3b41      	subs	r3, #65	@ 0x41
 8001bec:	221f      	movs	r2, #31
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	400a      	ands	r2, r1
 8001bfa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	4618      	mov	r0, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	3b41      	subs	r3, #65	@ 0x41
 8001c16:	fa00 f203 	lsl.w	r2, r0, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c22:	4b22      	ldr	r3, [pc, #136]	@ (8001cac <HAL_ADC_ConfigChannel+0x234>)
 8001c24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a21      	ldr	r2, [pc, #132]	@ (8001cb0 <HAL_ADC_ConfigChannel+0x238>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d109      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1cc>
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b12      	cmp	r3, #18
 8001c36:	d105      	bne.n	8001c44 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a19      	ldr	r2, [pc, #100]	@ (8001cb0 <HAL_ADC_ConfigChannel+0x238>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d123      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x21e>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b10      	cmp	r3, #16
 8001c54:	d003      	beq.n	8001c5e <HAL_ADC_ConfigChannel+0x1e6>
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2b11      	cmp	r3, #17
 8001c5c:	d11b      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b10      	cmp	r3, #16
 8001c70:	d111      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c72:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <HAL_ADC_ConfigChannel+0x23c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a10      	ldr	r2, [pc, #64]	@ (8001cb8 <HAL_ADC_ConfigChannel+0x240>)
 8001c78:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7c:	0c9a      	lsrs	r2, r3, #18
 8001c7e:	4613      	mov	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c88:	e002      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f9      	bne.n	8001c8a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	40012300 	.word	0x40012300
 8001cb0:	40012000 	.word	0x40012000
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	431bde83 	.word	0x431bde83

08001cbc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001cc4:	4b79      	ldr	r3, [pc, #484]	@ (8001eac <ADC_Init+0x1f0>)
 8001cc6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6859      	ldr	r1, [r3, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	021a      	lsls	r2, r3, #8
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	430a      	orrs	r2, r1
 8001d04:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001d14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6859      	ldr	r1, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	430a      	orrs	r2, r1
 8001d26:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	689a      	ldr	r2, [r3, #8]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6899      	ldr	r1, [r3, #8]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68da      	ldr	r2, [r3, #12]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4e:	4a58      	ldr	r2, [pc, #352]	@ (8001eb0 <ADC_Init+0x1f4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d022      	beq.n	8001d9a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d62:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6899      	ldr	r1, [r3, #8]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	430a      	orrs	r2, r1
 8001d74:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6899      	ldr	r1, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	430a      	orrs	r2, r1
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	e00f      	b.n	8001dba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	689a      	ldr	r2, [r3, #8]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001da8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001db8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 0202 	bic.w	r2, r2, #2
 8001dc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6899      	ldr	r1, [r3, #8]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7e1b      	ldrb	r3, [r3, #24]
 8001dd4:	005a      	lsls	r2, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d01b      	beq.n	8001e20 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001df6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001e06:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6859      	ldr	r1, [r3, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e12:	3b01      	subs	r3, #1
 8001e14:	035a      	lsls	r2, r3, #13
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	e007      	b.n	8001e30 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001e2e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	051a      	lsls	r2, r3, #20
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	430a      	orrs	r2, r1
 8001e54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001e64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6899      	ldr	r1, [r3, #8]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e72:	025a      	lsls	r2, r3, #9
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e8a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6899      	ldr	r1, [r3, #8]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	029a      	lsls	r2, r3, #10
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	609a      	str	r2, [r3, #8]
}
 8001ea0:	bf00      	nop
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	40012300 	.word	0x40012300
 8001eb0:	0f000001 	.word	0x0f000001

08001eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001edc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ee6:	4a04      	ldr	r2, [pc, #16]	@ (8001ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	60d3      	str	r3, [r2, #12]
}
 8001eec:	bf00      	nop
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f00:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <__NVIC_GetPriorityGrouping+0x18>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	0a1b      	lsrs	r3, r3, #8
 8001f06:	f003 0307 	and.w	r3, r3, #7
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	db0b      	blt.n	8001f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	f003 021f 	and.w	r2, r3, #31
 8001f30:	4907      	ldr	r1, [pc, #28]	@ (8001f50 <__NVIC_EnableIRQ+0x38>)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	095b      	lsrs	r3, r3, #5
 8001f38:	2001      	movs	r0, #1
 8001f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000e100 	.word	0xe000e100

08001f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	6039      	str	r1, [r7, #0]
 8001f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	db0a      	blt.n	8001f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	490c      	ldr	r1, [pc, #48]	@ (8001fa0 <__NVIC_SetPriority+0x4c>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f7c:	e00a      	b.n	8001f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4908      	ldr	r1, [pc, #32]	@ (8001fa4 <__NVIC_SetPriority+0x50>)
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	0112      	lsls	r2, r2, #4
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	440b      	add	r3, r1
 8001f92:	761a      	strb	r2, [r3, #24]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000e100 	.word	0xe000e100
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f1c3 0307 	rsb	r3, r3, #7
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	bf28      	it	cs
 8001fc6:	2304      	movcs	r3, #4
 8001fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d902      	bls.n	8001fd8 <NVIC_EncodePriority+0x30>
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3b03      	subs	r3, #3
 8001fd6:	e000      	b.n	8001fda <NVIC_EncodePriority+0x32>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	401a      	ands	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffa:	43d9      	mvns	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002000:	4313      	orrs	r3, r2
         );
}
 8002002:	4618      	mov	r0, r3
 8002004:	3724      	adds	r7, #36	@ 0x24
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3b01      	subs	r3, #1
 800201c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002020:	d301      	bcc.n	8002026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002022:	2301      	movs	r3, #1
 8002024:	e00f      	b.n	8002046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002026:	4a0a      	ldr	r2, [pc, #40]	@ (8002050 <SysTick_Config+0x40>)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800202e:	210f      	movs	r1, #15
 8002030:	f04f 30ff 	mov.w	r0, #4294967295
 8002034:	f7ff ff8e 	bl	8001f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <SysTick_Config+0x40>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800203e:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <SysTick_Config+0x40>)
 8002040:	2207      	movs	r2, #7
 8002042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	e000e010 	.word	0xe000e010

08002054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff ff29 	bl	8001eb4 <__NVIC_SetPriorityGrouping>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800206a:	b580      	push	{r7, lr}
 800206c:	b086      	sub	sp, #24
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
 8002076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800207c:	f7ff ff3e 	bl	8001efc <__NVIC_GetPriorityGrouping>
 8002080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	6978      	ldr	r0, [r7, #20]
 8002088:	f7ff ff8e 	bl	8001fa8 <NVIC_EncodePriority>
 800208c:	4602      	mov	r2, r0
 800208e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff5d 	bl	8001f54 <__NVIC_SetPriority>
}
 800209a:	bf00      	nop
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	4603      	mov	r3, r0
 80020aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff ff31 	bl	8001f18 <__NVIC_EnableIRQ>
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b082      	sub	sp, #8
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff ffa2 	bl	8002010 <SysTick_Config>
 80020cc:	4603      	mov	r3, r0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80020e4:	f7ff fc54 	bl	8001990 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e099      	b.n	8002228 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0201 	bic.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002114:	e00f      	b.n	8002136 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002116:	f7ff fc3b 	bl	8001990 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b05      	cmp	r3, #5
 8002122:	d908      	bls.n	8002136 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2220      	movs	r2, #32
 8002128:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2203      	movs	r2, #3
 800212e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e078      	b.n	8002228 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1e8      	bne.n	8002116 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	4b38      	ldr	r3, [pc, #224]	@ (8002230 <HAL_DMA_Init+0x158>)
 8002150:	4013      	ands	r3, r2
 8002152:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002162:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800216e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800217a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	4313      	orrs	r3, r2
 8002186:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800218c:	2b04      	cmp	r3, #4
 800218e:	d107      	bne.n	80021a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	4313      	orrs	r3, r2
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	4313      	orrs	r3, r2
 800219e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f023 0307 	bic.w	r3, r3, #7
 80021b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4313      	orrs	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d117      	bne.n	80021fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00e      	beq.n	80021fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 fa89 	bl	80026f4 <DMA_CheckFifoParam>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d008      	beq.n	80021fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80021f6:	2301      	movs	r3, #1
 80021f8:	e016      	b.n	8002228 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 fa40 	bl	8002688 <DMA_CalcBaseAndBitshift>
 8002208:	4603      	mov	r3, r0
 800220a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002210:	223f      	movs	r2, #63	@ 0x3f
 8002212:	409a      	lsls	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	f010803f 	.word	0xf010803f

08002234 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002240:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002242:	f7ff fba5 	bl	8001990 <HAL_GetTick>
 8002246:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b02      	cmp	r3, #2
 8002252:	d008      	beq.n	8002266 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2280      	movs	r2, #128	@ 0x80
 8002258:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e052      	b.n	800230c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0216 	bic.w	r2, r2, #22
 8002274:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695a      	ldr	r2, [r3, #20]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002284:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	2b00      	cmp	r3, #0
 800228c:	d103      	bne.n	8002296 <HAL_DMA_Abort+0x62>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0208 	bic.w	r2, r2, #8
 80022a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0201 	bic.w	r2, r2, #1
 80022b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022b6:	e013      	b.n	80022e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022b8:	f7ff fb6a 	bl	8001990 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d90c      	bls.n	80022e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2220      	movs	r2, #32
 80022ca:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2203      	movs	r2, #3
 80022d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e015      	b.n	800230c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1e4      	bne.n	80022b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f2:	223f      	movs	r2, #63	@ 0x3f
 80022f4:	409a      	lsls	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d004      	beq.n	8002332 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2280      	movs	r2, #128	@ 0x80
 800232c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e00c      	b.n	800234c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2205      	movs	r2, #5
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 0201 	bic.w	r2, r2, #1
 8002348:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002364:	4b8e      	ldr	r3, [pc, #568]	@ (80025a0 <HAL_DMA_IRQHandler+0x248>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a8e      	ldr	r2, [pc, #568]	@ (80025a4 <HAL_DMA_IRQHandler+0x24c>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	0a9b      	lsrs	r3, r3, #10
 8002370:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002376:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002382:	2208      	movs	r2, #8
 8002384:	409a      	lsls	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d01a      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	2b00      	cmp	r3, #0
 800239a:	d013      	beq.n	80023c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f022 0204 	bic.w	r2, r2, #4
 80023aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b0:	2208      	movs	r2, #8
 80023b2:	409a      	lsls	r2, r3
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023bc:	f043 0201 	orr.w	r2, r3, #1
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	2201      	movs	r2, #1
 80023ca:	409a      	lsls	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4013      	ands	r3, r2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d012      	beq.n	80023fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00b      	beq.n	80023fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e6:	2201      	movs	r2, #1
 80023e8:	409a      	lsls	r2, r3
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f2:	f043 0202 	orr.w	r2, r3, #2
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fe:	2204      	movs	r2, #4
 8002400:	409a      	lsls	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4013      	ands	r3, r2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d012      	beq.n	8002430 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00b      	beq.n	8002430 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241c:	2204      	movs	r2, #4
 800241e:	409a      	lsls	r2, r3
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002428:	f043 0204 	orr.w	r2, r3, #4
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002434:	2210      	movs	r2, #16
 8002436:	409a      	lsls	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4013      	ands	r3, r2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d043      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0308 	and.w	r3, r3, #8
 800244a:	2b00      	cmp	r3, #0
 800244c:	d03c      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002452:	2210      	movs	r2, #16
 8002454:	409a      	lsls	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d018      	beq.n	800249a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d108      	bne.n	8002488 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	2b00      	cmp	r3, #0
 800247c:	d024      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	4798      	blx	r3
 8002486:	e01f      	b.n	80024c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800248c:	2b00      	cmp	r3, #0
 800248e:	d01b      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	4798      	blx	r3
 8002498:	e016      	b.n	80024c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d107      	bne.n	80024b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0208 	bic.w	r2, r2, #8
 80024b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024cc:	2220      	movs	r2, #32
 80024ce:	409a      	lsls	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 808f 	beq.w	80025f8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0310 	and.w	r3, r3, #16
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 8087 	beq.w	80025f8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ee:	2220      	movs	r2, #32
 80024f0:	409a      	lsls	r2, r3
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b05      	cmp	r3, #5
 8002500:	d136      	bne.n	8002570 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f022 0216 	bic.w	r2, r2, #22
 8002510:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	695a      	ldr	r2, [r3, #20]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002520:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002526:	2b00      	cmp	r3, #0
 8002528:	d103      	bne.n	8002532 <HAL_DMA_IRQHandler+0x1da>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800252e:	2b00      	cmp	r3, #0
 8002530:	d007      	beq.n	8002542 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0208 	bic.w	r2, r2, #8
 8002540:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002546:	223f      	movs	r2, #63	@ 0x3f
 8002548:	409a      	lsls	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002562:	2b00      	cmp	r3, #0
 8002564:	d07e      	beq.n	8002664 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	4798      	blx	r3
        }
        return;
 800256e:	e079      	b.n	8002664 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d01d      	beq.n	80025ba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d10d      	bne.n	80025a8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002590:	2b00      	cmp	r3, #0
 8002592:	d031      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
 800259c:	e02c      	b.n	80025f8 <HAL_DMA_IRQHandler+0x2a0>
 800259e:	bf00      	nop
 80025a0:	20000000 	.word	0x20000000
 80025a4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d023      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	4798      	blx	r3
 80025b8:	e01e      	b.n	80025f8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10f      	bne.n	80025e8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f022 0210 	bic.w	r2, r2, #16
 80025d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d032      	beq.n	8002666 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	2b00      	cmp	r3, #0
 800260a:	d022      	beq.n	8002652 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2205      	movs	r2, #5
 8002610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0201 	bic.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	3301      	adds	r3, #1
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	429a      	cmp	r2, r3
 800262e:	d307      	bcc.n	8002640 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0301 	and.w	r3, r3, #1
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f2      	bne.n	8002624 <HAL_DMA_IRQHandler+0x2cc>
 800263e:	e000      	b.n	8002642 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002640:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002656:	2b00      	cmp	r3, #0
 8002658:	d005      	beq.n	8002666 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	4798      	blx	r3
 8002662:	e000      	b.n	8002666 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002664:	bf00      	nop
    }
  }
}
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800267a:	b2db      	uxtb	r3, r3
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	b2db      	uxtb	r3, r3
 8002696:	3b10      	subs	r3, #16
 8002698:	4a14      	ldr	r2, [pc, #80]	@ (80026ec <DMA_CalcBaseAndBitshift+0x64>)
 800269a:	fba2 2303 	umull	r2, r3, r2, r3
 800269e:	091b      	lsrs	r3, r3, #4
 80026a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026a2:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <DMA_CalcBaseAndBitshift+0x68>)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4413      	add	r3, r2
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d909      	bls.n	80026ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026be:	f023 0303 	bic.w	r3, r3, #3
 80026c2:	1d1a      	adds	r2, r3, #4
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80026c8:	e007      	b.n	80026da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026d2:	f023 0303 	bic.w	r3, r3, #3
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	aaaaaaab 	.word	0xaaaaaaab
 80026f0:	08008a6c 	.word	0x08008a6c

080026f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002704:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d11f      	bne.n	800274e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b03      	cmp	r3, #3
 8002712:	d856      	bhi.n	80027c2 <DMA_CheckFifoParam+0xce>
 8002714:	a201      	add	r2, pc, #4	@ (adr r2, 800271c <DMA_CheckFifoParam+0x28>)
 8002716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271a:	bf00      	nop
 800271c:	0800272d 	.word	0x0800272d
 8002720:	0800273f 	.word	0x0800273f
 8002724:	0800272d 	.word	0x0800272d
 8002728:	080027c3 	.word	0x080027c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002730:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d046      	beq.n	80027c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800273c:	e043      	b.n	80027c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002742:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002746:	d140      	bne.n	80027ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800274c:	e03d      	b.n	80027ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002756:	d121      	bne.n	800279c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b03      	cmp	r3, #3
 800275c:	d837      	bhi.n	80027ce <DMA_CheckFifoParam+0xda>
 800275e:	a201      	add	r2, pc, #4	@ (adr r2, 8002764 <DMA_CheckFifoParam+0x70>)
 8002760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002764:	08002775 	.word	0x08002775
 8002768:	0800277b 	.word	0x0800277b
 800276c:	08002775 	.word	0x08002775
 8002770:	0800278d 	.word	0x0800278d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
      break;
 8002778:	e030      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d025      	beq.n	80027d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800278a:	e022      	b.n	80027d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002790:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002794:	d11f      	bne.n	80027d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800279a:	e01c      	b.n	80027d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d903      	bls.n	80027aa <DMA_CheckFifoParam+0xb6>
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d003      	beq.n	80027b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027a8:	e018      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	73fb      	strb	r3, [r7, #15]
      break;
 80027ae:	e015      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00e      	beq.n	80027da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	73fb      	strb	r3, [r7, #15]
      break;
 80027c0:	e00b      	b.n	80027da <DMA_CheckFifoParam+0xe6>
      break;
 80027c2:	bf00      	nop
 80027c4:	e00a      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;
 80027c6:	bf00      	nop
 80027c8:	e008      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;
 80027ca:	bf00      	nop
 80027cc:	e006      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;
 80027ce:	bf00      	nop
 80027d0:	e004      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;
 80027d2:	bf00      	nop
 80027d4:	e002      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;   
 80027d6:	bf00      	nop
 80027d8:	e000      	b.n	80027dc <DMA_CheckFifoParam+0xe8>
      break;
 80027da:	bf00      	nop
    }
  } 
  
  return status; 
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop

080027ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b089      	sub	sp, #36	@ 0x24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027fe:	2300      	movs	r3, #0
 8002800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002802:	2300      	movs	r3, #0
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	e159      	b.n	8002abc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002808:	2201      	movs	r2, #1
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	697a      	ldr	r2, [r7, #20]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	429a      	cmp	r2, r3
 8002822:	f040 8148 	bne.w	8002ab6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b01      	cmp	r3, #1
 8002830:	d005      	beq.n	800283e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800283a:	2b02      	cmp	r3, #2
 800283c:	d130      	bne.n	80028a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	2203      	movs	r2, #3
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4313      	orrs	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002874:	2201      	movs	r2, #1
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	43db      	mvns	r3, r3
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 0201 	and.w	r2, r3, #1
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	2b03      	cmp	r3, #3
 80028aa:	d017      	beq.n	80028dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	2203      	movs	r2, #3
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d123      	bne.n	8002930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	08da      	lsrs	r2, r3, #3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3208      	adds	r2, #8
 80028f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	220f      	movs	r2, #15
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	08da      	lsrs	r2, r3, #3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	3208      	adds	r2, #8
 800292a:	69b9      	ldr	r1, [r7, #24]
 800292c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2203      	movs	r2, #3
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 0203 	and.w	r2, r3, #3
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80a2 	beq.w	8002ab6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	60fb      	str	r3, [r7, #12]
 8002976:	4b57      	ldr	r3, [pc, #348]	@ (8002ad4 <HAL_GPIO_Init+0x2e8>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800297a:	4a56      	ldr	r2, [pc, #344]	@ (8002ad4 <HAL_GPIO_Init+0x2e8>)
 800297c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002980:	6453      	str	r3, [r2, #68]	@ 0x44
 8002982:	4b54      	ldr	r3, [pc, #336]	@ (8002ad4 <HAL_GPIO_Init+0x2e8>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800298e:	4a52      	ldr	r2, [pc, #328]	@ (8002ad8 <HAL_GPIO_Init+0x2ec>)
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	089b      	lsrs	r3, r3, #2
 8002994:	3302      	adds	r3, #2
 8002996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	220f      	movs	r2, #15
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a49      	ldr	r2, [pc, #292]	@ (8002adc <HAL_GPIO_Init+0x2f0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d019      	beq.n	80029ee <HAL_GPIO_Init+0x202>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a48      	ldr	r2, [pc, #288]	@ (8002ae0 <HAL_GPIO_Init+0x2f4>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d013      	beq.n	80029ea <HAL_GPIO_Init+0x1fe>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a47      	ldr	r2, [pc, #284]	@ (8002ae4 <HAL_GPIO_Init+0x2f8>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00d      	beq.n	80029e6 <HAL_GPIO_Init+0x1fa>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a46      	ldr	r2, [pc, #280]	@ (8002ae8 <HAL_GPIO_Init+0x2fc>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d007      	beq.n	80029e2 <HAL_GPIO_Init+0x1f6>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a45      	ldr	r2, [pc, #276]	@ (8002aec <HAL_GPIO_Init+0x300>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d101      	bne.n	80029de <HAL_GPIO_Init+0x1f2>
 80029da:	2304      	movs	r3, #4
 80029dc:	e008      	b.n	80029f0 <HAL_GPIO_Init+0x204>
 80029de:	2307      	movs	r3, #7
 80029e0:	e006      	b.n	80029f0 <HAL_GPIO_Init+0x204>
 80029e2:	2303      	movs	r3, #3
 80029e4:	e004      	b.n	80029f0 <HAL_GPIO_Init+0x204>
 80029e6:	2302      	movs	r3, #2
 80029e8:	e002      	b.n	80029f0 <HAL_GPIO_Init+0x204>
 80029ea:	2301      	movs	r3, #1
 80029ec:	e000      	b.n	80029f0 <HAL_GPIO_Init+0x204>
 80029ee:	2300      	movs	r3, #0
 80029f0:	69fa      	ldr	r2, [r7, #28]
 80029f2:	f002 0203 	and.w	r2, r2, #3
 80029f6:	0092      	lsls	r2, r2, #2
 80029f8:	4093      	lsls	r3, r2
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a00:	4935      	ldr	r1, [pc, #212]	@ (8002ad8 <HAL_GPIO_Init+0x2ec>)
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	089b      	lsrs	r3, r3, #2
 8002a06:	3302      	adds	r3, #2
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a0e:	4b38      	ldr	r3, [pc, #224]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a32:	4a2f      	ldr	r2, [pc, #188]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a38:	4b2d      	ldr	r3, [pc, #180]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	43db      	mvns	r3, r3
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	4013      	ands	r3, r2
 8002a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a5c:	4a24      	ldr	r2, [pc, #144]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a62:	4b23      	ldr	r3, [pc, #140]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a86:	4a1a      	ldr	r2, [pc, #104]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a8c:	4b18      	ldr	r3, [pc, #96]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ab0:	4a0f      	ldr	r2, [pc, #60]	@ (8002af0 <HAL_GPIO_Init+0x304>)
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	61fb      	str	r3, [r7, #28]
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	2b0f      	cmp	r3, #15
 8002ac0:	f67f aea2 	bls.w	8002808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ac4:	bf00      	nop
 8002ac6:	bf00      	nop
 8002ac8:	3724      	adds	r7, #36	@ 0x24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	40013800 	.word	0x40013800
 8002adc:	40020000 	.word	0x40020000
 8002ae0:	40020400 	.word	0x40020400
 8002ae4:	40020800 	.word	0x40020800
 8002ae8:	40020c00 	.word	0x40020c00
 8002aec:	40021000 	.word	0x40021000
 8002af0:	40013c00 	.word	0x40013c00

08002af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	460b      	mov	r3, r1
 8002afe:	807b      	strh	r3, [r7, #2]
 8002b00:	4613      	mov	r3, r2
 8002b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b04:	787b      	ldrb	r3, [r7, #1]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b0a:	887a      	ldrh	r2, [r7, #2]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b10:	e003      	b.n	8002b1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b12:	887b      	ldrh	r3, [r7, #2]
 8002b14:	041a      	lsls	r2, r3, #16
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	619a      	str	r2, [r3, #24]
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
	...

08002b28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e12b      	b.n	8002d92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7fd feda 	bl	8000908 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2224      	movs	r2, #36	@ 0x24
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0201 	bic.w	r2, r2, #1
 8002b6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b8c:	f002 fc26 	bl	80053dc <HAL_RCC_GetPCLK1Freq>
 8002b90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	4a81      	ldr	r2, [pc, #516]	@ (8002d9c <HAL_I2C_Init+0x274>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d807      	bhi.n	8002bac <HAL_I2C_Init+0x84>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	4a80      	ldr	r2, [pc, #512]	@ (8002da0 <HAL_I2C_Init+0x278>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	bf94      	ite	ls
 8002ba4:	2301      	movls	r3, #1
 8002ba6:	2300      	movhi	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	e006      	b.n	8002bba <HAL_I2C_Init+0x92>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4a7d      	ldr	r2, [pc, #500]	@ (8002da4 <HAL_I2C_Init+0x27c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	bf94      	ite	ls
 8002bb4:	2301      	movls	r3, #1
 8002bb6:	2300      	movhi	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e0e7      	b.n	8002d92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	4a78      	ldr	r2, [pc, #480]	@ (8002da8 <HAL_I2C_Init+0x280>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	0c9b      	lsrs	r3, r3, #18
 8002bcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4a6a      	ldr	r2, [pc, #424]	@ (8002d9c <HAL_I2C_Init+0x274>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d802      	bhi.n	8002bfc <HAL_I2C_Init+0xd4>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	e009      	b.n	8002c10 <HAL_I2C_Init+0xe8>
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c02:	fb02 f303 	mul.w	r3, r2, r3
 8002c06:	4a69      	ldr	r2, [pc, #420]	@ (8002dac <HAL_I2C_Init+0x284>)
 8002c08:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0c:	099b      	lsrs	r3, r3, #6
 8002c0e:	3301      	adds	r3, #1
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6812      	ldr	r2, [r2, #0]
 8002c14:	430b      	orrs	r3, r1
 8002c16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	69db      	ldr	r3, [r3, #28]
 8002c1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	495c      	ldr	r1, [pc, #368]	@ (8002d9c <HAL_I2C_Init+0x274>)
 8002c2c:	428b      	cmp	r3, r1
 8002c2e:	d819      	bhi.n	8002c64 <HAL_I2C_Init+0x13c>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1e59      	subs	r1, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c3e:	1c59      	adds	r1, r3, #1
 8002c40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c44:	400b      	ands	r3, r1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00a      	beq.n	8002c60 <HAL_I2C_Init+0x138>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1e59      	subs	r1, r3, #1
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c58:	3301      	adds	r3, #1
 8002c5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c5e:	e051      	b.n	8002d04 <HAL_I2C_Init+0x1dc>
 8002c60:	2304      	movs	r3, #4
 8002c62:	e04f      	b.n	8002d04 <HAL_I2C_Init+0x1dc>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d111      	bne.n	8002c90 <HAL_I2C_Init+0x168>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e58      	subs	r0, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	440b      	add	r3, r1
 8002c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf0c      	ite	eq
 8002c88:	2301      	moveq	r3, #1
 8002c8a:	2300      	movne	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e012      	b.n	8002cb6 <HAL_I2C_Init+0x18e>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	1e58      	subs	r0, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6859      	ldr	r1, [r3, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	0099      	lsls	r1, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	bf0c      	ite	eq
 8002cb0:	2301      	moveq	r3, #1
 8002cb2:	2300      	movne	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_I2C_Init+0x196>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e022      	b.n	8002d04 <HAL_I2C_Init+0x1dc>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10e      	bne.n	8002ce4 <HAL_I2C_Init+0x1bc>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1e58      	subs	r0, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6859      	ldr	r1, [r3, #4]
 8002cce:	460b      	mov	r3, r1
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	440b      	add	r3, r1
 8002cd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd8:	3301      	adds	r3, #1
 8002cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ce2:	e00f      	b.n	8002d04 <HAL_I2C_Init+0x1dc>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1e58      	subs	r0, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6859      	ldr	r1, [r3, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	0099      	lsls	r1, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	6809      	ldr	r1, [r1, #0]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69da      	ldr	r2, [r3, #28]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6911      	ldr	r1, [r2, #16]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68d2      	ldr	r2, [r2, #12]
 8002d3e:	4311      	orrs	r1, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695a      	ldr	r2, [r3, #20]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f042 0201 	orr.w	r2, r2, #1
 8002d72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	000186a0 	.word	0x000186a0
 8002da0:	001e847f 	.word	0x001e847f
 8002da4:	003d08ff 	.word	0x003d08ff
 8002da8:	431bde83 	.word	0x431bde83
 8002dac:	10624dd3 	.word	0x10624dd3

08002db0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dc2:	2b80      	cmp	r3, #128	@ 0x80
 8002dc4:	d103      	bne.n	8002dce <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	611a      	str	r2, [r3, #16]
  }
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
	...

08002ddc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	@ 0x28
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	607a      	str	r2, [r7, #4]
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	460b      	mov	r3, r1
 8002dea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002dec:	f7fe fdd0 	bl	8001990 <HAL_GetTick>
 8002df0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b20      	cmp	r3, #32
 8002e00:	f040 8111 	bne.w	8003026 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	2319      	movs	r3, #25
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	4988      	ldr	r1, [pc, #544]	@ (8003030 <HAL_I2C_IsDeviceReady+0x254>)
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f001 fd98 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	e104      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d101      	bne.n	8002e2c <HAL_I2C_IsDeviceReady+0x50>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e0fd      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d007      	beq.n	8002e52 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0201 	orr.w	r2, r2, #1
 8002e50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2224      	movs	r2, #36	@ 0x24
 8002e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4a70      	ldr	r2, [pc, #448]	@ (8003034 <HAL_I2C_IsDeviceReady+0x258>)
 8002e74:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e84:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f001 fd56 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d00d      	beq.n	8002eba <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ea8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eac:	d103      	bne.n	8002eb6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eb4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e0b6      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002eba:	897b      	ldrh	r3, [r7, #10]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ec8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002eca:	f7fe fd61 	bl	8001990 <HAL_GetTick>
 8002ece:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	695b      	ldr	r3, [r3, #20]
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	bf0c      	ite	eq
 8002ede:	2301      	moveq	r3, #1
 8002ee0:	2300      	movne	r3, #0
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ef4:	bf0c      	ite	eq
 8002ef6:	2301      	moveq	r3, #1
 8002ef8:	2300      	movne	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002efe:	e025      	b.n	8002f4c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f00:	f7fe fd46 	bl	8001990 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d302      	bcc.n	8002f16 <HAL_I2C_IsDeviceReady+0x13a>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d103      	bne.n	8002f1e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	22a0      	movs	r2, #160	@ 0xa0
 8002f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695b      	ldr	r3, [r3, #20]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	bf0c      	ite	eq
 8002f2c:	2301      	moveq	r3, #1
 8002f2e:	2300      	movne	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f56:	d005      	beq.n	8002f64 <HAL_I2C_IsDeviceReady+0x188>
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d102      	bne.n	8002f64 <HAL_I2C_IsDeviceReady+0x188>
 8002f5e:	7dbb      	ldrb	r3, [r7, #22]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0cd      	beq.n	8002f00 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d129      	bne.n	8002fce <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f88:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	695b      	ldr	r3, [r3, #20]
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2319      	movs	r3, #25
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	4921      	ldr	r1, [pc, #132]	@ (8003030 <HAL_I2C_IsDeviceReady+0x254>)
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f001 fcca 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e036      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	e02c      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fdc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002fe6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2319      	movs	r3, #25
 8002fee:	2201      	movs	r2, #1
 8002ff0:	490f      	ldr	r1, [pc, #60]	@ (8003030 <HAL_I2C_IsDeviceReady+0x254>)
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f001 fca6 	bl	8004944 <I2C_WaitOnFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e012      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	3301      	adds	r3, #1
 8003006:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	429a      	cmp	r2, r3
 800300e:	f4ff af32 	bcc.w	8002e76 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e000      	b.n	8003028 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003026:	2302      	movs	r3, #2
  }
}
 8003028:	4618      	mov	r0, r3
 800302a:	3720      	adds	r7, #32
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	00100002 	.word	0x00100002
 8003034:	ffff0000 	.word	0xffff0000

08003038 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003050:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003058:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003060:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	2b10      	cmp	r3, #16
 8003066:	d003      	beq.n	8003070 <HAL_I2C_EV_IRQHandler+0x38>
 8003068:	7bfb      	ldrb	r3, [r7, #15]
 800306a:	2b40      	cmp	r3, #64	@ 0x40
 800306c:	f040 80b1 	bne.w	80031d2 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	699b      	ldr	r3, [r3, #24]
 8003076:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10d      	bne.n	80030a6 <HAL_I2C_EV_IRQHandler+0x6e>
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003090:	d003      	beq.n	800309a <HAL_I2C_EV_IRQHandler+0x62>
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003098:	d101      	bne.n	800309e <HAL_I2C_EV_IRQHandler+0x66>
 800309a:	2301      	movs	r3, #1
 800309c:	e000      	b.n	80030a0 <HAL_I2C_EV_IRQHandler+0x68>
 800309e:	2300      	movs	r3, #0
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	f000 8114 	beq.w	80032ce <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00b      	beq.n	80030c8 <HAL_I2C_EV_IRQHandler+0x90>
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d006      	beq.n	80030c8 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f001 fcee 	bl	8004a9c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 fd7a 	bl	8003bba <I2C_Master_SB>
 80030c6:	e083      	b.n	80031d0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_I2C_EV_IRQHandler+0xac>
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 fdf2 	bl	8003cc6 <I2C_Master_ADD10>
 80030e2:	e075      	b.n	80031d0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d008      	beq.n	8003100 <HAL_I2C_EV_IRQHandler+0xc8>
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d003      	beq.n	8003100 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fe0e 	bl	8003d1a <I2C_Master_ADDR>
 80030fe:	e067      	b.n	80031d0 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	f003 0304 	and.w	r3, r3, #4
 8003106:	2b00      	cmp	r3, #0
 8003108:	d036      	beq.n	8003178 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003118:	f000 80db 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00d      	beq.n	8003142 <HAL_I2C_EV_IRQHandler+0x10a>
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312c:	2b00      	cmp	r3, #0
 800312e:	d008      	beq.n	8003142 <HAL_I2C_EV_IRQHandler+0x10a>
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	2b00      	cmp	r3, #0
 8003138:	d103      	bne.n	8003142 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f9d6 	bl	80034ec <I2C_MasterTransmit_TXE>
 8003140:	e046      	b.n	80031d0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80c2 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 80bc 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800315a:	7bbb      	ldrb	r3, [r7, #14]
 800315c:	2b21      	cmp	r3, #33	@ 0x21
 800315e:	d103      	bne.n	8003168 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 fa5f 	bl	8003624 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003166:	e0b4      	b.n	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b40      	cmp	r3, #64	@ 0x40
 800316c:	f040 80b1 	bne.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 facd 	bl	8003710 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003176:	e0ac      	b.n	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003182:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003186:	f000 80a4 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00d      	beq.n	80031b0 <HAL_I2C_EV_IRQHandler+0x178>
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_I2C_EV_IRQHandler+0x178>
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	f003 0304 	and.w	r3, r3, #4
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d103      	bne.n	80031b0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 fb49 	bl	8003840 <I2C_MasterReceive_RXNE>
 80031ae:	e00f      	b.n	80031d0 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 808b 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 8085 	beq.w	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 fc01 	bl	80039d0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031ce:	e080      	b.n	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
 80031d0:	e07f      	b.n	80032d2 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d004      	beq.n	80031e4 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	61fb      	str	r3, [r7, #28]
 80031e2:	e007      	b.n	80031f4 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d011      	beq.n	8003222 <HAL_I2C_EV_IRQHandler+0x1ea>
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00c      	beq.n	8003222 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003218:	69b9      	ldr	r1, [r7, #24]
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 ffcc 	bl	80041b8 <I2C_Slave_ADDR>
 8003220:	e05a      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	f003 0310 	and.w	r3, r3, #16
 8003228:	2b00      	cmp	r3, #0
 800322a:	d008      	beq.n	800323e <HAL_I2C_EV_IRQHandler+0x206>
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f001 f806 	bl	8004248 <I2C_Slave_STOPF>
 800323c:	e04c      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800323e:	7bbb      	ldrb	r3, [r7, #14]
 8003240:	2b21      	cmp	r3, #33	@ 0x21
 8003242:	d002      	beq.n	800324a <HAL_I2C_EV_IRQHandler+0x212>
 8003244:	7bbb      	ldrb	r3, [r7, #14]
 8003246:	2b29      	cmp	r3, #41	@ 0x29
 8003248:	d120      	bne.n	800328c <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00d      	beq.n	8003270 <HAL_I2C_EV_IRQHandler+0x238>
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325a:	2b00      	cmp	r3, #0
 800325c:	d008      	beq.n	8003270 <HAL_I2C_EV_IRQHandler+0x238>
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	f003 0304 	and.w	r3, r3, #4
 8003264:	2b00      	cmp	r3, #0
 8003266:	d103      	bne.n	8003270 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 fee7 	bl	800403c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800326e:	e032      	b.n	80032d6 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b00      	cmp	r3, #0
 8003278:	d02d      	beq.n	80032d6 <HAL_I2C_EV_IRQHandler+0x29e>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003280:	2b00      	cmp	r3, #0
 8003282:	d028      	beq.n	80032d6 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 ff16 	bl	80040b6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800328a:	e024      	b.n	80032d6 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x27a>
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_I2C_EV_IRQHandler+0x27a>
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d103      	bne.n	80032b2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 ff24 	bl	80040f8 <I2C_SlaveReceive_RXNE>
 80032b0:	e012      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00d      	beq.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d008      	beq.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 ff54 	bl	8004174 <I2C_SlaveReceive_BTF>
 80032cc:	e004      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 80032ce:	bf00      	nop
 80032d0:	e002      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032d2:	bf00      	nop
 80032d4:	e000      	b.n	80032d8 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032d6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80032d8:	3720      	adds	r7, #32
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}

080032de <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80032de:	b580      	push	{r7, lr}
 80032e0:	b08a      	sub	sp, #40	@ 0x28
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003300:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003302:	6a3b      	ldr	r3, [r7, #32]
 8003304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003308:	2b00      	cmp	r3, #0
 800330a:	d00d      	beq.n	8003328 <HAL_I2C_ER_IRQHandler+0x4a>
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003312:	2b00      	cmp	r3, #0
 8003314:	d008      	beq.n	8003328 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003326:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00d      	beq.n	800334e <HAL_I2C_ER_IRQHandler+0x70>
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333e:	f043 0302 	orr.w	r3, r3, #2
 8003342:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800334c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800334e:	6a3b      	ldr	r3, [r7, #32]
 8003350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003354:	2b00      	cmp	r3, #0
 8003356:	d03e      	beq.n	80033d6 <HAL_I2C_ER_IRQHandler+0xf8>
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335e:	2b00      	cmp	r3, #0
 8003360:	d039      	beq.n	80033d6 <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8003362:	7efb      	ldrb	r3, [r7, #27]
 8003364:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336a:	b29b      	uxth	r3, r3
 800336c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003374:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800337c:	7ebb      	ldrb	r3, [r7, #26]
 800337e:	2b20      	cmp	r3, #32
 8003380:	d112      	bne.n	80033a8 <HAL_I2C_ER_IRQHandler+0xca>
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10f      	bne.n	80033a8 <HAL_I2C_ER_IRQHandler+0xca>
 8003388:	7cfb      	ldrb	r3, [r7, #19]
 800338a:	2b21      	cmp	r3, #33	@ 0x21
 800338c:	d008      	beq.n	80033a0 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800338e:	7cfb      	ldrb	r3, [r7, #19]
 8003390:	2b29      	cmp	r3, #41	@ 0x29
 8003392:	d005      	beq.n	80033a0 <HAL_I2C_ER_IRQHandler+0xc2>
 8003394:	7cfb      	ldrb	r3, [r7, #19]
 8003396:	2b28      	cmp	r3, #40	@ 0x28
 8003398:	d106      	bne.n	80033a8 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2b21      	cmp	r3, #33	@ 0x21
 800339e:	d103      	bne.n	80033a8 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f001 f881 	bl	80044a8 <I2C_Slave_AF>
 80033a6:	e016      	b.n	80033d6 <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033b0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	f043 0304 	orr.w	r3, r3, #4
 80033b8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80033ba:	7efb      	ldrb	r3, [r7, #27]
 80033bc:	2b10      	cmp	r3, #16
 80033be:	d002      	beq.n	80033c6 <HAL_I2C_ER_IRQHandler+0xe8>
 80033c0:	7efb      	ldrb	r3, [r7, #27]
 80033c2:	2b40      	cmp	r3, #64	@ 0x40
 80033c4:	d107      	bne.n	80033d6 <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033d4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00d      	beq.n	80033fc <HAL_I2C_ER_IRQHandler+0x11e>
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d008      	beq.n	80033fc <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80033ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ec:	f043 0308 	orr.w	r3, r3, #8
 80033f0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80033fa:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f001 f8be 	bl	8004590 <I2C_ITError>
  }
}
 8003414:	bf00      	nop
 8003416:	3728      	adds	r7, #40	@ 0x28
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}

0800341c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	70fb      	strb	r3, [r7, #3]
 8003478:	4613      	mov	r3, r2
 800347a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003502:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003508:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350e:	2b00      	cmp	r3, #0
 8003510:	d150      	bne.n	80035b4 <I2C_MasterTransmit_TXE+0xc8>
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	2b21      	cmp	r3, #33	@ 0x21
 8003516:	d14d      	bne.n	80035b4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b08      	cmp	r3, #8
 800351c:	d01d      	beq.n	800355a <I2C_MasterTransmit_TXE+0x6e>
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b20      	cmp	r3, #32
 8003522:	d01a      	beq.n	800355a <I2C_MasterTransmit_TXE+0x6e>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800352a:	d016      	beq.n	800355a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800353a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2211      	movs	r2, #17
 8003540:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2220      	movs	r2, #32
 800354e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff ff62 	bl	800341c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003558:	e060      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003568:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003578:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b40      	cmp	r3, #64	@ 0x40
 8003592:	d107      	bne.n	80035a4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7ff ff7d 	bl	800349c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035a2:	e03b      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff ff35 	bl	800341c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80035b2:	e033      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
 80035b6:	2b21      	cmp	r3, #33	@ 0x21
 80035b8:	d005      	beq.n	80035c6 <I2C_MasterTransmit_TXE+0xda>
 80035ba:	7bbb      	ldrb	r3, [r7, #14]
 80035bc:	2b40      	cmp	r3, #64	@ 0x40
 80035be:	d12d      	bne.n	800361c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	2b22      	cmp	r3, #34	@ 0x22
 80035c4:	d12a      	bne.n	800361c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d108      	bne.n	80035e2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035de:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80035e0:	e01c      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b40      	cmp	r3, #64	@ 0x40
 80035ec:	d103      	bne.n	80035f6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f88e 	bl	8003710 <I2C_MemoryTransmit_TXE_BTF>
}
 80035f4:	e012      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fa:	781a      	ldrb	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800361a:	e7ff      	b.n	800361c <I2C_MasterTransmit_TXE+0x130>
 800361c:	bf00      	nop
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003630:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b21      	cmp	r3, #33	@ 0x21
 800363c:	d164      	bne.n	8003708 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	2b00      	cmp	r3, #0
 8003646:	d012      	beq.n	800366e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364c:	781a      	ldrb	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800366c:	e04c      	b.n	8003708 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b08      	cmp	r3, #8
 8003672:	d01d      	beq.n	80036b0 <I2C_MasterTransmit_BTF+0x8c>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2b20      	cmp	r3, #32
 8003678:	d01a      	beq.n	80036b0 <I2C_MasterTransmit_BTF+0x8c>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003680:	d016      	beq.n	80036b0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003690:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2211      	movs	r2, #17
 8003696:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2220      	movs	r2, #32
 80036a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7ff feb7 	bl	800341c <HAL_I2C_MasterTxCpltCallback>
}
 80036ae:	e02b      	b.n	8003708 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036be:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ce:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b40      	cmp	r3, #64	@ 0x40
 80036e8:	d107      	bne.n	80036fa <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff fed2 	bl	800349c <HAL_I2C_MemTxCpltCallback>
}
 80036f8:	e006      	b.n	8003708 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7ff fe8a 	bl	800341c <HAL_I2C_MasterTxCpltCallback>
}
 8003708:	bf00      	nop
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800371e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003724:	2b00      	cmp	r3, #0
 8003726:	d11d      	bne.n	8003764 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10b      	bne.n	8003748 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003734:	b2da      	uxtb	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003740:	1c9a      	adds	r2, r3, #2
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003746:	e077      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800374c:	b29b      	uxth	r3, r3
 800374e:	121b      	asrs	r3, r3, #8
 8003750:	b2da      	uxtb	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003762:	e069      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003768:	2b01      	cmp	r3, #1
 800376a:	d10b      	bne.n	8003784 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003770:	b2da      	uxtb	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003782:	e059      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003788:	2b02      	cmp	r3, #2
 800378a:	d152      	bne.n	8003832 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	2b22      	cmp	r3, #34	@ 0x22
 8003790:	d10d      	bne.n	80037ae <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037a0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80037ac:	e044      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d015      	beq.n	80037e4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	2b21      	cmp	r3, #33	@ 0x21
 80037bc:	d112      	bne.n	80037e4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	781a      	ldrb	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	1c5a      	adds	r2, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d8:	b29b      	uxth	r3, r3
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29a      	uxth	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80037e2:	e029      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d124      	bne.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	2b21      	cmp	r3, #33	@ 0x21
 80037f2:	d121      	bne.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003802:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003812:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7ff fe36 	bl	800349c <HAL_I2C_MemTxCpltCallback>
}
 8003830:	e002      	b.n	8003838 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f7ff fabc 	bl	8002db0 <I2C_Flush_DR>
}
 8003838:	bf00      	nop
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b22      	cmp	r3, #34	@ 0x22
 8003852:	f040 80b9 	bne.w	80039c8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	2b03      	cmp	r3, #3
 8003868:	d921      	bls.n	80038ae <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003874:	b2d2      	uxtb	r2, r2
 8003876:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	1c5a      	adds	r2, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29b      	uxth	r3, r3
 8003888:	3b01      	subs	r3, #1
 800388a:	b29a      	uxth	r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003894:	b29b      	uxth	r3, r3
 8003896:	2b03      	cmp	r3, #3
 8003898:	f040 8096 	bne.w	80039c8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038aa:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80038ac:	e08c      	b.n	80039c8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d07f      	beq.n	80039b6 <I2C_MasterReceive_RXNE+0x176>
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d002      	beq.n	80038c2 <I2C_MasterReceive_RXNE+0x82>
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d179      	bne.n	80039b6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f001 f8b8 	bl	8004a38 <I2C_WaitOnSTOPRequestThroughIT>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d14c      	bne.n	8003968 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038dc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038ec:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800390a:	b29b      	uxth	r3, r3
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2220      	movs	r2, #32
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b40      	cmp	r3, #64	@ 0x40
 8003926:	d10a      	bne.n	800393e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff fdba 	bl	80034b0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800393c:	e044      	b.n	80039c8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b08      	cmp	r3, #8
 800394a:	d002      	beq.n	8003952 <I2C_MasterReceive_RXNE+0x112>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b20      	cmp	r3, #32
 8003950:	d103      	bne.n	800395a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
 8003958:	e002      	b.n	8003960 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2212      	movs	r2, #18
 800395e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f7ff fd65 	bl	8003430 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003966:	e02f      	b.n	80039c8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003976:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2220      	movs	r2, #32
 80039a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff fd88 	bl	80034c4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80039b4:	e008      	b.n	80039c8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685a      	ldr	r2, [r3, #4]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039c4:	605a      	str	r2, [r3, #4]
}
 80039c6:	e7ff      	b.n	80039c8 <I2C_MasterReceive_RXNE+0x188>
 80039c8:	bf00      	nop
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d11b      	bne.n	8003a20 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685a      	ldr	r2, [r3, #4]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039f6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	691a      	ldr	r2, [r3, #16]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0a:	1c5a      	adds	r2, r3, #1
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003a1e:	e0c8      	b.n	8003bb2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d129      	bne.n	8003a7e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a38:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d00a      	beq.n	8003a56 <I2C_MasterReceive_BTF+0x86>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d007      	beq.n	8003a56 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a54:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	691a      	ldr	r2, [r3, #16]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	b2d2      	uxtb	r2, r2
 8003a62:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	3b01      	subs	r3, #1
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a7c:	e099      	b.n	8003bb2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	f040 8081 	bne.w	8003b8c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d002      	beq.n	8003a96 <I2C_MasterReceive_BTF+0xc6>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2b10      	cmp	r3, #16
 8003a94:	d108      	bne.n	8003aa8 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003aa4:	601a      	str	r2, [r3, #0]
 8003aa6:	e019      	b.n	8003adc <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d002      	beq.n	8003ab4 <I2C_MasterReceive_BTF+0xe4>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d108      	bne.n	8003ac6 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ac2:	601a      	str	r2, [r3, #0]
 8003ac4:	e00a      	b.n	8003adc <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b10      	cmp	r3, #16
 8003aca:	d007      	beq.n	8003adc <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ada:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	691a      	ldr	r2, [r3, #16]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	3b01      	subs	r3, #1
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0c:	b2d2      	uxtb	r2, r2
 8003b0e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685a      	ldr	r2, [r3, #4]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003b36:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b40      	cmp	r3, #64	@ 0x40
 8003b4a:	d10a      	bne.n	8003b62 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff fca8 	bl	80034b0 <HAL_I2C_MemRxCpltCallback>
}
 8003b60:	e027      	b.n	8003bb2 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d002      	beq.n	8003b76 <I2C_MasterReceive_BTF+0x1a6>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	d103      	bne.n	8003b7e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b7c:	e002      	b.n	8003b84 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2212      	movs	r2, #18
 8003b82:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f7ff fc53 	bl	8003430 <HAL_I2C_MasterRxCpltCallback>
}
 8003b8a:	e012      	b.n	8003bb2 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003bba:	b480      	push	{r7}
 8003bbc:	b083      	sub	sp, #12
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b40      	cmp	r3, #64	@ 0x40
 8003bcc:	d117      	bne.n	8003bfe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d109      	bne.n	8003bea <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	461a      	mov	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003be6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003be8:	e067      	b.n	8003cba <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	b2da      	uxtb	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	611a      	str	r2, [r3, #16]
}
 8003bfc:	e05d      	b.n	8003cba <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c06:	d133      	bne.n	8003c70 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b21      	cmp	r3, #33	@ 0x21
 8003c12:	d109      	bne.n	8003c28 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c24:	611a      	str	r2, [r3, #16]
 8003c26:	e008      	b.n	8003c3a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d004      	beq.n	8003c4c <I2C_Master_SB+0x92>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d108      	bne.n	8003c5e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d032      	beq.n	8003cba <I2C_Master_SB+0x100>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d02d      	beq.n	8003cba <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c6c:	605a      	str	r2, [r3, #4]
}
 8003c6e:	e024      	b.n	8003cba <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10e      	bne.n	8003c96 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	11db      	asrs	r3, r3, #7
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f003 0306 	and.w	r3, r3, #6
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	f063 030f 	orn	r3, r3, #15
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	611a      	str	r2, [r3, #16]
}
 8003c94:	e011      	b.n	8003cba <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d10d      	bne.n	8003cba <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	11db      	asrs	r3, r3, #7
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	f003 0306 	and.w	r3, r3, #6
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	f063 030e 	orn	r3, r3, #14
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	611a      	str	r2, [r3, #16]
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d004      	beq.n	8003cec <I2C_Master_ADD10+0x26>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d108      	bne.n	8003cfe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00c      	beq.n	8003d0e <I2C_Master_ADD10+0x48>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d007      	beq.n	8003d0e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d0c:	605a      	str	r2, [r3, #4]
  }
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b091      	sub	sp, #68	@ 0x44
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d30:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d36:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b22      	cmp	r3, #34	@ 0x22
 8003d42:	f040 8169 	bne.w	8004018 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10f      	bne.n	8003d6e <I2C_Master_ADDR+0x54>
 8003d4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003d52:	2b40      	cmp	r3, #64	@ 0x40
 8003d54:	d10b      	bne.n	8003d6e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d56:	2300      	movs	r3, #0
 8003d58:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6c:	e160      	b.n	8004030 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d11d      	bne.n	8003db2 <I2C_Master_ADDR+0x98>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003d7e:	d118      	bne.n	8003db2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d80:	2300      	movs	r3, #0
 8003d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003da4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003daa:	1c5a      	adds	r2, r3, #1
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	651a      	str	r2, [r3, #80]	@ 0x50
 8003db0:	e13e      	b.n	8004030 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d113      	bne.n	8003de4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de0:	601a      	str	r2, [r3, #0]
 8003de2:	e115      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	f040 808a 	bne.w	8003f04 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003df2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003df6:	d137      	bne.n	8003e68 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e06:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e16:	d113      	bne.n	8003e40 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e26:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e28:	2300      	movs	r3, #0
 8003e2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3e:	e0e7      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e40:	2300      	movs	r3, #0
 8003e42:	623b      	str	r3, [r7, #32]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	623b      	str	r3, [r7, #32]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	623b      	str	r3, [r7, #32]
 8003e54:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	e0d3      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d02e      	beq.n	8003ecc <I2C_Master_ADDR+0x1b2>
 8003e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	d02b      	beq.n	8003ecc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e76:	2b12      	cmp	r3, #18
 8003e78:	d102      	bne.n	8003e80 <I2C_Master_ADDR+0x166>
 8003e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d125      	bne.n	8003ecc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d00e      	beq.n	8003ea4 <I2C_Master_ADDR+0x18a>
 8003e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d00b      	beq.n	8003ea4 <I2C_Master_ADDR+0x18a>
 8003e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8e:	2b10      	cmp	r3, #16
 8003e90:	d008      	beq.n	8003ea4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e007      	b.n	8003eb4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003eb2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	61fb      	str	r3, [r7, #28]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	61fb      	str	r3, [r7, #28]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	61fb      	str	r3, [r7, #28]
 8003ec8:	69fb      	ldr	r3, [r7, #28]
 8003eca:	e0a1      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003eda:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003edc:	2300      	movs	r3, #0
 8003ede:	61bb      	str	r3, [r7, #24]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	61bb      	str	r3, [r7, #24]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	61bb      	str	r3, [r7, #24]
 8003ef0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	e085      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d14d      	bne.n	8003faa <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d016      	beq.n	8003f42 <I2C_Master_ADDR+0x228>
 8003f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d013      	beq.n	8003f42 <I2C_Master_ADDR+0x228>
 8003f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f1c:	2b10      	cmp	r3, #16
 8003f1e:	d010      	beq.n	8003f42 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f2e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	e007      	b.n	8003f52 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f50:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f60:	d117      	bne.n	8003f92 <I2C_Master_ADDR+0x278>
 8003f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f68:	d00b      	beq.n	8003f82 <I2C_Master_ADDR+0x268>
 8003f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d008      	beq.n	8003f82 <I2C_Master_ADDR+0x268>
 8003f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d005      	beq.n	8003f82 <I2C_Master_ADDR+0x268>
 8003f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f78:	2b10      	cmp	r3, #16
 8003f7a:	d002      	beq.n	8003f82 <I2C_Master_ADDR+0x268>
 8003f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d107      	bne.n	8003f92 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f90:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f92:	2300      	movs	r3, #0
 8003f94:	617b      	str	r3, [r7, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	617b      	str	r3, [r7, #20]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	617b      	str	r3, [r7, #20]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	e032      	b.n	8004010 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fb8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fc8:	d117      	bne.n	8003ffa <I2C_Master_ADDR+0x2e0>
 8003fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fcc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fd0:	d00b      	beq.n	8003fea <I2C_Master_ADDR+0x2d0>
 8003fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d008      	beq.n	8003fea <I2C_Master_ADDR+0x2d0>
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fda:	2b08      	cmp	r3, #8
 8003fdc:	d005      	beq.n	8003fea <I2C_Master_ADDR+0x2d0>
 8003fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe0:	2b10      	cmp	r3, #16
 8003fe2:	d002      	beq.n	8003fea <I2C_Master_ADDR+0x2d0>
 8003fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe6:	2b20      	cmp	r3, #32
 8003fe8:	d107      	bne.n	8003ffa <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ff8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004016:	e00b      	b.n	8004030 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004018:	2300      	movs	r3, #0
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	68fb      	ldr	r3, [r7, #12]
}
 800402e:	e7ff      	b.n	8004030 <I2C_Master_ADDR+0x316>
 8004030:	bf00      	nop
 8004032:	3744      	adds	r7, #68	@ 0x44
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800404a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d02b      	beq.n	80040ae <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	781a      	ldrb	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800407e:	b29b      	uxth	r3, r3
 8004080:	2b00      	cmp	r3, #0
 8004082:	d114      	bne.n	80040ae <I2C_SlaveTransmit_TXE+0x72>
 8004084:	7bfb      	ldrb	r3, [r7, #15]
 8004086:	2b29      	cmp	r3, #41	@ 0x29
 8004088:	d111      	bne.n	80040ae <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004098:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2221      	movs	r2, #33	@ 0x21
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2228      	movs	r2, #40	@ 0x28
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f7ff f9cb 	bl	8003444 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d011      	beq.n	80040ec <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	781a      	ldrb	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004106:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d02c      	beq.n	800416c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	691a      	ldr	r2, [r3, #16]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411c:	b2d2      	uxtb	r2, r2
 800411e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413c:	b29b      	uxth	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d114      	bne.n	800416c <I2C_SlaveReceive_RXNE+0x74>
 8004142:	7bfb      	ldrb	r3, [r7, #15]
 8004144:	2b2a      	cmp	r3, #42	@ 0x2a
 8004146:	d111      	bne.n	800416c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004156:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2222      	movs	r2, #34	@ 0x22
 800415c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2228      	movs	r2, #40	@ 0x28
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff f976 	bl	8003458 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800416c:	bf00      	nop
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d012      	beq.n	80041ac <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	691a      	ldr	r2, [r3, #16]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80041c2:	2300      	movs	r3, #0
 80041c4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80041d2:	2b28      	cmp	r3, #40	@ 0x28
 80041d4:	d125      	bne.n	8004222 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041e4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80041f0:	2301      	movs	r3, #1
 80041f2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d103      	bne.n	8004206 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	81bb      	strh	r3, [r7, #12]
 8004204:	e002      	b.n	800420c <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004214:	89ba      	ldrh	r2, [r7, #12]
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	4619      	mov	r1, r3
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7ff f926 	bl	800346c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004220:	e00e      	b.n	8004240 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004222:	2300      	movs	r3, #0
 8004224:	60bb      	str	r3, [r7, #8]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	60bb      	str	r3, [r7, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	60bb      	str	r3, [r7, #8]
 8004236:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004256:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004266:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004268:	2300      	movs	r3, #0
 800426a:	60bb      	str	r3, [r7, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	60bb      	str	r3, [r7, #8]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004294:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042a4:	d172      	bne.n	800438c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	2b22      	cmp	r3, #34	@ 0x22
 80042aa:	d002      	beq.n	80042b2 <I2C_Slave_STOPF+0x6a>
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
 80042ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b0:	d135      	bne.n	800431e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ce:	f043 0204 	orr.w	r2, r3, #4
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fe f9be 	bl	800266c <HAL_DMA_GetState>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d049      	beq.n	800438a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fa:	4a69      	ldr	r2, [pc, #420]	@ (80044a0 <I2C_Slave_STOPF+0x258>)
 80042fc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004302:	4618      	mov	r0, r3
 8004304:	f7fe f806 	bl	8002314 <HAL_DMA_Abort_IT>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d03d      	beq.n	800438a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004312:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004318:	4610      	mov	r0, r2
 800431a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800431c:	e035      	b.n	800438a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	b29a      	uxth	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004330:	b29b      	uxth	r3, r3
 8004332:	2b00      	cmp	r3, #0
 8004334:	d005      	beq.n	8004342 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	f043 0204 	orr.w	r2, r3, #4
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004350:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004356:	4618      	mov	r0, r3
 8004358:	f7fe f988 	bl	800266c <HAL_DMA_GetState>
 800435c:	4603      	mov	r3, r0
 800435e:	2b01      	cmp	r3, #1
 8004360:	d014      	beq.n	800438c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004366:	4a4e      	ldr	r2, [pc, #312]	@ (80044a0 <I2C_Slave_STOPF+0x258>)
 8004368:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436e:	4618      	mov	r0, r3
 8004370:	f7fd ffd0 	bl	8002314 <HAL_DMA_Abort_IT>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d008      	beq.n	800438c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800437e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004384:	4610      	mov	r0, r2
 8004386:	4798      	blx	r3
 8004388:	e000      	b.n	800438c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800438a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d03e      	beq.n	8004414 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d112      	bne.n	80043ca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	691a      	ldr	r2, [r3, #16]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	b2d2      	uxtb	r2, r2
 80043b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d4:	2b40      	cmp	r3, #64	@ 0x40
 80043d6:	d112      	bne.n	80043fe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	3b01      	subs	r3, #1
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440c:	f043 0204 	orr.w	r2, r3, #4
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f8b7 	bl	8004590 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004422:	e039      	b.n	8004498 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	2b2a      	cmp	r3, #42	@ 0x2a
 8004428:	d109      	bne.n	800443e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2228      	movs	r2, #40	@ 0x28
 8004434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7ff f80d 	bl	8003458 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b28      	cmp	r3, #40	@ 0x28
 8004448:	d111      	bne.n	800446e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a15      	ldr	r2, [pc, #84]	@ (80044a4 <I2C_Slave_STOPF+0x25c>)
 800444e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f7ff f80e 	bl	8003488 <HAL_I2C_ListenCpltCallback>
}
 800446c:	e014      	b.n	8004498 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	2b22      	cmp	r3, #34	@ 0x22
 8004474:	d002      	beq.n	800447c <I2C_Slave_STOPF+0x234>
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	2b22      	cmp	r3, #34	@ 0x22
 800447a:	d10d      	bne.n	8004498 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2220      	movs	r2, #32
 8004486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fe ffe0 	bl	8003458 <HAL_I2C_SlaveRxCpltCallback>
}
 8004498:	bf00      	nop
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	080047f5 	.word	0x080047f5
 80044a4:	ffff0000 	.word	0xffff0000

080044a8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044b6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044bc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	2b08      	cmp	r3, #8
 80044c2:	d002      	beq.n	80044ca <I2C_Slave_AF+0x22>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b20      	cmp	r3, #32
 80044c8:	d129      	bne.n	800451e <I2C_Slave_AF+0x76>
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	2b28      	cmp	r3, #40	@ 0x28
 80044ce:	d126      	bne.n	800451e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a2e      	ldr	r2, [pc, #184]	@ (800458c <I2C_Slave_AF+0xe4>)
 80044d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044e4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80044ee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044fe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2220      	movs	r2, #32
 800450a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fe ffb6 	bl	8003488 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800451c:	e031      	b.n	8004582 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800451e:	7bfb      	ldrb	r3, [r7, #15]
 8004520:	2b21      	cmp	r3, #33	@ 0x21
 8004522:	d129      	bne.n	8004578 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a19      	ldr	r2, [pc, #100]	@ (800458c <I2C_Slave_AF+0xe4>)
 8004528:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2221      	movs	r2, #33	@ 0x21
 800452e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800454e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004558:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004568:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fe fc20 	bl	8002db0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7fe ff67 	bl	8003444 <HAL_I2C_SlaveTxCpltCallback>
}
 8004576:	e004      	b.n	8004582 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004580:	615a      	str	r2, [r3, #20]
}
 8004582:	bf00      	nop
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	ffff0000 	.word	0xffff0000

08004590 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800459e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80045a8:	7bbb      	ldrb	r3, [r7, #14]
 80045aa:	2b10      	cmp	r3, #16
 80045ac:	d002      	beq.n	80045b4 <I2C_ITError+0x24>
 80045ae:	7bbb      	ldrb	r3, [r7, #14]
 80045b0:	2b40      	cmp	r3, #64	@ 0x40
 80045b2:	d10a      	bne.n	80045ca <I2C_ITError+0x3a>
 80045b4:	7bfb      	ldrb	r3, [r7, #15]
 80045b6:	2b22      	cmp	r3, #34	@ 0x22
 80045b8:	d107      	bne.n	80045ca <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045c8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
 80045cc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045d0:	2b28      	cmp	r3, #40	@ 0x28
 80045d2:	d107      	bne.n	80045e4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2228      	movs	r2, #40	@ 0x28
 80045de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80045e2:	e015      	b.n	8004610 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045f2:	d00a      	beq.n	800460a <I2C_ITError+0x7a>
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
 80045f6:	2b60      	cmp	r3, #96	@ 0x60
 80045f8:	d007      	beq.n	800460a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2220      	movs	r2, #32
 80045fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800461a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800461e:	d162      	bne.n	80046e6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800462e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004634:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b01      	cmp	r3, #1
 800463c:	d020      	beq.n	8004680 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004642:	4a6a      	ldr	r2, [pc, #424]	@ (80047ec <I2C_ITError+0x25c>)
 8004644:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464a:	4618      	mov	r0, r3
 800464c:	f7fd fe62 	bl	8002314 <HAL_DMA_Abort_IT>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 8089 	beq.w	800476a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 0201 	bic.w	r2, r2, #1
 8004666:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800467a:	4610      	mov	r0, r2
 800467c:	4798      	blx	r3
 800467e:	e074      	b.n	800476a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004684:	4a59      	ldr	r2, [pc, #356]	@ (80047ec <I2C_ITError+0x25c>)
 8004686:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	4618      	mov	r0, r3
 800468e:	f7fd fe41 	bl	8002314 <HAL_DMA_Abort_IT>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d068      	beq.n	800476a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046a2:	2b40      	cmp	r3, #64	@ 0x40
 80046a4:	d10b      	bne.n	80046be <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	691a      	ldr	r2, [r3, #16]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0201 	bic.w	r2, r2, #1
 80046cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2220      	movs	r2, #32
 80046d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046e0:	4610      	mov	r0, r2
 80046e2:	4798      	blx	r3
 80046e4:	e041      	b.n	800476a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b60      	cmp	r3, #96	@ 0x60
 80046f0:	d125      	bne.n	800473e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800470a:	2b40      	cmp	r3, #64	@ 0x40
 800470c:	d10b      	bne.n	8004726 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	691a      	ldr	r2, [r3, #16]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0201 	bic.w	r2, r2, #1
 8004734:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f7fe fece 	bl	80034d8 <HAL_I2C_AbortCpltCallback>
 800473c:	e015      	b.n	800476a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004748:	2b40      	cmp	r3, #64	@ 0x40
 800474a:	d10b      	bne.n	8004764 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	691a      	ldr	r2, [r3, #16]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004756:	b2d2      	uxtb	r2, r2
 8004758:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	1c5a      	adds	r2, r3, #1
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7fe fead 	bl	80034c4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10e      	bne.n	8004798 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004780:	2b00      	cmp	r3, #0
 8004782:	d109      	bne.n	8004798 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800478a:	2b00      	cmp	r3, #0
 800478c:	d104      	bne.n	8004798 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004794:	2b00      	cmp	r3, #0
 8004796:	d007      	beq.n	80047a8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047a6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047ae:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d113      	bne.n	80047e4 <I2C_ITError+0x254>
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
 80047be:	2b28      	cmp	r3, #40	@ 0x28
 80047c0:	d110      	bne.n	80047e4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a0a      	ldr	r2, [pc, #40]	@ (80047f0 <I2C_ITError+0x260>)
 80047c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f7fe fe52 	bl	8003488 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047e4:	bf00      	nop
 80047e6:	3710      	adds	r7, #16
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	080047f5 	.word	0x080047f5
 80047f0:	ffff0000 	.word	0xffff0000

080047f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b086      	sub	sp, #24
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047fc:	2300      	movs	r3, #0
 80047fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800480e:	4b4b      	ldr	r3, [pc, #300]	@ (800493c <I2C_DMAAbort+0x148>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	08db      	lsrs	r3, r3, #3
 8004814:	4a4a      	ldr	r2, [pc, #296]	@ (8004940 <I2C_DMAAbort+0x14c>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0a1a      	lsrs	r2, r3, #8
 800481c:	4613      	mov	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	00da      	lsls	r2, r3, #3
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	f043 0220 	orr.w	r2, r3, #32
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800483a:	e00a      	b.n	8004852 <I2C_DMAAbort+0x5e>
    }
    count--;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	3b01      	subs	r3, #1
 8004840:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800484c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004850:	d0ea      	beq.n	8004828 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485e:	2200      	movs	r2, #0
 8004860:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486e:	2200      	movs	r2, #0
 8004870:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004880:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2200      	movs	r2, #0
 8004886:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004894:	2200      	movs	r2, #0
 8004896:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a4:	2200      	movs	r2, #0
 80048a6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0201 	bic.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b60      	cmp	r3, #96	@ 0x60
 80048c2:	d10e      	bne.n	80048e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	2200      	movs	r2, #0
 80048d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048da:	6978      	ldr	r0, [r7, #20]
 80048dc:	f7fe fdfc 	bl	80034d8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048e0:	e027      	b.n	8004932 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048e2:	7cfb      	ldrb	r3, [r7, #19]
 80048e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048e8:	2b28      	cmp	r3, #40	@ 0x28
 80048ea:	d117      	bne.n	800491c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800490a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	2200      	movs	r2, #0
 8004910:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2228      	movs	r2, #40	@ 0x28
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800491a:	e007      	b.n	800492c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	2220      	movs	r2, #32
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800492c:	6978      	ldr	r0, [r7, #20]
 800492e:	f7fe fdc9 	bl	80034c4 <HAL_I2C_ErrorCallback>
}
 8004932:	bf00      	nop
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	20000000 	.word	0x20000000
 8004940:	14f8b589 	.word	0x14f8b589

08004944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	60b9      	str	r1, [r7, #8]
 800494e:	603b      	str	r3, [r7, #0]
 8004950:	4613      	mov	r3, r2
 8004952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004954:	e048      	b.n	80049e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495c:	d044      	beq.n	80049e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800495e:	f7fd f817 	bl	8001990 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d302      	bcc.n	8004974 <I2C_WaitOnFlagUntilTimeout+0x30>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d139      	bne.n	80049e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	0c1b      	lsrs	r3, r3, #16
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b01      	cmp	r3, #1
 800497c:	d10d      	bne.n	800499a <I2C_WaitOnFlagUntilTimeout+0x56>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	43da      	mvns	r2, r3
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	4013      	ands	r3, r2
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	461a      	mov	r2, r3
 8004998:	e00c      	b.n	80049b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	43da      	mvns	r2, r3
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	4013      	ands	r3, r2
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	bf0c      	ite	eq
 80049ac:	2301      	moveq	r3, #1
 80049ae:	2300      	movne	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	461a      	mov	r2, r3
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d116      	bne.n	80049e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2220      	movs	r2, #32
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d4:	f043 0220 	orr.w	r2, r3, #32
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e023      	b.n	8004a30 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	0c1b      	lsrs	r3, r3, #16
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d10d      	bne.n	8004a0e <I2C_WaitOnFlagUntilTimeout+0xca>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	43da      	mvns	r2, r3
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4013      	ands	r3, r2
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	bf0c      	ite	eq
 8004a04:	2301      	moveq	r3, #1
 8004a06:	2300      	movne	r3, #0
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	e00c      	b.n	8004a28 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	43da      	mvns	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	4013      	ands	r3, r2
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	bf0c      	ite	eq
 8004a20:	2301      	moveq	r3, #1
 8004a22:	2300      	movne	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	461a      	mov	r2, r3
 8004a28:	79fb      	ldrb	r3, [r7, #7]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d093      	beq.n	8004956 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3710      	adds	r7, #16
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a44:	4b13      	ldr	r3, [pc, #76]	@ (8004a94 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	08db      	lsrs	r3, r3, #3
 8004a4a:	4a13      	ldr	r2, [pc, #76]	@ (8004a98 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a50:	0a1a      	lsrs	r2, r3, #8
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d107      	bne.n	8004a76 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	f043 0220 	orr.w	r2, r3, #32
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e008      	b.n	8004a88 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a84:	d0e9      	beq.n	8004a5a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a86:	2300      	movs	r3, #0
}
 8004a88:	4618      	mov	r0, r3
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	20000000 	.word	0x20000000
 8004a98:	14f8b589 	.word	0x14f8b589

08004a9c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004aac:	d103      	bne.n	8004ab6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ab4:	e007      	b.n	8004ac6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aba:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004abe:	d102      	bne.n	8004ac6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2208      	movs	r2, #8
 8004ac4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004ac6:	bf00      	nop
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
	...

08004ad4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004ada:	4b06      	ldr	r3, [pc, #24]	@ (8004af4 <HAL_PWR_EnableBkUpAccess+0x20>)
 8004adc:	2201      	movs	r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004ae0:	4b05      	ldr	r3, [pc, #20]	@ (8004af8 <HAL_PWR_EnableBkUpAccess+0x24>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004ae6:	687b      	ldr	r3, [r7, #4]
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr
 8004af4:	420e0020 	.word	0x420e0020
 8004af8:	40007000 	.word	0x40007000

08004afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e267      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d075      	beq.n	8004c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b1a:	4b88      	ldr	r3, [pc, #544]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 030c 	and.w	r3, r3, #12
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d00c      	beq.n	8004b40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b26:	4b85      	ldr	r3, [pc, #532]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b2e:	2b08      	cmp	r3, #8
 8004b30:	d112      	bne.n	8004b58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b32:	4b82      	ldr	r3, [pc, #520]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b3e:	d10b      	bne.n	8004b58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b40:	4b7e      	ldr	r3, [pc, #504]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d05b      	beq.n	8004c04 <HAL_RCC_OscConfig+0x108>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d157      	bne.n	8004c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e242      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b60:	d106      	bne.n	8004b70 <HAL_RCC_OscConfig+0x74>
 8004b62:	4b76      	ldr	r3, [pc, #472]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a75      	ldr	r2, [pc, #468]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b6c:	6013      	str	r3, [r2, #0]
 8004b6e:	e01d      	b.n	8004bac <HAL_RCC_OscConfig+0xb0>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b78:	d10c      	bne.n	8004b94 <HAL_RCC_OscConfig+0x98>
 8004b7a:	4b70      	ldr	r3, [pc, #448]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a6f      	ldr	r2, [pc, #444]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	4b6d      	ldr	r3, [pc, #436]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b90:	6013      	str	r3, [r2, #0]
 8004b92:	e00b      	b.n	8004bac <HAL_RCC_OscConfig+0xb0>
 8004b94:	4b69      	ldr	r3, [pc, #420]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a68      	ldr	r2, [pc, #416]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b9e:	6013      	str	r3, [r2, #0]
 8004ba0:	4b66      	ldr	r3, [pc, #408]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a65      	ldr	r2, [pc, #404]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d013      	beq.n	8004bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bb4:	f7fc feec 	bl	8001990 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bba:	e008      	b.n	8004bce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bbc:	f7fc fee8 	bl	8001990 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b64      	cmp	r3, #100	@ 0x64
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e207      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bce:	4b5b      	ldr	r3, [pc, #364]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d0f0      	beq.n	8004bbc <HAL_RCC_OscConfig+0xc0>
 8004bda:	e014      	b.n	8004c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bdc:	f7fc fed8 	bl	8001990 <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004be4:	f7fc fed4 	bl	8001990 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b64      	cmp	r3, #100	@ 0x64
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e1f3      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bf6:	4b51      	ldr	r3, [pc, #324]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f0      	bne.n	8004be4 <HAL_RCC_OscConfig+0xe8>
 8004c02:	e000      	b.n	8004c06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d063      	beq.n	8004cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c12:	4b4a      	ldr	r3, [pc, #296]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f003 030c 	and.w	r3, r3, #12
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1e:	4b47      	ldr	r3, [pc, #284]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c26:	2b08      	cmp	r3, #8
 8004c28:	d11c      	bne.n	8004c64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c2a:	4b44      	ldr	r3, [pc, #272]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d116      	bne.n	8004c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c36:	4b41      	ldr	r3, [pc, #260]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d005      	beq.n	8004c4e <HAL_RCC_OscConfig+0x152>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d001      	beq.n	8004c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e1c7      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	4937      	ldr	r1, [pc, #220]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c62:	e03a      	b.n	8004cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d020      	beq.n	8004cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c6c:	4b34      	ldr	r3, [pc, #208]	@ (8004d40 <HAL_RCC_OscConfig+0x244>)
 8004c6e:	2201      	movs	r2, #1
 8004c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c72:	f7fc fe8d 	bl	8001990 <HAL_GetTick>
 8004c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c78:	e008      	b.n	8004c8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c7a:	f7fc fe89 	bl	8001990 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d901      	bls.n	8004c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e1a8      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0f0      	beq.n	8004c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c98:	4b28      	ldr	r3, [pc, #160]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	00db      	lsls	r3, r3, #3
 8004ca6:	4925      	ldr	r1, [pc, #148]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	600b      	str	r3, [r1, #0]
 8004cac:	e015      	b.n	8004cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cae:	4b24      	ldr	r3, [pc, #144]	@ (8004d40 <HAL_RCC_OscConfig+0x244>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb4:	f7fc fe6c 	bl	8001990 <HAL_GetTick>
 8004cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cba:	e008      	b.n	8004cce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cbc:	f7fc fe68 	bl	8001990 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d901      	bls.n	8004cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e187      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cce:	4b1b      	ldr	r3, [pc, #108]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1f0      	bne.n	8004cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d036      	beq.n	8004d54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d016      	beq.n	8004d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cee:	4b15      	ldr	r3, [pc, #84]	@ (8004d44 <HAL_RCC_OscConfig+0x248>)
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf4:	f7fc fe4c 	bl	8001990 <HAL_GetTick>
 8004cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cfa:	e008      	b.n	8004d0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cfc:	f7fc fe48 	bl	8001990 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e167      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d3c <HAL_RCC_OscConfig+0x240>)
 8004d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x200>
 8004d1a:	e01b      	b.n	8004d54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d1c:	4b09      	ldr	r3, [pc, #36]	@ (8004d44 <HAL_RCC_OscConfig+0x248>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d22:	f7fc fe35 	bl	8001990 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d28:	e00e      	b.n	8004d48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d2a:	f7fc fe31 	bl	8001990 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d907      	bls.n	8004d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e150      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	42470000 	.word	0x42470000
 8004d44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d48:	4b88      	ldr	r3, [pc, #544]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1ea      	bne.n	8004d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 8097 	beq.w	8004e90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d62:	2300      	movs	r3, #0
 8004d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d66:	4b81      	ldr	r3, [pc, #516]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10f      	bne.n	8004d92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	4b7d      	ldr	r3, [pc, #500]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	4a7c      	ldr	r2, [pc, #496]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d82:	4b7a      	ldr	r3, [pc, #488]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d92:	4b77      	ldr	r3, [pc, #476]	@ (8004f70 <HAL_RCC_OscConfig+0x474>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d118      	bne.n	8004dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d9e:	4b74      	ldr	r3, [pc, #464]	@ (8004f70 <HAL_RCC_OscConfig+0x474>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a73      	ldr	r2, [pc, #460]	@ (8004f70 <HAL_RCC_OscConfig+0x474>)
 8004da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004daa:	f7fc fdf1 	bl	8001990 <HAL_GetTick>
 8004dae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db0:	e008      	b.n	8004dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db2:	f7fc fded 	bl	8001990 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e10c      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dc4:	4b6a      	ldr	r3, [pc, #424]	@ (8004f70 <HAL_RCC_OscConfig+0x474>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d106      	bne.n	8004de6 <HAL_RCC_OscConfig+0x2ea>
 8004dd8:	4b64      	ldr	r3, [pc, #400]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ddc:	4a63      	ldr	r2, [pc, #396]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004dde:	f043 0301 	orr.w	r3, r3, #1
 8004de2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004de4:	e01c      	b.n	8004e20 <HAL_RCC_OscConfig+0x324>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	2b05      	cmp	r3, #5
 8004dec:	d10c      	bne.n	8004e08 <HAL_RCC_OscConfig+0x30c>
 8004dee:	4b5f      	ldr	r3, [pc, #380]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df2:	4a5e      	ldr	r2, [pc, #376]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004df4:	f043 0304 	orr.w	r3, r3, #4
 8004df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e00:	f043 0301 	orr.w	r3, r3, #1
 8004e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e06:	e00b      	b.n	8004e20 <HAL_RCC_OscConfig+0x324>
 8004e08:	4b58      	ldr	r3, [pc, #352]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0c:	4a57      	ldr	r2, [pc, #348]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e0e:	f023 0301 	bic.w	r3, r3, #1
 8004e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e14:	4b55      	ldr	r3, [pc, #340]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e18:	4a54      	ldr	r2, [pc, #336]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e1a:	f023 0304 	bic.w	r3, r3, #4
 8004e1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d015      	beq.n	8004e54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e28:	f7fc fdb2 	bl	8001990 <HAL_GetTick>
 8004e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e2e:	e00a      	b.n	8004e46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e30:	f7fc fdae 	bl	8001990 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e0cb      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e46:	4b49      	ldr	r3, [pc, #292]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0ee      	beq.n	8004e30 <HAL_RCC_OscConfig+0x334>
 8004e52:	e014      	b.n	8004e7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e54:	f7fc fd9c 	bl	8001990 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e5a:	e00a      	b.n	8004e72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e5c:	f7fc fd98 	bl	8001990 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e0b5      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e72:	4b3e      	ldr	r3, [pc, #248]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1ee      	bne.n	8004e5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e7e:	7dfb      	ldrb	r3, [r7, #23]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d105      	bne.n	8004e90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e84:	4b39      	ldr	r3, [pc, #228]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	4a38      	ldr	r2, [pc, #224]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	f000 80a1 	beq.w	8004fdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e9a:	4b34      	ldr	r3, [pc, #208]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d05c      	beq.n	8004f60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	d141      	bne.n	8004f32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eae:	4b31      	ldr	r3, [pc, #196]	@ (8004f74 <HAL_RCC_OscConfig+0x478>)
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb4:	f7fc fd6c 	bl	8001990 <HAL_GetTick>
 8004eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eba:	e008      	b.n	8004ece <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ebc:	f7fc fd68 	bl	8001990 <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e087      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ece:	4b27      	ldr	r3, [pc, #156]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	69da      	ldr	r2, [r3, #28]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee8:	019b      	lsls	r3, r3, #6
 8004eea:	431a      	orrs	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef0:	085b      	lsrs	r3, r3, #1
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	041b      	lsls	r3, r3, #16
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004efc:	061b      	lsls	r3, r3, #24
 8004efe:	491b      	ldr	r1, [pc, #108]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f04:	4b1b      	ldr	r3, [pc, #108]	@ (8004f74 <HAL_RCC_OscConfig+0x478>)
 8004f06:	2201      	movs	r2, #1
 8004f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0a:	f7fc fd41 	bl	8001990 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f12:	f7fc fd3d 	bl	8001990 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e05c      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f24:	4b11      	ldr	r3, [pc, #68]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0f0      	beq.n	8004f12 <HAL_RCC_OscConfig+0x416>
 8004f30:	e054      	b.n	8004fdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f32:	4b10      	ldr	r3, [pc, #64]	@ (8004f74 <HAL_RCC_OscConfig+0x478>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f38:	f7fc fd2a 	bl	8001990 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f40:	f7fc fd26 	bl	8001990 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e045      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f52:	4b06      	ldr	r3, [pc, #24]	@ (8004f6c <HAL_RCC_OscConfig+0x470>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0x444>
 8004f5e:	e03d      	b.n	8004fdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d107      	bne.n	8004f78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e038      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	40007000 	.word	0x40007000
 8004f74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f78:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <HAL_RCC_OscConfig+0x4ec>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d028      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d121      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d11a      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fa8:	4013      	ands	r3, r2
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004fae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d111      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbe:	085b      	lsrs	r3, r3, #1
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d107      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d001      	beq.n	8004fdc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	e000      	b.n	8004fde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40023800 	.word	0x40023800

08004fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e0cc      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005000:	4b68      	ldr	r3, [pc, #416]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	683a      	ldr	r2, [r7, #0]
 800500a:	429a      	cmp	r2, r3
 800500c:	d90c      	bls.n	8005028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800500e:	4b65      	ldr	r3, [pc, #404]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005016:	4b63      	ldr	r3, [pc, #396]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d001      	beq.n	8005028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e0b8      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d020      	beq.n	8005076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	2b00      	cmp	r3, #0
 800503e:	d005      	beq.n	800504c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005040:	4b59      	ldr	r3, [pc, #356]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	4a58      	ldr	r2, [pc, #352]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800504a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0308 	and.w	r3, r3, #8
 8005054:	2b00      	cmp	r3, #0
 8005056:	d005      	beq.n	8005064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005058:	4b53      	ldr	r3, [pc, #332]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	4a52      	ldr	r2, [pc, #328]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005064:	4b50      	ldr	r3, [pc, #320]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	494d      	ldr	r1, [pc, #308]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005072:	4313      	orrs	r3, r2
 8005074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d044      	beq.n	800510c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d107      	bne.n	800509a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800508a:	4b47      	ldr	r3, [pc, #284]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d119      	bne.n	80050ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e07f      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d003      	beq.n	80050aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80050a6:	2b03      	cmp	r3, #3
 80050a8:	d107      	bne.n	80050ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050aa:	4b3f      	ldr	r3, [pc, #252]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d109      	bne.n	80050ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e06f      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050ba:	4b3b      	ldr	r3, [pc, #236]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e067      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050ca:	4b37      	ldr	r3, [pc, #220]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f023 0203 	bic.w	r2, r3, #3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	4934      	ldr	r1, [pc, #208]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050dc:	f7fc fc58 	bl	8001990 <HAL_GetTick>
 80050e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050e2:	e00a      	b.n	80050fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050e4:	f7fc fc54 	bl	8001990 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e04f      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050fa:	4b2b      	ldr	r3, [pc, #172]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 020c 	and.w	r2, r3, #12
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	429a      	cmp	r2, r3
 800510a:	d1eb      	bne.n	80050e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800510c:	4b25      	ldr	r3, [pc, #148]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	429a      	cmp	r2, r3
 8005118:	d20c      	bcs.n	8005134 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800511a:	4b22      	ldr	r3, [pc, #136]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 800511c:	683a      	ldr	r2, [r7, #0]
 800511e:	b2d2      	uxtb	r2, r2
 8005120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005122:	4b20      	ldr	r3, [pc, #128]	@ (80051a4 <HAL_RCC_ClockConfig+0x1b8>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	429a      	cmp	r2, r3
 800512e:	d001      	beq.n	8005134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e032      	b.n	800519a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b00      	cmp	r3, #0
 800513e:	d008      	beq.n	8005152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005140:	4b19      	ldr	r3, [pc, #100]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	4916      	ldr	r1, [pc, #88]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800514e:	4313      	orrs	r3, r2
 8005150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0308 	and.w	r3, r3, #8
 800515a:	2b00      	cmp	r3, #0
 800515c:	d009      	beq.n	8005172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800515e:	4b12      	ldr	r3, [pc, #72]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	00db      	lsls	r3, r3, #3
 800516c:	490e      	ldr	r1, [pc, #56]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800516e:	4313      	orrs	r3, r2
 8005170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005172:	f000 f821 	bl	80051b8 <HAL_RCC_GetSysClockFreq>
 8005176:	4602      	mov	r2, r0
 8005178:	4b0b      	ldr	r3, [pc, #44]	@ (80051a8 <HAL_RCC_ClockConfig+0x1bc>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	091b      	lsrs	r3, r3, #4
 800517e:	f003 030f 	and.w	r3, r3, #15
 8005182:	490a      	ldr	r1, [pc, #40]	@ (80051ac <HAL_RCC_ClockConfig+0x1c0>)
 8005184:	5ccb      	ldrb	r3, [r1, r3]
 8005186:	fa22 f303 	lsr.w	r3, r2, r3
 800518a:	4a09      	ldr	r2, [pc, #36]	@ (80051b0 <HAL_RCC_ClockConfig+0x1c4>)
 800518c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800518e:	4b09      	ldr	r3, [pc, #36]	@ (80051b4 <HAL_RCC_ClockConfig+0x1c8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f7fc fbb8 	bl	8001908 <HAL_InitTick>

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	40023c00 	.word	0x40023c00
 80051a8:	40023800 	.word	0x40023800
 80051ac:	08008a54 	.word	0x08008a54
 80051b0:	20000000 	.word	0x20000000
 80051b4:	20000004 	.word	0x20000004

080051b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051bc:	b094      	sub	sp, #80	@ 0x50
 80051be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c4:	2300      	movs	r3, #0
 80051c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051c8:	2300      	movs	r3, #0
 80051ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051d0:	4b79      	ldr	r3, [pc, #484]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 030c 	and.w	r3, r3, #12
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d00d      	beq.n	80051f8 <HAL_RCC_GetSysClockFreq+0x40>
 80051dc:	2b08      	cmp	r3, #8
 80051de:	f200 80e1 	bhi.w	80053a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d002      	beq.n	80051ec <HAL_RCC_GetSysClockFreq+0x34>
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	d003      	beq.n	80051f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80051ea:	e0db      	b.n	80053a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051ec:	4b73      	ldr	r3, [pc, #460]	@ (80053bc <HAL_RCC_GetSysClockFreq+0x204>)
 80051ee:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80051f0:	e0db      	b.n	80053aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051f2:	4b73      	ldr	r3, [pc, #460]	@ (80053c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80051f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051f6:	e0d8      	b.n	80053aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051f8:	4b6f      	ldr	r3, [pc, #444]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005200:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005202:	4b6d      	ldr	r3, [pc, #436]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d063      	beq.n	80052d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800520e:	4b6a      	ldr	r3, [pc, #424]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	099b      	lsrs	r3, r3, #6
 8005214:	2200      	movs	r2, #0
 8005216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005218:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800521a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005220:	633b      	str	r3, [r7, #48]	@ 0x30
 8005222:	2300      	movs	r3, #0
 8005224:	637b      	str	r3, [r7, #52]	@ 0x34
 8005226:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800522a:	4622      	mov	r2, r4
 800522c:	462b      	mov	r3, r5
 800522e:	f04f 0000 	mov.w	r0, #0
 8005232:	f04f 0100 	mov.w	r1, #0
 8005236:	0159      	lsls	r1, r3, #5
 8005238:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800523c:	0150      	lsls	r0, r2, #5
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4621      	mov	r1, r4
 8005244:	1a51      	subs	r1, r2, r1
 8005246:	6139      	str	r1, [r7, #16]
 8005248:	4629      	mov	r1, r5
 800524a:	eb63 0301 	sbc.w	r3, r3, r1
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800525c:	4659      	mov	r1, fp
 800525e:	018b      	lsls	r3, r1, #6
 8005260:	4651      	mov	r1, sl
 8005262:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005266:	4651      	mov	r1, sl
 8005268:	018a      	lsls	r2, r1, #6
 800526a:	4651      	mov	r1, sl
 800526c:	ebb2 0801 	subs.w	r8, r2, r1
 8005270:	4659      	mov	r1, fp
 8005272:	eb63 0901 	sbc.w	r9, r3, r1
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	f04f 0300 	mov.w	r3, #0
 800527e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005282:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005286:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800528a:	4690      	mov	r8, r2
 800528c:	4699      	mov	r9, r3
 800528e:	4623      	mov	r3, r4
 8005290:	eb18 0303 	adds.w	r3, r8, r3
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	462b      	mov	r3, r5
 8005298:	eb49 0303 	adc.w	r3, r9, r3
 800529c:	60fb      	str	r3, [r7, #12]
 800529e:	f04f 0200 	mov.w	r2, #0
 80052a2:	f04f 0300 	mov.w	r3, #0
 80052a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80052aa:	4629      	mov	r1, r5
 80052ac:	024b      	lsls	r3, r1, #9
 80052ae:	4621      	mov	r1, r4
 80052b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052b4:	4621      	mov	r1, r4
 80052b6:	024a      	lsls	r2, r1, #9
 80052b8:	4610      	mov	r0, r2
 80052ba:	4619      	mov	r1, r3
 80052bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052be:	2200      	movs	r2, #0
 80052c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052c8:	f7fa ffda 	bl	8000280 <__aeabi_uldivmod>
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	4613      	mov	r3, r2
 80052d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052d4:	e058      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052d6:	4b38      	ldr	r3, [pc, #224]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	099b      	lsrs	r3, r3, #6
 80052dc:	2200      	movs	r2, #0
 80052de:	4618      	mov	r0, r3
 80052e0:	4611      	mov	r1, r2
 80052e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052e6:	623b      	str	r3, [r7, #32]
 80052e8:	2300      	movs	r3, #0
 80052ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052f0:	4642      	mov	r2, r8
 80052f2:	464b      	mov	r3, r9
 80052f4:	f04f 0000 	mov.w	r0, #0
 80052f8:	f04f 0100 	mov.w	r1, #0
 80052fc:	0159      	lsls	r1, r3, #5
 80052fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005302:	0150      	lsls	r0, r2, #5
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	4641      	mov	r1, r8
 800530a:	ebb2 0a01 	subs.w	sl, r2, r1
 800530e:	4649      	mov	r1, r9
 8005310:	eb63 0b01 	sbc.w	fp, r3, r1
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005328:	ebb2 040a 	subs.w	r4, r2, sl
 800532c:	eb63 050b 	sbc.w	r5, r3, fp
 8005330:	f04f 0200 	mov.w	r2, #0
 8005334:	f04f 0300 	mov.w	r3, #0
 8005338:	00eb      	lsls	r3, r5, #3
 800533a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800533e:	00e2      	lsls	r2, r4, #3
 8005340:	4614      	mov	r4, r2
 8005342:	461d      	mov	r5, r3
 8005344:	4643      	mov	r3, r8
 8005346:	18e3      	adds	r3, r4, r3
 8005348:	603b      	str	r3, [r7, #0]
 800534a:	464b      	mov	r3, r9
 800534c:	eb45 0303 	adc.w	r3, r5, r3
 8005350:	607b      	str	r3, [r7, #4]
 8005352:	f04f 0200 	mov.w	r2, #0
 8005356:	f04f 0300 	mov.w	r3, #0
 800535a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800535e:	4629      	mov	r1, r5
 8005360:	028b      	lsls	r3, r1, #10
 8005362:	4621      	mov	r1, r4
 8005364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005368:	4621      	mov	r1, r4
 800536a:	028a      	lsls	r2, r1, #10
 800536c:	4610      	mov	r0, r2
 800536e:	4619      	mov	r1, r3
 8005370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005372:	2200      	movs	r2, #0
 8005374:	61bb      	str	r3, [r7, #24]
 8005376:	61fa      	str	r2, [r7, #28]
 8005378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800537c:	f7fa ff80 	bl	8000280 <__aeabi_uldivmod>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4613      	mov	r3, r2
 8005386:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005388:	4b0b      	ldr	r3, [pc, #44]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	0c1b      	lsrs	r3, r3, #16
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	3301      	adds	r3, #1
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005398:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800539a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800539c:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053a2:	e002      	b.n	80053aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80053a4:	4b05      	ldr	r3, [pc, #20]	@ (80053bc <HAL_RCC_GetSysClockFreq+0x204>)
 80053a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3750      	adds	r7, #80	@ 0x50
 80053b0:	46bd      	mov	sp, r7
 80053b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053b6:	bf00      	nop
 80053b8:	40023800 	.word	0x40023800
 80053bc:	00f42400 	.word	0x00f42400
 80053c0:	007a1200 	.word	0x007a1200

080053c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053c8:	4b03      	ldr	r3, [pc, #12]	@ (80053d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80053ca:	681b      	ldr	r3, [r3, #0]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	20000000 	.word	0x20000000

080053dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80053e0:	f7ff fff0 	bl	80053c4 <HAL_RCC_GetHCLKFreq>
 80053e4:	4602      	mov	r2, r0
 80053e6:	4b05      	ldr	r3, [pc, #20]	@ (80053fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	0a9b      	lsrs	r3, r3, #10
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	4903      	ldr	r1, [pc, #12]	@ (8005400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053f2:	5ccb      	ldrb	r3, [r1, r3]
 80053f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40023800 	.word	0x40023800
 8005400:	08008a64 	.word	0x08008a64

08005404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005408:	f7ff ffdc 	bl	80053c4 <HAL_RCC_GetHCLKFreq>
 800540c:	4602      	mov	r2, r0
 800540e:	4b05      	ldr	r3, [pc, #20]	@ (8005424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	0b5b      	lsrs	r3, r3, #13
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	4903      	ldr	r1, [pc, #12]	@ (8005428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800541a:	5ccb      	ldrb	r3, [r1, r3]
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005420:	4618      	mov	r0, r3
 8005422:	bd80      	pop	{r7, pc}
 8005424:	40023800 	.word	0x40023800
 8005428:	08008a64 	.word	0x08008a64

0800542c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b086      	sub	sp, #24
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005438:	2300      	movs	r3, #0
 800543a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b00      	cmp	r3, #0
 8005446:	d105      	bne.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005450:	2b00      	cmp	r3, #0
 8005452:	d035      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005454:	4b67      	ldr	r3, [pc, #412]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005456:	2200      	movs	r2, #0
 8005458:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800545a:	f7fc fa99 	bl	8001990 <HAL_GetTick>
 800545e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005460:	e008      	b.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005462:	f7fc fa95 	bl	8001990 <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d901      	bls.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e0ba      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005474:	4b60      	ldr	r3, [pc, #384]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d1f0      	bne.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	019a      	lsls	r2, r3, #6
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	071b      	lsls	r3, r3, #28
 800548c:	495a      	ldr	r1, [pc, #360]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800548e:	4313      	orrs	r3, r2
 8005490:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005494:	4b57      	ldr	r3, [pc, #348]	@ (80055f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005496:	2201      	movs	r2, #1
 8005498:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800549a:	f7fc fa79 	bl	8001990 <HAL_GetTick>
 800549e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054a0:	e008      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054a2:	f7fc fa75 	bl	8001990 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d901      	bls.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e09a      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054b4:	4b50      	ldr	r3, [pc, #320]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d0f0      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8083 	beq.w	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	4b49      	ldr	r3, [pc, #292]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	4a48      	ldr	r2, [pc, #288]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80054de:	4b46      	ldr	r3, [pc, #280]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80054ea:	4b44      	ldr	r3, [pc, #272]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a43      	ldr	r2, [pc, #268]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054f4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80054f6:	f7fc fa4b 	bl	8001990 <HAL_GetTick>
 80054fa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80054fc:	e008      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80054fe:	f7fc fa47 	bl	8001990 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	2b02      	cmp	r3, #2
 800550a:	d901      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e06c      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005510:	4b3a      	ldr	r3, [pc, #232]	@ (80055fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0f0      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800551c:	4b36      	ldr	r3, [pc, #216]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800551e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005520:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005524:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d02f      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	429a      	cmp	r2, r3
 8005538:	d028      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800553a:	4b2f      	ldr	r3, [pc, #188]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800553c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800553e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005542:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005544:	4b2e      	ldr	r3, [pc, #184]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005546:	2201      	movs	r2, #1
 8005548:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800554a:	4b2d      	ldr	r3, [pc, #180]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005550:	4a29      	ldr	r2, [pc, #164]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005556:	4b28      	ldr	r3, [pc, #160]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b01      	cmp	r3, #1
 8005560:	d114      	bne.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005562:	f7fc fa15 	bl	8001990 <HAL_GetTick>
 8005566:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005568:	e00a      	b.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800556a:	f7fc fa11 	bl	8001990 <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005578:	4293      	cmp	r3, r2
 800557a:	d901      	bls.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e034      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005580:	4b1d      	ldr	r3, [pc, #116]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005584:	f003 0302 	and.w	r3, r3, #2
 8005588:	2b00      	cmp	r3, #0
 800558a:	d0ee      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005594:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005598:	d10d      	bne.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800559a:	4b17      	ldr	r3, [pc, #92]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80055aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ae:	4912      	ldr	r1, [pc, #72]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	608b      	str	r3, [r1, #8]
 80055b4:	e005      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80055b6:	4b10      	ldr	r3, [pc, #64]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	4a0f      	ldr	r2, [pc, #60]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055bc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80055c0:	6093      	str	r3, [r2, #8]
 80055c2:	4b0d      	ldr	r3, [pc, #52]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055c4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055ce:	490a      	ldr	r1, [pc, #40]	@ (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0308 	and.w	r3, r3, #8
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	7c1a      	ldrb	r2, [r3, #16]
 80055e4:	4b07      	ldr	r3, [pc, #28]	@ (8005604 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80055e6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	42470068 	.word	0x42470068
 80055f8:	40023800 	.word	0x40023800
 80055fc:	40007000 	.word	0x40007000
 8005600:	42470e40 	.word	0x42470e40
 8005604:	424711e0 	.word	0x424711e0

08005608 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e073      	b.n	8005706 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	7f5b      	ldrb	r3, [r3, #29]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d105      	bne.n	8005634 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7fb fd28 	bl	8001084 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	f003 0310 	and.w	r3, r3, #16
 8005644:	2b10      	cmp	r3, #16
 8005646:	d055      	beq.n	80056f4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	22ca      	movs	r2, #202	@ 0xca
 800564e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2253      	movs	r2, #83	@ 0x53
 8005656:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fa49 	bl	8005af0 <RTC_EnterInitMode>
 800565e:	4603      	mov	r3, r0
 8005660:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005662:	7bfb      	ldrb	r3, [r7, #15]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d12c      	bne.n	80056c2 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6812      	ldr	r2, [r2, #0]
 8005672:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005676:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800567a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6899      	ldr	r1, [r3, #8]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	431a      	orrs	r2, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	430a      	orrs	r2, r1
 8005698:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	68d2      	ldr	r2, [r2, #12]
 80056a2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6919      	ldr	r1, [r3, #16]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	041a      	lsls	r2, r3, #16
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	430a      	orrs	r2, r1
 80056b6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 fa50 	bl	8005b5e <RTC_ExitInitMode>
 80056be:	4603      	mov	r3, r0
 80056c0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d110      	bne.n	80056ea <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056d6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	699a      	ldr	r2, [r3, #24]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	22ff      	movs	r2, #255	@ 0xff
 80056f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80056f2:	e001      	b.n	80056f8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80056f4:	2300      	movs	r3, #0
 80056f6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80056f8:	7bfb      	ldrb	r3, [r7, #15]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d102      	bne.n	8005704 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005704:	7bfb      	ldrb	r3, [r7, #15]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800570e:	b590      	push	{r4, r7, lr}
 8005710:	b087      	sub	sp, #28
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800571a:	2300      	movs	r3, #0
 800571c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	7f1b      	ldrb	r3, [r3, #28]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_RTC_SetTime+0x1c>
 8005726:	2302      	movs	r3, #2
 8005728:	e087      	b.n	800583a <HAL_RTC_SetTime+0x12c>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2201      	movs	r2, #1
 800572e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2202      	movs	r2, #2
 8005734:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d126      	bne.n	800578a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005746:	2b00      	cmp	r3, #0
 8005748:	d102      	bne.n	8005750 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2200      	movs	r2, #0
 800574e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	4618      	mov	r0, r3
 8005756:	f000 fa27 	bl	8005ba8 <RTC_ByteToBcd2>
 800575a:	4603      	mov	r3, r0
 800575c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	785b      	ldrb	r3, [r3, #1]
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fa20 	bl	8005ba8 <RTC_ByteToBcd2>
 8005768:	4603      	mov	r3, r0
 800576a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800576c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	789b      	ldrb	r3, [r3, #2]
 8005772:	4618      	mov	r0, r3
 8005774:	f000 fa18 	bl	8005ba8 <RTC_ByteToBcd2>
 8005778:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800577a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	78db      	ldrb	r3, [r3, #3]
 8005782:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005784:	4313      	orrs	r3, r2
 8005786:	617b      	str	r3, [r7, #20]
 8005788:	e018      	b.n	80057bc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005794:	2b00      	cmp	r3, #0
 8005796:	d102      	bne.n	800579e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	2200      	movs	r2, #0
 800579c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	785b      	ldrb	r3, [r3, #1]
 80057a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80057aa:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80057b0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	78db      	ldrb	r3, [r3, #3]
 80057b6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80057b8:	4313      	orrs	r3, r2
 80057ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	22ca      	movs	r2, #202	@ 0xca
 80057c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2253      	movs	r2, #83	@ 0x53
 80057ca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f000 f98f 	bl	8005af0 <RTC_EnterInitMode>
 80057d2:	4603      	mov	r3, r0
 80057d4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80057d6:	7cfb      	ldrb	r3, [r7, #19]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d120      	bne.n	800581e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80057e6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80057ea:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689a      	ldr	r2, [r3, #8]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80057fa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6899      	ldr	r1, [r3, #8]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	431a      	orrs	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f9a2 	bl	8005b5e <RTC_ExitInitMode>
 800581a:	4603      	mov	r3, r0
 800581c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800581e:	7cfb      	ldrb	r3, [r7, #19]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	22ff      	movs	r2, #255	@ 0xff
 8005830:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	771a      	strb	r2, [r3, #28]

  return status;
 8005838:	7cfb      	ldrb	r3, [r7, #19]
}
 800583a:	4618      	mov	r0, r3
 800583c:	371c      	adds	r7, #28
 800583e:	46bd      	mov	sp, r7
 8005840:	bd90      	pop	{r4, r7, pc}

08005842 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b086      	sub	sp, #24
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800584e:	2300      	movs	r3, #0
 8005850:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005874:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005878:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	0c1b      	lsrs	r3, r3, #16
 800587e:	b2db      	uxtb	r3, r3
 8005880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005884:	b2da      	uxtb	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	0a1b      	lsrs	r3, r3, #8
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005894:	b2da      	uxtb	r2, r3
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	b2db      	uxtb	r3, r3
 800589e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	0d9b      	lsrs	r3, r3, #22
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d11a      	bne.n	80058f4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 f98e 	bl	8005be4 <RTC_Bcd2ToByte>
 80058c8:	4603      	mov	r3, r0
 80058ca:	461a      	mov	r2, r3
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	785b      	ldrb	r3, [r3, #1]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 f985 	bl	8005be4 <RTC_Bcd2ToByte>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	789b      	ldrb	r3, [r3, #2]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f97c 	bl	8005be4 <RTC_Bcd2ToByte>
 80058ec:	4603      	mov	r3, r0
 80058ee:	461a      	mov	r2, r3
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80058fe:	b590      	push	{r4, r7, lr}
 8005900:	b087      	sub	sp, #28
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	7f1b      	ldrb	r3, [r3, #28]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <HAL_RTC_SetDate+0x1c>
 8005916:	2302      	movs	r3, #2
 8005918:	e071      	b.n	80059fe <HAL_RTC_SetDate+0x100>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2201      	movs	r2, #1
 800591e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2202      	movs	r2, #2
 8005924:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10e      	bne.n	800594a <HAL_RTC_SetDate+0x4c>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	785b      	ldrb	r3, [r3, #1]
 8005930:	f003 0310 	and.w	r3, r3, #16
 8005934:	2b00      	cmp	r3, #0
 8005936:	d008      	beq.n	800594a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	785b      	ldrb	r3, [r3, #1]
 800593c:	f023 0310 	bic.w	r3, r3, #16
 8005940:	b2db      	uxtb	r3, r3
 8005942:	330a      	adds	r3, #10
 8005944:	b2da      	uxtb	r2, r3
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d11c      	bne.n	800598a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	78db      	ldrb	r3, [r3, #3]
 8005954:	4618      	mov	r0, r3
 8005956:	f000 f927 	bl	8005ba8 <RTC_ByteToBcd2>
 800595a:	4603      	mov	r3, r0
 800595c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	785b      	ldrb	r3, [r3, #1]
 8005962:	4618      	mov	r0, r3
 8005964:	f000 f920 	bl	8005ba8 <RTC_ByteToBcd2>
 8005968:	4603      	mov	r3, r0
 800596a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800596c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	789b      	ldrb	r3, [r3, #2]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 f918 	bl	8005ba8 <RTC_ByteToBcd2>
 8005978:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800597a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005984:	4313      	orrs	r3, r2
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	e00e      	b.n	80059a8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	78db      	ldrb	r3, [r3, #3]
 800598e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	785b      	ldrb	r3, [r3, #1]
 8005994:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005996:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800599c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	22ca      	movs	r2, #202	@ 0xca
 80059ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2253      	movs	r2, #83	@ 0x53
 80059b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 f899 	bl	8005af0 <RTC_EnterInitMode>
 80059be:	4603      	mov	r3, r0
 80059c0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80059c2:	7cfb      	ldrb	r3, [r7, #19]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d10c      	bne.n	80059e2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80059d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80059d6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 f8c0 	bl	8005b5e <RTC_ExitInitMode>
 80059de:	4603      	mov	r3, r0
 80059e0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80059e2:	7cfb      	ldrb	r3, [r7, #19]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d102      	bne.n	80059ee <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2201      	movs	r2, #1
 80059ec:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	22ff      	movs	r2, #255	@ 0xff
 80059f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	771a      	strb	r2, [r3, #28]

  return status;
 80059fc:	7cfb      	ldrb	r3, [r7, #19]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	371c      	adds	r7, #28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd90      	pop	{r4, r7, pc}

08005a06 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005a12:	2300      	movs	r3, #0
 8005a14:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005a20:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005a24:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	0c1b      	lsrs	r3, r3, #16
 8005a2a:	b2da      	uxtb	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	0a1b      	lsrs	r3, r3, #8
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	f003 031f 	and.w	r3, r3, #31
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	0b5b      	lsrs	r3, r3, #13
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	f003 0307 	and.w	r3, r3, #7
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d11a      	bne.n	8005a9a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	78db      	ldrb	r3, [r3, #3]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 f8bb 	bl	8005be4 <RTC_Bcd2ToByte>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	461a      	mov	r2, r3
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	785b      	ldrb	r3, [r3, #1]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f000 f8b2 	bl	8005be4 <RTC_Bcd2ToByte>
 8005a80:	4603      	mov	r3, r0
 8005a82:	461a      	mov	r2, r3
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	789b      	ldrb	r3, [r3, #2]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f000 f8a9 	bl	8005be4 <RTC_Bcd2ToByte>
 8005a92:	4603      	mov	r3, r0
 8005a94:	461a      	mov	r2, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3718      	adds	r7, #24
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b084      	sub	sp, #16
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8005aec <HAL_RTC_WaitForSynchro+0x48>)
 8005ab6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ab8:	f7fb ff6a 	bl	8001990 <HAL_GetTick>
 8005abc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005abe:	e009      	b.n	8005ad4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005ac0:	f7fb ff66 	bl	8001990 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ace:	d901      	bls.n	8005ad4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e007      	b.n	8005ae4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0ee      	beq.n	8005ac0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	00013f5f 	.word	0x00013f5f

08005af0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005afc:	2300      	movs	r3, #0
 8005afe:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d122      	bne.n	8005b54 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b1c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b1e:	f7fb ff37 	bl	8001990 <HAL_GetTick>
 8005b22:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005b24:	e00c      	b.n	8005b40 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b26:	f7fb ff33 	bl	8001990 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b34:	d904      	bls.n	8005b40 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2204      	movs	r2, #4
 8005b3a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d102      	bne.n	8005b54 <RTC_EnterInitMode+0x64>
 8005b4e:	7bfb      	ldrb	r3, [r7, #15]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d1e8      	bne.n	8005b26 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3710      	adds	r7, #16
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b084      	sub	sp, #16
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b78:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10a      	bne.n	8005b9e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7ff ff8b 	bl	8005aa4 <HAL_RTC_WaitForSynchro>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2204      	movs	r2, #4
 8005b98:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3710      	adds	r7, #16
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005bb6:	e005      	b.n	8005bc4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005bbe:	79fb      	ldrb	r3, [r7, #7]
 8005bc0:	3b0a      	subs	r3, #10
 8005bc2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005bc4:	79fb      	ldrb	r3, [r7, #7]
 8005bc6:	2b09      	cmp	r3, #9
 8005bc8:	d8f6      	bhi.n	8005bb8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	011b      	lsls	r3, r3, #4
 8005bd0:	b2da      	uxtb	r2, r3
 8005bd2:	79fb      	ldrb	r3, [r7, #7]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	b2db      	uxtb	r3, r3
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b085      	sub	sp, #20
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	4603      	mov	r3, r0
 8005bec:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005bf2:	79fb      	ldrb	r3, [r7, #7]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	005b      	lsls	r3, r3, #1
 8005c02:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	b2da      	uxtb	r2, r3
 8005c08:	79fb      	ldrb	r3, [r7, #7]
 8005c0a:	f003 030f 	and.w	r3, r3, #15
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	4413      	add	r3, r2
 8005c12:	b2db      	uxtb	r3, r3
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3350      	adds	r3, #80	@ 0x50
 8005c36:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	4413      	add	r3, r2
 8005c40:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	601a      	str	r2, [r3, #0]
}
 8005c48:	bf00      	nop
 8005c4a:	371c      	adds	r7, #28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d101      	bne.n	8005c66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e07b      	b.n	8005d5e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d108      	bne.n	8005c80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c76:	d009      	beq.n	8005c8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	61da      	str	r2, [r3, #28]
 8005c7e:	e005      	b.n	8005c8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d106      	bne.n	8005cac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7fb fa50 	bl	800114c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cc2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005cd4:	431a      	orrs	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cde:	431a      	orrs	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	431a      	orrs	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69db      	ldr	r3, [r3, #28]
 8005d02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d06:	431a      	orrs	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d10:	ea42 0103 	orr.w	r1, r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d18:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	430a      	orrs	r2, r1
 8005d22:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	699b      	ldr	r3, [r3, #24]
 8005d28:	0c1b      	lsrs	r3, r3, #16
 8005d2a:	f003 0104 	and.w	r1, r3, #4
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	f003 0210 	and.w	r2, r3, #16
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	430a      	orrs	r2, r1
 8005d3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	69da      	ldr	r2, [r3, #28]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3708      	adds	r7, #8
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e041      	b.n	8005dfc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d106      	bne.n	8005d92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7fb fbe3 	bl	8001558 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2202      	movs	r2, #2
 8005d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	3304      	adds	r3, #4
 8005da2:	4619      	mov	r1, r3
 8005da4:	4610      	mov	r0, r2
 8005da6:	f000 f94f 	bl	8006048 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3708      	adds	r7, #8
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d001      	beq.n	8005e1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e03c      	b.n	8005e96 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a1e      	ldr	r2, [pc, #120]	@ (8005ea4 <HAL_TIM_Base_Start+0xa0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d018      	beq.n	8005e60 <HAL_TIM_Base_Start+0x5c>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e36:	d013      	beq.n	8005e60 <HAL_TIM_Base_Start+0x5c>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ea8 <HAL_TIM_Base_Start+0xa4>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00e      	beq.n	8005e60 <HAL_TIM_Base_Start+0x5c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a19      	ldr	r2, [pc, #100]	@ (8005eac <HAL_TIM_Base_Start+0xa8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d009      	beq.n	8005e60 <HAL_TIM_Base_Start+0x5c>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a17      	ldr	r2, [pc, #92]	@ (8005eb0 <HAL_TIM_Base_Start+0xac>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d004      	beq.n	8005e60 <HAL_TIM_Base_Start+0x5c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a16      	ldr	r2, [pc, #88]	@ (8005eb4 <HAL_TIM_Base_Start+0xb0>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d111      	bne.n	8005e84 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0307 	and.w	r3, r3, #7
 8005e6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b06      	cmp	r3, #6
 8005e70:	d010      	beq.n	8005e94 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0201 	orr.w	r2, r2, #1
 8005e80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e82:	e007      	b.n	8005e94 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f042 0201 	orr.w	r2, r2, #1
 8005e92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3714      	adds	r7, #20
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40000400 	.word	0x40000400
 8005eac:	40000800 	.word	0x40000800
 8005eb0:	40000c00 	.word	0x40000c00
 8005eb4:	40014000 	.word	0x40014000

08005eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e0b4      	b.n	800603e <HAL_TIM_ConfigClockSource+0x186>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ef2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005efa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f0c:	d03e      	beq.n	8005f8c <HAL_TIM_ConfigClockSource+0xd4>
 8005f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f12:	f200 8087 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f1a:	f000 8086 	beq.w	800602a <HAL_TIM_ConfigClockSource+0x172>
 8005f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f22:	d87f      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f24:	2b70      	cmp	r3, #112	@ 0x70
 8005f26:	d01a      	beq.n	8005f5e <HAL_TIM_ConfigClockSource+0xa6>
 8005f28:	2b70      	cmp	r3, #112	@ 0x70
 8005f2a:	d87b      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f2c:	2b60      	cmp	r3, #96	@ 0x60
 8005f2e:	d050      	beq.n	8005fd2 <HAL_TIM_ConfigClockSource+0x11a>
 8005f30:	2b60      	cmp	r3, #96	@ 0x60
 8005f32:	d877      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f34:	2b50      	cmp	r3, #80	@ 0x50
 8005f36:	d03c      	beq.n	8005fb2 <HAL_TIM_ConfigClockSource+0xfa>
 8005f38:	2b50      	cmp	r3, #80	@ 0x50
 8005f3a:	d873      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f3c:	2b40      	cmp	r3, #64	@ 0x40
 8005f3e:	d058      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x13a>
 8005f40:	2b40      	cmp	r3, #64	@ 0x40
 8005f42:	d86f      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f44:	2b30      	cmp	r3, #48	@ 0x30
 8005f46:	d064      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x15a>
 8005f48:	2b30      	cmp	r3, #48	@ 0x30
 8005f4a:	d86b      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d060      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x15a>
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d867      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d05c      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x15a>
 8005f58:	2b10      	cmp	r3, #16
 8005f5a:	d05a      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x15a>
 8005f5c:	e062      	b.n	8006024 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f6e:	f000 f971 	bl	8006254 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	609a      	str	r2, [r3, #8]
      break;
 8005f8a:	e04f      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f9c:	f000 f95a 	bl	8006254 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689a      	ldr	r2, [r3, #8]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fae:	609a      	str	r2, [r3, #8]
      break;
 8005fb0:	e03c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	f000 f8ce 	bl	8006160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2150      	movs	r1, #80	@ 0x50
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 f927 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005fd0:	e02c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f000 f8ed 	bl	80061be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2160      	movs	r1, #96	@ 0x60
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 f917 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8005ff0:	e01c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffe:	461a      	mov	r2, r3
 8006000:	f000 f8ae 	bl	8006160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2140      	movs	r1, #64	@ 0x40
 800600a:	4618      	mov	r0, r3
 800600c:	f000 f907 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8006010:	e00c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4619      	mov	r1, r3
 800601c:	4610      	mov	r0, r2
 800601e:	f000 f8fe 	bl	800621e <TIM_ITRx_SetConfig>
      break;
 8006022:	e003      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
      break;
 8006028:	e000      	b.n	800602c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800602a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800603c:	7bfb      	ldrb	r3, [r7, #15]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
	...

08006048 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a3a      	ldr	r2, [pc, #232]	@ (8006144 <TIM_Base_SetConfig+0xfc>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00f      	beq.n	8006080 <TIM_Base_SetConfig+0x38>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006066:	d00b      	beq.n	8006080 <TIM_Base_SetConfig+0x38>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a37      	ldr	r2, [pc, #220]	@ (8006148 <TIM_Base_SetConfig+0x100>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d007      	beq.n	8006080 <TIM_Base_SetConfig+0x38>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a36      	ldr	r2, [pc, #216]	@ (800614c <TIM_Base_SetConfig+0x104>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d003      	beq.n	8006080 <TIM_Base_SetConfig+0x38>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a35      	ldr	r2, [pc, #212]	@ (8006150 <TIM_Base_SetConfig+0x108>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d108      	bne.n	8006092 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	4313      	orrs	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a2b      	ldr	r2, [pc, #172]	@ (8006144 <TIM_Base_SetConfig+0xfc>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d01b      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a0:	d017      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a28      	ldr	r2, [pc, #160]	@ (8006148 <TIM_Base_SetConfig+0x100>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d013      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a27      	ldr	r2, [pc, #156]	@ (800614c <TIM_Base_SetConfig+0x104>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00f      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a26      	ldr	r2, [pc, #152]	@ (8006150 <TIM_Base_SetConfig+0x108>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00b      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a25      	ldr	r2, [pc, #148]	@ (8006154 <TIM_Base_SetConfig+0x10c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d007      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a24      	ldr	r2, [pc, #144]	@ (8006158 <TIM_Base_SetConfig+0x110>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d003      	beq.n	80060d2 <TIM_Base_SetConfig+0x8a>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a23      	ldr	r2, [pc, #140]	@ (800615c <TIM_Base_SetConfig+0x114>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d108      	bne.n	80060e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4a0e      	ldr	r2, [pc, #56]	@ (8006144 <TIM_Base_SetConfig+0xfc>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d103      	bne.n	8006118 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	691a      	ldr	r2, [r3, #16]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b01      	cmp	r3, #1
 8006128:	d105      	bne.n	8006136 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f023 0201 	bic.w	r2, r3, #1
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	611a      	str	r2, [r3, #16]
  }
}
 8006136:	bf00      	nop
 8006138:	3714      	adds	r7, #20
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
 8006142:	bf00      	nop
 8006144:	40010000 	.word	0x40010000
 8006148:	40000400 	.word	0x40000400
 800614c:	40000800 	.word	0x40000800
 8006150:	40000c00 	.word	0x40000c00
 8006154:	40014000 	.word	0x40014000
 8006158:	40014400 	.word	0x40014400
 800615c:	40014800 	.word	0x40014800

08006160 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6a1b      	ldr	r3, [r3, #32]
 8006176:	f023 0201 	bic.w	r2, r3, #1
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800618a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	011b      	lsls	r3, r3, #4
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	4313      	orrs	r3, r2
 8006194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	f023 030a 	bic.w	r3, r3, #10
 800619c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061be:	b480      	push	{r7}
 80061c0:	b087      	sub	sp, #28
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	60f8      	str	r0, [r7, #12]
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	f023 0210 	bic.w	r2, r3, #16
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	699b      	ldr	r3, [r3, #24]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	031b      	lsls	r3, r3, #12
 80061ee:	693a      	ldr	r2, [r7, #16]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	4313      	orrs	r3, r2
 8006204:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	697a      	ldr	r2, [r7, #20]
 8006210:	621a      	str	r2, [r3, #32]
}
 8006212:	bf00      	nop
 8006214:	371c      	adds	r7, #28
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800621e:	b480      	push	{r7}
 8006220:	b085      	sub	sp, #20
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
 8006226:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006234:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	f043 0307 	orr.w	r3, r3, #7
 8006240:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	609a      	str	r2, [r3, #8]
}
 8006248:	bf00      	nop
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006254:	b480      	push	{r7}
 8006256:	b087      	sub	sp, #28
 8006258:	af00      	add	r7, sp, #0
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	607a      	str	r2, [r7, #4]
 8006260:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800626e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	021a      	lsls	r2, r3, #8
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	431a      	orrs	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4313      	orrs	r3, r2
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	609a      	str	r2, [r3, #8]
}
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e050      	b.n	800634e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	4313      	orrs	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a1c      	ldr	r2, [pc, #112]	@ (800635c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d018      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062f8:	d013      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a18      	ldr	r2, [pc, #96]	@ (8006360 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00e      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a16      	ldr	r2, [pc, #88]	@ (8006364 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d009      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a15      	ldr	r2, [pc, #84]	@ (8006368 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d004      	beq.n	8006322 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a13      	ldr	r2, [pc, #76]	@ (800636c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d10c      	bne.n	800633c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006328:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	4313      	orrs	r3, r2
 8006332:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40000400 	.word	0x40000400
 8006364:	40000800 	.word	0x40000800
 8006368:	40000c00 	.word	0x40000c00
 800636c:	40014000 	.word	0x40014000

08006370 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d101      	bne.n	8006382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e042      	b.n	8006408 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d106      	bne.n	800639c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7fb f97e 	bl	8001698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2224      	movs	r2, #36	@ 0x24
 80063a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 fdf5 	bl	8006fa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	691a      	ldr	r2, [r3, #16]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	695a      	ldr	r2, [r3, #20]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006406:	2300      	movs	r3, #0
}
 8006408:	4618      	mov	r0, r3
 800640a:	3708      	adds	r7, #8
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08a      	sub	sp, #40	@ 0x28
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	4613      	mov	r3, r2
 800641e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2b20      	cmp	r3, #32
 800642e:	d175      	bne.n	800651c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <HAL_UART_Transmit+0x2c>
 8006436:	88fb      	ldrh	r3, [r7, #6]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d101      	bne.n	8006440 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e06e      	b.n	800651e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2221      	movs	r2, #33	@ 0x21
 800644a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800644e:	f7fb fa9f 	bl	8001990 <HAL_GetTick>
 8006452:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	88fa      	ldrh	r2, [r7, #6]
 8006458:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	88fa      	ldrh	r2, [r7, #6]
 800645e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006468:	d108      	bne.n	800647c <HAL_UART_Transmit+0x6c>
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	691b      	ldr	r3, [r3, #16]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d104      	bne.n	800647c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	61bb      	str	r3, [r7, #24]
 800647a:	e003      	b.n	8006484 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006480:	2300      	movs	r3, #0
 8006482:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006484:	e02e      	b.n	80064e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	2200      	movs	r2, #0
 800648e:	2180      	movs	r1, #128	@ 0x80
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 fb91 	bl	8006bb8 <UART_WaitOnFlagUntilTimeout>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d005      	beq.n	80064a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2220      	movs	r2, #32
 80064a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e03a      	b.n	800651e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d10b      	bne.n	80064c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	461a      	mov	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	3302      	adds	r3, #2
 80064c2:	61bb      	str	r3, [r7, #24]
 80064c4:	e007      	b.n	80064d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	781a      	ldrb	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	3301      	adds	r3, #1
 80064d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064da:	b29b      	uxth	r3, r3
 80064dc:	3b01      	subs	r3, #1
 80064de:	b29a      	uxth	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1cb      	bne.n	8006486 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2200      	movs	r2, #0
 80064f6:	2140      	movs	r1, #64	@ 0x40
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 fb5d 	bl	8006bb8 <UART_WaitOnFlagUntilTimeout>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d005      	beq.n	8006510 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2220      	movs	r2, #32
 8006508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e006      	b.n	800651e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2220      	movs	r2, #32
 8006514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	e000      	b.n	800651e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800651c:	2302      	movs	r3, #2
  }
}
 800651e:	4618      	mov	r0, r3
 8006520:	3720      	adds	r7, #32
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b08a      	sub	sp, #40	@ 0x28
 800652a:	af02      	add	r7, sp, #8
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	60b9      	str	r1, [r7, #8]
 8006530:	603b      	str	r3, [r7, #0]
 8006532:	4613      	mov	r3, r2
 8006534:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b20      	cmp	r3, #32
 8006544:	f040 8081 	bne.w	800664a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d002      	beq.n	8006554 <HAL_UART_Receive+0x2e>
 800654e:	88fb      	ldrh	r3, [r7, #6]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e079      	b.n	800664c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2222      	movs	r2, #34	@ 0x22
 8006562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800656c:	f7fb fa10 	bl	8001990 <HAL_GetTick>
 8006570:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	88fa      	ldrh	r2, [r7, #6]
 8006576:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	88fa      	ldrh	r2, [r7, #6]
 800657c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006586:	d108      	bne.n	800659a <HAL_UART_Receive+0x74>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d104      	bne.n	800659a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006590:	2300      	movs	r3, #0
 8006592:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	61bb      	str	r3, [r7, #24]
 8006598:	e003      	b.n	80065a2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800659e:	2300      	movs	r3, #0
 80065a0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80065a2:	e047      	b.n	8006634 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2200      	movs	r2, #0
 80065ac:	2120      	movs	r1, #32
 80065ae:	68f8      	ldr	r0, [r7, #12]
 80065b0:	f000 fb02 	bl	8006bb8 <UART_WaitOnFlagUntilTimeout>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2220      	movs	r2, #32
 80065be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e042      	b.n	800664c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d10c      	bne.n	80065e6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065d8:	b29a      	uxth	r2, r3
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	3302      	adds	r3, #2
 80065e2:	61bb      	str	r3, [r7, #24]
 80065e4:	e01f      	b.n	8006626 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ee:	d007      	beq.n	8006600 <HAL_UART_Receive+0xda>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10a      	bne.n	800660e <HAL_UART_Receive+0xe8>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d106      	bne.n	800660e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	b2da      	uxtb	r2, r3
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	701a      	strb	r2, [r3, #0]
 800660c:	e008      	b.n	8006620 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	b2db      	uxtb	r3, r3
 8006616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800661a:	b2da      	uxtb	r2, r3
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	3301      	adds	r3, #1
 8006624:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800662a:	b29b      	uxth	r3, r3
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1b2      	bne.n	80065a4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2220      	movs	r2, #32
 8006642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006646:	2300      	movs	r3, #0
 8006648:	e000      	b.n	800664c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800664a:	2302      	movs	r3, #2
  }
}
 800664c:	4618      	mov	r0, r3
 800664e:	3720      	adds	r7, #32
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b0ba      	sub	sp, #232	@ 0xe8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800667a:	2300      	movs	r3, #0
 800667c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006680:	2300      	movs	r3, #0
 8006682:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668a:	f003 030f 	and.w	r3, r3, #15
 800668e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10f      	bne.n	80066ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800669a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800669e:	f003 0320 	and.w	r3, r3, #32
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <HAL_UART_IRQHandler+0x66>
 80066a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066aa:	f003 0320 	and.w	r3, r3, #32
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 fbb8 	bl	8006e28 <UART_Receive_IT>
      return;
 80066b8:	e25b      	b.n	8006b72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80066ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 80de 	beq.w	8006880 <HAL_UART_IRQHandler+0x22c>
 80066c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d106      	bne.n	80066de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80066d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f000 80d1 	beq.w	8006880 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00b      	beq.n	8006702 <HAL_UART_IRQHandler+0xae>
 80066ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d005      	beq.n	8006702 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fa:	f043 0201 	orr.w	r2, r3, #1
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00b      	beq.n	8006726 <HAL_UART_IRQHandler+0xd2>
 800670e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d005      	beq.n	8006726 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	f043 0202 	orr.w	r2, r3, #2
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800672a:	f003 0302 	and.w	r3, r3, #2
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <HAL_UART_IRQHandler+0xf6>
 8006732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d005      	beq.n	800674a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006742:	f043 0204 	orr.w	r2, r3, #4
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800674a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800674e:	f003 0308 	and.w	r3, r3, #8
 8006752:	2b00      	cmp	r3, #0
 8006754:	d011      	beq.n	800677a <HAL_UART_IRQHandler+0x126>
 8006756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800675a:	f003 0320 	and.w	r3, r3, #32
 800675e:	2b00      	cmp	r3, #0
 8006760:	d105      	bne.n	800676e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d005      	beq.n	800677a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006772:	f043 0208 	orr.w	r2, r3, #8
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800677e:	2b00      	cmp	r3, #0
 8006780:	f000 81f2 	beq.w	8006b68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006788:	f003 0320 	and.w	r3, r3, #32
 800678c:	2b00      	cmp	r3, #0
 800678e:	d008      	beq.n	80067a2 <HAL_UART_IRQHandler+0x14e>
 8006790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006794:	f003 0320 	and.w	r3, r3, #32
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f000 fb43 	bl	8006e28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	695b      	ldr	r3, [r3, #20]
 80067a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ac:	2b40      	cmp	r3, #64	@ 0x40
 80067ae:	bf0c      	ite	eq
 80067b0:	2301      	moveq	r3, #1
 80067b2:	2300      	movne	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067be:	f003 0308 	and.w	r3, r3, #8
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d103      	bne.n	80067ce <HAL_UART_IRQHandler+0x17a>
 80067c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d04f      	beq.n	800686e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 fa4b 	bl	8006c6a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067de:	2b40      	cmp	r3, #64	@ 0x40
 80067e0:	d141      	bne.n	8006866 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	3314      	adds	r3, #20
 80067e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80067f0:	e853 3f00 	ldrex	r3, [r3]
 80067f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80067f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80067fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3314      	adds	r3, #20
 800680a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800680e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006812:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006816:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800681a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800681e:	e841 2300 	strex	r3, r2, [r1]
 8006822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1d9      	bne.n	80067e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006832:	2b00      	cmp	r3, #0
 8006834:	d013      	beq.n	800685e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800683a:	4a7e      	ldr	r2, [pc, #504]	@ (8006a34 <HAL_UART_IRQHandler+0x3e0>)
 800683c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006842:	4618      	mov	r0, r3
 8006844:	f7fb fd66 	bl	8002314 <HAL_DMA_Abort_IT>
 8006848:	4603      	mov	r3, r0
 800684a:	2b00      	cmp	r3, #0
 800684c:	d016      	beq.n	800687c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006858:	4610      	mov	r0, r2
 800685a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685c:	e00e      	b.n	800687c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 f994 	bl	8006b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006864:	e00a      	b.n	800687c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f990 	bl	8006b8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800686c:	e006      	b.n	800687c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800686e:	6878      	ldr	r0, [r7, #4]
 8006870:	f000 f98c 	bl	8006b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800687a:	e175      	b.n	8006b68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800687c:	bf00      	nop
    return;
 800687e:	e173      	b.n	8006b68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006884:	2b01      	cmp	r3, #1
 8006886:	f040 814f 	bne.w	8006b28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800688a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800688e:	f003 0310 	and.w	r3, r3, #16
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 8148 	beq.w	8006b28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800689c:	f003 0310 	and.w	r3, r3, #16
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 8141 	beq.w	8006b28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068a6:	2300      	movs	r3, #0
 80068a8:	60bb      	str	r3, [r7, #8]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	60bb      	str	r3, [r7, #8]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	60bb      	str	r3, [r7, #8]
 80068ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c6:	2b40      	cmp	r3, #64	@ 0x40
 80068c8:	f040 80b6 	bne.w	8006a38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80068d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f000 8145 	beq.w	8006b6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80068e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80068ea:	429a      	cmp	r2, r3
 80068ec:	f080 813e 	bcs.w	8006b6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80068f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006902:	f000 8088 	beq.w	8006a16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	330c      	adds	r3, #12
 800690c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006910:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006914:	e853 3f00 	ldrex	r3, [r3]
 8006918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800691c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006920:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006924:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006932:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006936:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800693e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006942:	e841 2300 	strex	r3, r2, [r1]
 8006946:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800694a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1d9      	bne.n	8006906 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3314      	adds	r3, #20
 8006958:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800695c:	e853 3f00 	ldrex	r3, [r3]
 8006960:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006962:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006964:	f023 0301 	bic.w	r3, r3, #1
 8006968:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3314      	adds	r3, #20
 8006972:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006976:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800697a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800697e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006988:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e1      	bne.n	8006952 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3314      	adds	r3, #20
 8006994:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006996:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006998:	e853 3f00 	ldrex	r3, [r3]
 800699c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800699e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3314      	adds	r3, #20
 80069ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80069b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80069b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80069b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80069ba:	e841 2300 	strex	r3, r2, [r1]
 80069be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80069c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1e3      	bne.n	800698e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	330c      	adds	r3, #12
 80069da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80069e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069e6:	f023 0310 	bic.w	r3, r3, #16
 80069ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	330c      	adds	r3, #12
 80069f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80069f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80069fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80069fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a00:	e841 2300 	strex	r3, r2, [r1]
 8006a04:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1e3      	bne.n	80069d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a10:	4618      	mov	r0, r3
 8006a12:	f7fb fc0f 	bl	8002234 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2202      	movs	r2, #2
 8006a1a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f000 f8b7 	bl	8006ba0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006a32:	e09b      	b.n	8006b6c <HAL_UART_IRQHandler+0x518>
 8006a34:	08006d31 	.word	0x08006d31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 808e 	beq.w	8006b70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f000 8089 	beq.w	8006b70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	330c      	adds	r3, #12
 8006a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a68:	e853 3f00 	ldrex	r3, [r3]
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	330c      	adds	r3, #12
 8006a7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a82:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a8a:	e841 2300 	strex	r3, r2, [r1]
 8006a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1e3      	bne.n	8006a5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	3314      	adds	r3, #20
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	e853 3f00 	ldrex	r3, [r3]
 8006aa4:	623b      	str	r3, [r7, #32]
   return(result);
 8006aa6:	6a3b      	ldr	r3, [r7, #32]
 8006aa8:	f023 0301 	bic.w	r3, r3, #1
 8006aac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3314      	adds	r3, #20
 8006ab6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006aba:	633a      	str	r2, [r7, #48]	@ 0x30
 8006abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ac2:	e841 2300 	strex	r3, r2, [r1]
 8006ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1e3      	bne.n	8006a96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2220      	movs	r2, #32
 8006ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	330c      	adds	r3, #12
 8006ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	e853 3f00 	ldrex	r3, [r3]
 8006aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f023 0310 	bic.w	r3, r3, #16
 8006af2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	330c      	adds	r3, #12
 8006afc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006b00:	61fa      	str	r2, [r7, #28]
 8006b02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	69b9      	ldr	r1, [r7, #24]
 8006b06:	69fa      	ldr	r2, [r7, #28]
 8006b08:	e841 2300 	strex	r3, r2, [r1]
 8006b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e3      	bne.n	8006adc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 f83d 	bl	8006ba0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006b26:	e023      	b.n	8006b70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d009      	beq.n	8006b48 <HAL_UART_IRQHandler+0x4f4>
 8006b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f909 	bl	8006d58 <UART_Transmit_IT>
    return;
 8006b46:	e014      	b.n	8006b72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d00e      	beq.n	8006b72 <HAL_UART_IRQHandler+0x51e>
 8006b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d008      	beq.n	8006b72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 f949 	bl	8006df8 <UART_EndTransmit_IT>
    return;
 8006b66:	e004      	b.n	8006b72 <HAL_UART_IRQHandler+0x51e>
    return;
 8006b68:	bf00      	nop
 8006b6a:	e002      	b.n	8006b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8006b6c:	bf00      	nop
 8006b6e:	e000      	b.n	8006b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8006b70:	bf00      	nop
  }
}
 8006b72:	37e8      	adds	r7, #232	@ 0xe8
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b086      	sub	sp, #24
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	603b      	str	r3, [r7, #0]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc8:	e03b      	b.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd0:	d037      	beq.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bd2:	f7fa fedd 	bl	8001990 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	6a3a      	ldr	r2, [r7, #32]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d302      	bcc.n	8006be8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006be2:	6a3b      	ldr	r3, [r7, #32]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e03a      	b.n	8006c62 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d023      	beq.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	2b80      	cmp	r3, #128	@ 0x80
 8006bfe:	d020      	beq.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b40      	cmp	r3, #64	@ 0x40
 8006c04:	d01d      	beq.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b08      	cmp	r3, #8
 8006c12:	d116      	bne.n	8006c42 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	617b      	str	r3, [r7, #20]
 8006c28:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c2a:	68f8      	ldr	r0, [r7, #12]
 8006c2c:	f000 f81d 	bl	8006c6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2208      	movs	r2, #8
 8006c34:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e00f      	b.n	8006c62 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	68ba      	ldr	r2, [r7, #8]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	bf0c      	ite	eq
 8006c52:	2301      	moveq	r3, #1
 8006c54:	2300      	movne	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	461a      	mov	r2, r3
 8006c5a:	79fb      	ldrb	r3, [r7, #7]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d0b4      	beq.n	8006bca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3718      	adds	r7, #24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b095      	sub	sp, #84	@ 0x54
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	330c      	adds	r3, #12
 8006c78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c92:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c96:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c98:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c9a:	e841 2300 	strex	r3, r2, [r1]
 8006c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1e5      	bne.n	8006c72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3314      	adds	r3, #20
 8006cac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cae:	6a3b      	ldr	r3, [r7, #32]
 8006cb0:	e853 3f00 	ldrex	r3, [r3]
 8006cb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	f023 0301 	bic.w	r3, r3, #1
 8006cbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3314      	adds	r3, #20
 8006cc4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cce:	e841 2300 	strex	r3, r2, [r1]
 8006cd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1e5      	bne.n	8006ca6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d119      	bne.n	8006d16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	330c      	adds	r3, #12
 8006ce8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f023 0310 	bic.w	r3, r3, #16
 8006cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	330c      	adds	r3, #12
 8006d00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d02:	61ba      	str	r2, [r7, #24]
 8006d04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d06:	6979      	ldr	r1, [r7, #20]
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e5      	bne.n	8006ce2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006d24:	bf00      	nop
 8006d26:	3754      	adds	r7, #84	@ 0x54
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f7ff ff1e 	bl	8006b8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d50:	bf00      	nop
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b21      	cmp	r3, #33	@ 0x21
 8006d6a:	d13e      	bne.n	8006dea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d74:	d114      	bne.n	8006da0 <UART_Transmit_IT+0x48>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d110      	bne.n	8006da0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	461a      	mov	r2, r3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	1c9a      	adds	r2, r3, #2
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	621a      	str	r2, [r3, #32]
 8006d9e:	e008      	b.n	8006db2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	1c59      	adds	r1, r3, #1
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	6211      	str	r1, [r2, #32]
 8006daa:	781a      	ldrb	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	687a      	ldr	r2, [r7, #4]
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10f      	bne.n	8006de6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68da      	ldr	r2, [r3, #12]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006dd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68da      	ldr	r2, [r3, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006de4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	e000      	b.n	8006dec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006dea:	2302      	movs	r3, #2
  }
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2220      	movs	r2, #32
 8006e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7ff fead 	bl	8006b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08c      	sub	sp, #48	@ 0x30
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	2b22      	cmp	r3, #34	@ 0x22
 8006e3a:	f040 80ae 	bne.w	8006f9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e46:	d117      	bne.n	8006e78 <UART_Receive_IT+0x50>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d113      	bne.n	8006e78 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e50:	2300      	movs	r3, #0
 8006e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e58:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e70:	1c9a      	adds	r2, r3, #2
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e76:	e026      	b.n	8006ec6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e8a:	d007      	beq.n	8006e9c <UART_Receive_IT+0x74>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10a      	bne.n	8006eaa <UART_Receive_IT+0x82>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d106      	bne.n	8006eaa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea6:	701a      	strb	r2, [r3, #0]
 8006ea8:	e008      	b.n	8006ebc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec0:	1c5a      	adds	r2, r3, #1
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d15d      	bne.n	8006f96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68da      	ldr	r2, [r3, #12]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0220 	bic.w	r2, r2, #32
 8006ee8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68da      	ldr	r2, [r3, #12]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ef8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	695a      	ldr	r2, [r3, #20]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f022 0201 	bic.w	r2, r2, #1
 8006f08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d135      	bne.n	8006f8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	330c      	adds	r3, #12
 8006f2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	e853 3f00 	ldrex	r3, [r3]
 8006f34:	613b      	str	r3, [r7, #16]
   return(result);
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f023 0310 	bic.w	r3, r3, #16
 8006f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	330c      	adds	r3, #12
 8006f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f46:	623a      	str	r2, [r7, #32]
 8006f48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f4a:	69f9      	ldr	r1, [r7, #28]
 8006f4c:	6a3a      	ldr	r2, [r7, #32]
 8006f4e:	e841 2300 	strex	r3, r2, [r1]
 8006f52:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1e5      	bne.n	8006f26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0310 	and.w	r3, r3, #16
 8006f64:	2b10      	cmp	r3, #16
 8006f66:	d10a      	bne.n	8006f7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f68:	2300      	movs	r3, #0
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	60fb      	str	r3, [r7, #12]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff fe0b 	bl	8006ba0 <HAL_UARTEx_RxEventCallback>
 8006f8a:	e002      	b.n	8006f92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f7fa f837 	bl	8001000 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	e002      	b.n	8006f9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	e000      	b.n	8006f9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006f9a:	2302      	movs	r3, #2
  }
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3730      	adds	r7, #48	@ 0x30
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fa8:	b0c0      	sub	sp, #256	@ 0x100
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc0:	68d9      	ldr	r1, [r3, #12]
 8006fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	ea40 0301 	orr.w	r3, r0, r1
 8006fcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd2:	689a      	ldr	r2, [r3, #8]
 8006fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006ffc:	f021 010c 	bic.w	r1, r1, #12
 8007000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800700a:	430b      	orrs	r3, r1
 800700c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800700e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800701a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800701e:	6999      	ldr	r1, [r3, #24]
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	ea40 0301 	orr.w	r3, r0, r1
 800702a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800702c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	4b8f      	ldr	r3, [pc, #572]	@ (8007270 <UART_SetConfig+0x2cc>)
 8007034:	429a      	cmp	r2, r3
 8007036:	d005      	beq.n	8007044 <UART_SetConfig+0xa0>
 8007038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	4b8d      	ldr	r3, [pc, #564]	@ (8007274 <UART_SetConfig+0x2d0>)
 8007040:	429a      	cmp	r2, r3
 8007042:	d104      	bne.n	800704e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007044:	f7fe f9de 	bl	8005404 <HAL_RCC_GetPCLK2Freq>
 8007048:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800704c:	e003      	b.n	8007056 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800704e:	f7fe f9c5 	bl	80053dc <HAL_RCC_GetPCLK1Freq>
 8007052:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705a:	69db      	ldr	r3, [r3, #28]
 800705c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007060:	f040 810c 	bne.w	800727c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007068:	2200      	movs	r2, #0
 800706a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800706e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007072:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007076:	4622      	mov	r2, r4
 8007078:	462b      	mov	r3, r5
 800707a:	1891      	adds	r1, r2, r2
 800707c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800707e:	415b      	adcs	r3, r3
 8007080:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007082:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007086:	4621      	mov	r1, r4
 8007088:	eb12 0801 	adds.w	r8, r2, r1
 800708c:	4629      	mov	r1, r5
 800708e:	eb43 0901 	adc.w	r9, r3, r1
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	f04f 0300 	mov.w	r3, #0
 800709a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800709e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070a6:	4690      	mov	r8, r2
 80070a8:	4699      	mov	r9, r3
 80070aa:	4623      	mov	r3, r4
 80070ac:	eb18 0303 	adds.w	r3, r8, r3
 80070b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070b4:	462b      	mov	r3, r5
 80070b6:	eb49 0303 	adc.w	r3, r9, r3
 80070ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80070ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80070ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80070d2:	460b      	mov	r3, r1
 80070d4:	18db      	adds	r3, r3, r3
 80070d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80070d8:	4613      	mov	r3, r2
 80070da:	eb42 0303 	adc.w	r3, r2, r3
 80070de:	657b      	str	r3, [r7, #84]	@ 0x54
 80070e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80070e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80070e8:	f7f9 f8ca 	bl	8000280 <__aeabi_uldivmod>
 80070ec:	4602      	mov	r2, r0
 80070ee:	460b      	mov	r3, r1
 80070f0:	4b61      	ldr	r3, [pc, #388]	@ (8007278 <UART_SetConfig+0x2d4>)
 80070f2:	fba3 2302 	umull	r2, r3, r3, r2
 80070f6:	095b      	lsrs	r3, r3, #5
 80070f8:	011c      	lsls	r4, r3, #4
 80070fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070fe:	2200      	movs	r2, #0
 8007100:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007104:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007108:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800710c:	4642      	mov	r2, r8
 800710e:	464b      	mov	r3, r9
 8007110:	1891      	adds	r1, r2, r2
 8007112:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007114:	415b      	adcs	r3, r3
 8007116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007118:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800711c:	4641      	mov	r1, r8
 800711e:	eb12 0a01 	adds.w	sl, r2, r1
 8007122:	4649      	mov	r1, r9
 8007124:	eb43 0b01 	adc.w	fp, r3, r1
 8007128:	f04f 0200 	mov.w	r2, #0
 800712c:	f04f 0300 	mov.w	r3, #0
 8007130:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007134:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007138:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800713c:	4692      	mov	sl, r2
 800713e:	469b      	mov	fp, r3
 8007140:	4643      	mov	r3, r8
 8007142:	eb1a 0303 	adds.w	r3, sl, r3
 8007146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800714a:	464b      	mov	r3, r9
 800714c:	eb4b 0303 	adc.w	r3, fp, r3
 8007150:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007160:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007164:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007168:	460b      	mov	r3, r1
 800716a:	18db      	adds	r3, r3, r3
 800716c:	643b      	str	r3, [r7, #64]	@ 0x40
 800716e:	4613      	mov	r3, r2
 8007170:	eb42 0303 	adc.w	r3, r2, r3
 8007174:	647b      	str	r3, [r7, #68]	@ 0x44
 8007176:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800717a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800717e:	f7f9 f87f 	bl	8000280 <__aeabi_uldivmod>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4611      	mov	r1, r2
 8007188:	4b3b      	ldr	r3, [pc, #236]	@ (8007278 <UART_SetConfig+0x2d4>)
 800718a:	fba3 2301 	umull	r2, r3, r3, r1
 800718e:	095b      	lsrs	r3, r3, #5
 8007190:	2264      	movs	r2, #100	@ 0x64
 8007192:	fb02 f303 	mul.w	r3, r2, r3
 8007196:	1acb      	subs	r3, r1, r3
 8007198:	00db      	lsls	r3, r3, #3
 800719a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800719e:	4b36      	ldr	r3, [pc, #216]	@ (8007278 <UART_SetConfig+0x2d4>)
 80071a0:	fba3 2302 	umull	r2, r3, r3, r2
 80071a4:	095b      	lsrs	r3, r3, #5
 80071a6:	005b      	lsls	r3, r3, #1
 80071a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071ac:	441c      	add	r4, r3
 80071ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071b2:	2200      	movs	r2, #0
 80071b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80071bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80071c0:	4642      	mov	r2, r8
 80071c2:	464b      	mov	r3, r9
 80071c4:	1891      	adds	r1, r2, r2
 80071c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80071c8:	415b      	adcs	r3, r3
 80071ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80071d0:	4641      	mov	r1, r8
 80071d2:	1851      	adds	r1, r2, r1
 80071d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80071d6:	4649      	mov	r1, r9
 80071d8:	414b      	adcs	r3, r1
 80071da:	637b      	str	r3, [r7, #52]	@ 0x34
 80071dc:	f04f 0200 	mov.w	r2, #0
 80071e0:	f04f 0300 	mov.w	r3, #0
 80071e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80071e8:	4659      	mov	r1, fp
 80071ea:	00cb      	lsls	r3, r1, #3
 80071ec:	4651      	mov	r1, sl
 80071ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071f2:	4651      	mov	r1, sl
 80071f4:	00ca      	lsls	r2, r1, #3
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	4603      	mov	r3, r0
 80071fc:	4642      	mov	r2, r8
 80071fe:	189b      	adds	r3, r3, r2
 8007200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007204:	464b      	mov	r3, r9
 8007206:	460a      	mov	r2, r1
 8007208:	eb42 0303 	adc.w	r3, r2, r3
 800720c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800721c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007220:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007224:	460b      	mov	r3, r1
 8007226:	18db      	adds	r3, r3, r3
 8007228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800722a:	4613      	mov	r3, r2
 800722c:	eb42 0303 	adc.w	r3, r2, r3
 8007230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007232:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007236:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800723a:	f7f9 f821 	bl	8000280 <__aeabi_uldivmod>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4b0d      	ldr	r3, [pc, #52]	@ (8007278 <UART_SetConfig+0x2d4>)
 8007244:	fba3 1302 	umull	r1, r3, r3, r2
 8007248:	095b      	lsrs	r3, r3, #5
 800724a:	2164      	movs	r1, #100	@ 0x64
 800724c:	fb01 f303 	mul.w	r3, r1, r3
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	00db      	lsls	r3, r3, #3
 8007254:	3332      	adds	r3, #50	@ 0x32
 8007256:	4a08      	ldr	r2, [pc, #32]	@ (8007278 <UART_SetConfig+0x2d4>)
 8007258:	fba2 2303 	umull	r2, r3, r2, r3
 800725c:	095b      	lsrs	r3, r3, #5
 800725e:	f003 0207 	and.w	r2, r3, #7
 8007262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4422      	add	r2, r4
 800726a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800726c:	e106      	b.n	800747c <UART_SetConfig+0x4d8>
 800726e:	bf00      	nop
 8007270:	40011000 	.word	0x40011000
 8007274:	40011400 	.word	0x40011400
 8007278:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800727c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007280:	2200      	movs	r2, #0
 8007282:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007286:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800728a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800728e:	4642      	mov	r2, r8
 8007290:	464b      	mov	r3, r9
 8007292:	1891      	adds	r1, r2, r2
 8007294:	6239      	str	r1, [r7, #32]
 8007296:	415b      	adcs	r3, r3
 8007298:	627b      	str	r3, [r7, #36]	@ 0x24
 800729a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800729e:	4641      	mov	r1, r8
 80072a0:	1854      	adds	r4, r2, r1
 80072a2:	4649      	mov	r1, r9
 80072a4:	eb43 0501 	adc.w	r5, r3, r1
 80072a8:	f04f 0200 	mov.w	r2, #0
 80072ac:	f04f 0300 	mov.w	r3, #0
 80072b0:	00eb      	lsls	r3, r5, #3
 80072b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072b6:	00e2      	lsls	r2, r4, #3
 80072b8:	4614      	mov	r4, r2
 80072ba:	461d      	mov	r5, r3
 80072bc:	4643      	mov	r3, r8
 80072be:	18e3      	adds	r3, r4, r3
 80072c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80072c4:	464b      	mov	r3, r9
 80072c6:	eb45 0303 	adc.w	r3, r5, r3
 80072ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80072da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80072de:	f04f 0200 	mov.w	r2, #0
 80072e2:	f04f 0300 	mov.w	r3, #0
 80072e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80072ea:	4629      	mov	r1, r5
 80072ec:	008b      	lsls	r3, r1, #2
 80072ee:	4621      	mov	r1, r4
 80072f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072f4:	4621      	mov	r1, r4
 80072f6:	008a      	lsls	r2, r1, #2
 80072f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80072fc:	f7f8 ffc0 	bl	8000280 <__aeabi_uldivmod>
 8007300:	4602      	mov	r2, r0
 8007302:	460b      	mov	r3, r1
 8007304:	4b60      	ldr	r3, [pc, #384]	@ (8007488 <UART_SetConfig+0x4e4>)
 8007306:	fba3 2302 	umull	r2, r3, r3, r2
 800730a:	095b      	lsrs	r3, r3, #5
 800730c:	011c      	lsls	r4, r3, #4
 800730e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007312:	2200      	movs	r2, #0
 8007314:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007318:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800731c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007320:	4642      	mov	r2, r8
 8007322:	464b      	mov	r3, r9
 8007324:	1891      	adds	r1, r2, r2
 8007326:	61b9      	str	r1, [r7, #24]
 8007328:	415b      	adcs	r3, r3
 800732a:	61fb      	str	r3, [r7, #28]
 800732c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007330:	4641      	mov	r1, r8
 8007332:	1851      	adds	r1, r2, r1
 8007334:	6139      	str	r1, [r7, #16]
 8007336:	4649      	mov	r1, r9
 8007338:	414b      	adcs	r3, r1
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	f04f 0200 	mov.w	r2, #0
 8007340:	f04f 0300 	mov.w	r3, #0
 8007344:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007348:	4659      	mov	r1, fp
 800734a:	00cb      	lsls	r3, r1, #3
 800734c:	4651      	mov	r1, sl
 800734e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007352:	4651      	mov	r1, sl
 8007354:	00ca      	lsls	r2, r1, #3
 8007356:	4610      	mov	r0, r2
 8007358:	4619      	mov	r1, r3
 800735a:	4603      	mov	r3, r0
 800735c:	4642      	mov	r2, r8
 800735e:	189b      	adds	r3, r3, r2
 8007360:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007364:	464b      	mov	r3, r9
 8007366:	460a      	mov	r2, r1
 8007368:	eb42 0303 	adc.w	r3, r2, r3
 800736c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	67bb      	str	r3, [r7, #120]	@ 0x78
 800737a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800737c:	f04f 0200 	mov.w	r2, #0
 8007380:	f04f 0300 	mov.w	r3, #0
 8007384:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007388:	4649      	mov	r1, r9
 800738a:	008b      	lsls	r3, r1, #2
 800738c:	4641      	mov	r1, r8
 800738e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007392:	4641      	mov	r1, r8
 8007394:	008a      	lsls	r2, r1, #2
 8007396:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800739a:	f7f8 ff71 	bl	8000280 <__aeabi_uldivmod>
 800739e:	4602      	mov	r2, r0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4611      	mov	r1, r2
 80073a4:	4b38      	ldr	r3, [pc, #224]	@ (8007488 <UART_SetConfig+0x4e4>)
 80073a6:	fba3 2301 	umull	r2, r3, r3, r1
 80073aa:	095b      	lsrs	r3, r3, #5
 80073ac:	2264      	movs	r2, #100	@ 0x64
 80073ae:	fb02 f303 	mul.w	r3, r2, r3
 80073b2:	1acb      	subs	r3, r1, r3
 80073b4:	011b      	lsls	r3, r3, #4
 80073b6:	3332      	adds	r3, #50	@ 0x32
 80073b8:	4a33      	ldr	r2, [pc, #204]	@ (8007488 <UART_SetConfig+0x4e4>)
 80073ba:	fba2 2303 	umull	r2, r3, r2, r3
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073c4:	441c      	add	r4, r3
 80073c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073ca:	2200      	movs	r2, #0
 80073cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80073ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80073d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80073d4:	4642      	mov	r2, r8
 80073d6:	464b      	mov	r3, r9
 80073d8:	1891      	adds	r1, r2, r2
 80073da:	60b9      	str	r1, [r7, #8]
 80073dc:	415b      	adcs	r3, r3
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073e4:	4641      	mov	r1, r8
 80073e6:	1851      	adds	r1, r2, r1
 80073e8:	6039      	str	r1, [r7, #0]
 80073ea:	4649      	mov	r1, r9
 80073ec:	414b      	adcs	r3, r1
 80073ee:	607b      	str	r3, [r7, #4]
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80073fc:	4659      	mov	r1, fp
 80073fe:	00cb      	lsls	r3, r1, #3
 8007400:	4651      	mov	r1, sl
 8007402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007406:	4651      	mov	r1, sl
 8007408:	00ca      	lsls	r2, r1, #3
 800740a:	4610      	mov	r0, r2
 800740c:	4619      	mov	r1, r3
 800740e:	4603      	mov	r3, r0
 8007410:	4642      	mov	r2, r8
 8007412:	189b      	adds	r3, r3, r2
 8007414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007416:	464b      	mov	r3, r9
 8007418:	460a      	mov	r2, r1
 800741a:	eb42 0303 	adc.w	r3, r2, r3
 800741e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	663b      	str	r3, [r7, #96]	@ 0x60
 800742a:	667a      	str	r2, [r7, #100]	@ 0x64
 800742c:	f04f 0200 	mov.w	r2, #0
 8007430:	f04f 0300 	mov.w	r3, #0
 8007434:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007438:	4649      	mov	r1, r9
 800743a:	008b      	lsls	r3, r1, #2
 800743c:	4641      	mov	r1, r8
 800743e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007442:	4641      	mov	r1, r8
 8007444:	008a      	lsls	r2, r1, #2
 8007446:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800744a:	f7f8 ff19 	bl	8000280 <__aeabi_uldivmod>
 800744e:	4602      	mov	r2, r0
 8007450:	460b      	mov	r3, r1
 8007452:	4b0d      	ldr	r3, [pc, #52]	@ (8007488 <UART_SetConfig+0x4e4>)
 8007454:	fba3 1302 	umull	r1, r3, r3, r2
 8007458:	095b      	lsrs	r3, r3, #5
 800745a:	2164      	movs	r1, #100	@ 0x64
 800745c:	fb01 f303 	mul.w	r3, r1, r3
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	3332      	adds	r3, #50	@ 0x32
 8007466:	4a08      	ldr	r2, [pc, #32]	@ (8007488 <UART_SetConfig+0x4e4>)
 8007468:	fba2 2303 	umull	r2, r3, r2, r3
 800746c:	095b      	lsrs	r3, r3, #5
 800746e:	f003 020f 	and.w	r2, r3, #15
 8007472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4422      	add	r2, r4
 800747a:	609a      	str	r2, [r3, #8]
}
 800747c:	bf00      	nop
 800747e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007482:	46bd      	mov	sp, r7
 8007484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007488:	51eb851f 	.word	0x51eb851f

0800748c <atoi>:
 800748c:	220a      	movs	r2, #10
 800748e:	2100      	movs	r1, #0
 8007490:	f000 b87a 	b.w	8007588 <strtol>

08007494 <_strtol_l.constprop.0>:
 8007494:	2b24      	cmp	r3, #36	@ 0x24
 8007496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800749a:	4686      	mov	lr, r0
 800749c:	4690      	mov	r8, r2
 800749e:	d801      	bhi.n	80074a4 <_strtol_l.constprop.0+0x10>
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d106      	bne.n	80074b2 <_strtol_l.constprop.0+0x1e>
 80074a4:	f000 fafa 	bl	8007a9c <__errno>
 80074a8:	2316      	movs	r3, #22
 80074aa:	6003      	str	r3, [r0, #0]
 80074ac:	2000      	movs	r0, #0
 80074ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b2:	4834      	ldr	r0, [pc, #208]	@ (8007584 <_strtol_l.constprop.0+0xf0>)
 80074b4:	460d      	mov	r5, r1
 80074b6:	462a      	mov	r2, r5
 80074b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074bc:	5d06      	ldrb	r6, [r0, r4]
 80074be:	f016 0608 	ands.w	r6, r6, #8
 80074c2:	d1f8      	bne.n	80074b6 <_strtol_l.constprop.0+0x22>
 80074c4:	2c2d      	cmp	r4, #45	@ 0x2d
 80074c6:	d12d      	bne.n	8007524 <_strtol_l.constprop.0+0x90>
 80074c8:	782c      	ldrb	r4, [r5, #0]
 80074ca:	2601      	movs	r6, #1
 80074cc:	1c95      	adds	r5, r2, #2
 80074ce:	f033 0210 	bics.w	r2, r3, #16
 80074d2:	d109      	bne.n	80074e8 <_strtol_l.constprop.0+0x54>
 80074d4:	2c30      	cmp	r4, #48	@ 0x30
 80074d6:	d12a      	bne.n	800752e <_strtol_l.constprop.0+0x9a>
 80074d8:	782a      	ldrb	r2, [r5, #0]
 80074da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074de:	2a58      	cmp	r2, #88	@ 0x58
 80074e0:	d125      	bne.n	800752e <_strtol_l.constprop.0+0x9a>
 80074e2:	786c      	ldrb	r4, [r5, #1]
 80074e4:	2310      	movs	r3, #16
 80074e6:	3502      	adds	r5, #2
 80074e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80074f0:	2200      	movs	r2, #0
 80074f2:	fbbc f9f3 	udiv	r9, ip, r3
 80074f6:	4610      	mov	r0, r2
 80074f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80074fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007500:	2f09      	cmp	r7, #9
 8007502:	d81b      	bhi.n	800753c <_strtol_l.constprop.0+0xa8>
 8007504:	463c      	mov	r4, r7
 8007506:	42a3      	cmp	r3, r4
 8007508:	dd27      	ble.n	800755a <_strtol_l.constprop.0+0xc6>
 800750a:	1c57      	adds	r7, r2, #1
 800750c:	d007      	beq.n	800751e <_strtol_l.constprop.0+0x8a>
 800750e:	4581      	cmp	r9, r0
 8007510:	d320      	bcc.n	8007554 <_strtol_l.constprop.0+0xc0>
 8007512:	d101      	bne.n	8007518 <_strtol_l.constprop.0+0x84>
 8007514:	45a2      	cmp	sl, r4
 8007516:	db1d      	blt.n	8007554 <_strtol_l.constprop.0+0xc0>
 8007518:	fb00 4003 	mla	r0, r0, r3, r4
 800751c:	2201      	movs	r2, #1
 800751e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007522:	e7eb      	b.n	80074fc <_strtol_l.constprop.0+0x68>
 8007524:	2c2b      	cmp	r4, #43	@ 0x2b
 8007526:	bf04      	itt	eq
 8007528:	782c      	ldrbeq	r4, [r5, #0]
 800752a:	1c95      	addeq	r5, r2, #2
 800752c:	e7cf      	b.n	80074ce <_strtol_l.constprop.0+0x3a>
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1da      	bne.n	80074e8 <_strtol_l.constprop.0+0x54>
 8007532:	2c30      	cmp	r4, #48	@ 0x30
 8007534:	bf0c      	ite	eq
 8007536:	2308      	moveq	r3, #8
 8007538:	230a      	movne	r3, #10
 800753a:	e7d5      	b.n	80074e8 <_strtol_l.constprop.0+0x54>
 800753c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007540:	2f19      	cmp	r7, #25
 8007542:	d801      	bhi.n	8007548 <_strtol_l.constprop.0+0xb4>
 8007544:	3c37      	subs	r4, #55	@ 0x37
 8007546:	e7de      	b.n	8007506 <_strtol_l.constprop.0+0x72>
 8007548:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800754c:	2f19      	cmp	r7, #25
 800754e:	d804      	bhi.n	800755a <_strtol_l.constprop.0+0xc6>
 8007550:	3c57      	subs	r4, #87	@ 0x57
 8007552:	e7d8      	b.n	8007506 <_strtol_l.constprop.0+0x72>
 8007554:	f04f 32ff 	mov.w	r2, #4294967295
 8007558:	e7e1      	b.n	800751e <_strtol_l.constprop.0+0x8a>
 800755a:	1c53      	adds	r3, r2, #1
 800755c:	d108      	bne.n	8007570 <_strtol_l.constprop.0+0xdc>
 800755e:	2322      	movs	r3, #34	@ 0x22
 8007560:	f8ce 3000 	str.w	r3, [lr]
 8007564:	4660      	mov	r0, ip
 8007566:	f1b8 0f00 	cmp.w	r8, #0
 800756a:	d0a0      	beq.n	80074ae <_strtol_l.constprop.0+0x1a>
 800756c:	1e69      	subs	r1, r5, #1
 800756e:	e006      	b.n	800757e <_strtol_l.constprop.0+0xea>
 8007570:	b106      	cbz	r6, 8007574 <_strtol_l.constprop.0+0xe0>
 8007572:	4240      	negs	r0, r0
 8007574:	f1b8 0f00 	cmp.w	r8, #0
 8007578:	d099      	beq.n	80074ae <_strtol_l.constprop.0+0x1a>
 800757a:	2a00      	cmp	r2, #0
 800757c:	d1f6      	bne.n	800756c <_strtol_l.constprop.0+0xd8>
 800757e:	f8c8 1000 	str.w	r1, [r8]
 8007582:	e794      	b.n	80074ae <_strtol_l.constprop.0+0x1a>
 8007584:	08008a75 	.word	0x08008a75

08007588 <strtol>:
 8007588:	4613      	mov	r3, r2
 800758a:	460a      	mov	r2, r1
 800758c:	4601      	mov	r1, r0
 800758e:	4802      	ldr	r0, [pc, #8]	@ (8007598 <strtol+0x10>)
 8007590:	6800      	ldr	r0, [r0, #0]
 8007592:	f7ff bf7f 	b.w	8007494 <_strtol_l.constprop.0>
 8007596:	bf00      	nop
 8007598:	20000018 	.word	0x20000018

0800759c <std>:
 800759c:	2300      	movs	r3, #0
 800759e:	b510      	push	{r4, lr}
 80075a0:	4604      	mov	r4, r0
 80075a2:	e9c0 3300 	strd	r3, r3, [r0]
 80075a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075aa:	6083      	str	r3, [r0, #8]
 80075ac:	8181      	strh	r1, [r0, #12]
 80075ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80075b0:	81c2      	strh	r2, [r0, #14]
 80075b2:	6183      	str	r3, [r0, #24]
 80075b4:	4619      	mov	r1, r3
 80075b6:	2208      	movs	r2, #8
 80075b8:	305c      	adds	r0, #92	@ 0x5c
 80075ba:	f000 fa21 	bl	8007a00 <memset>
 80075be:	4b0d      	ldr	r3, [pc, #52]	@ (80075f4 <std+0x58>)
 80075c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80075c2:	4b0d      	ldr	r3, [pc, #52]	@ (80075f8 <std+0x5c>)
 80075c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075c6:	4b0d      	ldr	r3, [pc, #52]	@ (80075fc <std+0x60>)
 80075c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007600 <std+0x64>)
 80075cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80075ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007604 <std+0x68>)
 80075d0:	6224      	str	r4, [r4, #32]
 80075d2:	429c      	cmp	r4, r3
 80075d4:	d006      	beq.n	80075e4 <std+0x48>
 80075d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80075da:	4294      	cmp	r4, r2
 80075dc:	d002      	beq.n	80075e4 <std+0x48>
 80075de:	33d0      	adds	r3, #208	@ 0xd0
 80075e0:	429c      	cmp	r4, r3
 80075e2:	d105      	bne.n	80075f0 <std+0x54>
 80075e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075ec:	f000 ba80 	b.w	8007af0 <__retarget_lock_init_recursive>
 80075f0:	bd10      	pop	{r4, pc}
 80075f2:	bf00      	nop
 80075f4:	08007851 	.word	0x08007851
 80075f8:	08007873 	.word	0x08007873
 80075fc:	080078ab 	.word	0x080078ab
 8007600:	080078cf 	.word	0x080078cf
 8007604:	200003e4 	.word	0x200003e4

08007608 <stdio_exit_handler>:
 8007608:	4a02      	ldr	r2, [pc, #8]	@ (8007614 <stdio_exit_handler+0xc>)
 800760a:	4903      	ldr	r1, [pc, #12]	@ (8007618 <stdio_exit_handler+0x10>)
 800760c:	4803      	ldr	r0, [pc, #12]	@ (800761c <stdio_exit_handler+0x14>)
 800760e:	f000 b869 	b.w	80076e4 <_fwalk_sglue>
 8007612:	bf00      	nop
 8007614:	2000000c 	.word	0x2000000c
 8007618:	08008641 	.word	0x08008641
 800761c:	2000001c 	.word	0x2000001c

08007620 <cleanup_stdio>:
 8007620:	6841      	ldr	r1, [r0, #4]
 8007622:	4b0c      	ldr	r3, [pc, #48]	@ (8007654 <cleanup_stdio+0x34>)
 8007624:	4299      	cmp	r1, r3
 8007626:	b510      	push	{r4, lr}
 8007628:	4604      	mov	r4, r0
 800762a:	d001      	beq.n	8007630 <cleanup_stdio+0x10>
 800762c:	f001 f808 	bl	8008640 <_fflush_r>
 8007630:	68a1      	ldr	r1, [r4, #8]
 8007632:	4b09      	ldr	r3, [pc, #36]	@ (8007658 <cleanup_stdio+0x38>)
 8007634:	4299      	cmp	r1, r3
 8007636:	d002      	beq.n	800763e <cleanup_stdio+0x1e>
 8007638:	4620      	mov	r0, r4
 800763a:	f001 f801 	bl	8008640 <_fflush_r>
 800763e:	68e1      	ldr	r1, [r4, #12]
 8007640:	4b06      	ldr	r3, [pc, #24]	@ (800765c <cleanup_stdio+0x3c>)
 8007642:	4299      	cmp	r1, r3
 8007644:	d004      	beq.n	8007650 <cleanup_stdio+0x30>
 8007646:	4620      	mov	r0, r4
 8007648:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800764c:	f000 bff8 	b.w	8008640 <_fflush_r>
 8007650:	bd10      	pop	{r4, pc}
 8007652:	bf00      	nop
 8007654:	200003e4 	.word	0x200003e4
 8007658:	2000044c 	.word	0x2000044c
 800765c:	200004b4 	.word	0x200004b4

08007660 <global_stdio_init.part.0>:
 8007660:	b510      	push	{r4, lr}
 8007662:	4b0b      	ldr	r3, [pc, #44]	@ (8007690 <global_stdio_init.part.0+0x30>)
 8007664:	4c0b      	ldr	r4, [pc, #44]	@ (8007694 <global_stdio_init.part.0+0x34>)
 8007666:	4a0c      	ldr	r2, [pc, #48]	@ (8007698 <global_stdio_init.part.0+0x38>)
 8007668:	601a      	str	r2, [r3, #0]
 800766a:	4620      	mov	r0, r4
 800766c:	2200      	movs	r2, #0
 800766e:	2104      	movs	r1, #4
 8007670:	f7ff ff94 	bl	800759c <std>
 8007674:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007678:	2201      	movs	r2, #1
 800767a:	2109      	movs	r1, #9
 800767c:	f7ff ff8e 	bl	800759c <std>
 8007680:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007684:	2202      	movs	r2, #2
 8007686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800768a:	2112      	movs	r1, #18
 800768c:	f7ff bf86 	b.w	800759c <std>
 8007690:	2000051c 	.word	0x2000051c
 8007694:	200003e4 	.word	0x200003e4
 8007698:	08007609 	.word	0x08007609

0800769c <__sfp_lock_acquire>:
 800769c:	4801      	ldr	r0, [pc, #4]	@ (80076a4 <__sfp_lock_acquire+0x8>)
 800769e:	f000 ba28 	b.w	8007af2 <__retarget_lock_acquire_recursive>
 80076a2:	bf00      	nop
 80076a4:	20000525 	.word	0x20000525

080076a8 <__sfp_lock_release>:
 80076a8:	4801      	ldr	r0, [pc, #4]	@ (80076b0 <__sfp_lock_release+0x8>)
 80076aa:	f000 ba23 	b.w	8007af4 <__retarget_lock_release_recursive>
 80076ae:	bf00      	nop
 80076b0:	20000525 	.word	0x20000525

080076b4 <__sinit>:
 80076b4:	b510      	push	{r4, lr}
 80076b6:	4604      	mov	r4, r0
 80076b8:	f7ff fff0 	bl	800769c <__sfp_lock_acquire>
 80076bc:	6a23      	ldr	r3, [r4, #32]
 80076be:	b11b      	cbz	r3, 80076c8 <__sinit+0x14>
 80076c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076c4:	f7ff bff0 	b.w	80076a8 <__sfp_lock_release>
 80076c8:	4b04      	ldr	r3, [pc, #16]	@ (80076dc <__sinit+0x28>)
 80076ca:	6223      	str	r3, [r4, #32]
 80076cc:	4b04      	ldr	r3, [pc, #16]	@ (80076e0 <__sinit+0x2c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1f5      	bne.n	80076c0 <__sinit+0xc>
 80076d4:	f7ff ffc4 	bl	8007660 <global_stdio_init.part.0>
 80076d8:	e7f2      	b.n	80076c0 <__sinit+0xc>
 80076da:	bf00      	nop
 80076dc:	08007621 	.word	0x08007621
 80076e0:	2000051c 	.word	0x2000051c

080076e4 <_fwalk_sglue>:
 80076e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076e8:	4607      	mov	r7, r0
 80076ea:	4688      	mov	r8, r1
 80076ec:	4614      	mov	r4, r2
 80076ee:	2600      	movs	r6, #0
 80076f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076f4:	f1b9 0901 	subs.w	r9, r9, #1
 80076f8:	d505      	bpl.n	8007706 <_fwalk_sglue+0x22>
 80076fa:	6824      	ldr	r4, [r4, #0]
 80076fc:	2c00      	cmp	r4, #0
 80076fe:	d1f7      	bne.n	80076f0 <_fwalk_sglue+0xc>
 8007700:	4630      	mov	r0, r6
 8007702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007706:	89ab      	ldrh	r3, [r5, #12]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d907      	bls.n	800771c <_fwalk_sglue+0x38>
 800770c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007710:	3301      	adds	r3, #1
 8007712:	d003      	beq.n	800771c <_fwalk_sglue+0x38>
 8007714:	4629      	mov	r1, r5
 8007716:	4638      	mov	r0, r7
 8007718:	47c0      	blx	r8
 800771a:	4306      	orrs	r6, r0
 800771c:	3568      	adds	r5, #104	@ 0x68
 800771e:	e7e9      	b.n	80076f4 <_fwalk_sglue+0x10>

08007720 <iprintf>:
 8007720:	b40f      	push	{r0, r1, r2, r3}
 8007722:	b507      	push	{r0, r1, r2, lr}
 8007724:	4906      	ldr	r1, [pc, #24]	@ (8007740 <iprintf+0x20>)
 8007726:	ab04      	add	r3, sp, #16
 8007728:	6808      	ldr	r0, [r1, #0]
 800772a:	f853 2b04 	ldr.w	r2, [r3], #4
 800772e:	6881      	ldr	r1, [r0, #8]
 8007730:	9301      	str	r3, [sp, #4]
 8007732:	f000 fc5b 	bl	8007fec <_vfiprintf_r>
 8007736:	b003      	add	sp, #12
 8007738:	f85d eb04 	ldr.w	lr, [sp], #4
 800773c:	b004      	add	sp, #16
 800773e:	4770      	bx	lr
 8007740:	20000018 	.word	0x20000018

08007744 <putchar>:
 8007744:	4b02      	ldr	r3, [pc, #8]	@ (8007750 <putchar+0xc>)
 8007746:	4601      	mov	r1, r0
 8007748:	6818      	ldr	r0, [r3, #0]
 800774a:	6882      	ldr	r2, [r0, #8]
 800774c:	f001 b802 	b.w	8008754 <_putc_r>
 8007750:	20000018 	.word	0x20000018

08007754 <_puts_r>:
 8007754:	6a03      	ldr	r3, [r0, #32]
 8007756:	b570      	push	{r4, r5, r6, lr}
 8007758:	6884      	ldr	r4, [r0, #8]
 800775a:	4605      	mov	r5, r0
 800775c:	460e      	mov	r6, r1
 800775e:	b90b      	cbnz	r3, 8007764 <_puts_r+0x10>
 8007760:	f7ff ffa8 	bl	80076b4 <__sinit>
 8007764:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007766:	07db      	lsls	r3, r3, #31
 8007768:	d405      	bmi.n	8007776 <_puts_r+0x22>
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	0598      	lsls	r0, r3, #22
 800776e:	d402      	bmi.n	8007776 <_puts_r+0x22>
 8007770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007772:	f000 f9be 	bl	8007af2 <__retarget_lock_acquire_recursive>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	0719      	lsls	r1, r3, #28
 800777a:	d502      	bpl.n	8007782 <_puts_r+0x2e>
 800777c:	6923      	ldr	r3, [r4, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d135      	bne.n	80077ee <_puts_r+0x9a>
 8007782:	4621      	mov	r1, r4
 8007784:	4628      	mov	r0, r5
 8007786:	f000 f8e5 	bl	8007954 <__swsetup_r>
 800778a:	b380      	cbz	r0, 80077ee <_puts_r+0x9a>
 800778c:	f04f 35ff 	mov.w	r5, #4294967295
 8007790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007792:	07da      	lsls	r2, r3, #31
 8007794:	d405      	bmi.n	80077a2 <_puts_r+0x4e>
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	059b      	lsls	r3, r3, #22
 800779a:	d402      	bmi.n	80077a2 <_puts_r+0x4e>
 800779c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800779e:	f000 f9a9 	bl	8007af4 <__retarget_lock_release_recursive>
 80077a2:	4628      	mov	r0, r5
 80077a4:	bd70      	pop	{r4, r5, r6, pc}
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	da04      	bge.n	80077b4 <_puts_r+0x60>
 80077aa:	69a2      	ldr	r2, [r4, #24]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	dc17      	bgt.n	80077e0 <_puts_r+0x8c>
 80077b0:	290a      	cmp	r1, #10
 80077b2:	d015      	beq.n	80077e0 <_puts_r+0x8c>
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	6022      	str	r2, [r4, #0]
 80077ba:	7019      	strb	r1, [r3, #0]
 80077bc:	68a3      	ldr	r3, [r4, #8]
 80077be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077c2:	3b01      	subs	r3, #1
 80077c4:	60a3      	str	r3, [r4, #8]
 80077c6:	2900      	cmp	r1, #0
 80077c8:	d1ed      	bne.n	80077a6 <_puts_r+0x52>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	da11      	bge.n	80077f2 <_puts_r+0x9e>
 80077ce:	4622      	mov	r2, r4
 80077d0:	210a      	movs	r1, #10
 80077d2:	4628      	mov	r0, r5
 80077d4:	f000 f87f 	bl	80078d6 <__swbuf_r>
 80077d8:	3001      	adds	r0, #1
 80077da:	d0d7      	beq.n	800778c <_puts_r+0x38>
 80077dc:	250a      	movs	r5, #10
 80077de:	e7d7      	b.n	8007790 <_puts_r+0x3c>
 80077e0:	4622      	mov	r2, r4
 80077e2:	4628      	mov	r0, r5
 80077e4:	f000 f877 	bl	80078d6 <__swbuf_r>
 80077e8:	3001      	adds	r0, #1
 80077ea:	d1e7      	bne.n	80077bc <_puts_r+0x68>
 80077ec:	e7ce      	b.n	800778c <_puts_r+0x38>
 80077ee:	3e01      	subs	r6, #1
 80077f0:	e7e4      	b.n	80077bc <_puts_r+0x68>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	6022      	str	r2, [r4, #0]
 80077f8:	220a      	movs	r2, #10
 80077fa:	701a      	strb	r2, [r3, #0]
 80077fc:	e7ee      	b.n	80077dc <_puts_r+0x88>
	...

08007800 <puts>:
 8007800:	4b02      	ldr	r3, [pc, #8]	@ (800780c <puts+0xc>)
 8007802:	4601      	mov	r1, r0
 8007804:	6818      	ldr	r0, [r3, #0]
 8007806:	f7ff bfa5 	b.w	8007754 <_puts_r>
 800780a:	bf00      	nop
 800780c:	20000018 	.word	0x20000018

08007810 <siprintf>:
 8007810:	b40e      	push	{r1, r2, r3}
 8007812:	b500      	push	{lr}
 8007814:	b09c      	sub	sp, #112	@ 0x70
 8007816:	ab1d      	add	r3, sp, #116	@ 0x74
 8007818:	9002      	str	r0, [sp, #8]
 800781a:	9006      	str	r0, [sp, #24]
 800781c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007820:	4809      	ldr	r0, [pc, #36]	@ (8007848 <siprintf+0x38>)
 8007822:	9107      	str	r1, [sp, #28]
 8007824:	9104      	str	r1, [sp, #16]
 8007826:	4909      	ldr	r1, [pc, #36]	@ (800784c <siprintf+0x3c>)
 8007828:	f853 2b04 	ldr.w	r2, [r3], #4
 800782c:	9105      	str	r1, [sp, #20]
 800782e:	6800      	ldr	r0, [r0, #0]
 8007830:	9301      	str	r3, [sp, #4]
 8007832:	a902      	add	r1, sp, #8
 8007834:	f000 fab4 	bl	8007da0 <_svfiprintf_r>
 8007838:	9b02      	ldr	r3, [sp, #8]
 800783a:	2200      	movs	r2, #0
 800783c:	701a      	strb	r2, [r3, #0]
 800783e:	b01c      	add	sp, #112	@ 0x70
 8007840:	f85d eb04 	ldr.w	lr, [sp], #4
 8007844:	b003      	add	sp, #12
 8007846:	4770      	bx	lr
 8007848:	20000018 	.word	0x20000018
 800784c:	ffff0208 	.word	0xffff0208

08007850 <__sread>:
 8007850:	b510      	push	{r4, lr}
 8007852:	460c      	mov	r4, r1
 8007854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007858:	f000 f8fc 	bl	8007a54 <_read_r>
 800785c:	2800      	cmp	r0, #0
 800785e:	bfab      	itete	ge
 8007860:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007862:	89a3      	ldrhlt	r3, [r4, #12]
 8007864:	181b      	addge	r3, r3, r0
 8007866:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800786a:	bfac      	ite	ge
 800786c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800786e:	81a3      	strhlt	r3, [r4, #12]
 8007870:	bd10      	pop	{r4, pc}

08007872 <__swrite>:
 8007872:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007876:	461f      	mov	r7, r3
 8007878:	898b      	ldrh	r3, [r1, #12]
 800787a:	05db      	lsls	r3, r3, #23
 800787c:	4605      	mov	r5, r0
 800787e:	460c      	mov	r4, r1
 8007880:	4616      	mov	r6, r2
 8007882:	d505      	bpl.n	8007890 <__swrite+0x1e>
 8007884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007888:	2302      	movs	r3, #2
 800788a:	2200      	movs	r2, #0
 800788c:	f000 f8d0 	bl	8007a30 <_lseek_r>
 8007890:	89a3      	ldrh	r3, [r4, #12]
 8007892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007896:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800789a:	81a3      	strh	r3, [r4, #12]
 800789c:	4632      	mov	r2, r6
 800789e:	463b      	mov	r3, r7
 80078a0:	4628      	mov	r0, r5
 80078a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078a6:	f000 b8e7 	b.w	8007a78 <_write_r>

080078aa <__sseek>:
 80078aa:	b510      	push	{r4, lr}
 80078ac:	460c      	mov	r4, r1
 80078ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b2:	f000 f8bd 	bl	8007a30 <_lseek_r>
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	bf15      	itete	ne
 80078bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80078be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80078c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80078c6:	81a3      	strheq	r3, [r4, #12]
 80078c8:	bf18      	it	ne
 80078ca:	81a3      	strhne	r3, [r4, #12]
 80078cc:	bd10      	pop	{r4, pc}

080078ce <__sclose>:
 80078ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d2:	f000 b89d 	b.w	8007a10 <_close_r>

080078d6 <__swbuf_r>:
 80078d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d8:	460e      	mov	r6, r1
 80078da:	4614      	mov	r4, r2
 80078dc:	4605      	mov	r5, r0
 80078de:	b118      	cbz	r0, 80078e8 <__swbuf_r+0x12>
 80078e0:	6a03      	ldr	r3, [r0, #32]
 80078e2:	b90b      	cbnz	r3, 80078e8 <__swbuf_r+0x12>
 80078e4:	f7ff fee6 	bl	80076b4 <__sinit>
 80078e8:	69a3      	ldr	r3, [r4, #24]
 80078ea:	60a3      	str	r3, [r4, #8]
 80078ec:	89a3      	ldrh	r3, [r4, #12]
 80078ee:	071a      	lsls	r2, r3, #28
 80078f0:	d501      	bpl.n	80078f6 <__swbuf_r+0x20>
 80078f2:	6923      	ldr	r3, [r4, #16]
 80078f4:	b943      	cbnz	r3, 8007908 <__swbuf_r+0x32>
 80078f6:	4621      	mov	r1, r4
 80078f8:	4628      	mov	r0, r5
 80078fa:	f000 f82b 	bl	8007954 <__swsetup_r>
 80078fe:	b118      	cbz	r0, 8007908 <__swbuf_r+0x32>
 8007900:	f04f 37ff 	mov.w	r7, #4294967295
 8007904:	4638      	mov	r0, r7
 8007906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	6922      	ldr	r2, [r4, #16]
 800790c:	1a98      	subs	r0, r3, r2
 800790e:	6963      	ldr	r3, [r4, #20]
 8007910:	b2f6      	uxtb	r6, r6
 8007912:	4283      	cmp	r3, r0
 8007914:	4637      	mov	r7, r6
 8007916:	dc05      	bgt.n	8007924 <__swbuf_r+0x4e>
 8007918:	4621      	mov	r1, r4
 800791a:	4628      	mov	r0, r5
 800791c:	f000 fe90 	bl	8008640 <_fflush_r>
 8007920:	2800      	cmp	r0, #0
 8007922:	d1ed      	bne.n	8007900 <__swbuf_r+0x2a>
 8007924:	68a3      	ldr	r3, [r4, #8]
 8007926:	3b01      	subs	r3, #1
 8007928:	60a3      	str	r3, [r4, #8]
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	6022      	str	r2, [r4, #0]
 8007930:	701e      	strb	r6, [r3, #0]
 8007932:	6962      	ldr	r2, [r4, #20]
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	429a      	cmp	r2, r3
 8007938:	d004      	beq.n	8007944 <__swbuf_r+0x6e>
 800793a:	89a3      	ldrh	r3, [r4, #12]
 800793c:	07db      	lsls	r3, r3, #31
 800793e:	d5e1      	bpl.n	8007904 <__swbuf_r+0x2e>
 8007940:	2e0a      	cmp	r6, #10
 8007942:	d1df      	bne.n	8007904 <__swbuf_r+0x2e>
 8007944:	4621      	mov	r1, r4
 8007946:	4628      	mov	r0, r5
 8007948:	f000 fe7a 	bl	8008640 <_fflush_r>
 800794c:	2800      	cmp	r0, #0
 800794e:	d0d9      	beq.n	8007904 <__swbuf_r+0x2e>
 8007950:	e7d6      	b.n	8007900 <__swbuf_r+0x2a>
	...

08007954 <__swsetup_r>:
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	4b29      	ldr	r3, [pc, #164]	@ (80079fc <__swsetup_r+0xa8>)
 8007958:	4605      	mov	r5, r0
 800795a:	6818      	ldr	r0, [r3, #0]
 800795c:	460c      	mov	r4, r1
 800795e:	b118      	cbz	r0, 8007968 <__swsetup_r+0x14>
 8007960:	6a03      	ldr	r3, [r0, #32]
 8007962:	b90b      	cbnz	r3, 8007968 <__swsetup_r+0x14>
 8007964:	f7ff fea6 	bl	80076b4 <__sinit>
 8007968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796c:	0719      	lsls	r1, r3, #28
 800796e:	d422      	bmi.n	80079b6 <__swsetup_r+0x62>
 8007970:	06da      	lsls	r2, r3, #27
 8007972:	d407      	bmi.n	8007984 <__swsetup_r+0x30>
 8007974:	2209      	movs	r2, #9
 8007976:	602a      	str	r2, [r5, #0]
 8007978:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800797c:	81a3      	strh	r3, [r4, #12]
 800797e:	f04f 30ff 	mov.w	r0, #4294967295
 8007982:	e033      	b.n	80079ec <__swsetup_r+0x98>
 8007984:	0758      	lsls	r0, r3, #29
 8007986:	d512      	bpl.n	80079ae <__swsetup_r+0x5a>
 8007988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800798a:	b141      	cbz	r1, 800799e <__swsetup_r+0x4a>
 800798c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007990:	4299      	cmp	r1, r3
 8007992:	d002      	beq.n	800799a <__swsetup_r+0x46>
 8007994:	4628      	mov	r0, r5
 8007996:	f000 f8af 	bl	8007af8 <_free_r>
 800799a:	2300      	movs	r3, #0
 800799c:	6363      	str	r3, [r4, #52]	@ 0x34
 800799e:	89a3      	ldrh	r3, [r4, #12]
 80079a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80079a4:	81a3      	strh	r3, [r4, #12]
 80079a6:	2300      	movs	r3, #0
 80079a8:	6063      	str	r3, [r4, #4]
 80079aa:	6923      	ldr	r3, [r4, #16]
 80079ac:	6023      	str	r3, [r4, #0]
 80079ae:	89a3      	ldrh	r3, [r4, #12]
 80079b0:	f043 0308 	orr.w	r3, r3, #8
 80079b4:	81a3      	strh	r3, [r4, #12]
 80079b6:	6923      	ldr	r3, [r4, #16]
 80079b8:	b94b      	cbnz	r3, 80079ce <__swsetup_r+0x7a>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80079c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079c4:	d003      	beq.n	80079ce <__swsetup_r+0x7a>
 80079c6:	4621      	mov	r1, r4
 80079c8:	4628      	mov	r0, r5
 80079ca:	f000 fe87 	bl	80086dc <__smakebuf_r>
 80079ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d2:	f013 0201 	ands.w	r2, r3, #1
 80079d6:	d00a      	beq.n	80079ee <__swsetup_r+0x9a>
 80079d8:	2200      	movs	r2, #0
 80079da:	60a2      	str	r2, [r4, #8]
 80079dc:	6962      	ldr	r2, [r4, #20]
 80079de:	4252      	negs	r2, r2
 80079e0:	61a2      	str	r2, [r4, #24]
 80079e2:	6922      	ldr	r2, [r4, #16]
 80079e4:	b942      	cbnz	r2, 80079f8 <__swsetup_r+0xa4>
 80079e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80079ea:	d1c5      	bne.n	8007978 <__swsetup_r+0x24>
 80079ec:	bd38      	pop	{r3, r4, r5, pc}
 80079ee:	0799      	lsls	r1, r3, #30
 80079f0:	bf58      	it	pl
 80079f2:	6962      	ldrpl	r2, [r4, #20]
 80079f4:	60a2      	str	r2, [r4, #8]
 80079f6:	e7f4      	b.n	80079e2 <__swsetup_r+0x8e>
 80079f8:	2000      	movs	r0, #0
 80079fa:	e7f7      	b.n	80079ec <__swsetup_r+0x98>
 80079fc:	20000018 	.word	0x20000018

08007a00 <memset>:
 8007a00:	4402      	add	r2, r0
 8007a02:	4603      	mov	r3, r0
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d100      	bne.n	8007a0a <memset+0xa>
 8007a08:	4770      	bx	lr
 8007a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8007a0e:	e7f9      	b.n	8007a04 <memset+0x4>

08007a10 <_close_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	4d06      	ldr	r5, [pc, #24]	@ (8007a2c <_close_r+0x1c>)
 8007a14:	2300      	movs	r3, #0
 8007a16:	4604      	mov	r4, r0
 8007a18:	4608      	mov	r0, r1
 8007a1a:	602b      	str	r3, [r5, #0]
 8007a1c:	f7f9 fccb 	bl	80013b6 <_close>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d102      	bne.n	8007a2a <_close_r+0x1a>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b103      	cbz	r3, 8007a2a <_close_r+0x1a>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd38      	pop	{r3, r4, r5, pc}
 8007a2c:	20000520 	.word	0x20000520

08007a30 <_lseek_r>:
 8007a30:	b538      	push	{r3, r4, r5, lr}
 8007a32:	4d07      	ldr	r5, [pc, #28]	@ (8007a50 <_lseek_r+0x20>)
 8007a34:	4604      	mov	r4, r0
 8007a36:	4608      	mov	r0, r1
 8007a38:	4611      	mov	r1, r2
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	602a      	str	r2, [r5, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f7f9 fce0 	bl	8001404 <_lseek>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	d102      	bne.n	8007a4e <_lseek_r+0x1e>
 8007a48:	682b      	ldr	r3, [r5, #0]
 8007a4a:	b103      	cbz	r3, 8007a4e <_lseek_r+0x1e>
 8007a4c:	6023      	str	r3, [r4, #0]
 8007a4e:	bd38      	pop	{r3, r4, r5, pc}
 8007a50:	20000520 	.word	0x20000520

08007a54 <_read_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	4d07      	ldr	r5, [pc, #28]	@ (8007a74 <_read_r+0x20>)
 8007a58:	4604      	mov	r4, r0
 8007a5a:	4608      	mov	r0, r1
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	2200      	movs	r2, #0
 8007a60:	602a      	str	r2, [r5, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	f7f9 fc6e 	bl	8001344 <_read>
 8007a68:	1c43      	adds	r3, r0, #1
 8007a6a:	d102      	bne.n	8007a72 <_read_r+0x1e>
 8007a6c:	682b      	ldr	r3, [r5, #0]
 8007a6e:	b103      	cbz	r3, 8007a72 <_read_r+0x1e>
 8007a70:	6023      	str	r3, [r4, #0]
 8007a72:	bd38      	pop	{r3, r4, r5, pc}
 8007a74:	20000520 	.word	0x20000520

08007a78 <_write_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	4d07      	ldr	r5, [pc, #28]	@ (8007a98 <_write_r+0x20>)
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	4608      	mov	r0, r1
 8007a80:	4611      	mov	r1, r2
 8007a82:	2200      	movs	r2, #0
 8007a84:	602a      	str	r2, [r5, #0]
 8007a86:	461a      	mov	r2, r3
 8007a88:	f7f9 fc79 	bl	800137e <_write>
 8007a8c:	1c43      	adds	r3, r0, #1
 8007a8e:	d102      	bne.n	8007a96 <_write_r+0x1e>
 8007a90:	682b      	ldr	r3, [r5, #0]
 8007a92:	b103      	cbz	r3, 8007a96 <_write_r+0x1e>
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	bd38      	pop	{r3, r4, r5, pc}
 8007a98:	20000520 	.word	0x20000520

08007a9c <__errno>:
 8007a9c:	4b01      	ldr	r3, [pc, #4]	@ (8007aa4 <__errno+0x8>)
 8007a9e:	6818      	ldr	r0, [r3, #0]
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	20000018 	.word	0x20000018

08007aa8 <__libc_init_array>:
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	4d0d      	ldr	r5, [pc, #52]	@ (8007ae0 <__libc_init_array+0x38>)
 8007aac:	4c0d      	ldr	r4, [pc, #52]	@ (8007ae4 <__libc_init_array+0x3c>)
 8007aae:	1b64      	subs	r4, r4, r5
 8007ab0:	10a4      	asrs	r4, r4, #2
 8007ab2:	2600      	movs	r6, #0
 8007ab4:	42a6      	cmp	r6, r4
 8007ab6:	d109      	bne.n	8007acc <__libc_init_array+0x24>
 8007ab8:	4d0b      	ldr	r5, [pc, #44]	@ (8007ae8 <__libc_init_array+0x40>)
 8007aba:	4c0c      	ldr	r4, [pc, #48]	@ (8007aec <__libc_init_array+0x44>)
 8007abc:	f000 ff0e 	bl	80088dc <_init>
 8007ac0:	1b64      	subs	r4, r4, r5
 8007ac2:	10a4      	asrs	r4, r4, #2
 8007ac4:	2600      	movs	r6, #0
 8007ac6:	42a6      	cmp	r6, r4
 8007ac8:	d105      	bne.n	8007ad6 <__libc_init_array+0x2e>
 8007aca:	bd70      	pop	{r4, r5, r6, pc}
 8007acc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad0:	4798      	blx	r3
 8007ad2:	3601      	adds	r6, #1
 8007ad4:	e7ee      	b.n	8007ab4 <__libc_init_array+0xc>
 8007ad6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ada:	4798      	blx	r3
 8007adc:	3601      	adds	r6, #1
 8007ade:	e7f2      	b.n	8007ac6 <__libc_init_array+0x1e>
 8007ae0:	08008bb0 	.word	0x08008bb0
 8007ae4:	08008bb0 	.word	0x08008bb0
 8007ae8:	08008bb0 	.word	0x08008bb0
 8007aec:	08008bb4 	.word	0x08008bb4

08007af0 <__retarget_lock_init_recursive>:
 8007af0:	4770      	bx	lr

08007af2 <__retarget_lock_acquire_recursive>:
 8007af2:	4770      	bx	lr

08007af4 <__retarget_lock_release_recursive>:
 8007af4:	4770      	bx	lr
	...

08007af8 <_free_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4605      	mov	r5, r0
 8007afc:	2900      	cmp	r1, #0
 8007afe:	d041      	beq.n	8007b84 <_free_r+0x8c>
 8007b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b04:	1f0c      	subs	r4, r1, #4
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	bfb8      	it	lt
 8007b0a:	18e4      	addlt	r4, r4, r3
 8007b0c:	f000 f8e0 	bl	8007cd0 <__malloc_lock>
 8007b10:	4a1d      	ldr	r2, [pc, #116]	@ (8007b88 <_free_r+0x90>)
 8007b12:	6813      	ldr	r3, [r2, #0]
 8007b14:	b933      	cbnz	r3, 8007b24 <_free_r+0x2c>
 8007b16:	6063      	str	r3, [r4, #4]
 8007b18:	6014      	str	r4, [r2, #0]
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b20:	f000 b8dc 	b.w	8007cdc <__malloc_unlock>
 8007b24:	42a3      	cmp	r3, r4
 8007b26:	d908      	bls.n	8007b3a <_free_r+0x42>
 8007b28:	6820      	ldr	r0, [r4, #0]
 8007b2a:	1821      	adds	r1, r4, r0
 8007b2c:	428b      	cmp	r3, r1
 8007b2e:	bf01      	itttt	eq
 8007b30:	6819      	ldreq	r1, [r3, #0]
 8007b32:	685b      	ldreq	r3, [r3, #4]
 8007b34:	1809      	addeq	r1, r1, r0
 8007b36:	6021      	streq	r1, [r4, #0]
 8007b38:	e7ed      	b.n	8007b16 <_free_r+0x1e>
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	b10b      	cbz	r3, 8007b44 <_free_r+0x4c>
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	d9fa      	bls.n	8007b3a <_free_r+0x42>
 8007b44:	6811      	ldr	r1, [r2, #0]
 8007b46:	1850      	adds	r0, r2, r1
 8007b48:	42a0      	cmp	r0, r4
 8007b4a:	d10b      	bne.n	8007b64 <_free_r+0x6c>
 8007b4c:	6820      	ldr	r0, [r4, #0]
 8007b4e:	4401      	add	r1, r0
 8007b50:	1850      	adds	r0, r2, r1
 8007b52:	4283      	cmp	r3, r0
 8007b54:	6011      	str	r1, [r2, #0]
 8007b56:	d1e0      	bne.n	8007b1a <_free_r+0x22>
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	6053      	str	r3, [r2, #4]
 8007b5e:	4408      	add	r0, r1
 8007b60:	6010      	str	r0, [r2, #0]
 8007b62:	e7da      	b.n	8007b1a <_free_r+0x22>
 8007b64:	d902      	bls.n	8007b6c <_free_r+0x74>
 8007b66:	230c      	movs	r3, #12
 8007b68:	602b      	str	r3, [r5, #0]
 8007b6a:	e7d6      	b.n	8007b1a <_free_r+0x22>
 8007b6c:	6820      	ldr	r0, [r4, #0]
 8007b6e:	1821      	adds	r1, r4, r0
 8007b70:	428b      	cmp	r3, r1
 8007b72:	bf04      	itt	eq
 8007b74:	6819      	ldreq	r1, [r3, #0]
 8007b76:	685b      	ldreq	r3, [r3, #4]
 8007b78:	6063      	str	r3, [r4, #4]
 8007b7a:	bf04      	itt	eq
 8007b7c:	1809      	addeq	r1, r1, r0
 8007b7e:	6021      	streq	r1, [r4, #0]
 8007b80:	6054      	str	r4, [r2, #4]
 8007b82:	e7ca      	b.n	8007b1a <_free_r+0x22>
 8007b84:	bd38      	pop	{r3, r4, r5, pc}
 8007b86:	bf00      	nop
 8007b88:	2000052c 	.word	0x2000052c

08007b8c <sbrk_aligned>:
 8007b8c:	b570      	push	{r4, r5, r6, lr}
 8007b8e:	4e0f      	ldr	r6, [pc, #60]	@ (8007bcc <sbrk_aligned+0x40>)
 8007b90:	460c      	mov	r4, r1
 8007b92:	6831      	ldr	r1, [r6, #0]
 8007b94:	4605      	mov	r5, r0
 8007b96:	b911      	cbnz	r1, 8007b9e <sbrk_aligned+0x12>
 8007b98:	f000 fe4c 	bl	8008834 <_sbrk_r>
 8007b9c:	6030      	str	r0, [r6, #0]
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	4628      	mov	r0, r5
 8007ba2:	f000 fe47 	bl	8008834 <_sbrk_r>
 8007ba6:	1c43      	adds	r3, r0, #1
 8007ba8:	d103      	bne.n	8007bb2 <sbrk_aligned+0x26>
 8007baa:	f04f 34ff 	mov.w	r4, #4294967295
 8007bae:	4620      	mov	r0, r4
 8007bb0:	bd70      	pop	{r4, r5, r6, pc}
 8007bb2:	1cc4      	adds	r4, r0, #3
 8007bb4:	f024 0403 	bic.w	r4, r4, #3
 8007bb8:	42a0      	cmp	r0, r4
 8007bba:	d0f8      	beq.n	8007bae <sbrk_aligned+0x22>
 8007bbc:	1a21      	subs	r1, r4, r0
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f000 fe38 	bl	8008834 <_sbrk_r>
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	d1f2      	bne.n	8007bae <sbrk_aligned+0x22>
 8007bc8:	e7ef      	b.n	8007baa <sbrk_aligned+0x1e>
 8007bca:	bf00      	nop
 8007bcc:	20000528 	.word	0x20000528

08007bd0 <_malloc_r>:
 8007bd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd4:	1ccd      	adds	r5, r1, #3
 8007bd6:	f025 0503 	bic.w	r5, r5, #3
 8007bda:	3508      	adds	r5, #8
 8007bdc:	2d0c      	cmp	r5, #12
 8007bde:	bf38      	it	cc
 8007be0:	250c      	movcc	r5, #12
 8007be2:	2d00      	cmp	r5, #0
 8007be4:	4606      	mov	r6, r0
 8007be6:	db01      	blt.n	8007bec <_malloc_r+0x1c>
 8007be8:	42a9      	cmp	r1, r5
 8007bea:	d904      	bls.n	8007bf6 <_malloc_r+0x26>
 8007bec:	230c      	movs	r3, #12
 8007bee:	6033      	str	r3, [r6, #0]
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ccc <_malloc_r+0xfc>
 8007bfa:	f000 f869 	bl	8007cd0 <__malloc_lock>
 8007bfe:	f8d8 3000 	ldr.w	r3, [r8]
 8007c02:	461c      	mov	r4, r3
 8007c04:	bb44      	cbnz	r4, 8007c58 <_malloc_r+0x88>
 8007c06:	4629      	mov	r1, r5
 8007c08:	4630      	mov	r0, r6
 8007c0a:	f7ff ffbf 	bl	8007b8c <sbrk_aligned>
 8007c0e:	1c43      	adds	r3, r0, #1
 8007c10:	4604      	mov	r4, r0
 8007c12:	d158      	bne.n	8007cc6 <_malloc_r+0xf6>
 8007c14:	f8d8 4000 	ldr.w	r4, [r8]
 8007c18:	4627      	mov	r7, r4
 8007c1a:	2f00      	cmp	r7, #0
 8007c1c:	d143      	bne.n	8007ca6 <_malloc_r+0xd6>
 8007c1e:	2c00      	cmp	r4, #0
 8007c20:	d04b      	beq.n	8007cba <_malloc_r+0xea>
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	4639      	mov	r1, r7
 8007c26:	4630      	mov	r0, r6
 8007c28:	eb04 0903 	add.w	r9, r4, r3
 8007c2c:	f000 fe02 	bl	8008834 <_sbrk_r>
 8007c30:	4581      	cmp	r9, r0
 8007c32:	d142      	bne.n	8007cba <_malloc_r+0xea>
 8007c34:	6821      	ldr	r1, [r4, #0]
 8007c36:	1a6d      	subs	r5, r5, r1
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f7ff ffa6 	bl	8007b8c <sbrk_aligned>
 8007c40:	3001      	adds	r0, #1
 8007c42:	d03a      	beq.n	8007cba <_malloc_r+0xea>
 8007c44:	6823      	ldr	r3, [r4, #0]
 8007c46:	442b      	add	r3, r5
 8007c48:	6023      	str	r3, [r4, #0]
 8007c4a:	f8d8 3000 	ldr.w	r3, [r8]
 8007c4e:	685a      	ldr	r2, [r3, #4]
 8007c50:	bb62      	cbnz	r2, 8007cac <_malloc_r+0xdc>
 8007c52:	f8c8 7000 	str.w	r7, [r8]
 8007c56:	e00f      	b.n	8007c78 <_malloc_r+0xa8>
 8007c58:	6822      	ldr	r2, [r4, #0]
 8007c5a:	1b52      	subs	r2, r2, r5
 8007c5c:	d420      	bmi.n	8007ca0 <_malloc_r+0xd0>
 8007c5e:	2a0b      	cmp	r2, #11
 8007c60:	d917      	bls.n	8007c92 <_malloc_r+0xc2>
 8007c62:	1961      	adds	r1, r4, r5
 8007c64:	42a3      	cmp	r3, r4
 8007c66:	6025      	str	r5, [r4, #0]
 8007c68:	bf18      	it	ne
 8007c6a:	6059      	strne	r1, [r3, #4]
 8007c6c:	6863      	ldr	r3, [r4, #4]
 8007c6e:	bf08      	it	eq
 8007c70:	f8c8 1000 	streq.w	r1, [r8]
 8007c74:	5162      	str	r2, [r4, r5]
 8007c76:	604b      	str	r3, [r1, #4]
 8007c78:	4630      	mov	r0, r6
 8007c7a:	f000 f82f 	bl	8007cdc <__malloc_unlock>
 8007c7e:	f104 000b 	add.w	r0, r4, #11
 8007c82:	1d23      	adds	r3, r4, #4
 8007c84:	f020 0007 	bic.w	r0, r0, #7
 8007c88:	1ac2      	subs	r2, r0, r3
 8007c8a:	bf1c      	itt	ne
 8007c8c:	1a1b      	subne	r3, r3, r0
 8007c8e:	50a3      	strne	r3, [r4, r2]
 8007c90:	e7af      	b.n	8007bf2 <_malloc_r+0x22>
 8007c92:	6862      	ldr	r2, [r4, #4]
 8007c94:	42a3      	cmp	r3, r4
 8007c96:	bf0c      	ite	eq
 8007c98:	f8c8 2000 	streq.w	r2, [r8]
 8007c9c:	605a      	strne	r2, [r3, #4]
 8007c9e:	e7eb      	b.n	8007c78 <_malloc_r+0xa8>
 8007ca0:	4623      	mov	r3, r4
 8007ca2:	6864      	ldr	r4, [r4, #4]
 8007ca4:	e7ae      	b.n	8007c04 <_malloc_r+0x34>
 8007ca6:	463c      	mov	r4, r7
 8007ca8:	687f      	ldr	r7, [r7, #4]
 8007caa:	e7b6      	b.n	8007c1a <_malloc_r+0x4a>
 8007cac:	461a      	mov	r2, r3
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	42a3      	cmp	r3, r4
 8007cb2:	d1fb      	bne.n	8007cac <_malloc_r+0xdc>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6053      	str	r3, [r2, #4]
 8007cb8:	e7de      	b.n	8007c78 <_malloc_r+0xa8>
 8007cba:	230c      	movs	r3, #12
 8007cbc:	6033      	str	r3, [r6, #0]
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	f000 f80c 	bl	8007cdc <__malloc_unlock>
 8007cc4:	e794      	b.n	8007bf0 <_malloc_r+0x20>
 8007cc6:	6005      	str	r5, [r0, #0]
 8007cc8:	e7d6      	b.n	8007c78 <_malloc_r+0xa8>
 8007cca:	bf00      	nop
 8007ccc:	2000052c 	.word	0x2000052c

08007cd0 <__malloc_lock>:
 8007cd0:	4801      	ldr	r0, [pc, #4]	@ (8007cd8 <__malloc_lock+0x8>)
 8007cd2:	f7ff bf0e 	b.w	8007af2 <__retarget_lock_acquire_recursive>
 8007cd6:	bf00      	nop
 8007cd8:	20000524 	.word	0x20000524

08007cdc <__malloc_unlock>:
 8007cdc:	4801      	ldr	r0, [pc, #4]	@ (8007ce4 <__malloc_unlock+0x8>)
 8007cde:	f7ff bf09 	b.w	8007af4 <__retarget_lock_release_recursive>
 8007ce2:	bf00      	nop
 8007ce4:	20000524 	.word	0x20000524

08007ce8 <__ssputs_r>:
 8007ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cec:	688e      	ldr	r6, [r1, #8]
 8007cee:	461f      	mov	r7, r3
 8007cf0:	42be      	cmp	r6, r7
 8007cf2:	680b      	ldr	r3, [r1, #0]
 8007cf4:	4682      	mov	sl, r0
 8007cf6:	460c      	mov	r4, r1
 8007cf8:	4690      	mov	r8, r2
 8007cfa:	d82d      	bhi.n	8007d58 <__ssputs_r+0x70>
 8007cfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d04:	d026      	beq.n	8007d54 <__ssputs_r+0x6c>
 8007d06:	6965      	ldr	r5, [r4, #20]
 8007d08:	6909      	ldr	r1, [r1, #16]
 8007d0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d0e:	eba3 0901 	sub.w	r9, r3, r1
 8007d12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d16:	1c7b      	adds	r3, r7, #1
 8007d18:	444b      	add	r3, r9
 8007d1a:	106d      	asrs	r5, r5, #1
 8007d1c:	429d      	cmp	r5, r3
 8007d1e:	bf38      	it	cc
 8007d20:	461d      	movcc	r5, r3
 8007d22:	0553      	lsls	r3, r2, #21
 8007d24:	d527      	bpl.n	8007d76 <__ssputs_r+0x8e>
 8007d26:	4629      	mov	r1, r5
 8007d28:	f7ff ff52 	bl	8007bd0 <_malloc_r>
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	b360      	cbz	r0, 8007d8a <__ssputs_r+0xa2>
 8007d30:	6921      	ldr	r1, [r4, #16]
 8007d32:	464a      	mov	r2, r9
 8007d34:	f000 fd8e 	bl	8008854 <memcpy>
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d42:	81a3      	strh	r3, [r4, #12]
 8007d44:	6126      	str	r6, [r4, #16]
 8007d46:	6165      	str	r5, [r4, #20]
 8007d48:	444e      	add	r6, r9
 8007d4a:	eba5 0509 	sub.w	r5, r5, r9
 8007d4e:	6026      	str	r6, [r4, #0]
 8007d50:	60a5      	str	r5, [r4, #8]
 8007d52:	463e      	mov	r6, r7
 8007d54:	42be      	cmp	r6, r7
 8007d56:	d900      	bls.n	8007d5a <__ssputs_r+0x72>
 8007d58:	463e      	mov	r6, r7
 8007d5a:	6820      	ldr	r0, [r4, #0]
 8007d5c:	4632      	mov	r2, r6
 8007d5e:	4641      	mov	r1, r8
 8007d60:	f000 fd2c 	bl	80087bc <memmove>
 8007d64:	68a3      	ldr	r3, [r4, #8]
 8007d66:	1b9b      	subs	r3, r3, r6
 8007d68:	60a3      	str	r3, [r4, #8]
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	4433      	add	r3, r6
 8007d6e:	6023      	str	r3, [r4, #0]
 8007d70:	2000      	movs	r0, #0
 8007d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d76:	462a      	mov	r2, r5
 8007d78:	f000 fd7a 	bl	8008870 <_realloc_r>
 8007d7c:	4606      	mov	r6, r0
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	d1e0      	bne.n	8007d44 <__ssputs_r+0x5c>
 8007d82:	6921      	ldr	r1, [r4, #16]
 8007d84:	4650      	mov	r0, sl
 8007d86:	f7ff feb7 	bl	8007af8 <_free_r>
 8007d8a:	230c      	movs	r3, #12
 8007d8c:	f8ca 3000 	str.w	r3, [sl]
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d96:	81a3      	strh	r3, [r4, #12]
 8007d98:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9c:	e7e9      	b.n	8007d72 <__ssputs_r+0x8a>
	...

08007da0 <_svfiprintf_r>:
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	4698      	mov	r8, r3
 8007da6:	898b      	ldrh	r3, [r1, #12]
 8007da8:	061b      	lsls	r3, r3, #24
 8007daa:	b09d      	sub	sp, #116	@ 0x74
 8007dac:	4607      	mov	r7, r0
 8007dae:	460d      	mov	r5, r1
 8007db0:	4614      	mov	r4, r2
 8007db2:	d510      	bpl.n	8007dd6 <_svfiprintf_r+0x36>
 8007db4:	690b      	ldr	r3, [r1, #16]
 8007db6:	b973      	cbnz	r3, 8007dd6 <_svfiprintf_r+0x36>
 8007db8:	2140      	movs	r1, #64	@ 0x40
 8007dba:	f7ff ff09 	bl	8007bd0 <_malloc_r>
 8007dbe:	6028      	str	r0, [r5, #0]
 8007dc0:	6128      	str	r0, [r5, #16]
 8007dc2:	b930      	cbnz	r0, 8007dd2 <_svfiprintf_r+0x32>
 8007dc4:	230c      	movs	r3, #12
 8007dc6:	603b      	str	r3, [r7, #0]
 8007dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007dcc:	b01d      	add	sp, #116	@ 0x74
 8007dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd2:	2340      	movs	r3, #64	@ 0x40
 8007dd4:	616b      	str	r3, [r5, #20]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dda:	2320      	movs	r3, #32
 8007ddc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007de0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007de4:	2330      	movs	r3, #48	@ 0x30
 8007de6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007f84 <_svfiprintf_r+0x1e4>
 8007dea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dee:	f04f 0901 	mov.w	r9, #1
 8007df2:	4623      	mov	r3, r4
 8007df4:	469a      	mov	sl, r3
 8007df6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dfa:	b10a      	cbz	r2, 8007e00 <_svfiprintf_r+0x60>
 8007dfc:	2a25      	cmp	r2, #37	@ 0x25
 8007dfe:	d1f9      	bne.n	8007df4 <_svfiprintf_r+0x54>
 8007e00:	ebba 0b04 	subs.w	fp, sl, r4
 8007e04:	d00b      	beq.n	8007e1e <_svfiprintf_r+0x7e>
 8007e06:	465b      	mov	r3, fp
 8007e08:	4622      	mov	r2, r4
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	4638      	mov	r0, r7
 8007e0e:	f7ff ff6b 	bl	8007ce8 <__ssputs_r>
 8007e12:	3001      	adds	r0, #1
 8007e14:	f000 80a7 	beq.w	8007f66 <_svfiprintf_r+0x1c6>
 8007e18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e1a:	445a      	add	r2, fp
 8007e1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e1e:	f89a 3000 	ldrb.w	r3, [sl]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f000 809f 	beq.w	8007f66 <_svfiprintf_r+0x1c6>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e32:	f10a 0a01 	add.w	sl, sl, #1
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	9307      	str	r3, [sp, #28]
 8007e3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e40:	4654      	mov	r4, sl
 8007e42:	2205      	movs	r2, #5
 8007e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e48:	484e      	ldr	r0, [pc, #312]	@ (8007f84 <_svfiprintf_r+0x1e4>)
 8007e4a:	f7f8 f9c9 	bl	80001e0 <memchr>
 8007e4e:	9a04      	ldr	r2, [sp, #16]
 8007e50:	b9d8      	cbnz	r0, 8007e8a <_svfiprintf_r+0xea>
 8007e52:	06d0      	lsls	r0, r2, #27
 8007e54:	bf44      	itt	mi
 8007e56:	2320      	movmi	r3, #32
 8007e58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e5c:	0711      	lsls	r1, r2, #28
 8007e5e:	bf44      	itt	mi
 8007e60:	232b      	movmi	r3, #43	@ 0x2b
 8007e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e66:	f89a 3000 	ldrb.w	r3, [sl]
 8007e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e6c:	d015      	beq.n	8007e9a <_svfiprintf_r+0xfa>
 8007e6e:	9a07      	ldr	r2, [sp, #28]
 8007e70:	4654      	mov	r4, sl
 8007e72:	2000      	movs	r0, #0
 8007e74:	f04f 0c0a 	mov.w	ip, #10
 8007e78:	4621      	mov	r1, r4
 8007e7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e7e:	3b30      	subs	r3, #48	@ 0x30
 8007e80:	2b09      	cmp	r3, #9
 8007e82:	d94b      	bls.n	8007f1c <_svfiprintf_r+0x17c>
 8007e84:	b1b0      	cbz	r0, 8007eb4 <_svfiprintf_r+0x114>
 8007e86:	9207      	str	r2, [sp, #28]
 8007e88:	e014      	b.n	8007eb4 <_svfiprintf_r+0x114>
 8007e8a:	eba0 0308 	sub.w	r3, r0, r8
 8007e8e:	fa09 f303 	lsl.w	r3, r9, r3
 8007e92:	4313      	orrs	r3, r2
 8007e94:	9304      	str	r3, [sp, #16]
 8007e96:	46a2      	mov	sl, r4
 8007e98:	e7d2      	b.n	8007e40 <_svfiprintf_r+0xa0>
 8007e9a:	9b03      	ldr	r3, [sp, #12]
 8007e9c:	1d19      	adds	r1, r3, #4
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	9103      	str	r1, [sp, #12]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	bfbb      	ittet	lt
 8007ea6:	425b      	neglt	r3, r3
 8007ea8:	f042 0202 	orrlt.w	r2, r2, #2
 8007eac:	9307      	strge	r3, [sp, #28]
 8007eae:	9307      	strlt	r3, [sp, #28]
 8007eb0:	bfb8      	it	lt
 8007eb2:	9204      	strlt	r2, [sp, #16]
 8007eb4:	7823      	ldrb	r3, [r4, #0]
 8007eb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007eb8:	d10a      	bne.n	8007ed0 <_svfiprintf_r+0x130>
 8007eba:	7863      	ldrb	r3, [r4, #1]
 8007ebc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ebe:	d132      	bne.n	8007f26 <_svfiprintf_r+0x186>
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	1d1a      	adds	r2, r3, #4
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	9203      	str	r2, [sp, #12]
 8007ec8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ecc:	3402      	adds	r4, #2
 8007ece:	9305      	str	r3, [sp, #20]
 8007ed0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f94 <_svfiprintf_r+0x1f4>
 8007ed4:	7821      	ldrb	r1, [r4, #0]
 8007ed6:	2203      	movs	r2, #3
 8007ed8:	4650      	mov	r0, sl
 8007eda:	f7f8 f981 	bl	80001e0 <memchr>
 8007ede:	b138      	cbz	r0, 8007ef0 <_svfiprintf_r+0x150>
 8007ee0:	9b04      	ldr	r3, [sp, #16]
 8007ee2:	eba0 000a 	sub.w	r0, r0, sl
 8007ee6:	2240      	movs	r2, #64	@ 0x40
 8007ee8:	4082      	lsls	r2, r0
 8007eea:	4313      	orrs	r3, r2
 8007eec:	3401      	adds	r4, #1
 8007eee:	9304      	str	r3, [sp, #16]
 8007ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef4:	4824      	ldr	r0, [pc, #144]	@ (8007f88 <_svfiprintf_r+0x1e8>)
 8007ef6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007efa:	2206      	movs	r2, #6
 8007efc:	f7f8 f970 	bl	80001e0 <memchr>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d036      	beq.n	8007f72 <_svfiprintf_r+0x1d2>
 8007f04:	4b21      	ldr	r3, [pc, #132]	@ (8007f8c <_svfiprintf_r+0x1ec>)
 8007f06:	bb1b      	cbnz	r3, 8007f50 <_svfiprintf_r+0x1b0>
 8007f08:	9b03      	ldr	r3, [sp, #12]
 8007f0a:	3307      	adds	r3, #7
 8007f0c:	f023 0307 	bic.w	r3, r3, #7
 8007f10:	3308      	adds	r3, #8
 8007f12:	9303      	str	r3, [sp, #12]
 8007f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f16:	4433      	add	r3, r6
 8007f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1a:	e76a      	b.n	8007df2 <_svfiprintf_r+0x52>
 8007f1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f20:	460c      	mov	r4, r1
 8007f22:	2001      	movs	r0, #1
 8007f24:	e7a8      	b.n	8007e78 <_svfiprintf_r+0xd8>
 8007f26:	2300      	movs	r3, #0
 8007f28:	3401      	adds	r4, #1
 8007f2a:	9305      	str	r3, [sp, #20]
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	f04f 0c0a 	mov.w	ip, #10
 8007f32:	4620      	mov	r0, r4
 8007f34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f38:	3a30      	subs	r2, #48	@ 0x30
 8007f3a:	2a09      	cmp	r2, #9
 8007f3c:	d903      	bls.n	8007f46 <_svfiprintf_r+0x1a6>
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d0c6      	beq.n	8007ed0 <_svfiprintf_r+0x130>
 8007f42:	9105      	str	r1, [sp, #20]
 8007f44:	e7c4      	b.n	8007ed0 <_svfiprintf_r+0x130>
 8007f46:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e7f0      	b.n	8007f32 <_svfiprintf_r+0x192>
 8007f50:	ab03      	add	r3, sp, #12
 8007f52:	9300      	str	r3, [sp, #0]
 8007f54:	462a      	mov	r2, r5
 8007f56:	4b0e      	ldr	r3, [pc, #56]	@ (8007f90 <_svfiprintf_r+0x1f0>)
 8007f58:	a904      	add	r1, sp, #16
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	f3af 8000 	nop.w
 8007f60:	1c42      	adds	r2, r0, #1
 8007f62:	4606      	mov	r6, r0
 8007f64:	d1d6      	bne.n	8007f14 <_svfiprintf_r+0x174>
 8007f66:	89ab      	ldrh	r3, [r5, #12]
 8007f68:	065b      	lsls	r3, r3, #25
 8007f6a:	f53f af2d 	bmi.w	8007dc8 <_svfiprintf_r+0x28>
 8007f6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f70:	e72c      	b.n	8007dcc <_svfiprintf_r+0x2c>
 8007f72:	ab03      	add	r3, sp, #12
 8007f74:	9300      	str	r3, [sp, #0]
 8007f76:	462a      	mov	r2, r5
 8007f78:	4b05      	ldr	r3, [pc, #20]	@ (8007f90 <_svfiprintf_r+0x1f0>)
 8007f7a:	a904      	add	r1, sp, #16
 8007f7c:	4638      	mov	r0, r7
 8007f7e:	f000 f9bb 	bl	80082f8 <_printf_i>
 8007f82:	e7ed      	b.n	8007f60 <_svfiprintf_r+0x1c0>
 8007f84:	08008b75 	.word	0x08008b75
 8007f88:	08008b7f 	.word	0x08008b7f
 8007f8c:	00000000 	.word	0x00000000
 8007f90:	08007ce9 	.word	0x08007ce9
 8007f94:	08008b7b 	.word	0x08008b7b

08007f98 <__sfputc_r>:
 8007f98:	6893      	ldr	r3, [r2, #8]
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	b410      	push	{r4}
 8007fa0:	6093      	str	r3, [r2, #8]
 8007fa2:	da08      	bge.n	8007fb6 <__sfputc_r+0x1e>
 8007fa4:	6994      	ldr	r4, [r2, #24]
 8007fa6:	42a3      	cmp	r3, r4
 8007fa8:	db01      	blt.n	8007fae <__sfputc_r+0x16>
 8007faa:	290a      	cmp	r1, #10
 8007fac:	d103      	bne.n	8007fb6 <__sfputc_r+0x1e>
 8007fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fb2:	f7ff bc90 	b.w	80078d6 <__swbuf_r>
 8007fb6:	6813      	ldr	r3, [r2, #0]
 8007fb8:	1c58      	adds	r0, r3, #1
 8007fba:	6010      	str	r0, [r2, #0]
 8007fbc:	7019      	strb	r1, [r3, #0]
 8007fbe:	4608      	mov	r0, r1
 8007fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <__sfputs_r>:
 8007fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc8:	4606      	mov	r6, r0
 8007fca:	460f      	mov	r7, r1
 8007fcc:	4614      	mov	r4, r2
 8007fce:	18d5      	adds	r5, r2, r3
 8007fd0:	42ac      	cmp	r4, r5
 8007fd2:	d101      	bne.n	8007fd8 <__sfputs_r+0x12>
 8007fd4:	2000      	movs	r0, #0
 8007fd6:	e007      	b.n	8007fe8 <__sfputs_r+0x22>
 8007fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fdc:	463a      	mov	r2, r7
 8007fde:	4630      	mov	r0, r6
 8007fe0:	f7ff ffda 	bl	8007f98 <__sfputc_r>
 8007fe4:	1c43      	adds	r3, r0, #1
 8007fe6:	d1f3      	bne.n	8007fd0 <__sfputs_r+0xa>
 8007fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fec <_vfiprintf_r>:
 8007fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff0:	460d      	mov	r5, r1
 8007ff2:	b09d      	sub	sp, #116	@ 0x74
 8007ff4:	4614      	mov	r4, r2
 8007ff6:	4698      	mov	r8, r3
 8007ff8:	4606      	mov	r6, r0
 8007ffa:	b118      	cbz	r0, 8008004 <_vfiprintf_r+0x18>
 8007ffc:	6a03      	ldr	r3, [r0, #32]
 8007ffe:	b90b      	cbnz	r3, 8008004 <_vfiprintf_r+0x18>
 8008000:	f7ff fb58 	bl	80076b4 <__sinit>
 8008004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008006:	07d9      	lsls	r1, r3, #31
 8008008:	d405      	bmi.n	8008016 <_vfiprintf_r+0x2a>
 800800a:	89ab      	ldrh	r3, [r5, #12]
 800800c:	059a      	lsls	r2, r3, #22
 800800e:	d402      	bmi.n	8008016 <_vfiprintf_r+0x2a>
 8008010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008012:	f7ff fd6e 	bl	8007af2 <__retarget_lock_acquire_recursive>
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	071b      	lsls	r3, r3, #28
 800801a:	d501      	bpl.n	8008020 <_vfiprintf_r+0x34>
 800801c:	692b      	ldr	r3, [r5, #16]
 800801e:	b99b      	cbnz	r3, 8008048 <_vfiprintf_r+0x5c>
 8008020:	4629      	mov	r1, r5
 8008022:	4630      	mov	r0, r6
 8008024:	f7ff fc96 	bl	8007954 <__swsetup_r>
 8008028:	b170      	cbz	r0, 8008048 <_vfiprintf_r+0x5c>
 800802a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800802c:	07dc      	lsls	r4, r3, #31
 800802e:	d504      	bpl.n	800803a <_vfiprintf_r+0x4e>
 8008030:	f04f 30ff 	mov.w	r0, #4294967295
 8008034:	b01d      	add	sp, #116	@ 0x74
 8008036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803a:	89ab      	ldrh	r3, [r5, #12]
 800803c:	0598      	lsls	r0, r3, #22
 800803e:	d4f7      	bmi.n	8008030 <_vfiprintf_r+0x44>
 8008040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008042:	f7ff fd57 	bl	8007af4 <__retarget_lock_release_recursive>
 8008046:	e7f3      	b.n	8008030 <_vfiprintf_r+0x44>
 8008048:	2300      	movs	r3, #0
 800804a:	9309      	str	r3, [sp, #36]	@ 0x24
 800804c:	2320      	movs	r3, #32
 800804e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008052:	f8cd 800c 	str.w	r8, [sp, #12]
 8008056:	2330      	movs	r3, #48	@ 0x30
 8008058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008208 <_vfiprintf_r+0x21c>
 800805c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008060:	f04f 0901 	mov.w	r9, #1
 8008064:	4623      	mov	r3, r4
 8008066:	469a      	mov	sl, r3
 8008068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800806c:	b10a      	cbz	r2, 8008072 <_vfiprintf_r+0x86>
 800806e:	2a25      	cmp	r2, #37	@ 0x25
 8008070:	d1f9      	bne.n	8008066 <_vfiprintf_r+0x7a>
 8008072:	ebba 0b04 	subs.w	fp, sl, r4
 8008076:	d00b      	beq.n	8008090 <_vfiprintf_r+0xa4>
 8008078:	465b      	mov	r3, fp
 800807a:	4622      	mov	r2, r4
 800807c:	4629      	mov	r1, r5
 800807e:	4630      	mov	r0, r6
 8008080:	f7ff ffa1 	bl	8007fc6 <__sfputs_r>
 8008084:	3001      	adds	r0, #1
 8008086:	f000 80a7 	beq.w	80081d8 <_vfiprintf_r+0x1ec>
 800808a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800808c:	445a      	add	r2, fp
 800808e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008090:	f89a 3000 	ldrb.w	r3, [sl]
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 809f 	beq.w	80081d8 <_vfiprintf_r+0x1ec>
 800809a:	2300      	movs	r3, #0
 800809c:	f04f 32ff 	mov.w	r2, #4294967295
 80080a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080a4:	f10a 0a01 	add.w	sl, sl, #1
 80080a8:	9304      	str	r3, [sp, #16]
 80080aa:	9307      	str	r3, [sp, #28]
 80080ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80080b2:	4654      	mov	r4, sl
 80080b4:	2205      	movs	r2, #5
 80080b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ba:	4853      	ldr	r0, [pc, #332]	@ (8008208 <_vfiprintf_r+0x21c>)
 80080bc:	f7f8 f890 	bl	80001e0 <memchr>
 80080c0:	9a04      	ldr	r2, [sp, #16]
 80080c2:	b9d8      	cbnz	r0, 80080fc <_vfiprintf_r+0x110>
 80080c4:	06d1      	lsls	r1, r2, #27
 80080c6:	bf44      	itt	mi
 80080c8:	2320      	movmi	r3, #32
 80080ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ce:	0713      	lsls	r3, r2, #28
 80080d0:	bf44      	itt	mi
 80080d2:	232b      	movmi	r3, #43	@ 0x2b
 80080d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080d8:	f89a 3000 	ldrb.w	r3, [sl]
 80080dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80080de:	d015      	beq.n	800810c <_vfiprintf_r+0x120>
 80080e0:	9a07      	ldr	r2, [sp, #28]
 80080e2:	4654      	mov	r4, sl
 80080e4:	2000      	movs	r0, #0
 80080e6:	f04f 0c0a 	mov.w	ip, #10
 80080ea:	4621      	mov	r1, r4
 80080ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080f0:	3b30      	subs	r3, #48	@ 0x30
 80080f2:	2b09      	cmp	r3, #9
 80080f4:	d94b      	bls.n	800818e <_vfiprintf_r+0x1a2>
 80080f6:	b1b0      	cbz	r0, 8008126 <_vfiprintf_r+0x13a>
 80080f8:	9207      	str	r2, [sp, #28]
 80080fa:	e014      	b.n	8008126 <_vfiprintf_r+0x13a>
 80080fc:	eba0 0308 	sub.w	r3, r0, r8
 8008100:	fa09 f303 	lsl.w	r3, r9, r3
 8008104:	4313      	orrs	r3, r2
 8008106:	9304      	str	r3, [sp, #16]
 8008108:	46a2      	mov	sl, r4
 800810a:	e7d2      	b.n	80080b2 <_vfiprintf_r+0xc6>
 800810c:	9b03      	ldr	r3, [sp, #12]
 800810e:	1d19      	adds	r1, r3, #4
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	9103      	str	r1, [sp, #12]
 8008114:	2b00      	cmp	r3, #0
 8008116:	bfbb      	ittet	lt
 8008118:	425b      	neglt	r3, r3
 800811a:	f042 0202 	orrlt.w	r2, r2, #2
 800811e:	9307      	strge	r3, [sp, #28]
 8008120:	9307      	strlt	r3, [sp, #28]
 8008122:	bfb8      	it	lt
 8008124:	9204      	strlt	r2, [sp, #16]
 8008126:	7823      	ldrb	r3, [r4, #0]
 8008128:	2b2e      	cmp	r3, #46	@ 0x2e
 800812a:	d10a      	bne.n	8008142 <_vfiprintf_r+0x156>
 800812c:	7863      	ldrb	r3, [r4, #1]
 800812e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008130:	d132      	bne.n	8008198 <_vfiprintf_r+0x1ac>
 8008132:	9b03      	ldr	r3, [sp, #12]
 8008134:	1d1a      	adds	r2, r3, #4
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	9203      	str	r2, [sp, #12]
 800813a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800813e:	3402      	adds	r4, #2
 8008140:	9305      	str	r3, [sp, #20]
 8008142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008218 <_vfiprintf_r+0x22c>
 8008146:	7821      	ldrb	r1, [r4, #0]
 8008148:	2203      	movs	r2, #3
 800814a:	4650      	mov	r0, sl
 800814c:	f7f8 f848 	bl	80001e0 <memchr>
 8008150:	b138      	cbz	r0, 8008162 <_vfiprintf_r+0x176>
 8008152:	9b04      	ldr	r3, [sp, #16]
 8008154:	eba0 000a 	sub.w	r0, r0, sl
 8008158:	2240      	movs	r2, #64	@ 0x40
 800815a:	4082      	lsls	r2, r0
 800815c:	4313      	orrs	r3, r2
 800815e:	3401      	adds	r4, #1
 8008160:	9304      	str	r3, [sp, #16]
 8008162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008166:	4829      	ldr	r0, [pc, #164]	@ (800820c <_vfiprintf_r+0x220>)
 8008168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800816c:	2206      	movs	r2, #6
 800816e:	f7f8 f837 	bl	80001e0 <memchr>
 8008172:	2800      	cmp	r0, #0
 8008174:	d03f      	beq.n	80081f6 <_vfiprintf_r+0x20a>
 8008176:	4b26      	ldr	r3, [pc, #152]	@ (8008210 <_vfiprintf_r+0x224>)
 8008178:	bb1b      	cbnz	r3, 80081c2 <_vfiprintf_r+0x1d6>
 800817a:	9b03      	ldr	r3, [sp, #12]
 800817c:	3307      	adds	r3, #7
 800817e:	f023 0307 	bic.w	r3, r3, #7
 8008182:	3308      	adds	r3, #8
 8008184:	9303      	str	r3, [sp, #12]
 8008186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008188:	443b      	add	r3, r7
 800818a:	9309      	str	r3, [sp, #36]	@ 0x24
 800818c:	e76a      	b.n	8008064 <_vfiprintf_r+0x78>
 800818e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008192:	460c      	mov	r4, r1
 8008194:	2001      	movs	r0, #1
 8008196:	e7a8      	b.n	80080ea <_vfiprintf_r+0xfe>
 8008198:	2300      	movs	r3, #0
 800819a:	3401      	adds	r4, #1
 800819c:	9305      	str	r3, [sp, #20]
 800819e:	4619      	mov	r1, r3
 80081a0:	f04f 0c0a 	mov.w	ip, #10
 80081a4:	4620      	mov	r0, r4
 80081a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081aa:	3a30      	subs	r2, #48	@ 0x30
 80081ac:	2a09      	cmp	r2, #9
 80081ae:	d903      	bls.n	80081b8 <_vfiprintf_r+0x1cc>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d0c6      	beq.n	8008142 <_vfiprintf_r+0x156>
 80081b4:	9105      	str	r1, [sp, #20]
 80081b6:	e7c4      	b.n	8008142 <_vfiprintf_r+0x156>
 80081b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80081bc:	4604      	mov	r4, r0
 80081be:	2301      	movs	r3, #1
 80081c0:	e7f0      	b.n	80081a4 <_vfiprintf_r+0x1b8>
 80081c2:	ab03      	add	r3, sp, #12
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	462a      	mov	r2, r5
 80081c8:	4b12      	ldr	r3, [pc, #72]	@ (8008214 <_vfiprintf_r+0x228>)
 80081ca:	a904      	add	r1, sp, #16
 80081cc:	4630      	mov	r0, r6
 80081ce:	f3af 8000 	nop.w
 80081d2:	4607      	mov	r7, r0
 80081d4:	1c78      	adds	r0, r7, #1
 80081d6:	d1d6      	bne.n	8008186 <_vfiprintf_r+0x19a>
 80081d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081da:	07d9      	lsls	r1, r3, #31
 80081dc:	d405      	bmi.n	80081ea <_vfiprintf_r+0x1fe>
 80081de:	89ab      	ldrh	r3, [r5, #12]
 80081e0:	059a      	lsls	r2, r3, #22
 80081e2:	d402      	bmi.n	80081ea <_vfiprintf_r+0x1fe>
 80081e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081e6:	f7ff fc85 	bl	8007af4 <__retarget_lock_release_recursive>
 80081ea:	89ab      	ldrh	r3, [r5, #12]
 80081ec:	065b      	lsls	r3, r3, #25
 80081ee:	f53f af1f 	bmi.w	8008030 <_vfiprintf_r+0x44>
 80081f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081f4:	e71e      	b.n	8008034 <_vfiprintf_r+0x48>
 80081f6:	ab03      	add	r3, sp, #12
 80081f8:	9300      	str	r3, [sp, #0]
 80081fa:	462a      	mov	r2, r5
 80081fc:	4b05      	ldr	r3, [pc, #20]	@ (8008214 <_vfiprintf_r+0x228>)
 80081fe:	a904      	add	r1, sp, #16
 8008200:	4630      	mov	r0, r6
 8008202:	f000 f879 	bl	80082f8 <_printf_i>
 8008206:	e7e4      	b.n	80081d2 <_vfiprintf_r+0x1e6>
 8008208:	08008b75 	.word	0x08008b75
 800820c:	08008b7f 	.word	0x08008b7f
 8008210:	00000000 	.word	0x00000000
 8008214:	08007fc7 	.word	0x08007fc7
 8008218:	08008b7b 	.word	0x08008b7b

0800821c <_printf_common>:
 800821c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008220:	4616      	mov	r6, r2
 8008222:	4698      	mov	r8, r3
 8008224:	688a      	ldr	r2, [r1, #8]
 8008226:	690b      	ldr	r3, [r1, #16]
 8008228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800822c:	4293      	cmp	r3, r2
 800822e:	bfb8      	it	lt
 8008230:	4613      	movlt	r3, r2
 8008232:	6033      	str	r3, [r6, #0]
 8008234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008238:	4607      	mov	r7, r0
 800823a:	460c      	mov	r4, r1
 800823c:	b10a      	cbz	r2, 8008242 <_printf_common+0x26>
 800823e:	3301      	adds	r3, #1
 8008240:	6033      	str	r3, [r6, #0]
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	0699      	lsls	r1, r3, #26
 8008246:	bf42      	ittt	mi
 8008248:	6833      	ldrmi	r3, [r6, #0]
 800824a:	3302      	addmi	r3, #2
 800824c:	6033      	strmi	r3, [r6, #0]
 800824e:	6825      	ldr	r5, [r4, #0]
 8008250:	f015 0506 	ands.w	r5, r5, #6
 8008254:	d106      	bne.n	8008264 <_printf_common+0x48>
 8008256:	f104 0a19 	add.w	sl, r4, #25
 800825a:	68e3      	ldr	r3, [r4, #12]
 800825c:	6832      	ldr	r2, [r6, #0]
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	42ab      	cmp	r3, r5
 8008262:	dc26      	bgt.n	80082b2 <_printf_common+0x96>
 8008264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008268:	6822      	ldr	r2, [r4, #0]
 800826a:	3b00      	subs	r3, #0
 800826c:	bf18      	it	ne
 800826e:	2301      	movne	r3, #1
 8008270:	0692      	lsls	r2, r2, #26
 8008272:	d42b      	bmi.n	80082cc <_printf_common+0xb0>
 8008274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008278:	4641      	mov	r1, r8
 800827a:	4638      	mov	r0, r7
 800827c:	47c8      	blx	r9
 800827e:	3001      	adds	r0, #1
 8008280:	d01e      	beq.n	80082c0 <_printf_common+0xa4>
 8008282:	6823      	ldr	r3, [r4, #0]
 8008284:	6922      	ldr	r2, [r4, #16]
 8008286:	f003 0306 	and.w	r3, r3, #6
 800828a:	2b04      	cmp	r3, #4
 800828c:	bf02      	ittt	eq
 800828e:	68e5      	ldreq	r5, [r4, #12]
 8008290:	6833      	ldreq	r3, [r6, #0]
 8008292:	1aed      	subeq	r5, r5, r3
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	bf0c      	ite	eq
 8008298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800829c:	2500      	movne	r5, #0
 800829e:	4293      	cmp	r3, r2
 80082a0:	bfc4      	itt	gt
 80082a2:	1a9b      	subgt	r3, r3, r2
 80082a4:	18ed      	addgt	r5, r5, r3
 80082a6:	2600      	movs	r6, #0
 80082a8:	341a      	adds	r4, #26
 80082aa:	42b5      	cmp	r5, r6
 80082ac:	d11a      	bne.n	80082e4 <_printf_common+0xc8>
 80082ae:	2000      	movs	r0, #0
 80082b0:	e008      	b.n	80082c4 <_printf_common+0xa8>
 80082b2:	2301      	movs	r3, #1
 80082b4:	4652      	mov	r2, sl
 80082b6:	4641      	mov	r1, r8
 80082b8:	4638      	mov	r0, r7
 80082ba:	47c8      	blx	r9
 80082bc:	3001      	adds	r0, #1
 80082be:	d103      	bne.n	80082c8 <_printf_common+0xac>
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295
 80082c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c8:	3501      	adds	r5, #1
 80082ca:	e7c6      	b.n	800825a <_printf_common+0x3e>
 80082cc:	18e1      	adds	r1, r4, r3
 80082ce:	1c5a      	adds	r2, r3, #1
 80082d0:	2030      	movs	r0, #48	@ 0x30
 80082d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082d6:	4422      	add	r2, r4
 80082d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80082dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80082e0:	3302      	adds	r3, #2
 80082e2:	e7c7      	b.n	8008274 <_printf_common+0x58>
 80082e4:	2301      	movs	r3, #1
 80082e6:	4622      	mov	r2, r4
 80082e8:	4641      	mov	r1, r8
 80082ea:	4638      	mov	r0, r7
 80082ec:	47c8      	blx	r9
 80082ee:	3001      	adds	r0, #1
 80082f0:	d0e6      	beq.n	80082c0 <_printf_common+0xa4>
 80082f2:	3601      	adds	r6, #1
 80082f4:	e7d9      	b.n	80082aa <_printf_common+0x8e>
	...

080082f8 <_printf_i>:
 80082f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	7e0f      	ldrb	r7, [r1, #24]
 80082fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008300:	2f78      	cmp	r7, #120	@ 0x78
 8008302:	4691      	mov	r9, r2
 8008304:	4680      	mov	r8, r0
 8008306:	460c      	mov	r4, r1
 8008308:	469a      	mov	sl, r3
 800830a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800830e:	d807      	bhi.n	8008320 <_printf_i+0x28>
 8008310:	2f62      	cmp	r7, #98	@ 0x62
 8008312:	d80a      	bhi.n	800832a <_printf_i+0x32>
 8008314:	2f00      	cmp	r7, #0
 8008316:	f000 80d2 	beq.w	80084be <_printf_i+0x1c6>
 800831a:	2f58      	cmp	r7, #88	@ 0x58
 800831c:	f000 80b9 	beq.w	8008492 <_printf_i+0x19a>
 8008320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008328:	e03a      	b.n	80083a0 <_printf_i+0xa8>
 800832a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800832e:	2b15      	cmp	r3, #21
 8008330:	d8f6      	bhi.n	8008320 <_printf_i+0x28>
 8008332:	a101      	add	r1, pc, #4	@ (adr r1, 8008338 <_printf_i+0x40>)
 8008334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008338:	08008391 	.word	0x08008391
 800833c:	080083a5 	.word	0x080083a5
 8008340:	08008321 	.word	0x08008321
 8008344:	08008321 	.word	0x08008321
 8008348:	08008321 	.word	0x08008321
 800834c:	08008321 	.word	0x08008321
 8008350:	080083a5 	.word	0x080083a5
 8008354:	08008321 	.word	0x08008321
 8008358:	08008321 	.word	0x08008321
 800835c:	08008321 	.word	0x08008321
 8008360:	08008321 	.word	0x08008321
 8008364:	080084a5 	.word	0x080084a5
 8008368:	080083cf 	.word	0x080083cf
 800836c:	0800845f 	.word	0x0800845f
 8008370:	08008321 	.word	0x08008321
 8008374:	08008321 	.word	0x08008321
 8008378:	080084c7 	.word	0x080084c7
 800837c:	08008321 	.word	0x08008321
 8008380:	080083cf 	.word	0x080083cf
 8008384:	08008321 	.word	0x08008321
 8008388:	08008321 	.word	0x08008321
 800838c:	08008467 	.word	0x08008467
 8008390:	6833      	ldr	r3, [r6, #0]
 8008392:	1d1a      	adds	r2, r3, #4
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6032      	str	r2, [r6, #0]
 8008398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800839c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083a0:	2301      	movs	r3, #1
 80083a2:	e09d      	b.n	80084e0 <_printf_i+0x1e8>
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	6820      	ldr	r0, [r4, #0]
 80083a8:	1d19      	adds	r1, r3, #4
 80083aa:	6031      	str	r1, [r6, #0]
 80083ac:	0606      	lsls	r6, r0, #24
 80083ae:	d501      	bpl.n	80083b4 <_printf_i+0xbc>
 80083b0:	681d      	ldr	r5, [r3, #0]
 80083b2:	e003      	b.n	80083bc <_printf_i+0xc4>
 80083b4:	0645      	lsls	r5, r0, #25
 80083b6:	d5fb      	bpl.n	80083b0 <_printf_i+0xb8>
 80083b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083bc:	2d00      	cmp	r5, #0
 80083be:	da03      	bge.n	80083c8 <_printf_i+0xd0>
 80083c0:	232d      	movs	r3, #45	@ 0x2d
 80083c2:	426d      	negs	r5, r5
 80083c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083c8:	4859      	ldr	r0, [pc, #356]	@ (8008530 <_printf_i+0x238>)
 80083ca:	230a      	movs	r3, #10
 80083cc:	e011      	b.n	80083f2 <_printf_i+0xfa>
 80083ce:	6821      	ldr	r1, [r4, #0]
 80083d0:	6833      	ldr	r3, [r6, #0]
 80083d2:	0608      	lsls	r0, r1, #24
 80083d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80083d8:	d402      	bmi.n	80083e0 <_printf_i+0xe8>
 80083da:	0649      	lsls	r1, r1, #25
 80083dc:	bf48      	it	mi
 80083de:	b2ad      	uxthmi	r5, r5
 80083e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80083e2:	4853      	ldr	r0, [pc, #332]	@ (8008530 <_printf_i+0x238>)
 80083e4:	6033      	str	r3, [r6, #0]
 80083e6:	bf14      	ite	ne
 80083e8:	230a      	movne	r3, #10
 80083ea:	2308      	moveq	r3, #8
 80083ec:	2100      	movs	r1, #0
 80083ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80083f2:	6866      	ldr	r6, [r4, #4]
 80083f4:	60a6      	str	r6, [r4, #8]
 80083f6:	2e00      	cmp	r6, #0
 80083f8:	bfa2      	ittt	ge
 80083fa:	6821      	ldrge	r1, [r4, #0]
 80083fc:	f021 0104 	bicge.w	r1, r1, #4
 8008400:	6021      	strge	r1, [r4, #0]
 8008402:	b90d      	cbnz	r5, 8008408 <_printf_i+0x110>
 8008404:	2e00      	cmp	r6, #0
 8008406:	d04b      	beq.n	80084a0 <_printf_i+0x1a8>
 8008408:	4616      	mov	r6, r2
 800840a:	fbb5 f1f3 	udiv	r1, r5, r3
 800840e:	fb03 5711 	mls	r7, r3, r1, r5
 8008412:	5dc7      	ldrb	r7, [r0, r7]
 8008414:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008418:	462f      	mov	r7, r5
 800841a:	42bb      	cmp	r3, r7
 800841c:	460d      	mov	r5, r1
 800841e:	d9f4      	bls.n	800840a <_printf_i+0x112>
 8008420:	2b08      	cmp	r3, #8
 8008422:	d10b      	bne.n	800843c <_printf_i+0x144>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	07df      	lsls	r7, r3, #31
 8008428:	d508      	bpl.n	800843c <_printf_i+0x144>
 800842a:	6923      	ldr	r3, [r4, #16]
 800842c:	6861      	ldr	r1, [r4, #4]
 800842e:	4299      	cmp	r1, r3
 8008430:	bfde      	ittt	le
 8008432:	2330      	movle	r3, #48	@ 0x30
 8008434:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008438:	f106 36ff 	addle.w	r6, r6, #4294967295
 800843c:	1b92      	subs	r2, r2, r6
 800843e:	6122      	str	r2, [r4, #16]
 8008440:	f8cd a000 	str.w	sl, [sp]
 8008444:	464b      	mov	r3, r9
 8008446:	aa03      	add	r2, sp, #12
 8008448:	4621      	mov	r1, r4
 800844a:	4640      	mov	r0, r8
 800844c:	f7ff fee6 	bl	800821c <_printf_common>
 8008450:	3001      	adds	r0, #1
 8008452:	d14a      	bne.n	80084ea <_printf_i+0x1f2>
 8008454:	f04f 30ff 	mov.w	r0, #4294967295
 8008458:	b004      	add	sp, #16
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	6823      	ldr	r3, [r4, #0]
 8008460:	f043 0320 	orr.w	r3, r3, #32
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	4833      	ldr	r0, [pc, #204]	@ (8008534 <_printf_i+0x23c>)
 8008468:	2778      	movs	r7, #120	@ 0x78
 800846a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	6831      	ldr	r1, [r6, #0]
 8008472:	061f      	lsls	r7, r3, #24
 8008474:	f851 5b04 	ldr.w	r5, [r1], #4
 8008478:	d402      	bmi.n	8008480 <_printf_i+0x188>
 800847a:	065f      	lsls	r7, r3, #25
 800847c:	bf48      	it	mi
 800847e:	b2ad      	uxthmi	r5, r5
 8008480:	6031      	str	r1, [r6, #0]
 8008482:	07d9      	lsls	r1, r3, #31
 8008484:	bf44      	itt	mi
 8008486:	f043 0320 	orrmi.w	r3, r3, #32
 800848a:	6023      	strmi	r3, [r4, #0]
 800848c:	b11d      	cbz	r5, 8008496 <_printf_i+0x19e>
 800848e:	2310      	movs	r3, #16
 8008490:	e7ac      	b.n	80083ec <_printf_i+0xf4>
 8008492:	4827      	ldr	r0, [pc, #156]	@ (8008530 <_printf_i+0x238>)
 8008494:	e7e9      	b.n	800846a <_printf_i+0x172>
 8008496:	6823      	ldr	r3, [r4, #0]
 8008498:	f023 0320 	bic.w	r3, r3, #32
 800849c:	6023      	str	r3, [r4, #0]
 800849e:	e7f6      	b.n	800848e <_printf_i+0x196>
 80084a0:	4616      	mov	r6, r2
 80084a2:	e7bd      	b.n	8008420 <_printf_i+0x128>
 80084a4:	6833      	ldr	r3, [r6, #0]
 80084a6:	6825      	ldr	r5, [r4, #0]
 80084a8:	6961      	ldr	r1, [r4, #20]
 80084aa:	1d18      	adds	r0, r3, #4
 80084ac:	6030      	str	r0, [r6, #0]
 80084ae:	062e      	lsls	r6, r5, #24
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	d501      	bpl.n	80084b8 <_printf_i+0x1c0>
 80084b4:	6019      	str	r1, [r3, #0]
 80084b6:	e002      	b.n	80084be <_printf_i+0x1c6>
 80084b8:	0668      	lsls	r0, r5, #25
 80084ba:	d5fb      	bpl.n	80084b4 <_printf_i+0x1bc>
 80084bc:	8019      	strh	r1, [r3, #0]
 80084be:	2300      	movs	r3, #0
 80084c0:	6123      	str	r3, [r4, #16]
 80084c2:	4616      	mov	r6, r2
 80084c4:	e7bc      	b.n	8008440 <_printf_i+0x148>
 80084c6:	6833      	ldr	r3, [r6, #0]
 80084c8:	1d1a      	adds	r2, r3, #4
 80084ca:	6032      	str	r2, [r6, #0]
 80084cc:	681e      	ldr	r6, [r3, #0]
 80084ce:	6862      	ldr	r2, [r4, #4]
 80084d0:	2100      	movs	r1, #0
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7f7 fe84 	bl	80001e0 <memchr>
 80084d8:	b108      	cbz	r0, 80084de <_printf_i+0x1e6>
 80084da:	1b80      	subs	r0, r0, r6
 80084dc:	6060      	str	r0, [r4, #4]
 80084de:	6863      	ldr	r3, [r4, #4]
 80084e0:	6123      	str	r3, [r4, #16]
 80084e2:	2300      	movs	r3, #0
 80084e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084e8:	e7aa      	b.n	8008440 <_printf_i+0x148>
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	4632      	mov	r2, r6
 80084ee:	4649      	mov	r1, r9
 80084f0:	4640      	mov	r0, r8
 80084f2:	47d0      	blx	sl
 80084f4:	3001      	adds	r0, #1
 80084f6:	d0ad      	beq.n	8008454 <_printf_i+0x15c>
 80084f8:	6823      	ldr	r3, [r4, #0]
 80084fa:	079b      	lsls	r3, r3, #30
 80084fc:	d413      	bmi.n	8008526 <_printf_i+0x22e>
 80084fe:	68e0      	ldr	r0, [r4, #12]
 8008500:	9b03      	ldr	r3, [sp, #12]
 8008502:	4298      	cmp	r0, r3
 8008504:	bfb8      	it	lt
 8008506:	4618      	movlt	r0, r3
 8008508:	e7a6      	b.n	8008458 <_printf_i+0x160>
 800850a:	2301      	movs	r3, #1
 800850c:	4632      	mov	r2, r6
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	47d0      	blx	sl
 8008514:	3001      	adds	r0, #1
 8008516:	d09d      	beq.n	8008454 <_printf_i+0x15c>
 8008518:	3501      	adds	r5, #1
 800851a:	68e3      	ldr	r3, [r4, #12]
 800851c:	9903      	ldr	r1, [sp, #12]
 800851e:	1a5b      	subs	r3, r3, r1
 8008520:	42ab      	cmp	r3, r5
 8008522:	dcf2      	bgt.n	800850a <_printf_i+0x212>
 8008524:	e7eb      	b.n	80084fe <_printf_i+0x206>
 8008526:	2500      	movs	r5, #0
 8008528:	f104 0619 	add.w	r6, r4, #25
 800852c:	e7f5      	b.n	800851a <_printf_i+0x222>
 800852e:	bf00      	nop
 8008530:	08008b86 	.word	0x08008b86
 8008534:	08008b97 	.word	0x08008b97

08008538 <__sflush_r>:
 8008538:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800853c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008540:	0716      	lsls	r6, r2, #28
 8008542:	4605      	mov	r5, r0
 8008544:	460c      	mov	r4, r1
 8008546:	d454      	bmi.n	80085f2 <__sflush_r+0xba>
 8008548:	684b      	ldr	r3, [r1, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	dc02      	bgt.n	8008554 <__sflush_r+0x1c>
 800854e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008550:	2b00      	cmp	r3, #0
 8008552:	dd48      	ble.n	80085e6 <__sflush_r+0xae>
 8008554:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008556:	2e00      	cmp	r6, #0
 8008558:	d045      	beq.n	80085e6 <__sflush_r+0xae>
 800855a:	2300      	movs	r3, #0
 800855c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008560:	682f      	ldr	r7, [r5, #0]
 8008562:	6a21      	ldr	r1, [r4, #32]
 8008564:	602b      	str	r3, [r5, #0]
 8008566:	d030      	beq.n	80085ca <__sflush_r+0x92>
 8008568:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	0759      	lsls	r1, r3, #29
 800856e:	d505      	bpl.n	800857c <__sflush_r+0x44>
 8008570:	6863      	ldr	r3, [r4, #4]
 8008572:	1ad2      	subs	r2, r2, r3
 8008574:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008576:	b10b      	cbz	r3, 800857c <__sflush_r+0x44>
 8008578:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800857a:	1ad2      	subs	r2, r2, r3
 800857c:	2300      	movs	r3, #0
 800857e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008580:	6a21      	ldr	r1, [r4, #32]
 8008582:	4628      	mov	r0, r5
 8008584:	47b0      	blx	r6
 8008586:	1c43      	adds	r3, r0, #1
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	d106      	bne.n	800859a <__sflush_r+0x62>
 800858c:	6829      	ldr	r1, [r5, #0]
 800858e:	291d      	cmp	r1, #29
 8008590:	d82b      	bhi.n	80085ea <__sflush_r+0xb2>
 8008592:	4a2a      	ldr	r2, [pc, #168]	@ (800863c <__sflush_r+0x104>)
 8008594:	410a      	asrs	r2, r1
 8008596:	07d6      	lsls	r6, r2, #31
 8008598:	d427      	bmi.n	80085ea <__sflush_r+0xb2>
 800859a:	2200      	movs	r2, #0
 800859c:	6062      	str	r2, [r4, #4]
 800859e:	04d9      	lsls	r1, r3, #19
 80085a0:	6922      	ldr	r2, [r4, #16]
 80085a2:	6022      	str	r2, [r4, #0]
 80085a4:	d504      	bpl.n	80085b0 <__sflush_r+0x78>
 80085a6:	1c42      	adds	r2, r0, #1
 80085a8:	d101      	bne.n	80085ae <__sflush_r+0x76>
 80085aa:	682b      	ldr	r3, [r5, #0]
 80085ac:	b903      	cbnz	r3, 80085b0 <__sflush_r+0x78>
 80085ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80085b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085b2:	602f      	str	r7, [r5, #0]
 80085b4:	b1b9      	cbz	r1, 80085e6 <__sflush_r+0xae>
 80085b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085ba:	4299      	cmp	r1, r3
 80085bc:	d002      	beq.n	80085c4 <__sflush_r+0x8c>
 80085be:	4628      	mov	r0, r5
 80085c0:	f7ff fa9a 	bl	8007af8 <_free_r>
 80085c4:	2300      	movs	r3, #0
 80085c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80085c8:	e00d      	b.n	80085e6 <__sflush_r+0xae>
 80085ca:	2301      	movs	r3, #1
 80085cc:	4628      	mov	r0, r5
 80085ce:	47b0      	blx	r6
 80085d0:	4602      	mov	r2, r0
 80085d2:	1c50      	adds	r0, r2, #1
 80085d4:	d1c9      	bne.n	800856a <__sflush_r+0x32>
 80085d6:	682b      	ldr	r3, [r5, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0c6      	beq.n	800856a <__sflush_r+0x32>
 80085dc:	2b1d      	cmp	r3, #29
 80085de:	d001      	beq.n	80085e4 <__sflush_r+0xac>
 80085e0:	2b16      	cmp	r3, #22
 80085e2:	d11e      	bne.n	8008622 <__sflush_r+0xea>
 80085e4:	602f      	str	r7, [r5, #0]
 80085e6:	2000      	movs	r0, #0
 80085e8:	e022      	b.n	8008630 <__sflush_r+0xf8>
 80085ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ee:	b21b      	sxth	r3, r3
 80085f0:	e01b      	b.n	800862a <__sflush_r+0xf2>
 80085f2:	690f      	ldr	r7, [r1, #16]
 80085f4:	2f00      	cmp	r7, #0
 80085f6:	d0f6      	beq.n	80085e6 <__sflush_r+0xae>
 80085f8:	0793      	lsls	r3, r2, #30
 80085fa:	680e      	ldr	r6, [r1, #0]
 80085fc:	bf08      	it	eq
 80085fe:	694b      	ldreq	r3, [r1, #20]
 8008600:	600f      	str	r7, [r1, #0]
 8008602:	bf18      	it	ne
 8008604:	2300      	movne	r3, #0
 8008606:	eba6 0807 	sub.w	r8, r6, r7
 800860a:	608b      	str	r3, [r1, #8]
 800860c:	f1b8 0f00 	cmp.w	r8, #0
 8008610:	dde9      	ble.n	80085e6 <__sflush_r+0xae>
 8008612:	6a21      	ldr	r1, [r4, #32]
 8008614:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008616:	4643      	mov	r3, r8
 8008618:	463a      	mov	r2, r7
 800861a:	4628      	mov	r0, r5
 800861c:	47b0      	blx	r6
 800861e:	2800      	cmp	r0, #0
 8008620:	dc08      	bgt.n	8008634 <__sflush_r+0xfc>
 8008622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800862a:	81a3      	strh	r3, [r4, #12]
 800862c:	f04f 30ff 	mov.w	r0, #4294967295
 8008630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008634:	4407      	add	r7, r0
 8008636:	eba8 0800 	sub.w	r8, r8, r0
 800863a:	e7e7      	b.n	800860c <__sflush_r+0xd4>
 800863c:	dfbffffe 	.word	0xdfbffffe

08008640 <_fflush_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	690b      	ldr	r3, [r1, #16]
 8008644:	4605      	mov	r5, r0
 8008646:	460c      	mov	r4, r1
 8008648:	b913      	cbnz	r3, 8008650 <_fflush_r+0x10>
 800864a:	2500      	movs	r5, #0
 800864c:	4628      	mov	r0, r5
 800864e:	bd38      	pop	{r3, r4, r5, pc}
 8008650:	b118      	cbz	r0, 800865a <_fflush_r+0x1a>
 8008652:	6a03      	ldr	r3, [r0, #32]
 8008654:	b90b      	cbnz	r3, 800865a <_fflush_r+0x1a>
 8008656:	f7ff f82d 	bl	80076b4 <__sinit>
 800865a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d0f3      	beq.n	800864a <_fflush_r+0xa>
 8008662:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008664:	07d0      	lsls	r0, r2, #31
 8008666:	d404      	bmi.n	8008672 <_fflush_r+0x32>
 8008668:	0599      	lsls	r1, r3, #22
 800866a:	d402      	bmi.n	8008672 <_fflush_r+0x32>
 800866c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800866e:	f7ff fa40 	bl	8007af2 <__retarget_lock_acquire_recursive>
 8008672:	4628      	mov	r0, r5
 8008674:	4621      	mov	r1, r4
 8008676:	f7ff ff5f 	bl	8008538 <__sflush_r>
 800867a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800867c:	07da      	lsls	r2, r3, #31
 800867e:	4605      	mov	r5, r0
 8008680:	d4e4      	bmi.n	800864c <_fflush_r+0xc>
 8008682:	89a3      	ldrh	r3, [r4, #12]
 8008684:	059b      	lsls	r3, r3, #22
 8008686:	d4e1      	bmi.n	800864c <_fflush_r+0xc>
 8008688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800868a:	f7ff fa33 	bl	8007af4 <__retarget_lock_release_recursive>
 800868e:	e7dd      	b.n	800864c <_fflush_r+0xc>

08008690 <__swhatbuf_r>:
 8008690:	b570      	push	{r4, r5, r6, lr}
 8008692:	460c      	mov	r4, r1
 8008694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008698:	2900      	cmp	r1, #0
 800869a:	b096      	sub	sp, #88	@ 0x58
 800869c:	4615      	mov	r5, r2
 800869e:	461e      	mov	r6, r3
 80086a0:	da0d      	bge.n	80086be <__swhatbuf_r+0x2e>
 80086a2:	89a3      	ldrh	r3, [r4, #12]
 80086a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086a8:	f04f 0100 	mov.w	r1, #0
 80086ac:	bf14      	ite	ne
 80086ae:	2340      	movne	r3, #64	@ 0x40
 80086b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086b4:	2000      	movs	r0, #0
 80086b6:	6031      	str	r1, [r6, #0]
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	b016      	add	sp, #88	@ 0x58
 80086bc:	bd70      	pop	{r4, r5, r6, pc}
 80086be:	466a      	mov	r2, sp
 80086c0:	f000 f896 	bl	80087f0 <_fstat_r>
 80086c4:	2800      	cmp	r0, #0
 80086c6:	dbec      	blt.n	80086a2 <__swhatbuf_r+0x12>
 80086c8:	9901      	ldr	r1, [sp, #4]
 80086ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086d2:	4259      	negs	r1, r3
 80086d4:	4159      	adcs	r1, r3
 80086d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086da:	e7eb      	b.n	80086b4 <__swhatbuf_r+0x24>

080086dc <__smakebuf_r>:
 80086dc:	898b      	ldrh	r3, [r1, #12]
 80086de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086e0:	079d      	lsls	r5, r3, #30
 80086e2:	4606      	mov	r6, r0
 80086e4:	460c      	mov	r4, r1
 80086e6:	d507      	bpl.n	80086f8 <__smakebuf_r+0x1c>
 80086e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086ec:	6023      	str	r3, [r4, #0]
 80086ee:	6123      	str	r3, [r4, #16]
 80086f0:	2301      	movs	r3, #1
 80086f2:	6163      	str	r3, [r4, #20]
 80086f4:	b003      	add	sp, #12
 80086f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086f8:	ab01      	add	r3, sp, #4
 80086fa:	466a      	mov	r2, sp
 80086fc:	f7ff ffc8 	bl	8008690 <__swhatbuf_r>
 8008700:	9f00      	ldr	r7, [sp, #0]
 8008702:	4605      	mov	r5, r0
 8008704:	4639      	mov	r1, r7
 8008706:	4630      	mov	r0, r6
 8008708:	f7ff fa62 	bl	8007bd0 <_malloc_r>
 800870c:	b948      	cbnz	r0, 8008722 <__smakebuf_r+0x46>
 800870e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008712:	059a      	lsls	r2, r3, #22
 8008714:	d4ee      	bmi.n	80086f4 <__smakebuf_r+0x18>
 8008716:	f023 0303 	bic.w	r3, r3, #3
 800871a:	f043 0302 	orr.w	r3, r3, #2
 800871e:	81a3      	strh	r3, [r4, #12]
 8008720:	e7e2      	b.n	80086e8 <__smakebuf_r+0xc>
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	6020      	str	r0, [r4, #0]
 8008726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800872a:	81a3      	strh	r3, [r4, #12]
 800872c:	9b01      	ldr	r3, [sp, #4]
 800872e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008732:	b15b      	cbz	r3, 800874c <__smakebuf_r+0x70>
 8008734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008738:	4630      	mov	r0, r6
 800873a:	f000 f86b 	bl	8008814 <_isatty_r>
 800873e:	b128      	cbz	r0, 800874c <__smakebuf_r+0x70>
 8008740:	89a3      	ldrh	r3, [r4, #12]
 8008742:	f023 0303 	bic.w	r3, r3, #3
 8008746:	f043 0301 	orr.w	r3, r3, #1
 800874a:	81a3      	strh	r3, [r4, #12]
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	431d      	orrs	r5, r3
 8008750:	81a5      	strh	r5, [r4, #12]
 8008752:	e7cf      	b.n	80086f4 <__smakebuf_r+0x18>

08008754 <_putc_r>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	460d      	mov	r5, r1
 8008758:	4614      	mov	r4, r2
 800875a:	4606      	mov	r6, r0
 800875c:	b118      	cbz	r0, 8008766 <_putc_r+0x12>
 800875e:	6a03      	ldr	r3, [r0, #32]
 8008760:	b90b      	cbnz	r3, 8008766 <_putc_r+0x12>
 8008762:	f7fe ffa7 	bl	80076b4 <__sinit>
 8008766:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008768:	07d8      	lsls	r0, r3, #31
 800876a:	d405      	bmi.n	8008778 <_putc_r+0x24>
 800876c:	89a3      	ldrh	r3, [r4, #12]
 800876e:	0599      	lsls	r1, r3, #22
 8008770:	d402      	bmi.n	8008778 <_putc_r+0x24>
 8008772:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008774:	f7ff f9bd 	bl	8007af2 <__retarget_lock_acquire_recursive>
 8008778:	68a3      	ldr	r3, [r4, #8]
 800877a:	3b01      	subs	r3, #1
 800877c:	2b00      	cmp	r3, #0
 800877e:	60a3      	str	r3, [r4, #8]
 8008780:	da05      	bge.n	800878e <_putc_r+0x3a>
 8008782:	69a2      	ldr	r2, [r4, #24]
 8008784:	4293      	cmp	r3, r2
 8008786:	db12      	blt.n	80087ae <_putc_r+0x5a>
 8008788:	b2eb      	uxtb	r3, r5
 800878a:	2b0a      	cmp	r3, #10
 800878c:	d00f      	beq.n	80087ae <_putc_r+0x5a>
 800878e:	6823      	ldr	r3, [r4, #0]
 8008790:	1c5a      	adds	r2, r3, #1
 8008792:	6022      	str	r2, [r4, #0]
 8008794:	701d      	strb	r5, [r3, #0]
 8008796:	b2ed      	uxtb	r5, r5
 8008798:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800879a:	07da      	lsls	r2, r3, #31
 800879c:	d405      	bmi.n	80087aa <_putc_r+0x56>
 800879e:	89a3      	ldrh	r3, [r4, #12]
 80087a0:	059b      	lsls	r3, r3, #22
 80087a2:	d402      	bmi.n	80087aa <_putc_r+0x56>
 80087a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087a6:	f7ff f9a5 	bl	8007af4 <__retarget_lock_release_recursive>
 80087aa:	4628      	mov	r0, r5
 80087ac:	bd70      	pop	{r4, r5, r6, pc}
 80087ae:	4629      	mov	r1, r5
 80087b0:	4622      	mov	r2, r4
 80087b2:	4630      	mov	r0, r6
 80087b4:	f7ff f88f 	bl	80078d6 <__swbuf_r>
 80087b8:	4605      	mov	r5, r0
 80087ba:	e7ed      	b.n	8008798 <_putc_r+0x44>

080087bc <memmove>:
 80087bc:	4288      	cmp	r0, r1
 80087be:	b510      	push	{r4, lr}
 80087c0:	eb01 0402 	add.w	r4, r1, r2
 80087c4:	d902      	bls.n	80087cc <memmove+0x10>
 80087c6:	4284      	cmp	r4, r0
 80087c8:	4623      	mov	r3, r4
 80087ca:	d807      	bhi.n	80087dc <memmove+0x20>
 80087cc:	1e43      	subs	r3, r0, #1
 80087ce:	42a1      	cmp	r1, r4
 80087d0:	d008      	beq.n	80087e4 <memmove+0x28>
 80087d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80087d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80087da:	e7f8      	b.n	80087ce <memmove+0x12>
 80087dc:	4402      	add	r2, r0
 80087de:	4601      	mov	r1, r0
 80087e0:	428a      	cmp	r2, r1
 80087e2:	d100      	bne.n	80087e6 <memmove+0x2a>
 80087e4:	bd10      	pop	{r4, pc}
 80087e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087ee:	e7f7      	b.n	80087e0 <memmove+0x24>

080087f0 <_fstat_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d07      	ldr	r5, [pc, #28]	@ (8008810 <_fstat_r+0x20>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	4611      	mov	r1, r2
 80087fc:	602b      	str	r3, [r5, #0]
 80087fe:	f7f8 fde6 	bl	80013ce <_fstat>
 8008802:	1c43      	adds	r3, r0, #1
 8008804:	d102      	bne.n	800880c <_fstat_r+0x1c>
 8008806:	682b      	ldr	r3, [r5, #0]
 8008808:	b103      	cbz	r3, 800880c <_fstat_r+0x1c>
 800880a:	6023      	str	r3, [r4, #0]
 800880c:	bd38      	pop	{r3, r4, r5, pc}
 800880e:	bf00      	nop
 8008810:	20000520 	.word	0x20000520

08008814 <_isatty_r>:
 8008814:	b538      	push	{r3, r4, r5, lr}
 8008816:	4d06      	ldr	r5, [pc, #24]	@ (8008830 <_isatty_r+0x1c>)
 8008818:	2300      	movs	r3, #0
 800881a:	4604      	mov	r4, r0
 800881c:	4608      	mov	r0, r1
 800881e:	602b      	str	r3, [r5, #0]
 8008820:	f7f8 fde5 	bl	80013ee <_isatty>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	d102      	bne.n	800882e <_isatty_r+0x1a>
 8008828:	682b      	ldr	r3, [r5, #0]
 800882a:	b103      	cbz	r3, 800882e <_isatty_r+0x1a>
 800882c:	6023      	str	r3, [r4, #0]
 800882e:	bd38      	pop	{r3, r4, r5, pc}
 8008830:	20000520 	.word	0x20000520

08008834 <_sbrk_r>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	4d06      	ldr	r5, [pc, #24]	@ (8008850 <_sbrk_r+0x1c>)
 8008838:	2300      	movs	r3, #0
 800883a:	4604      	mov	r4, r0
 800883c:	4608      	mov	r0, r1
 800883e:	602b      	str	r3, [r5, #0]
 8008840:	f7f8 fdee 	bl	8001420 <_sbrk>
 8008844:	1c43      	adds	r3, r0, #1
 8008846:	d102      	bne.n	800884e <_sbrk_r+0x1a>
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	b103      	cbz	r3, 800884e <_sbrk_r+0x1a>
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	bd38      	pop	{r3, r4, r5, pc}
 8008850:	20000520 	.word	0x20000520

08008854 <memcpy>:
 8008854:	440a      	add	r2, r1
 8008856:	4291      	cmp	r1, r2
 8008858:	f100 33ff 	add.w	r3, r0, #4294967295
 800885c:	d100      	bne.n	8008860 <memcpy+0xc>
 800885e:	4770      	bx	lr
 8008860:	b510      	push	{r4, lr}
 8008862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800886a:	4291      	cmp	r1, r2
 800886c:	d1f9      	bne.n	8008862 <memcpy+0xe>
 800886e:	bd10      	pop	{r4, pc}

08008870 <_realloc_r>:
 8008870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008874:	4680      	mov	r8, r0
 8008876:	4615      	mov	r5, r2
 8008878:	460c      	mov	r4, r1
 800887a:	b921      	cbnz	r1, 8008886 <_realloc_r+0x16>
 800887c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008880:	4611      	mov	r1, r2
 8008882:	f7ff b9a5 	b.w	8007bd0 <_malloc_r>
 8008886:	b92a      	cbnz	r2, 8008894 <_realloc_r+0x24>
 8008888:	f7ff f936 	bl	8007af8 <_free_r>
 800888c:	2400      	movs	r4, #0
 800888e:	4620      	mov	r0, r4
 8008890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008894:	f000 f81a 	bl	80088cc <_malloc_usable_size_r>
 8008898:	4285      	cmp	r5, r0
 800889a:	4606      	mov	r6, r0
 800889c:	d802      	bhi.n	80088a4 <_realloc_r+0x34>
 800889e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80088a2:	d8f4      	bhi.n	800888e <_realloc_r+0x1e>
 80088a4:	4629      	mov	r1, r5
 80088a6:	4640      	mov	r0, r8
 80088a8:	f7ff f992 	bl	8007bd0 <_malloc_r>
 80088ac:	4607      	mov	r7, r0
 80088ae:	2800      	cmp	r0, #0
 80088b0:	d0ec      	beq.n	800888c <_realloc_r+0x1c>
 80088b2:	42b5      	cmp	r5, r6
 80088b4:	462a      	mov	r2, r5
 80088b6:	4621      	mov	r1, r4
 80088b8:	bf28      	it	cs
 80088ba:	4632      	movcs	r2, r6
 80088bc:	f7ff ffca 	bl	8008854 <memcpy>
 80088c0:	4621      	mov	r1, r4
 80088c2:	4640      	mov	r0, r8
 80088c4:	f7ff f918 	bl	8007af8 <_free_r>
 80088c8:	463c      	mov	r4, r7
 80088ca:	e7e0      	b.n	800888e <_realloc_r+0x1e>

080088cc <_malloc_usable_size_r>:
 80088cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088d0:	1f18      	subs	r0, r3, #4
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	bfbc      	itt	lt
 80088d6:	580b      	ldrlt	r3, [r1, r0]
 80088d8:	18c0      	addlt	r0, r0, r3
 80088da:	4770      	bx	lr

080088dc <_init>:
 80088dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088de:	bf00      	nop
 80088e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088e2:	bc08      	pop	{r3}
 80088e4:	469e      	mov	lr, r3
 80088e6:	4770      	bx	lr

080088e8 <_fini>:
 80088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ea:	bf00      	nop
 80088ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ee:	bc08      	pop	{r3}
 80088f0:	469e      	mov	lr, r3
 80088f2:	4770      	bx	lr
