<stg><name>DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %q = alloca i32 1

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %p

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %q

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln18 = icmp_eq  i7 %indvar_flatten_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18 = br i1 %icmp_ln18, void %.split54, void %.preheader6.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split54:0 %q_load = load i4 %q

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split54:1 %p_load = load i4 %p

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split54:2 %add_ln18 = add i4 %p_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split54:5 %icmp_ln19 = icmp_eq  i4 %q_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split54:6 %select_ln18 = select i1 %icmp_ln19, i4 0, i4 %q_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split54:7 %select_ln18_1 = select i1 %icmp_ln19, i4 %add_ln18, i4 %p_load

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split54:8 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln18_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split54:9 %tmp_21 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln18_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="5">
<![CDATA[
.split54:10 %zext_ln20_2 = zext i5 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split54:11 %add_ln20_2 = add i7 %tmp_s, i7 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="4">
<![CDATA[
.split54:13 %zext_ln20_3 = zext i4 %select_ln18

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split54:14 %add_ln20_3 = add i7 %add_ln20_2, i7 %zext_ln20_3

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="4">
<![CDATA[
.split54:17 %q_cast = zext i4 %select_ln18

]]></Node>
<StgValue><ssdm name="q_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split54:19 %add_ln20_1 = add i5 %tmp_21, i5 %q_cast

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="5">
<![CDATA[
.split54:20 %zext_ln20 = zext i5 %add_ln20_1

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split54:21 %add_ln20 = add i7 %zext_ln20, i7 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
.split54:22 %zext_ln20_1 = zext i7 %add_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:23 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
.split54:24 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split54:27 %add_ln19 = add i4 %select_ln18, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split54:28 %store_ln18 = store i7 %add_ln18_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split54:29 %store_ln18 = store i4 %select_ln18_1, i4 %p

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split54:30 %store_ln19 = store i4 %add_ln19, i4 %q

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
.preheader6.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_19_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split54:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split54:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
.split54:15 %zext_ln20_4 = zext i7 %add_ln20_3

]]></Node>
<StgValue><ssdm name="zext_ln20_4"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split54:16 %temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln20_4

]]></Node>
<StgValue><ssdm name="temp_input_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split54:18 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
.split54:24 %input_load = load i7 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
.split54:25 %bitcast_ln20 = bitcast i32 %input_load

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split54:26 %store_ln20 = store i32 %bitcast_ln20, i7 %temp_input_addr_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split54:31 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="temp_input" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="temp_input"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="q" fromId="63" toId="5">
</dataflow>
<dataflow id="65" from="StgValue_63" to="p" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_63" to="indvar_flatten" fromId="63" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="input_r" to="specinterface_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="71" from="empty_2" to="specinterface_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="76" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="80" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="81" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="82" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="87" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="88" from="empty_4" to="specinterface_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="indvar_flatten" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_92" to="store_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="p" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_92" to="store_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="96" from="q" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="97" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="13">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="105" from="p_str" to="specpipeline_ln0" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="indvar_flatten_load" to="icmp_ln18" fromId="13" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_107" to="icmp_ln18" fromId="107" toId="15">
</dataflow>
<dataflow id="109" from="indvar_flatten_load" to="add_ln18_1" fromId="13" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln18_1" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="icmp_ln18" to="br_ln18" fromId="15" toId="17">
</dataflow>
<dataflow id="113" from="q" to="q_load" fromId="5" toId="18">
</dataflow>
<dataflow id="114" from="p" to="p_load" fromId="6" toId="19">
</dataflow>
<dataflow id="115" from="p_load" to="add_ln18" fromId="19" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln18" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="q_load" to="icmp_ln19" fromId="18" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln19" fromId="119" toId="21">
</dataflow>
<dataflow id="121" from="icmp_ln19" to="select_ln18" fromId="21" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_92" to="select_ln18" fromId="92" toId="22">
</dataflow>
<dataflow id="123" from="q_load" to="select_ln18" fromId="18" toId="22">
</dataflow>
<dataflow id="124" from="icmp_ln19" to="select_ln18_1" fromId="21" toId="23">
</dataflow>
<dataflow id="125" from="add_ln18" to="select_ln18_1" fromId="20" toId="23">
</dataflow>
<dataflow id="126" from="p_load" to="select_ln18_1" fromId="19" toId="23">
</dataflow>
<dataflow id="128" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_s" fromId="127" toId="24">
</dataflow>
<dataflow id="129" from="select_ln18_1" to="tmp_s" fromId="23" toId="24">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp_s" fromId="130" toId="24">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_21" fromId="132" toId="25">
</dataflow>
<dataflow id="134" from="select_ln18_1" to="tmp_21" fromId="23" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_135" to="tmp_21" fromId="135" toId="25">
</dataflow>
<dataflow id="137" from="tmp_21" to="zext_ln20_2" fromId="25" toId="26">
</dataflow>
<dataflow id="138" from="tmp_s" to="add_ln20_2" fromId="24" toId="27">
</dataflow>
<dataflow id="139" from="zext_ln20_2" to="add_ln20_2" fromId="26" toId="27">
</dataflow>
<dataflow id="140" from="select_ln18" to="zext_ln20_3" fromId="22" toId="28">
</dataflow>
<dataflow id="141" from="add_ln20_2" to="add_ln20_3" fromId="27" toId="29">
</dataflow>
<dataflow id="142" from="zext_ln20_3" to="add_ln20_3" fromId="28" toId="29">
</dataflow>
<dataflow id="143" from="select_ln18" to="q_cast" fromId="22" toId="30">
</dataflow>
<dataflow id="144" from="tmp_21" to="add_ln20_1" fromId="25" toId="31">
</dataflow>
<dataflow id="145" from="q_cast" to="add_ln20_1" fromId="30" toId="31">
</dataflow>
<dataflow id="146" from="add_ln20_1" to="zext_ln20" fromId="31" toId="32">
</dataflow>
<dataflow id="147" from="zext_ln20" to="add_ln20" fromId="32" toId="33">
</dataflow>
<dataflow id="148" from="tmp_s" to="add_ln20" fromId="24" toId="33">
</dataflow>
<dataflow id="149" from="add_ln20" to="zext_ln20_1" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="input_r" to="input_addr" fromId="62" toId="35">
</dataflow>
<dataflow id="152" from="StgValue_151" to="input_addr" fromId="151" toId="35">
</dataflow>
<dataflow id="153" from="zext_ln20_1" to="input_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="154" from="input_addr" to="input_load" fromId="35" toId="36">
</dataflow>
<dataflow id="155" from="select_ln18" to="add_ln19" fromId="22" toId="37">
</dataflow>
<dataflow id="156" from="StgValue_116" to="add_ln19" fromId="116" toId="37">
</dataflow>
<dataflow id="157" from="add_ln18_1" to="store_ln18" fromId="16" toId="38">
</dataflow>
<dataflow id="158" from="indvar_flatten" to="store_ln18" fromId="7" toId="38">
</dataflow>
<dataflow id="159" from="select_ln18_1" to="store_ln18" fromId="23" toId="39">
</dataflow>
<dataflow id="160" from="p" to="store_ln18" fromId="6" toId="39">
</dataflow>
<dataflow id="161" from="add_ln19" to="store_ln19" fromId="37" toId="40">
</dataflow>
<dataflow id="162" from="q" to="store_ln19" fromId="5" toId="40">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="163" toId="41">
</dataflow>
<dataflow id="166" from="VITIS_LOOP_18_1_VITIS_LOOP_19_2_str" to="specloopname_ln0" fromId="165" toId="41">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="167" toId="42">
</dataflow>
<dataflow id="170" from="StgValue_169" to="empty" fromId="169" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_169" to="empty" fromId="169" toId="42">
</dataflow>
<dataflow id="172" from="StgValue_169" to="empty" fromId="169" toId="42">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="43">
</dataflow>
<dataflow id="177" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="43">
</dataflow>
<dataflow id="178" from="p_str" to="specpipeline_ln0" fromId="104" toId="43">
</dataflow>
<dataflow id="179" from="add_ln20_3" to="zext_ln20_4" fromId="29" toId="44">
</dataflow>
<dataflow id="180" from="temp_input" to="temp_input_addr_2" fromId="61" toId="45">
</dataflow>
<dataflow id="181" from="StgValue_151" to="temp_input_addr_2" fromId="151" toId="45">
</dataflow>
<dataflow id="182" from="zext_ln20_4" to="temp_input_addr_2" fromId="44" toId="45">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="163" toId="46">
</dataflow>
<dataflow id="185" from="empty_0" to="specloopname_ln19" fromId="184" toId="46">
</dataflow>
<dataflow id="186" from="input_addr" to="input_load" fromId="35" toId="47">
</dataflow>
<dataflow id="187" from="input_load" to="bitcast_ln20" fromId="47" toId="48">
</dataflow>
<dataflow id="188" from="bitcast_ln20" to="store_ln20" fromId="48" toId="49">
</dataflow>
<dataflow id="189" from="temp_input_addr_2" to="store_ln20" fromId="45" toId="49">
</dataflow>
<dataflow id="190" from="icmp_ln18" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
