--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle
ise -v 3 -s 5 -n 3 -fastpaths -xml FILTER.twx FILTER.ncd -o FILTER.twr
FILTER.pcf

Design file:              FILTER.ncd
Physical constraint file: FILTER.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Filter_In(0)|    1.177(R)|    0.007(R)|CLK_int           |   0.000|
Filter_In(1)|    0.503(R)|    0.546(R)|CLK_int           |   0.000|
Filter_In(2)|    0.502(R)|    0.548(R)|CLK_int           |   0.000|
Filter_In(3)|    0.821(R)|    0.291(R)|CLK_int           |   0.000|
Filter_In(4)|    0.513(R)|    0.538(R)|CLK_int           |   0.000|
Filter_In(5)|    1.179(R)|    0.005(R)|CLK_int           |   0.000|
Filter_In(6)|    0.502(R)|    0.548(R)|CLK_int           |   0.000|
Filter_In(7)|    0.763(R)|    0.338(R)|CLK_int           |   0.000|
Reset       |    4.127(R)|   -0.684(R)|CLK_int           |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ADC_Convstb  |    7.613(R)|CLK_int           |   0.000|
ADC_Rdb      |    7.388(R)|CLK_int           |   0.000|
CLRB         |    7.336(R)|CLK_int           |   0.000|
DAC_WRb      |    7.323(R)|CLK_int           |   0.000|
Filter_Out(0)|    7.937(R)|CLK_int           |   0.000|
Filter_Out(1)|    7.292(R)|CLK_int           |   0.000|
Filter_Out(2)|    7.593(R)|CLK_int           |   0.000|
Filter_Out(3)|    7.886(R)|CLK_int           |   0.000|
Filter_Out(4)|    7.291(R)|CLK_int           |   0.000|
Filter_Out(5)|    7.298(R)|CLK_int           |   0.000|
Filter_Out(6)|    8.510(R)|CLK_int           |   0.000|
Filter_Out(7)|    7.593(R)|CLK_int           |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.797|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 14 10:09:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 87 MB



