
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007530  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  080076b8  080076b8  0000f6b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  080076c0  080076c0  0000f6c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000460  20000000  080076c4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00013dfc  20000460  08007b24  00010460  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  2001425c  0801b920  00010460  2**0
                  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000b002  00000000  00000000  0001048e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000023c9  00000000  00000000  0001b490  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000469d  00000000  00000000  0001d859  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c80  00000000  00000000  00021ef6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b20  00000000  00000000  00022b76  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005d84  00000000  00000000  00023696  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000042af  00000000  00000000  0002941a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000070  00000000  00000000  0002d6c9  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002c84  00000000  00000000  0002d73c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000460 	.word	0x20000460
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080076a0 	.word	0x080076a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b113      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b103      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c4:	4798      	blx	r3
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080076a0 	.word	0x080076a0
 80001d0:	20000464 	.word	0x20000464
 80001d4:	20000460 	.word	0x20000460
 80001d8:	00000000 	.word	0x00000000

080001dc <memcpy>:
 80001dc:	4684      	mov	ip, r0
 80001de:	ea41 0300 	orr.w	r3, r1, r0
 80001e2:	f013 0303 	ands.w	r3, r3, #3
 80001e6:	d16d      	bne.n	80002c4 <memcpy+0xe8>
 80001e8:	3a40      	subs	r2, #64	; 0x40
 80001ea:	d341      	bcc.n	8000270 <memcpy+0x94>
 80001ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f0:	f840 3b04 	str.w	r3, [r0], #4
 80001f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f8:	f840 3b04 	str.w	r3, [r0], #4
 80001fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000200:	f840 3b04 	str.w	r3, [r0], #4
 8000204:	f851 3b04 	ldr.w	r3, [r1], #4
 8000208:	f840 3b04 	str.w	r3, [r0], #4
 800020c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000210:	f840 3b04 	str.w	r3, [r0], #4
 8000214:	f851 3b04 	ldr.w	r3, [r1], #4
 8000218:	f840 3b04 	str.w	r3, [r0], #4
 800021c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000220:	f840 3b04 	str.w	r3, [r0], #4
 8000224:	f851 3b04 	ldr.w	r3, [r1], #4
 8000228:	f840 3b04 	str.w	r3, [r0], #4
 800022c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000230:	f840 3b04 	str.w	r3, [r0], #4
 8000234:	f851 3b04 	ldr.w	r3, [r1], #4
 8000238:	f840 3b04 	str.w	r3, [r0], #4
 800023c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000240:	f840 3b04 	str.w	r3, [r0], #4
 8000244:	f851 3b04 	ldr.w	r3, [r1], #4
 8000248:	f840 3b04 	str.w	r3, [r0], #4
 800024c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000250:	f840 3b04 	str.w	r3, [r0], #4
 8000254:	f851 3b04 	ldr.w	r3, [r1], #4
 8000258:	f840 3b04 	str.w	r3, [r0], #4
 800025c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000260:	f840 3b04 	str.w	r3, [r0], #4
 8000264:	f851 3b04 	ldr.w	r3, [r1], #4
 8000268:	f840 3b04 	str.w	r3, [r0], #4
 800026c:	3a40      	subs	r2, #64	; 0x40
 800026e:	d2bd      	bcs.n	80001ec <memcpy+0x10>
 8000270:	3230      	adds	r2, #48	; 0x30
 8000272:	d311      	bcc.n	8000298 <memcpy+0xbc>
 8000274:	f851 3b04 	ldr.w	r3, [r1], #4
 8000278:	f840 3b04 	str.w	r3, [r0], #4
 800027c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000280:	f840 3b04 	str.w	r3, [r0], #4
 8000284:	f851 3b04 	ldr.w	r3, [r1], #4
 8000288:	f840 3b04 	str.w	r3, [r0], #4
 800028c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000290:	f840 3b04 	str.w	r3, [r0], #4
 8000294:	3a10      	subs	r2, #16
 8000296:	d2ed      	bcs.n	8000274 <memcpy+0x98>
 8000298:	320c      	adds	r2, #12
 800029a:	d305      	bcc.n	80002a8 <memcpy+0xcc>
 800029c:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a0:	f840 3b04 	str.w	r3, [r0], #4
 80002a4:	3a04      	subs	r2, #4
 80002a6:	d2f9      	bcs.n	800029c <memcpy+0xc0>
 80002a8:	3204      	adds	r2, #4
 80002aa:	d008      	beq.n	80002be <memcpy+0xe2>
 80002ac:	07d2      	lsls	r2, r2, #31
 80002ae:	bf1c      	itt	ne
 80002b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002b4:	f800 3b01 	strbne.w	r3, [r0], #1
 80002b8:	d301      	bcc.n	80002be <memcpy+0xe2>
 80002ba:	880b      	ldrh	r3, [r1, #0]
 80002bc:	8003      	strh	r3, [r0, #0]
 80002be:	4660      	mov	r0, ip
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	2a08      	cmp	r2, #8
 80002c6:	d313      	bcc.n	80002f0 <memcpy+0x114>
 80002c8:	078b      	lsls	r3, r1, #30
 80002ca:	d08d      	beq.n	80001e8 <memcpy+0xc>
 80002cc:	f010 0303 	ands.w	r3, r0, #3
 80002d0:	d08a      	beq.n	80001e8 <memcpy+0xc>
 80002d2:	f1c3 0304 	rsb	r3, r3, #4
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	07db      	lsls	r3, r3, #31
 80002da:	bf1c      	itt	ne
 80002dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002e0:	f800 3b01 	strbne.w	r3, [r0], #1
 80002e4:	d380      	bcc.n	80001e8 <memcpy+0xc>
 80002e6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80002ea:	f820 3b02 	strh.w	r3, [r0], #2
 80002ee:	e77b      	b.n	80001e8 <memcpy+0xc>
 80002f0:	3a04      	subs	r2, #4
 80002f2:	d3d9      	bcc.n	80002a8 <memcpy+0xcc>
 80002f4:	3a01      	subs	r2, #1
 80002f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002fa:	f800 3b01 	strb.w	r3, [r0], #1
 80002fe:	d2f9      	bcs.n	80002f4 <memcpy+0x118>
 8000300:	780b      	ldrb	r3, [r1, #0]
 8000302:	7003      	strb	r3, [r0, #0]
 8000304:	784b      	ldrb	r3, [r1, #1]
 8000306:	7043      	strb	r3, [r0, #1]
 8000308:	788b      	ldrb	r3, [r1, #2]
 800030a:	7083      	strb	r3, [r0, #2]
 800030c:	4660      	mov	r0, ip
 800030e:	4770      	bx	lr

08000310 <init_SPIx>:
/* ----------------------------------------------------------*/
/* --    this function initializes the SPI1 peripheral     --*/


/* initialize SPI1 */
void init_SPIx(void){
 8000310:	b580      	push	{r7, lr}
 8000312:	b09a      	sub	sp, #104	; 0x68
 8000314:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;

	
	
	// enable clock for used IO pins
	RCC_AHB1PeriphClockCmd(SPIx_MOSI_GPIO_CLK, ENABLE);
 8000316:	2001      	movs	r0, #1
 8000318:	2101      	movs	r1, #1
 800031a:	f005 fddb 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_MISO_GPIO_CLK, ENABLE);
 800031e:	2001      	movs	r0, #1
 8000320:	2101      	movs	r1, #1
 8000322:	f005 fdd7 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_SCK_GPIO_CLK, ENABLE);
 8000326:	2001      	movs	r0, #1
 8000328:	2101      	movs	r1, #1
 800032a:	f005 fdd3 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	 * PA5 = SCK
	 * PA6 = MISO
	 * PA7 = MOSI
	 */
	// MOSI PA7
	GPIO_InitStruct.GPIO_Pin = SPIx_MOSI_PIN ;
 800032e:	2380      	movs	r3, #128	; 0x80
 8000330:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000332:	2302      	movs	r3, #2
 8000334:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000338:	2300      	movs	r3, #0
 800033a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800033e:	2303      	movs	r3, #3
 8000340:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000344:	2302      	movs	r3, #2
 8000346:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800034a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800034e:	48b1      	ldr	r0, [pc, #708]	; (8000614 <init_SPIx+0x304>)
 8000350:	4619      	mov	r1, r3
 8000352:	f005 fad7 	bl	8005904 <GPIO_Init>
	// SCK PA5
	GPIO_InitStruct.GPIO_Pin = SPIx_SCK_PIN;
 8000356:	2320      	movs	r3, #32
 8000358:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800035a:	2302      	movs	r3, #2
 800035c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000360:	2300      	movs	r3, #0
 8000362:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000366:	2303      	movs	r3, #3
 8000368:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 800036c:	2302      	movs	r3, #2
 800036e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000372:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000376:	48a7      	ldr	r0, [pc, #668]	; (8000614 <init_SPIx+0x304>)
 8000378:	4619      	mov	r1, r3
 800037a:	f005 fac3 	bl	8005904 <GPIO_Init>
	// MISO PA6
	GPIO_InitStruct.GPIO_Pin = SPIx_MISO_PIN;
 800037e:	2340      	movs	r3, #64	; 0x40
 8000380:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000382:	2302      	movs	r3, #2
 8000384:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 8000388:	2301      	movs	r3, #1
 800038a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800038e:	2303      	movs	r3, #3
 8000390:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 800039a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800039e:	489d      	ldr	r0, [pc, #628]	; (8000614 <init_SPIx+0x304>)
 80003a0:	4619      	mov	r1, r3
 80003a2:	f005 faaf 	bl	8005904 <GPIO_Init>
	
	// connect SPI1 pins to SPI alternate function
	GPIO_PinAFConfig(SPIx_MISO_GPIO_PORT, SPIx_MISO_SOURCE, SPIx_MISO_AF);
 80003a6:	489b      	ldr	r0, [pc, #620]	; (8000614 <init_SPIx+0x304>)
 80003a8:	2106      	movs	r1, #6
 80003aa:	2205      	movs	r2, #5
 80003ac:	f005 fbc0 	bl	8005b30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_MOSI_GPIO_PORT, SPIx_MOSI_SOURCE, SPIx_MOSI_AF);
 80003b0:	4898      	ldr	r0, [pc, #608]	; (8000614 <init_SPIx+0x304>)
 80003b2:	2107      	movs	r1, #7
 80003b4:	2205      	movs	r2, #5
 80003b6:	f005 fbbb 	bl	8005b30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_SCK_GPIO_PORT,  SPIx_SCK_SOURCE,  SPIx_SCK_AF);
 80003ba:	4896      	ldr	r0, [pc, #600]	; (8000614 <init_SPIx+0x304>)
 80003bc:	2105      	movs	r1, #5
 80003be:	2205      	movs	r2, #5
 80003c0:	f005 fbb6 	bl	8005b30 <GPIO_PinAFConfig>


	RCC_AHB1PeriphClockCmd(WIZ_HR_GPIO_CLK, ENABLE);
 80003c4:	2004      	movs	r0, #4
 80003c6:	2101      	movs	r1, #1
 80003c8:	f005 fd84 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(WIZ_IT_GPIO_CLK, ENABLE);
 80003cc:	2004      	movs	r0, #4
 80003ce:	2101      	movs	r1, #1
 80003d0:	f005 fd80 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	
		
	/* Configure the chip select pin
	   in this case we will use PA4 */
	GPIO_InitStruct.GPIO_Pin = SPIx_CS_PIN;
 80003d4:	2310      	movs	r3, #16
 80003d6:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80003d8:	2301      	movs	r3, #1
 80003da:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80003de:	2300      	movs	r3, #0
 80003e0:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80003e4:	2303      	movs	r3, #3
 80003e6:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80003ea:	2301      	movs	r3, #1
 80003ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(SPIx_CS_GPIO_PORT, &GPIO_InitStruct);
 80003f0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80003f4:	4887      	ldr	r0, [pc, #540]	; (8000614 <init_SPIx+0x304>)
 80003f6:	4619      	mov	r1, r3
 80003f8:	f005 fa84 	bl	8005904 <GPIO_Init>
	
	CSOFF(); // set PA4 high
 80003fc:	4b85      	ldr	r3, [pc, #532]	; (8000614 <init_SPIx+0x304>)
 80003fe:	4a85      	ldr	r2, [pc, #532]	; (8000614 <init_SPIx+0x304>)
 8000400:	8b12      	ldrh	r2, [r2, #24]
 8000402:	b292      	uxth	r2, r2
 8000404:	f042 0210 	orr.w	r2, r2, #16
 8000408:	b292      	uxth	r2, r2
 800040a:	831a      	strh	r2, [r3, #24]

	/* Configure the hard reset pin
	   in this case we will use PA3 */
	GPIO_InitStruct.GPIO_Pin = WIZ_HR_PIN;
 800040c:	2320      	movs	r3, #32
 800040e:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000410:	2301      	movs	r3, #1
 8000412:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000416:	2300      	movs	r3, #0
 8000418:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800041c:	2303      	movs	r3, #3
 800041e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000422:	2301      	movs	r3, #1
 8000424:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_Init(WIZ_HR_GPIO_PORT, &GPIO_InitStruct);
 8000428:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800042c:	487a      	ldr	r0, [pc, #488]	; (8000618 <init_SPIx+0x308>)
 800042e:	4619      	mov	r1, r3
 8000430:	f005 fa68 	bl	8005904 <GPIO_Init>
	
	RESET_LOW(); // set PA3 high
 8000434:	4b78      	ldr	r3, [pc, #480]	; (8000618 <init_SPIx+0x308>)
 8000436:	4a78      	ldr	r2, [pc, #480]	; (8000618 <init_SPIx+0x308>)
 8000438:	8b12      	ldrh	r2, [r2, #24]
 800043a:	b292      	uxth	r2, r2
 800043c:	f042 0220 	orr.w	r2, r2, #32
 8000440:	b292      	uxth	r2, r2
 8000442:	831a      	strh	r2, [r3, #24]

	// enable peripheral clock
	RCC_APB2PeriphClockCmd(SPIx_CLK, ENABLE);
 8000444:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000448:	2101      	movs	r1, #1
 800044a:	f005 fd7b 	bl	8005f44 <RCC_APB2PeriphClockCmd>
	
	/* configure SPI1 in Mode 0 
	 * CPOL = 0 --> clock is low when idle
	 * CPHA = 0 --> data is sampled at the first edge
	 */
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex; // set to full duplex mode, seperate MOSI and MISO lines
 800044e:	2300      	movs	r3, #0
 8000450:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;     // transmit in master mode, NSS pin has to be always high
 8000454:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000458:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b; // one packet of data is 8 bits wide
 800045c:	2300      	movs	r3, #0
 800045e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;        // clock is low when idle
 8000462:	2300      	movs	r3, #0
 8000464:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;      // data sampled at second edge
 8000468:	2300      	movs	r3, #0
 800046a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set; // set the NSS management to internal and pull internal NSS high
 800046e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000472:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; // SPI frequency is APB2 frequency / 4
 8000476:	2308      	movs	r3, #8
 8000478:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;// data is transmitted MSB first
 800047c:	2300      	movs	r3, #0
 800047e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	SPI_Init(SPIx, &SPI_InitStruct); 
 8000482:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000486:	4865      	ldr	r0, [pc, #404]	; (800061c <init_SPIx+0x30c>)
 8000488:	4619      	mov	r1, r3
 800048a:	f005 fd93 	bl	8005fb4 <SPI_Init>
	
	SPI_Cmd(SPIx, ENABLE);			
 800048e:	4863      	ldr	r0, [pc, #396]	; (800061c <init_SPIx+0x30c>)
 8000490:	2101      	movs	r1, #1
 8000492:	f005 fe81 	bl	8006198 <SPI_Cmd>
	

	/* setup DMA */

	// enable clock 
	RCC_AHB1PeriphClockCmd (SPIx_DMA_CLK, ENABLE); 
 8000496:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800049a:	2101      	movs	r1, #1
 800049c:	f005 fd1a 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	
	// start with blank DMA configuration
	DMA_DeInit (SPIx_TX_DMA_STREAM);
 80004a0:	485f      	ldr	r0, [pc, #380]	; (8000620 <init_SPIx+0x310>)
 80004a2:	f004 f947 	bl	8004734 <DMA_DeInit>
	DMA_DeInit (SPIx_RX_DMA_STREAM);
 80004a6:	485f      	ldr	r0, [pc, #380]	; (8000624 <init_SPIx+0x314>)
 80004a8:	f004 f944 	bl	8004734 <DMA_DeInit>

	// check if DMA stream is disabled before enabling 
	// this is useful when stream is enabled and disabled multiple times. 
	while (DMA_GetCmdStatus (SPIx_TX_DMA_STREAM) != DISABLE);
 80004ac:	bf00      	nop
 80004ae:	485c      	ldr	r0, [pc, #368]	; (8000620 <init_SPIx+0x310>)
 80004b0:	f004 fd50 	bl	8004f54 <DMA_GetCmdStatus>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d1f9      	bne.n	80004ae <init_SPIx+0x19e>
	while (DMA_GetCmdStatus (SPIx_RX_DMA_STREAM) != DISABLE);
 80004ba:	bf00      	nop
 80004bc:	4859      	ldr	r0, [pc, #356]	; (8000624 <init_SPIx+0x314>)
 80004be:	f004 fd49 	bl	8004f54 <DMA_GetCmdStatus>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d1f9      	bne.n	80004bc <init_SPIx+0x1ac>
	
	
	DMA_StructInit(&DMA_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4618      	mov	r0, r3
 80004ce:	f004 fc0b 	bl	8004ce8 <DMA_StructInit>
  	//Configure DMA Initialization Structure
	//DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable ;
 	//DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull ;
  	//DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single ;
  	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80004d2:	2300      	movs	r3, #0
 80004d4:	633b      	str	r3, [r7, #48]	; 0x30
  	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80004d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004da:	62bb      	str	r3, [r7, #40]	; 0x28
  	DMA_InitStruct.DMA_Mode = DMA_Mode_Normal;
 80004dc:	2300      	movs	r3, #0
 80004de:	637b      	str	r3, [r7, #52]	; 0x34
  	DMA_InitStruct.DMA_PeripheralBaseAddr =(uint32_t) (&(SPIx->DR)) ;
 80004e0:	4b51      	ldr	r3, [pc, #324]	; (8000628 <init_SPIx+0x318>)
 80004e2:	617b      	str	r3, [r7, #20]
  	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80004e4:	2300      	movs	r3, #0
 80004e6:	64bb      	str	r3, [r7, #72]	; 0x48
  	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80004e8:	2300      	movs	r3, #0
 80004ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80004ec:	2300      	movs	r3, #0
 80004ee:	627b      	str	r3, [r7, #36]	; 0x24
  	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 80004f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80004f4:	63bb      	str	r3, [r7, #56]	; 0x38
  	// Configure TX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_TX_DMA_CHANNEL ;
 80004f6:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80004fa:	613b      	str	r3, [r7, #16]
  	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral ;
 80004fc:	2340      	movs	r3, #64	; 0x40
 80004fe:	61fb      	str	r3, [r7, #28]
  	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t) &bufferTX ;
 8000500:	4b4a      	ldr	r3, [pc, #296]	; (800062c <init_SPIx+0x31c>)
 8000502:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000504:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000508:	623b      	str	r3, [r7, #32]
  	DMA_Init(SPIx_TX_DMA_STREAM, &DMA_InitStruct);
 800050a:	f107 0310 	add.w	r3, r7, #16
 800050e:	4844      	ldr	r0, [pc, #272]	; (8000620 <init_SPIx+0x310>)
 8000510:	4619      	mov	r1, r3
 8000512:	f004 fa25 	bl	8004960 <DMA_Init>
	// Configure RX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_RX_DMA_CHANNEL ;
 8000516:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800051a:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_DIR = DMA_DIR_PeripheralToMemory ;
 800051c:	2300      	movs	r3, #0
 800051e:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&bufferRX; 
 8000520:	4b43      	ldr	r3, [pc, #268]	; (8000630 <init_SPIx+0x320>)
 8000522:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000524:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000528:	623b      	str	r3, [r7, #32]
	DMA_Init(SPIx_RX_DMA_STREAM, &DMA_InitStruct);	
 800052a:	f107 0310 	add.w	r3, r7, #16
 800052e:	483d      	ldr	r0, [pc, #244]	; (8000624 <init_SPIx+0x314>)
 8000530:	4619      	mov	r1, r3
 8000532:	f004 fa15 	bl	8004960 <DMA_Init>
	
	DMA_ITConfig(SPIx_TX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000536:	483a      	ldr	r0, [pc, #232]	; (8000620 <init_SPIx+0x310>)
 8000538:	2110      	movs	r1, #16
 800053a:	2201      	movs	r2, #1
 800053c:	f004 fd88 	bl	8005050 <DMA_ITConfig>
	DMA_ITConfig(SPIx_RX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000540:	4838      	ldr	r0, [pc, #224]	; (8000624 <init_SPIx+0x314>)
 8000542:	2110      	movs	r1, #16
 8000544:	2201      	movs	r2, #1
 8000546:	f004 fd83 	bl	8005050 <DMA_ITConfig>
  
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_TXE);
 800054a:	4834      	ldr	r0, [pc, #208]	; (800061c <init_SPIx+0x30c>)
 800054c:	2102      	movs	r1, #2
 800054e:	f005 ff21 	bl	8006394 <SPI_I2S_ClearFlag>
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_RXNE);
 8000552:	4832      	ldr	r0, [pc, #200]	; (800061c <init_SPIx+0x30c>)
 8000554:	2101      	movs	r1, #1
 8000556:	f005 ff1d 	bl	8006394 <SPI_I2S_ClearFlag>
  	
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_TX_DMA_IRQn;
 800055a:	233b      	movs	r3, #59	; 0x3b
 800055c:	733b      	strb	r3, [r7, #12]
  	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 1;;
 800055e:	2306      	movs	r3, #6
 8000560:	737b      	strb	r3, [r7, #13]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000562:	2301      	movs	r3, #1
 8000564:	73bb      	strb	r3, [r7, #14]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000566:	2301      	movs	r3, #1
 8000568:	73fb      	strb	r3, [r7, #15]
  	NVIC_Init (&NVIC_InitStruct);
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	4618      	mov	r0, r3
 8000570:	f004 f866 	bl	8004640 <NVIC_Init>
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_RX_DMA_IRQn;
 8000574:	233a      	movs	r3, #58	; 0x3a
 8000576:	733b      	strb	r3, [r7, #12]
   	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 1;
 8000578:	2306      	movs	r3, #6
 800057a:	737b      	strb	r3, [r7, #13]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x2;
 800057c:	2302      	movs	r3, #2
 800057e:	73bb      	strb	r3, [r7, #14]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000580:	2301      	movs	r3, #1
 8000582:	73fb      	strb	r3, [r7, #15]
  	NVIC_Init (&NVIC_InitStruct);
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	4618      	mov	r0, r3
 800058a:	f004 f859 	bl	8004640 <NVIC_Init>
  	// Enable dma tx and rx request
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Tx, ENABLE);	
 800058e:	4823      	ldr	r0, [pc, #140]	; (800061c <init_SPIx+0x30c>)
 8000590:	2102      	movs	r1, #2
 8000592:	2201      	movs	r2, #1
 8000594:	f005 fe42 	bl	800621c <SPI_I2S_DMACmd>
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Rx, ENABLE);	
 8000598:	4820      	ldr	r0, [pc, #128]	; (800061c <init_SPIx+0x30c>)
 800059a:	2101      	movs	r1, #1
 800059c:	2201      	movs	r2, #1
 800059e:	f005 fe3d 	bl	800621c <SPI_I2S_DMACmd>
	

	/* Configure interrupt pin */
	GPIO_InitStruct.GPIO_Pin = WIZ_IT_PIN;
 80005a2:	2310      	movs	r3, #16
 80005a4:	663b      	str	r3, [r7, #96]	; 0x60
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 80005a6:	2300      	movs	r3, #0
 80005a8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80005b8:	2303      	movs	r3, #3
 80005ba:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	GPIO_Init(WIZ_IT_GPIO_PORT, &GPIO_InitStruct);	
 80005be:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80005c2:	4815      	ldr	r0, [pc, #84]	; (8000618 <init_SPIx+0x308>)
 80005c4:	4619      	mov	r1, r3
 80005c6:	f005 f99d 	bl	8005904 <GPIO_Init>
	
	EXTI_InitTypeDef EXTI_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct1;
	/* Connect EXTI Line to appropriate GPIO Pin */ 
	
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 80005ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80005ce:	2101      	movs	r1, #1
 80005d0:	f005 fcb8 	bl	8005f44 <RCC_APB2PeriphClockCmd>

	SYSCFG_EXTILineConfig(WIZ_IT_EXTI_PORT_SOURCE, WIZ_IT_EXTI_PIN_SOURCE);
 80005d4:	2002      	movs	r0, #2
 80005d6:	2104      	movs	r1, #4
 80005d8:	f005 ff16 	bl	8006408 <SYSCFG_EXTILineConfig>
	
	/* Configure EXTI Line */
	EXTI_InitStruct.EXTI_Line = WIZ_IT_EXTI_LINE;
 80005dc:	2310      	movs	r3, #16
 80005de:	607b      	str	r3, [r7, #4]
 	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 80005e0:	2300      	movs	r3, #0
 80005e2:	723b      	strb	r3, [r7, #8]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Falling;
 80005e4:	230c      	movs	r3, #12
 80005e6:	727b      	strb	r3, [r7, #9]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80005e8:	2301      	movs	r3, #1
 80005ea:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStruct);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	4618      	mov	r0, r3
 80005f0:	f005 f84c 	bl	800568c <EXTI_Init>
 	
 	/* Enable and set EXTI Line Interrupt */
	NVIC_InitStruct1.NVIC_IRQChannel = WIZ_IT_EXTI_IRQn;
 80005f4:	230a      	movs	r3, #10
 80005f6:	703b      	strb	r3, [r7, #0]
 	NVIC_InitStruct1.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 5;
 80005f8:	230a      	movs	r3, #10
 80005fa:	707b      	strb	r3, [r7, #1]
	NVIC_InitStruct1.NVIC_IRQChannelSubPriority = 0x3;
 80005fc:	2303      	movs	r3, #3
 80005fe:	70bb      	strb	r3, [r7, #2]
 	NVIC_InitStruct1.NVIC_IRQChannelCmd = ENABLE;
 8000600:	2301      	movs	r3, #1
 8000602:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStruct1);
 8000604:	463b      	mov	r3, r7
 8000606:	4618      	mov	r0, r3
 8000608:	f004 f81a 	bl	8004640 <NVIC_Init>


	
}
 800060c:	3768      	adds	r7, #104	; 0x68
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40020000 	.word	0x40020000
 8000618:	40020800 	.word	0x40020800
 800061c:	40013000 	.word	0x40013000
 8000620:	40026458 	.word	0x40026458
 8000624:	40026440 	.word	0x40026440
 8000628:	4001300c 	.word	0x4001300c
 800062c:	200139d8 	.word	0x200139d8
 8000630:	20013204 	.word	0x20013204

08000634 <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_RX_DMA_STREAM, DMA_IT_TCIF2)) {
 8000638:	481d      	ldr	r0, [pc, #116]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 800063a:	491e      	ldr	r1, [pc, #120]	; (80006b4 <DMA2_Stream2_IRQHandler+0x80>)
 800063c:	f004 fdbe 	bl	80051bc <DMA_GetITStatus>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d02a      	beq.n	800069c <DMA2_Stream2_IRQHandler+0x68>
    
	DMA_ClearITPendingBit (SPIx_RX_DMA_STREAM, DMA_IT_TCIF2);
 8000646:	481a      	ldr	r0, [pc, #104]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 8000648:	491a      	ldr	r1, [pc, #104]	; (80006b4 <DMA2_Stream2_IRQHandler+0x80>)
 800064a:	f004 ff73 	bl	8005534 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 800064e:	bf00      	nop
 8000650:	4819      	ldr	r0, [pc, #100]	; (80006b8 <DMA2_Stream2_IRQHandler+0x84>)
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	f005 fe40 	bl	80062d8 <SPI_I2S_GetFlagStatus>
 8000658:	4603      	mov	r3, r0
 800065a:	2b01      	cmp	r3, #1
 800065c:	d0f8      	beq.n	8000650 <DMA2_Stream2_IRQHandler+0x1c>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFF();
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <DMA2_Stream2_IRQHandler+0x88>)
 8000660:	4a16      	ldr	r2, [pc, #88]	; (80006bc <DMA2_Stream2_IRQHandler+0x88>)
 8000662:	8b12      	ldrh	r2, [r2, #24]
 8000664:	b292      	uxth	r2, r2
 8000666:	f042 0210 	orr.w	r2, r2, #16
 800066a:	b292      	uxth	r2, r2
 800066c:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_TX_DMA_STREAM, DISABLE);		
 800066e:	4814      	ldr	r0, [pc, #80]	; (80006c0 <DMA2_Stream2_IRQHandler+0x8c>)
 8000670:	2100      	movs	r1, #0
 8000672:	f004 fb6f 	bl	8004d54 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 8000676:	480e      	ldr	r0, [pc, #56]	; (80006b0 <DMA2_Stream2_IRQHandler+0x7c>)
 8000678:	2100      	movs	r1, #0
 800067a:	f004 fb6b 	bl	8004d54 <DMA_Cmd>
 
	taskENTER_CRITICAL(); 
 800067e:	f003 f995 	bl	80039ac <vPortEnterCritical>
//       xSemaphoreGive( xSemaphoreDMASPI);
	xHigherPriorityTaskWoken = pdFalse;
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
	xSemaphoreGiveFromISR( xSemaphoreDMASPI, &xHigherPriorityTaskWoken );
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <DMA2_Stream2_IRQHandler+0x94>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4618      	mov	r0, r3
 800068e:	2100      	movs	r1, #0
 8000690:	4a0c      	ldr	r2, [pc, #48]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 8000692:	2300      	movs	r3, #0
 8000694:	f002 fd9c 	bl	80031d0 <xQueueGenericSendFromISR>
	taskEXIT_CRITICAL(); //
 8000698:	f003 f998 	bl	80039cc <vPortExitCritical>
  }	

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <DMA2_Stream2_IRQHandler+0x90>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d003      	beq.n	80006ac <DMA2_Stream2_IRQHandler+0x78>
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <DMA2_Stream2_IRQHandler+0x98>)
 80006a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006aa:	601a      	str	r2, [r3, #0]
}
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40026440 	.word	0x40026440
 80006b4:	10208000 	.word	0x10208000
 80006b8:	40013000 	.word	0x40013000
 80006bc:	40020000 	.word	0x40020000
 80006c0:	40026458 	.word	0x40026458
 80006c4:	2000047c 	.word	0x2000047c
 80006c8:	200131ec 	.word	0x200131ec
 80006cc:	e000ed04 	.word	0xe000ed04

080006d0 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler()
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_TX_DMA_STREAM, DMA_IT_TCIF3)) {
 80006d4:	481d      	ldr	r0, [pc, #116]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 80006d6:	491e      	ldr	r1, [pc, #120]	; (8000750 <DMA2_Stream3_IRQHandler+0x80>)
 80006d8:	f004 fd70 	bl	80051bc <DMA_GetITStatus>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d02a      	beq.n	8000738 <DMA2_Stream3_IRQHandler+0x68>
    
	DMA_ClearITPendingBit (SPIx_TX_DMA_STREAM, DMA_IT_TCIF3);
 80006e2:	481a      	ldr	r0, [pc, #104]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 80006e4:	491a      	ldr	r1, [pc, #104]	; (8000750 <DMA2_Stream3_IRQHandler+0x80>)
 80006e6:	f004 ff25 	bl	8005534 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 80006ea:	bf00      	nop
 80006ec:	4819      	ldr	r0, [pc, #100]	; (8000754 <DMA2_Stream3_IRQHandler+0x84>)
 80006ee:	2180      	movs	r1, #128	; 0x80
 80006f0:	f005 fdf2 	bl	80062d8 <SPI_I2S_GetFlagStatus>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d0f8      	beq.n	80006ec <DMA2_Stream3_IRQHandler+0x1c>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFF();
 80006fa:	4b17      	ldr	r3, [pc, #92]	; (8000758 <DMA2_Stream3_IRQHandler+0x88>)
 80006fc:	4a16      	ldr	r2, [pc, #88]	; (8000758 <DMA2_Stream3_IRQHandler+0x88>)
 80006fe:	8b12      	ldrh	r2, [r2, #24]
 8000700:	b292      	uxth	r2, r2
 8000702:	f042 0210 	orr.w	r2, r2, #16
 8000706:	b292      	uxth	r2, r2
 8000708:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_TX_DMA_STREAM, DISABLE);		
 800070a:	4810      	ldr	r0, [pc, #64]	; (800074c <DMA2_Stream3_IRQHandler+0x7c>)
 800070c:	2100      	movs	r1, #0
 800070e:	f004 fb21 	bl	8004d54 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 8000712:	4812      	ldr	r0, [pc, #72]	; (800075c <DMA2_Stream3_IRQHandler+0x8c>)
 8000714:	2100      	movs	r1, #0
 8000716:	f004 fb1d 	bl	8004d54 <DMA_Cmd>
       
	taskENTER_CRITICAL(); 
 800071a:	f003 f947 	bl	80039ac <vPortEnterCritical>
//	 xSemaphoreGive( xSemaphoreDMASPI );
	xHigherPriorityTaskWoken = pdFalse;
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
	xSemaphoreGiveFromISR( xSemaphoreDMASPI, &xHigherPriorityTaskWoken );
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <DMA2_Stream3_IRQHandler+0x94>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	2100      	movs	r1, #0
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 800072e:	2300      	movs	r3, #0
 8000730:	f002 fd4e 	bl	80031d0 <xQueueGenericSendFromISR>
 	taskEXIT_CRITICAL();  
 8000734:	f003 f94a 	bl	80039cc <vPortExitCritical>
 }
  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <DMA2_Stream3_IRQHandler+0x90>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d003      	beq.n	8000748 <DMA2_Stream3_IRQHandler+0x78>
 8000740:	4b09      	ldr	r3, [pc, #36]	; (8000768 <DMA2_Stream3_IRQHandler+0x98>)
 8000742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000746:	601a      	str	r2, [r3, #0]
}
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40026458 	.word	0x40026458
 8000750:	18008000 	.word	0x18008000
 8000754:	40013000 	.word	0x40013000
 8000758:	40020000 	.word	0x40020000
 800075c:	40026440 	.word	0x40026440
 8000760:	2000047c 	.word	0x2000047c
 8000764:	200131ec 	.word	0x200131ec
 8000768:	e000ed04 	.word	0xe000ed04

0800076c <spi_dma_send>:


/*---------------------------- Matic Knap 25 Jun 2014 ---------------------*/

void spi_dma_send(uint16_t address, uint16_t data_len, uint8_t *data_buf)
{
 800076c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000770:	b087      	sub	sp, #28
 8000772:	af00      	add	r7, sp, #0
 8000774:	460b      	mov	r3, r1
 8000776:	603a      	str	r2, [r7, #0]
 8000778:	4602      	mov	r2, r0
 800077a:	80fa      	strh	r2, [r7, #6]
 800077c:	80bb      	strh	r3, [r7, #4]
 800077e:	466b      	mov	r3, sp
 8000780:	461e      	mov	r6, r3
		uint8_t buffer[data_len+4];
 8000782:	88bb      	ldrh	r3, [r7, #4]
 8000784:	1d19      	adds	r1, r3, #4
 8000786:	1e4b      	subs	r3, r1, #1
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	460b      	mov	r3, r1
 800078c:	461a      	mov	r2, r3
 800078e:	f04f 0300 	mov.w	r3, #0
 8000792:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8000796:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800079a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800079e:	460b      	mov	r3, r1
 80007a0:	461a      	mov	r2, r3
 80007a2:	f04f 0300 	mov.w	r3, #0
 80007a6:	00dd      	lsls	r5, r3, #3
 80007a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80007ac:	00d4      	lsls	r4, r2, #3
 80007ae:	460b      	mov	r3, r1
 80007b0:	3307      	adds	r3, #7
 80007b2:	08db      	lsrs	r3, r3, #3
 80007b4:	00db      	lsls	r3, r3, #3
 80007b6:	ebad 0d03 	sub.w	sp, sp, r3
 80007ba:	466b      	mov	r3, sp
 80007bc:	3300      	adds	r3, #0
 80007be:	60fb      	str	r3, [r7, #12]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 80007cc:	88fb      	ldrh	r3, [r7, #6]
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	705a      	strb	r2, [r3, #1]
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 80007d4:	88bb      	ldrh	r3, [r7, #4]
 80007d6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80007da:	121b      	asrs	r3, r3, #8
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	709a      	strb	r2, [r3, #2]
		buffer[3] = (data_len & 0x00ff);
 80007ea:	88bb      	ldrh	r3, [r7, #4]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	70da      	strb	r2, [r3, #3]

		int i;
		for (i = 4 ; i < data_len+4; i++) 
 80007f2:	2304      	movs	r3, #4
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	e00b      	b.n	8000810 <spi_dma_send+0xa4>
			buffer[i] = (data_buf[i-4]);
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	3b04      	subs	r3, #4
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	4413      	add	r3, r2
 8000800:	781a      	ldrb	r2, [r3, #0]
 8000802:	68f9      	ldr	r1, [r7, #12]
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	440b      	add	r3, r1
 8000808:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
		buffer[3] = (data_len & 0x00ff);

		int i;
		for (i = 4 ; i < data_len+4; i++) 
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	3301      	adds	r3, #1
 800080e:	617b      	str	r3, [r7, #20]
 8000810:	88bb      	ldrh	r3, [r7, #4]
 8000812:	1d1a      	adds	r2, r3, #4
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	429a      	cmp	r2, r3
 8000818:	dcee      	bgt.n	80007f8 <spi_dma_send+0x8c>
			buffer[i] = (data_buf[i-4]);
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, data_len + 4);
 800081a:	88bb      	ldrh	r3, [r7, #4]
 800081c:	3304      	adds	r3, #4
 800081e:	b29b      	uxth	r3, r3
 8000820:	4812      	ldr	r0, [pc, #72]	; (800086c <spi_dma_send+0x100>)
 8000822:	4619      	mov	r1, r3
 8000824:	f004 fb22 	bl	8004e6c <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000828:	4b10      	ldr	r3, [pc, #64]	; (800086c <spi_dma_send+0x100>)
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	60da      	str	r2, [r3, #12]
		CSON(); // chip select 
 800082e:	4b10      	ldr	r3, [pc, #64]	; (8000870 <spi_dma_send+0x104>)
 8000830:	4a0f      	ldr	r2, [pc, #60]	; (8000870 <spi_dma_send+0x104>)
 8000832:	8b52      	ldrh	r2, [r2, #26]
 8000834:	b292      	uxth	r2, r2
 8000836:	f042 0210 	orr.w	r2, r2, #16
 800083a:	b292      	uxth	r2, r2
 800083c:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 800083e:	480b      	ldr	r0, [pc, #44]	; (800086c <spi_dma_send+0x100>)
 8000840:	2101      	movs	r1, #1
 8000842:	f004 fa87 	bl	8004d54 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);	
 8000846:	480b      	ldr	r0, [pc, #44]	; (8000874 <spi_dma_send+0x108>)
 8000848:	2101      	movs	r1, #1
 800084a:	f004 fa83 	bl	8004d54 <DMA_Cmd>
		/* Block until the semaphore is given */
        	 xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);
 800084e:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <spi_dma_send+0x10c>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4618      	mov	r0, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800085a:	2300      	movs	r3, #0
 800085c:	f002 fd22 	bl	80032a4 <xQueueGenericReceive>
 8000860:	46b5      	mov	sp, r6

	//	CSOFF(); // chip deselect 
			
	
}
 8000862:	371c      	adds	r7, #28
 8000864:	46bd      	mov	sp, r7
 8000866:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800086a:	bf00      	nop
 800086c:	40026458 	.word	0x40026458
 8000870:	40020000 	.word	0x40020000
 8000874:	40026440 	.word	0x40026440
 8000878:	200131ec 	.word	0x200131ec

0800087c <spi_dma_send2B>:

void spi_dma_send2B(uint16_t address,  uint16_t data_buf)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4602      	mov	r2, r0
 8000884:	460b      	mov	r3, r1
 8000886:	80fa      	strh	r2, [r7, #6]
 8000888:	80bb      	strh	r3, [r7, #4]
	uint8_t buffer[6];
	uint16_t data_len = 2;
 800088a:	2302      	movs	r3, #2
 800088c:	81fb      	strh	r3, [r7, #14]
	buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 800088e:	88fb      	ldrh	r3, [r7, #6]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2db      	uxtb	r3, r3
 8000896:	723b      	strb	r3, [r7, #8]
	buffer[1] = ((address & 0x00ff)); //address byte 2 
 8000898:	88fb      	ldrh	r3, [r7, #6]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	727b      	strb	r3, [r7, #9]
	buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 800089e:	89fb      	ldrh	r3, [r7, #14]
 80008a0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80008a4:	121b      	asrs	r3, r3, #8
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	72bb      	strb	r3, [r7, #10]
	 buffer[3] = (data_len & 0x00ff);
 80008b2:	89fb      	ldrh	r3, [r7, #14]
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	72fb      	strb	r3, [r7, #11]
	 buffer[4] = ((data_buf & 0xff00) >> 8);
 80008b8:	88bb      	ldrh	r3, [r7, #4]
 80008ba:	0a1b      	lsrs	r3, r3, #8
 80008bc:	b29b      	uxth	r3, r3
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	733b      	strb	r3, [r7, #12]
	 buffer[5] = (data_buf & 0x00ff);
 80008c2:	88bb      	ldrh	r3, [r7, #4]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	737b      	strb	r3, [r7, #13]
	DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 6);
 80008c8:	4811      	ldr	r0, [pc, #68]	; (8000910 <spi_dma_send2B+0x94>)
 80008ca:	2106      	movs	r1, #6
 80008cc:	f004 face 	bl	8004e6c <DMA_SetCurrDataCounter>
	SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 80008d0:	4b0f      	ldr	r3, [pc, #60]	; (8000910 <spi_dma_send2B+0x94>)
 80008d2:	f107 0208 	add.w	r2, r7, #8
 80008d6:	60da      	str	r2, [r3, #12]
	CSON(); // chip select 
 80008d8:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <spi_dma_send2B+0x98>)
 80008da:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <spi_dma_send2B+0x98>)
 80008dc:	8b52      	ldrh	r2, [r2, #26]
 80008de:	b292      	uxth	r2, r2
 80008e0:	f042 0210 	orr.w	r2, r2, #16
 80008e4:	b292      	uxth	r2, r2
 80008e6:	835a      	strh	r2, [r3, #26]
	DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 80008e8:	4809      	ldr	r0, [pc, #36]	; (8000910 <spi_dma_send2B+0x94>)
 80008ea:	2101      	movs	r1, #1
 80008ec:	f004 fa32 	bl	8004d54 <DMA_Cmd>
	DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);	
 80008f0:	4809      	ldr	r0, [pc, #36]	; (8000918 <spi_dma_send2B+0x9c>)
 80008f2:	2101      	movs	r1, #1
 80008f4:	f004 fa2e 	bl	8004d54 <DMA_Cmd>
	/* Block until the semaphore is given */
        xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 80008f8:	4b08      	ldr	r3, [pc, #32]	; (800091c <spi_dma_send2B+0xa0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000904:	2300      	movs	r3, #0
 8000906:	f002 fccd 	bl	80032a4 <xQueueGenericReceive>
	
//	CSOFF(); // chip deselect 
			
}
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40026458 	.word	0x40026458
 8000914:	40020000 	.word	0x40020000
 8000918:	40026440 	.word	0x40026440
 800091c:	200131ec 	.word	0x200131ec

08000920 <spi_dma_sendByte>:

void spi_dma_sendByte(uint16_t address,  uint8_t data_buf)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b084      	sub	sp, #16
 8000924:	af00      	add	r7, sp, #0
 8000926:	4602      	mov	r2, r0
 8000928:	460b      	mov	r3, r1
 800092a:	80fa      	strh	r2, [r7, #6]
 800092c:	717b      	strb	r3, [r7, #5]
		uint8_t buffer[5];
		uint16_t data_len=0x1;
 800092e:	2301      	movs	r3, #1
 8000930:	81fb      	strh	r3, [r7, #14]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 8000932:	88fb      	ldrh	r3, [r7, #6]
 8000934:	0a1b      	lsrs	r3, r3, #8
 8000936:	b29b      	uxth	r3, r3
 8000938:	b2db      	uxtb	r3, r3
 800093a:	723b      	strb	r3, [r7, #8]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 800093c:	88fb      	ldrh	r3, [r7, #6]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	727b      	strb	r3, [r7, #9]
		buffer[2] = ((0x80 | (data_len & 0x7f00) >> 8 ));
 8000942:	89fb      	ldrh	r3, [r7, #14]
 8000944:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000948:	121b      	asrs	r3, r3, #8
 800094a:	b2db      	uxtb	r3, r3
 800094c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000950:	b2db      	uxtb	r3, r3
 8000952:	b2db      	uxtb	r3, r3
 8000954:	72bb      	strb	r3, [r7, #10]
		buffer[3] = (data_len & 0x00ff);
 8000956:	89fb      	ldrh	r3, [r7, #14]
 8000958:	b2db      	uxtb	r3, r3
 800095a:	72fb      	strb	r3, [r7, #11]
		buffer[4] = data_buf ; 
 800095c:	797b      	ldrb	r3, [r7, #5]
 800095e:	733b      	strb	r3, [r7, #12]
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 5);
 8000960:	4811      	ldr	r0, [pc, #68]	; (80009a8 <spi_dma_sendByte+0x88>)
 8000962:	2105      	movs	r1, #5
 8000964:	f004 fa82 	bl	8004e6c <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <spi_dma_sendByte+0x88>)
 800096a:	f107 0208 	add.w	r2, r7, #8
 800096e:	60da      	str	r2, [r3, #12]
		CSON(); // chip select 
 8000970:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <spi_dma_sendByte+0x8c>)
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <spi_dma_sendByte+0x8c>)
 8000974:	8b52      	ldrh	r2, [r2, #26]
 8000976:	b292      	uxth	r2, r2
 8000978:	f042 0210 	orr.w	r2, r2, #16
 800097c:	b292      	uxth	r2, r2
 800097e:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 8000980:	4809      	ldr	r0, [pc, #36]	; (80009a8 <spi_dma_sendByte+0x88>)
 8000982:	2101      	movs	r1, #1
 8000984:	f004 f9e6 	bl	8004d54 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);
 8000988:	4809      	ldr	r0, [pc, #36]	; (80009b0 <spi_dma_sendByte+0x90>)
 800098a:	2101      	movs	r1, #1
 800098c:	f004 f9e2 	bl	8004d54 <DMA_Cmd>
		/* Block until the semaphore is given */
	        xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <spi_dma_sendByte+0x94>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4618      	mov	r0, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800099c:	2300      	movs	r3, #0
 800099e:	f002 fc81 	bl	80032a4 <xQueueGenericReceive>
				
//		CSOFF(); // chip deselect 
			
}
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40026458 	.word	0x40026458
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40026440 	.word	0x40026440
 80009b4:	200131ec 	.word	0x200131ec

080009b8 <spi_dma_read>:

		return (data_buf[0] << 8) | data_buf[1];

}
void spi_dma_read(uint16_t address, uint16_t data_len)
{
 80009b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009bc:	b086      	sub	sp, #24
 80009be:	af00      	add	r7, sp, #0
 80009c0:	80f8      	strh	r0, [r7, #6]
 80009c2:	80b9      	strh	r1, [r7, #4]
 80009c4:	4669      	mov	r1, sp
 80009c6:	4688      	mov	r8, r1
		uint8_t buffer[data_len+4];
 80009c8:	88b9      	ldrh	r1, [r7, #4]
 80009ca:	1d0e      	adds	r6, r1, #4
 80009cc:	1e71      	subs	r1, r6, #1
 80009ce:	6139      	str	r1, [r7, #16]
 80009d0:	4631      	mov	r1, r6
 80009d2:	4608      	mov	r0, r1
 80009d4:	f04f 0100 	mov.w	r1, #0
 80009d8:	00cd      	lsls	r5, r1, #3
 80009da:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
 80009de:	00c4      	lsls	r4, r0, #3
 80009e0:	4631      	mov	r1, r6
 80009e2:	4608      	mov	r0, r1
 80009e4:	f04f 0100 	mov.w	r1, #0
 80009e8:	00cb      	lsls	r3, r1, #3
 80009ea:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80009ee:	00c2      	lsls	r2, r0, #3
 80009f0:	4633      	mov	r3, r6
 80009f2:	3307      	adds	r3, #7
 80009f4:	08db      	lsrs	r3, r3, #3
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	ebad 0d03 	sub.w	sp, sp, r3
 80009fc:	466b      	mov	r3, sp
 80009fe:	3300      	adds	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
		buffer[0] = ((address & 0xff00) >> 8); // addres byte 1 
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	0a1b      	lsrs	r3, r3, #8
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	701a      	strb	r2, [r3, #0]
		buffer[1] = ((address & 0x00ff)); //address byte 2 
 8000a0e:	88fb      	ldrh	r3, [r7, #6]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	705a      	strb	r2, [r3, #1]
		buffer[2] = ((0x00 | (data_len & 0x7f00) >> 8 ));
 8000a16:	88bb      	ldrh	r3, [r7, #4]
 8000a18:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000a1c:	121b      	asrs	r3, r3, #8
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	709a      	strb	r2, [r3, #2]
		buffer[3] = (data_len & 0x00ff);
 8000a24:	88bb      	ldrh	r3, [r7, #4]
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	70da      	strb	r2, [r3, #3]

		int i;
		for (i = 4 ; i < data_len+4; i++) buffer[i] = 0x0;
 8000a2c:	2304      	movs	r3, #4
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e007      	b.n	8000a42 <spi_dma_read+0x8a>
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	4413      	add	r3, r2
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	617b      	str	r3, [r7, #20]
 8000a42:	88bb      	ldrh	r3, [r7, #4]
 8000a44:	1d1a      	adds	r2, r3, #4
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	dcf2      	bgt.n	8000a32 <spi_dma_read+0x7a>

		DMA_SetCurrDataCounter(SPIx_RX_DMA_STREAM, data_len+4);
 8000a4c:	88bb      	ldrh	r3, [r7, #4]
 8000a4e:	3304      	adds	r3, #4
 8000a50:	b29b      	uxth	r3, r3
 8000a52:	4817      	ldr	r0, [pc, #92]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a54:	4619      	mov	r1, r3
 8000a56:	f004 fa09 	bl	8004e6c <DMA_SetCurrDataCounter>
		DMA_SetCurrDataCounter(SPIx_TX_DMA_STREAM, 4+data_len);
 8000a5a:	88bb      	ldrh	r3, [r7, #4]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	4814      	ldr	r0, [pc, #80]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a62:	4619      	mov	r1, r3
 8000a64:	f004 fa02 	bl	8004e6c <DMA_SetCurrDataCounter>
		SPIx_TX_DMA_STREAM->M0AR =(uint32_t) &buffer;	
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	60da      	str	r2, [r3, #12]
		SPIx_RX_DMA_STREAM->M0AR =(uint32_t)&bufferRX;	
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a70:	4a11      	ldr	r2, [pc, #68]	; (8000ab8 <spi_dma_read+0x100>)
 8000a72:	60da      	str	r2, [r3, #12]

		CSON(); // chip select 
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <spi_dma_read+0x104>)
 8000a76:	4a11      	ldr	r2, [pc, #68]	; (8000abc <spi_dma_read+0x104>)
 8000a78:	8b52      	ldrh	r2, [r2, #26]
 8000a7a:	b292      	uxth	r2, r2
 8000a7c:	f042 0210 	orr.w	r2, r2, #16
 8000a80:	b292      	uxth	r2, r2
 8000a82:	835a      	strh	r2, [r3, #26]
		DMA_Cmd(SPIx_TX_DMA_STREAM, ENABLE);		
 8000a84:	480b      	ldr	r0, [pc, #44]	; (8000ab4 <spi_dma_read+0xfc>)
 8000a86:	2101      	movs	r1, #1
 8000a88:	f004 f964 	bl	8004d54 <DMA_Cmd>
		DMA_Cmd(SPIx_RX_DMA_STREAM, ENABLE);
 8000a8c:	4808      	ldr	r0, [pc, #32]	; (8000ab0 <spi_dma_read+0xf8>)
 8000a8e:	2101      	movs	r1, #1
 8000a90:	f004 f960 	bl	8004d54 <DMA_Cmd>
		/* Block until the semaphore is given */
        	xSemaphoreTake(xSemaphoreDMASPI, portMAX_DELAY);	
 8000a94:	4b0a      	ldr	r3, [pc, #40]	; (8000ac0 <spi_dma_read+0x108>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f002 fbff 	bl	80032a4 <xQueueGenericReceive>
 8000aa6:	46c5      	mov	sp, r8
		//CSOFF(); // chip deselect		

}	
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ab0:	40026440 	.word	0x40026440
 8000ab4:	40026458 	.word	0x40026458
 8000ab8:	20013204 	.word	0x20013204
 8000abc:	40020000 	.word	0x40020000
 8000ac0:	200131ec 	.word	0x200131ec

08000ac4 <init_W5200>:
			W5200_Sn_SR_SOCK_PPPOE,	// mode is PPPOE
		};


void init_W5200(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
	// mac address 
	uint8_t address[6] = {0xdd, 0xaa, 0xbb, 0xcc, 0x11, 0x22}; 
 8000aca:	4a5c      	ldr	r2, [pc, #368]	; (8000c3c <init_W5200+0x178>)
 8000acc:	f107 0318 	add.w	r3, r7, #24
 8000ad0:	6810      	ldr	r0, [r2, #0]
 8000ad2:	6018      	str	r0, [r3, #0]
 8000ad4:	8892      	ldrh	r2, [r2, #4]
 8000ad6:	809a      	strh	r2, [r3, #4]
	
	// ip 
	const  uint8_t ip[4] = {0xc0, 0xa8, 0x0, 0x08};
 8000ad8:	4a59      	ldr	r2, [pc, #356]	; (8000c40 <init_W5200+0x17c>)
 8000ada:	f107 0314 	add.w	r3, r7, #20
 8000ade:	6810      	ldr	r0, [r2, #0]
 8000ae0:	6018      	str	r0, [r3, #0]
	// subnet 
	const uint8_t subnet[4] = {0xff,0xff,0xff,0x0};
 8000ae2:	4a58      	ldr	r2, [pc, #352]	; (8000c44 <init_W5200+0x180>)
 8000ae4:	f107 0310 	add.w	r3, r7, #16
 8000ae8:	6810      	ldr	r0, [r2, #0]
 8000aea:	6018      	str	r0, [r3, #0]
	// gateway
	const uint8_t gw[4] = {0xc0, 0xa8, 0x0, 0x01};
 8000aec:	4a56      	ldr	r2, [pc, #344]	; (8000c48 <init_W5200+0x184>)
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	6810      	ldr	r0, [r2, #0]
 8000af4:	6018      	str	r0, [r3, #0]
	
	portTickType xLastWakeTime;	
	
	xSemaphoreDMASPI = xSemaphoreCreateBinary();
 8000af6:	2001      	movs	r0, #1
 8000af8:	2100      	movs	r1, #0
 8000afa:	2203      	movs	r2, #3
 8000afc:	f002 fa76 	bl	8002fec <xQueueGenericCreate>
 8000b00:	4602      	mov	r2, r0
 8000b02:	4b52      	ldr	r3, [pc, #328]	; (8000c4c <init_W5200+0x188>)
 8000b04:	601a      	str	r2, [r3, #0]
	
	xLastWakeTime = xTaskGetTickCount();
 8000b06:	f001 fd77 	bl	80025f8 <xTaskGetTickCount>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	60bb      	str	r3, [r7, #8]

	RESET_HIGH();
 8000b0e:	4b50      	ldr	r3, [pc, #320]	; (8000c50 <init_W5200+0x18c>)
 8000b10:	4a4f      	ldr	r2, [pc, #316]	; (8000c50 <init_W5200+0x18c>)
 8000b12:	8b52      	ldrh	r2, [r2, #26]
 8000b14:	b292      	uxth	r2, r2
 8000b16:	f042 0220 	orr.w	r2, r2, #32
 8000b1a:	b292      	uxth	r2, r2
 8000b1c:	835a      	strh	r2, [r3, #26]
	RESET_LOW();	
 8000b1e:	4b4c      	ldr	r3, [pc, #304]	; (8000c50 <init_W5200+0x18c>)
 8000b20:	4a4b      	ldr	r2, [pc, #300]	; (8000c50 <init_W5200+0x18c>)
 8000b22:	8b12      	ldrh	r2, [r2, #24]
 8000b24:	b292      	uxth	r2, r2
 8000b26:	f042 0220 	orr.w	r2, r2, #32
 8000b2a:	b292      	uxth	r2, r2
 8000b2c:	831a      	strh	r2, [r3, #24]

	vTaskDelay( 500/portTICK_RATE_MS );		
 8000b2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b32:	f001 fba5 	bl	8002280 <vTaskDelay>
	const portTickType xFrequency = 1;
 8000b36:	2301      	movs	r3, #1
 8000b38:	623b      	str	r3, [r7, #32]
	
	// ===================================================//
	//SW reset 
	spi_dma_sendByte(W5200_MR, W5200_MR_RST);
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	2180      	movs	r1, #128	; 0x80
 8000b3e:	f7ff feef 	bl	8000920 <spi_dma_sendByte>
	// wait until reset complete
	uint8_t data = W5200_MR_RST; 
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	71fb      	strb	r3, [r7, #7]
	while((data  && W5200_MR_RST) == W5200_MR_RST)
 8000b46:	bf00      	nop
		spi_dma_read(W5200_MR, 1);
		memcpy(&data, bufferRX+4, 1);
	}
		
	// PING enable, PPPoE disable 
	spi_dma_sendByte(W5200_MR, 0);
 8000b48:	2000      	movs	r0, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f7ff fee8 	bl	8000920 <spi_dma_sendByte>
	// all socket interrupts sets to nonmask. set '1' is interrupt enable. 
	spi_dma_sendByte(W5200_IMR, 0xff);
 8000b50:	2016      	movs	r0, #22
 8000b52:	21ff      	movs	r1, #255	; 0xff
 8000b54:	f7ff fee4 	bl	8000920 <spi_dma_sendByte>
	// IP-confilict, PPPoE Close are mask. set '0' interupt disable. 
	spi_dma_sendByte(W5200_IMR2, 0);
 8000b58:	2036      	movs	r0, #54	; 0x36
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f7ff fee0 	bl	8000920 <spi_dma_sendByte>
	// set timeoput to 200msec
	spi_dma_sendByte(W5200_RTR, 200);
 8000b60:	2017      	movs	r0, #23
 8000b62:	21c8      	movs	r1, #200	; 0xc8
 8000b64:	f7ff fedc 	bl	8000920 <spi_dma_sendByte>
	// set retry count register to 3rd
	spi_dma_sendByte(W5200_RCR, 3);
 8000b68:	2019      	movs	r0, #25
 8000b6a:	2103      	movs	r1, #3
 8000b6c:	f7ff fed8 	bl	8000920 <spi_dma_sendByte>

	int n = 0; 
 8000b70:	2300      	movs	r3, #0
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24

	for (n = 0; n < 8; n++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	627b      	str	r3, [r7, #36]	; 0x24
 8000b78:	e02b      	b.n	8000bd2 <init_W5200+0x10e>
	{
		spi_dma_sendByte(W5200_Sn_RXMEM_SIZE(n), 0x2);
 8000b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	021b      	lsls	r3, r3, #8
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000b86:	331e      	adds	r3, #30
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	f7ff fec7 	bl	8000920 <spi_dma_sendByte>
		spi_dma_sendByte(W5200_Sn_TXMEM_SIZE(n),0x2);
 8000b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000b9e:	331f      	adds	r3, #31
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	2102      	movs	r1, #2
 8000ba6:	f7ff febb 	bl	8000920 <spi_dma_sendByte>
		spi_dma_sendByte(W5200_Sn_IMR(n), 0xff);	
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	021b      	lsls	r3, r3, #8
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000bb6:	332c      	adds	r3, #44	; 0x2c
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	4618      	mov	r0, r3
 8000bbc:	21ff      	movs	r1, #255	; 0xff
 8000bbe:	f7ff feaf 	bl	8000920 <spi_dma_sendByte>
		socket_flg[n] = 0;
 8000bc2:	4a24      	ldr	r2, [pc, #144]	; (8000c54 <init_W5200+0x190>)
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc6:	4413      	add	r3, r2
 8000bc8:	2200      	movs	r2, #0
 8000bca:	701a      	strb	r2, [r3, #0]
	// set retry count register to 3rd
	spi_dma_sendByte(W5200_RCR, 3);

	int n = 0; 

	for (n = 0; n < 8; n++)
 8000bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bce:	3301      	adds	r3, #1
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd4:	2b07      	cmp	r3, #7
 8000bd6:	ddd0      	ble.n	8000b7a <init_W5200+0xb6>
		socket_flg[n] = 0;
			
	}	
	// =========================================================//
		
	vTaskDelayUntil(&xLastWakeTime, 500/portTICK_RATE_MS );		
 8000bd8:	f107 0308 	add.w	r3, r7, #8
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000be2:	f001 faf5 	bl	80021d0 <vTaskDelayUntil>

	W5200_configure_network(ip, subnet, gw);
 8000be6:	f107 0114 	add.w	r1, r7, #20
 8000bea:	f107 0210 	add.w	r2, r7, #16
 8000bee:	f107 030c 	add.w	r3, r7, #12
 8000bf2:	4608      	mov	r0, r1
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	f000 f83c 	bl	8000c74 <W5200_configure_network>
	W5200_set_hardware_address(address);
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 f82b 	bl	8000c5c <W5200_set_hardware_address>
	
	vTaskDelayUntil(&xLastWakeTime, 500/portTICK_RATE_MS );		
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c10:	f001 fade 	bl	80021d0 <vTaskDelayUntil>
	
	/*create socket and send byte */
	socket_0 = socket(W5200_Sn_MR_TCP, 80, 0);
 8000c14:	2001      	movs	r0, #1
 8000c16:	2150      	movs	r1, #80	; 0x50
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f000 fa17 	bl	800104c <socket>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	461a      	mov	r2, r3
 8000c22:	4b0d      	ldr	r3, [pc, #52]	; (8000c58 <init_W5200+0x194>)
 8000c24:	601a      	str	r2, [r3, #0]
	listen(socket_0);
 8000c26:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <init_W5200+0x194>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f000 fbec 	bl	8001408 <listen>

	// end of initialization W5200 
	// delete task
	
	vTaskDelete ( NULL );
 8000c30:	2000      	movs	r0, #0
 8000c32:	f001 fa87 	bl	8002144 <vTaskDelete>
	
	
	
	
}
 8000c36:	3728      	adds	r7, #40	; 0x28
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	080070b8 	.word	0x080070b8
 8000c40:	080070c0 	.word	0x080070c0
 8000c44:	080070c4 	.word	0x080070c4
 8000c48:	080070c8 	.word	0x080070c8
 8000c4c:	200131ec 	.word	0x200131ec
 8000c50:	40020800 	.word	0x40020800
 8000c54:	20000480 	.word	0x20000480
 8000c58:	200131f8 	.word	0x200131f8

08000c5c <W5200_set_hardware_address>:

void  W5200_set_hardware_address(const macaddress_t address)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]

	spi_dma_send(W5200_SHAR, 6, address);
 8000c64:	2009      	movs	r0, #9
 8000c66:	2106      	movs	r1, #6
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	f7ff fd7f 	bl	800076c <spi_dma_send>
}
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <W5200_configure_network>:
}

void  W5200_configure_network(const ipv4address_t address,
                             const ipv4address_t subnet,
                             const ipv4address_t gateway)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
	spi_dma_send(W5200_SIPR, 4, address);
 8000c80:	200f      	movs	r0, #15
 8000c82:	2104      	movs	r1, #4
 8000c84:	68fa      	ldr	r2, [r7, #12]
 8000c86:	f7ff fd71 	bl	800076c <spi_dma_send>
	spi_dma_send(W5200_SUBR, 4, subnet);
 8000c8a:	2005      	movs	r0, #5
 8000c8c:	2104      	movs	r1, #4
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	f7ff fd6c 	bl	800076c <spi_dma_send>
	spi_dma_send(W5200_GAR, 4 , gateway);
 8000c94:	2001      	movs	r0, #1
 8000c96:	2104      	movs	r1, #4
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	f7ff fd67 	bl	800076c <spi_dma_send>
}
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <get_CRStatus>:
}



uint8_t get_CRStatus(uint8_t sck_fd)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
	uint8_t var; 
	spi_dma_read(W5200_Sn_CR(sck_fd),1);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	021b      	lsls	r3, r3, #8
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000cba:	3301      	adds	r3, #1
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	f7ff fe79 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 1);
 8000cc6:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <get_CRStatus+0x34>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	73fb      	strb	r3, [r7, #15]
	return var;
 8000ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20013208 	.word	0x20013208

08000cdc <get_SRStatus>:


uint8_t get_SRStatus(uint8_t sck_fd)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	uint8_t var; 
	spi_dma_read(W5200_Sn_SR(sck_fd), 1);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	021b      	lsls	r3, r3, #8
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000cf2:	3303      	adds	r3, #3
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	f7ff fe5d 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 1);
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <get_SRStatus+0x34>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	73fb      	strb	r3, [r7, #15]
	return var;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20013208 	.word	0x20013208

08000d14 <get_TXFSRStatus>:

uint16_t get_TXFSRStatus(uint8_t sck_fd)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_FSR(sck_fd), 2);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	021b      	lsls	r3, r3, #8
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000d2a:	3320      	adds	r3, #32
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	4618      	mov	r0, r3
 8000d30:	2102      	movs	r1, #2
 8000d32:	f7ff fe41 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000d36:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <get_TXFSRStatus+0x44>)
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	8812      	ldrh	r2, [r2, #0]
 8000d3e:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000d40:	7b3b      	ldrb	r3, [r7, #12]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	7b7b      	ldrb	r3, [r7, #13]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	b29b      	uxth	r3, r3
	
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20013208 	.word	0x20013208

08000d5c <get_TXWRStatus>:

uint16_t get_TXWRStatus(uint8_t sck_fd)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_WR(sck_fd), 2 );
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	021b      	lsls	r3, r3, #8
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000d72:	3324      	adds	r3, #36	; 0x24
 8000d74:	b29b      	uxth	r3, r3
 8000d76:	4618      	mov	r0, r3
 8000d78:	2102      	movs	r1, #2
 8000d7a:	f7ff fe1d 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000d7e:	4a08      	ldr	r2, [pc, #32]	; (8000da0 <get_TXWRStatus+0x44>)
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	8812      	ldrh	r2, [r2, #0]
 8000d86:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000d88:	7b3b      	ldrb	r3, [r7, #12]
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	b29a      	uxth	r2, r3
 8000d8e:	7b7b      	ldrb	r3, [r7, #13]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	b29b      	uxth	r3, r3

	
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20013208 	.word	0x20013208

08000da4 <get_TXRD>:
uint16_t get_TXRD(uint8_t sck_fd)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_TX_RD(sck_fd), 2);
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000dba:	3322      	adds	r3, #34	; 0x22
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	2102      	movs	r1, #2
 8000dc2:	f7ff fdf9 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000dc6:	4a08      	ldr	r2, [pc, #32]	; (8000de8 <get_TXRD+0x44>)
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	8812      	ldrh	r2, [r2, #0]
 8000dce:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000dd0:	7b3b      	ldrb	r3, [r7, #12]
 8000dd2:	021b      	lsls	r3, r3, #8
 8000dd4:	b29a      	uxth	r2, r3
 8000dd6:	7b7b      	ldrb	r3, [r7, #13]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	b29b      	uxth	r3, r3
	
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20013208 	.word	0x20013208

08000dec <set_TXWR>:

void  set_TXWR(uint8_t sck_fd, uint16_t val)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4602      	mov	r2, r0
 8000df4:	460b      	mov	r3, r1
 8000df6:	71fa      	strb	r2, [r7, #7]
 8000df8:	80bb      	strh	r3, [r7, #4]
 	spi_dma_send2B(W5200_Sn_TX_WR(sck_fd), val);
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e06:	3324      	adds	r3, #36	; 0x24
 8000e08:	b29a      	uxth	r2, r3
 8000e0a:	88bb      	ldrh	r3, [r7, #4]
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f7ff fd34 	bl	800087c <spi_dma_send2B>
}
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop

08000e1c <get_RXRSR>:

uint16_t get_RXRSR(uint8_t sck_fd)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_RX_RSR(sck_fd), 2);
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	021b      	lsls	r3, r3, #8
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e32:	3326      	adds	r3, #38	; 0x26
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	4618      	mov	r0, r3
 8000e38:	2102      	movs	r1, #2
 8000e3a:	f7ff fdbd 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000e3e:	4a08      	ldr	r2, [pc, #32]	; (8000e60 <get_RXRSR+0x44>)
 8000e40:	f107 030c 	add.w	r3, r7, #12
 8000e44:	8812      	ldrh	r2, [r2, #0]
 8000e46:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000e48:	7b3b      	ldrb	r3, [r7, #12]
 8000e4a:	021b      	lsls	r3, r3, #8
 8000e4c:	b29a      	uxth	r2, r3
 8000e4e:	7b7b      	ldrb	r3, [r7, #13]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b29b      	uxth	r3, r3

}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20013208 	.word	0x20013208

08000e64 <get_RXRD>:

uint16_t get_RXRD(uint8_t sck_fd)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
	uint8_t var[2]; 
	spi_dma_read(W5200_Sn_RX_RD(sck_fd), 2 );
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	021b      	lsls	r3, r3, #8
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e7a:	3328      	adds	r3, #40	; 0x28
 8000e7c:	b29b      	uxth	r3, r3
 8000e7e:	4618      	mov	r0, r3
 8000e80:	2102      	movs	r1, #2
 8000e82:	f7ff fd99 	bl	80009b8 <spi_dma_read>
	memcpy(&var, bufferRX+4, 2);
 8000e86:	4a08      	ldr	r2, [pc, #32]	; (8000ea8 <get_RXRD+0x44>)
 8000e88:	f107 030c 	add.w	r3, r7, #12
 8000e8c:	8812      	ldrh	r2, [r2, #0]
 8000e8e:	801a      	strh	r2, [r3, #0]
	
	return ((var[0] << 8) | var[1] );
 8000e90:	7b3b      	ldrb	r3, [r7, #12]
 8000e92:	021b      	lsls	r3, r3, #8
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	7b7b      	ldrb	r3, [r7, #13]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	b29b      	uxth	r3, r3
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20013208 	.word	0x20013208

08000eac <set_RXRD>:

void set_RXRD(uint8_t sck_fd, uint16_t val)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	71fa      	strb	r2, [r7, #7]
 8000eb8:	80bb      	strh	r3, [r7, #4]
	spi_dma_send2B(W5200_Sn_RX_RD(sck_fd), val);
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	021b      	lsls	r3, r3, #8
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000ec6:	3328      	adds	r3, #40	; 0x28
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	88bb      	ldrh	r3, [r7, #4]
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f7ff fcd4 	bl	800087c <spi_dma_send2B>
}
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop

08000edc <write_memory>:
/*---------------------------------------------------------------------------
	write data to socket TX memory
----------------------------------------------------------------------------*/

void	write_memory(uint8_t sck_fd, uint16_t write_ptr, uint8_t *buf, uint16_t len)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b086      	sub	sp, #24
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60ba      	str	r2, [r7, #8]
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	73fa      	strb	r2, [r7, #15]
 8000ee8:	460a      	mov	r2, r1
 8000eea:	81ba      	strh	r2, [r7, #12]
 8000eec:	80fb      	strh	r3, [r7, #6]
	uint16_t	memory_addr, offset;
	uint16_t	upper_size, left_size;

	// calculate offset address 
	offset = write_ptr & 0x07ff;
 8000eee:	89bb      	ldrh	r3, [r7, #12]
 8000ef0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ef4:	82fb      	strh	r3, [r7, #22]

	// calculate physical memory start address
	memory_addr = W5200_SOCKET_TX_BASE(sck_fd)  + offset;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	00db      	lsls	r3, r3, #3
 8000efc:	b29b      	uxth	r3, r3
 8000efe:	021b      	lsls	r3, r3, #8
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	8afb      	ldrh	r3, [r7, #22]
 8000f04:	4413      	add	r3, r2
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f0c:	82bb      	strh	r3, [r7, #20]

	// if overflow socket TX memory ?
	if(offset + len > W5200_Sn_TXMEM_SIZE(sck_fd) +1 ){
 8000f0e:	8afa      	ldrh	r2, [r7, #22]
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	441a      	add	r2, r3
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	021b      	lsls	r3, r3, #8
 8000f18:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000f1c:	3320      	adds	r3, #32
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	dd2a      	ble.n	8000f78 <write_memory+0x9c>

		// copy upper_size bytes
		upper_size = W5200_SOCKET_TX_BASE(sck_fd) - offset;
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	00db      	lsls	r3, r3, #3
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	021b      	lsls	r3, r3, #8
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	8afb      	ldrh	r3, [r7, #22]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f38:	827b      	strh	r3, [r7, #18]
		spi_dma_send( memory_addr,upper_size, buf);
 8000f3a:	8aba      	ldrh	r2, [r7, #20]
 8000f3c:	8a7b      	ldrh	r3, [r7, #18]
 8000f3e:	4610      	mov	r0, r2
 8000f40:	4619      	mov	r1, r3
 8000f42:	68ba      	ldr	r2, [r7, #8]
 8000f44:	f7ff fc12 	bl	800076c <spi_dma_send>
		buf += upper_size;
 8000f48:	8a7b      	ldrh	r3, [r7, #18]
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	60bb      	str	r3, [r7, #8]

		// copy left size bytes
		left_size = len - upper_size;
 8000f50:	88fa      	ldrh	r2, [r7, #6]
 8000f52:	8a7b      	ldrh	r3, [r7, #18]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	823b      	strh	r3, [r7, #16]
		spi_dma_send( W5200_SOCKET_TX_BASE(sck_fd),
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	8a3b      	ldrh	r3, [r7, #16]
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	68ba      	ldr	r2, [r7, #8]
 8000f72:	f7ff fbfb 	bl	800076c <spi_dma_send>
 8000f76:	e006      	b.n	8000f86 <write_memory+0xaa>
		left_size,  buf);

	}else{

		// copy len size bytes
		spi_dma_send( memory_addr,len,  buf);
 8000f78:	8aba      	ldrh	r2, [r7, #20]
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68ba      	ldr	r2, [r7, #8]
 8000f82:	f7ff fbf3 	bl	800076c <spi_dma_send>
	}
}
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <read_memory>:
/*---------------------------------------------------------------------------
	read data from socket RX memory
----------------------------------------------------------------------------*/

void	read_memory(uint8_t sck_fd, uint16_t read_ptr, uint8_t *buf, uint16_t len)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60ba      	str	r2, [r7, #8]
 8000f94:	4602      	mov	r2, r0
 8000f96:	73fa      	strb	r2, [r7, #15]
 8000f98:	460a      	mov	r2, r1
 8000f9a:	81ba      	strh	r2, [r7, #12]
 8000f9c:	80fb      	strh	r3, [r7, #6]
	uint16_t	memory_addr, offset;
	uint16_t	upper_size, left_size;

	// calculate offset address 
	offset = read_ptr & 0x07ff;
 8000f9e:	89bb      	ldrh	r3, [r7, #12]
 8000fa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fa4:	82fb      	strh	r3, [r7, #22]

	// calculate physical memory start address
	memory_addr = W5200_SOCKET_RX_BASE(sck_fd)  + offset;
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	00db      	lsls	r3, r3, #3
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	8afb      	ldrh	r3, [r7, #22]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8000fbc:	82bb      	strh	r3, [r7, #20]

	// if overflow socket RX memory ?
	if(offset + len > 0x0800){
 8000fbe:	8afa      	ldrh	r2, [r7, #22]
 8000fc0:	88fb      	ldrh	r3, [r7, #6]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000fc8:	dd2f      	ble.n	800102a <read_memory+0x9e>

		// copy upper_size bytes
		upper_size = 0x0800 - offset;
 8000fca:	8afb      	ldrh	r3, [r7, #22]
 8000fcc:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000fd0:	827b      	strh	r3, [r7, #18]
		spi_dma_read( memory_addr,upper_size);
 8000fd2:	8aba      	ldrh	r2, [r7, #20]
 8000fd4:	8a7b      	ldrh	r3, [r7, #18]
 8000fd6:	4610      	mov	r0, r2
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f7ff fced 	bl	80009b8 <spi_dma_read>
		memcpy(buf, bufferRX+4, upper_size);
 8000fde:	8a7b      	ldrh	r3, [r7, #18]
 8000fe0:	68b8      	ldr	r0, [r7, #8]
 8000fe2:	4919      	ldr	r1, [pc, #100]	; (8001048 <read_memory+0xbc>)
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	f7ff f8f9 	bl	80001dc <memcpy>

		buf += upper_size;
 8000fea:	8a7b      	ldrh	r3, [r7, #18]
 8000fec:	68ba      	ldr	r2, [r7, #8]
 8000fee:	4413      	add	r3, r2
 8000ff0:	60bb      	str	r3, [r7, #8]

		// copy left size bytes
		left_size = len - upper_size;
 8000ff2:	88fa      	ldrh	r2, [r7, #6]
 8000ff4:	8a7b      	ldrh	r3, [r7, #18]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	823b      	strh	r3, [r7, #16]
		spi_dma_read(W5200_SOCKET_RX_BASE(sck_fd), left_size);
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	00db      	lsls	r3, r3, #3
 8001000:	b29b      	uxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b29b      	uxth	r3, r3
 8001006:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800100a:	b29a      	uxth	r2, r3
 800100c:	8a3b      	ldrh	r3, [r7, #16]
 800100e:	4610      	mov	r0, r2
 8001010:	4619      	mov	r1, r3
 8001012:	f7ff fcd1 	bl	80009b8 <spi_dma_read>
		memcpy(buf+upper_size, bufferRX+4, left_size);
 8001016:	8a7b      	ldrh	r3, [r7, #18]
 8001018:	68ba      	ldr	r2, [r7, #8]
 800101a:	441a      	add	r2, r3
 800101c:	8a3b      	ldrh	r3, [r7, #16]
 800101e:	4610      	mov	r0, r2
 8001020:	4909      	ldr	r1, [pc, #36]	; (8001048 <read_memory+0xbc>)
 8001022:	461a      	mov	r2, r3
 8001024:	f7ff f8da 	bl	80001dc <memcpy>
 8001028:	e00b      	b.n	8001042 <read_memory+0xb6>
	}else{

		// copy len size bytes
		spi_dma_read( memory_addr,len);
 800102a:	8aba      	ldrh	r2, [r7, #20]
 800102c:	88fb      	ldrh	r3, [r7, #6]
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	f7ff fcc1 	bl	80009b8 <spi_dma_read>
		memcpy(buf, bufferRX+4, len);
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	68b8      	ldr	r0, [r7, #8]
 800103a:	4903      	ldr	r1, [pc, #12]	; (8001048 <read_memory+0xbc>)
 800103c:	461a      	mov	r2, r3
 800103e:	f7ff f8cd 	bl	80001dc <memcpy>
	}
}
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20013208 	.word	0x20013208

0800104c <socket>:
	socket()	create socket, handle open
		ip_proto, RAW mode only.
===========================================================================*/

uint8_t	socket(uint8_t  mode, uint16_t  port, uint8_t ip_proto)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	4613      	mov	r3, r2
 8001054:	4602      	mov	r2, r0
 8001056:	71fa      	strb	r2, [r7, #7]
 8001058:	460a      	mov	r2, r1
 800105a:	80ba      	strh	r2, [r7, #4]
 800105c:	71bb      	strb	r3, [r7, #6]
	uint8_t	sck_fd;
	uint8_t	stat;

	// check free socket exists? 
	for(sck_fd = 0; sck_fd < W5200_MAX_SOCKETS; sck_fd++){
 800105e:	2300      	movs	r3, #0
 8001060:	73fb      	strb	r3, [r7, #15]
 8001062:	e00c      	b.n	800107e <socket+0x32>
		if(socket_flg[sck_fd] == 0){
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	4a4c      	ldr	r2, [pc, #304]	; (8001198 <socket+0x14c>)
 8001068:	5cd3      	ldrb	r3, [r2, r3]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d104      	bne.n	8001078 <socket+0x2c>
			socket_flg[sck_fd] = 1;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	4a49      	ldr	r2, [pc, #292]	; (8001198 <socket+0x14c>)
 8001072:	2101      	movs	r1, #1
 8001074:	54d1      	strb	r1, [r2, r3]
			break;
 8001076:	e005      	b.n	8001084 <socket+0x38>
{
	uint8_t	sck_fd;
	uint8_t	stat;

	// check free socket exists? 
	for(sck_fd = 0; sck_fd < W5200_MAX_SOCKETS; sck_fd++){
 8001078:	7bfb      	ldrb	r3, [r7, #15]
 800107a:	3301      	adds	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	2b07      	cmp	r3, #7
 8001082:	d9ef      	bls.n	8001064 <socket+0x18>
		if(socket_flg[sck_fd] == 0){
			socket_flg[sck_fd] = 1;
			break;
		}
	}
	if(sck_fd >= W5200_MAX_SOCKETS) return -1;	// no more sockets.
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	2b07      	cmp	r3, #7
 8001088:	d901      	bls.n	800108e <socket+0x42>
 800108a:	23ff      	movs	r3, #255	; 0xff
 800108c:	e07f      	b.n	800118e <socket+0x142>
	// check mode parameter
	if((mode & 0x0f) > W5200_MR_PPPOE_ENABLE) return -1;	// mode error.
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 030f 	and.w	r3, r3, #15
 8001094:	2b08      	cmp	r3, #8
 8001096:	dd01      	ble.n	800109c <socket+0x50>
 8001098:	23ff      	movs	r3, #255	; 0xff
 800109a:	e078      	b.n	800118e <socket+0x142>
	if(((mode & 0x0f) != W5200_Sn_MR_UDP) && (mode & W5200_Sn_MR_MULTI)) return -1; // MULTI is UDP only.
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d005      	beq.n	80010b2 <socket+0x66>
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	da01      	bge.n	80010b2 <socket+0x66>
 80010ae:	23ff      	movs	r3, #255	; 0xff
 80010b0:	e06d      	b.n	800118e <socket+0x142>
	if(((mode & 0x0f) != W5200_Sn_MR_TCP) && (mode & W5200_Sn_MR_ND)) return -1; // ND is TCP only.
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	f003 030f 	and.w	r3, r3, #15
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d006      	beq.n	80010ca <socket+0x7e>
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 0320 	and.w	r3, r3, #32
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <socket+0x7e>
 80010c6:	23ff      	movs	r3, #255	; 0xff
 80010c8:	e061      	b.n	800118e <socket+0x142>

	// set MODE register
	spi_dma_sendByte(W5200_Sn_MR(sck_fd) , mode);
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	021b      	lsls	r3, r3, #8
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	4610      	mov	r0, r2
 80010dc:	4619      	mov	r1, r3
 80010de:	f7ff fc1f 	bl	8000920 <spi_dma_sendByte>
	//socket_mode[sck_fd] = mode & 0x0f;	// omitting ND/MULTICAST
	mode &= 0x0f;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	f003 030f 	and.w	r3, r3, #15
 80010e8:	71fb      	strb	r3, [r7, #7]

	uint8_t prt[2];

	// set PORT, PROTOCOL 
	switch(mode){
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	db29      	blt.n	8001144 <socket+0xf8>
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	dd02      	ble.n	80010fa <socket+0xae>
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	d018      	beq.n	800112a <socket+0xde>
 80010f8:	e024      	b.n	8001144 <socket+0xf8>
	case W5200_Sn_MR_TCP:
	case W5200_Sn_MR_UDP:

		// split port for sending on two 8bits
		prt[0] = (port & 0xff00) >> 8;
 80010fa:	88bb      	ldrh	r3, [r7, #4]
 80010fc:	0a1b      	lsrs	r3, r3, #8
 80010fe:	b29b      	uxth	r3, r3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	733b      	strb	r3, [r7, #12]
		prt[1] =  (port & 0x00ff);
 8001104:	88bb      	ldrh	r3, [r7, #4]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	737b      	strb	r3, [r7, #13]
		spi_dma_send(W5200_Sn_PORT(sck_fd), 2 , prt);
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	b29b      	uxth	r3, r3
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b29b      	uxth	r3, r3
 8001112:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001116:	3304      	adds	r3, #4
 8001118:	b29a      	uxth	r2, r3
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4610      	mov	r0, r2
 8001120:	2102      	movs	r1, #2
 8001122:	461a      	mov	r2, r3
 8001124:	f7ff fb22 	bl	800076c <spi_dma_send>
		
		break;
 8001128:	e00c      	b.n	8001144 <socket+0xf8>
	case W5200_Sn_MR_IPRAW:
		spi_dma_sendByte(W5200_Sn_PROTO(sck_fd), ip_proto);
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	b29b      	uxth	r3, r3
 800112e:	021b      	lsls	r3, r3, #8
 8001130:	b29b      	uxth	r3, r3
 8001132:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001136:	3314      	adds	r3, #20
 8001138:	b29a      	uxth	r2, r3
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	4610      	mov	r0, r2
 800113e:	4619      	mov	r1, r3
 8001140:	f7ff fbee 	bl	8000920 <spi_dma_sendByte>
	}

	// execute socket open
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_OPEN);
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	b29b      	uxth	r3, r3
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	b29b      	uxth	r3, r3
 800114c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001150:	3301      	adds	r3, #1
 8001152:	b29b      	uxth	r3, r3
 8001154:	4618      	mov	r0, r3
 8001156:	2101      	movs	r1, #1
 8001158:	f7ff fbe2 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd)  != 0);	// 0 value is command complete. 
 800115c:	bf00      	nop
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fd9f 	bl	8000ca4 <get_CRStatus>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1f8      	bne.n	800115e <socket+0x112>

	// check status
	if(stat = get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_INIT) return -1;
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fdb4 	bl	8000cdc <get_SRStatus>
 8001174:	4603      	mov	r3, r0
 8001176:	2b13      	cmp	r3, #19
 8001178:	bf0c      	ite	eq
 800117a:	2300      	moveq	r3, #0
 800117c:	2301      	movne	r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	73bb      	strb	r3, [r7, #14]
 8001182:	7bbb      	ldrb	r3, [r7, #14]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <socket+0x140>
 8001188:	23ff      	movs	r3, #255	; 0xff
 800118a:	e000      	b.n	800118e <socket+0x142>

	// success return
	return sck_fd;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000480 	.word	0x20000480

0800119c <send>:
/*==========================================================================
	send()	send *buf to  (TCP only)
===========================================================================*/

int	send(uint8_t sck_fd, uint8_t *buf, uint16_t len, uint16_t flag)
{
 800119c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011a0:	b08b      	sub	sp, #44	; 0x2c
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	4601      	mov	r1, r0
 80011a8:	73f9      	strb	r1, [r7, #15]
 80011aa:	81ba      	strh	r2, [r7, #12]
 80011ac:	80fb      	strh	r3, [r7, #6]
	uint16_t	send_size;
	uint16_t	write_ptr;
	uint16_t status = get_SRStatus(sck_fd);
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fd93 	bl	8000cdc <get_SRStatus>
 80011b6:	4603      	mov	r3, r0
 80011b8:	84bb      	strh	r3, [r7, #36]	; 0x24
	// check socket asign flag
	if(sck_fd < 0 || sck_fd >= W5200_MAX_SOCKETS ||  socket_flg[sck_fd] != 1) return -1;
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	2b07      	cmp	r3, #7
 80011be:	d804      	bhi.n	80011ca <send+0x2e>
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	4a56      	ldr	r2, [pc, #344]	; (800131c <send+0x180>)
 80011c4:	5cd3      	ldrb	r3, [r2, r3]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d002      	beq.n	80011d0 <send+0x34>
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011ce:	e0a0      	b.n	8001312 <send+0x176>

	// check parameter
	if(buf == NULL || len == 0) return -1;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d002      	beq.n	80011dc <send+0x40>
 80011d6:	89bb      	ldrh	r3, [r7, #12]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d102      	bne.n	80011e2 <send+0x46>
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011e0:	e097      	b.n	8001312 <send+0x176>
	
	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0; // closing or fin close wait.
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fd79 	bl	8000cdc <get_SRStatus>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b17      	cmp	r3, #23
 80011ee:	d001      	beq.n	80011f4 <send+0x58>
 80011f0:	2300      	movs	r3, #0
 80011f2:	e08e      	b.n	8001312 <send+0x176>

	// check TX memory free size?
	while((send_size = get_TXFSRStatus(sck_fd)) == 0){
 80011f4:	e004      	b.n	8001200 <send+0x64>
		if(flag == 1) return 0;	// NONE BLOCKING
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d101      	bne.n	8001200 <send+0x64>
 80011fc:	2300      	movs	r3, #0
 80011fe:	e088      	b.n	8001312 <send+0x176>
	
	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0; // closing or fin close wait.

	// check TX memory free size?
	while((send_size = get_TXFSRStatus(sck_fd)) == 0){
 8001200:	7bfb      	ldrb	r3, [r7, #15]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fd86 	bl	8000d14 <get_TXFSRStatus>
 8001208:	4603      	mov	r3, r0
 800120a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800120c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0f1      	beq.n	80011f6 <send+0x5a>
		if(flag == 1) return 0;	// NONE BLOCKING
	}

	// get write pointer
	write_ptr = get_TXWRStatus(sck_fd);
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fda1 	bl	8000d5c <get_TXWRStatus>
 800121a:	4603      	mov	r3, r0
 800121c:	847b      	strh	r3, [r7, #34]	; 0x22

	// check write length
	if(send_size > len) send_size = len;
 800121e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001220:	89bb      	ldrh	r3, [r7, #12]
 8001222:	429a      	cmp	r2, r3
 8001224:	d901      	bls.n	800122a <send+0x8e>
 8001226:	89bb      	ldrh	r3, [r7, #12]
 8001228:	84fb      	strh	r3, [r7, #38]	; 0x26

	// data write to memory
	write_memory(sck_fd, write_ptr, buf, send_size);
 800122a:	7bf9      	ldrb	r1, [r7, #15]
 800122c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800122e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001230:	4608      	mov	r0, r1
 8001232:	4611      	mov	r1, r2
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	f7ff fe51 	bl	8000edc <write_memory>

	// pointer update
	write_ptr += send_size;
 800123a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800123c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800123e:	4413      	add	r3, r2
 8001240:	847b      	strh	r3, [r7, #34]	; 0x22
	set_TXWR(sck_fd, write_ptr);
 8001242:	7bfa      	ldrb	r2, [r7, #15]
 8001244:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff fdcf 	bl	8000dec <set_TXWR>
		
	// test function 
	

	uint16_t start = get_TXRD(sck_fd);
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff fda7 	bl	8000da4 <get_TXRD>
 8001256:	4603      	mov	r3, r0
 8001258:	843b      	strh	r3, [r7, #32]
	uint16_t end   = get_TXWRStatus(sck_fd); 
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fd7d 	bl	8000d5c <get_TXWRStatus>
 8001262:	4603      	mov	r3, r0
 8001264:	83fb      	strh	r3, [r7, #30]
	uint8_t data [write_ptr-start]; 	
 8001266:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001268:	8c3b      	ldrh	r3, [r7, #32]
 800126a:	1ad1      	subs	r1, r2, r3
 800126c:	466b      	mov	r3, sp
 800126e:	461e      	mov	r6, r3
 8001270:	1e4b      	subs	r3, r1, #1
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	460b      	mov	r3, r1
 8001276:	461a      	mov	r2, r3
 8001278:	f04f 0300 	mov.w	r3, #0
 800127c:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8001280:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8001284:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8001288:	460b      	mov	r3, r1
 800128a:	461a      	mov	r2, r3
 800128c:	f04f 0300 	mov.w	r3, #0
 8001290:	00dd      	lsls	r5, r3, #3
 8001292:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001296:	00d4      	lsls	r4, r2, #3
 8001298:	460b      	mov	r3, r1
 800129a:	3307      	adds	r3, #7
 800129c:	08db      	lsrs	r3, r3, #3
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	ebad 0d03 	sub.w	sp, sp, r3
 80012a4:	466b      	mov	r3, sp
 80012a6:	3300      	adds	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
	spi_dma_read(start+0x8000, write_ptr-start );
 80012aa:	8c3b      	ldrh	r3, [r7, #32]
 80012ac:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80012b4:	8c3b      	ldrh	r3, [r7, #32]
 80012b6:	1acb      	subs	r3, r1, r3
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	4610      	mov	r0, r2
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff fb7b 	bl	80009b8 <spi_dma_read>
	memcpy(data, bufferRX +4, write_ptr-start);
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 80012c6:	8c3b      	ldrh	r3, [r7, #32]
 80012c8:	1acb      	subs	r3, r1, r3
 80012ca:	4610      	mov	r0, r2
 80012cc:	4914      	ldr	r1, [pc, #80]	; (8001320 <send+0x184>)
 80012ce:	461a      	mov	r2, r3
 80012d0:	f7fe ff84 	bl	80001dc <memcpy>

	
	// test function 
	
	// send command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_SEND);
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	021b      	lsls	r3, r3, #8
 80012da:	b29b      	uxth	r3, r3
 80012dc:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80012e0:	3301      	adds	r3, #1
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	4618      	mov	r0, r3
 80012e6:	2120      	movs	r1, #32
 80012e8:	f7ff fb1a 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 80012ec:	bf00      	nop
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fcd7 	bl	8000ca4 <get_CRStatus>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1f8      	bne.n	80012ee <send+0x152>

	// wait sending complete
	while(get_TXRD(sck_fd) != write_ptr);
 80012fc:	bf00      	nop
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fd4f 	bl	8000da4 <get_TXRD>
 8001306:	4603      	mov	r3, r0
 8001308:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800130a:	429a      	cmp	r2, r3
 800130c:	d1f7      	bne.n	80012fe <send+0x162>

	return send_size;
 800130e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001310:	46b5      	mov	sp, r6
}
 8001312:	4618      	mov	r0, r3
 8001314:	372c      	adds	r7, #44	; 0x2c
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800131c:	20000480 	.word	0x20000480
 8001320:	20013208 	.word	0x20013208

08001324 <recv>:
	return code is received data size.
	if received disconnectÂ@from peer, size was set to Zero, 
===========================================================================*/

int	recv(uint8_t sck_fd, uint8_t *buf, uint16_t len, uint8_t flag)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6039      	str	r1, [r7, #0]
 800132c:	4601      	mov	r1, r0
 800132e:	71f9      	strb	r1, [r7, #7]
 8001330:	80ba      	strh	r2, [r7, #4]
 8001332:	71bb      	strb	r3, [r7, #6]
	uint16_t	read_len;
	uint16_t	read_ptr;

	// check asign flag
	if(sck_fd < 0 || sck_fd >= W5200_MAX_SOCKETS ||  socket_flg[sck_fd] != 1) return -1;
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	2b07      	cmp	r3, #7
 8001338:	d804      	bhi.n	8001344 <recv+0x20>
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4a31      	ldr	r2, [pc, #196]	; (8001404 <recv+0xe0>)
 800133e:	5cd3      	ldrb	r3, [r2, r3]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d002      	beq.n	800134a <recv+0x26>
 8001344:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001348:	e057      	b.n	80013fa <recv+0xd6>

	// check parameter
	if(buf == NULL || len == 0) return -1;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d002      	beq.n	8001356 <recv+0x32>
 8001350:	88bb      	ldrh	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d102      	bne.n	800135c <recv+0x38>
 8001356:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800135a:	e04e      	b.n	80013fa <recv+0xd6>

	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0;	// closing or fin close wait.
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fcbc 	bl	8000cdc <get_SRStatus>
 8001364:	4603      	mov	r3, r0
 8001366:	2b17      	cmp	r3, #23
 8001368:	d001      	beq.n	800136e <recv+0x4a>
 800136a:	2300      	movs	r3, #0
 800136c:	e045      	b.n	80013fa <recv+0xd6>

	// received data exists?
	while((read_len = get_RXRSR(sck_fd)) == 0){
 800136e:	e004      	b.n	800137a <recv+0x56>
		if(flag == 1) return 0;	// NONE BLOCKING
 8001370:	79bb      	ldrb	r3, [r7, #6]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d101      	bne.n	800137a <recv+0x56>
 8001376:	2300      	movs	r3, #0
 8001378:	e03f      	b.n	80013fa <recv+0xd6>

	// check status
	if(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_ESTABLISHED) return 0;	// closing or fin close wait.

	// received data exists?
	while((read_len = get_RXRSR(sck_fd)) == 0){
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fd4d 	bl	8000e1c <get_RXRSR>
 8001382:	4603      	mov	r3, r0
 8001384:	81fb      	strh	r3, [r7, #14]
 8001386:	89fb      	ldrh	r3, [r7, #14]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d0f1      	beq.n	8001370 <recv+0x4c>

	// set read length
	//if(read_len > len) read_len = len;

	// get read pointer
	read_ptr = get_RXRD(sck_fd);
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fd68 	bl	8000e64 <get_RXRD>
 8001394:	4603      	mov	r3, r0
 8001396:	81bb      	strh	r3, [r7, #12]

	// read from RX memory
	read_memory(sck_fd, read_ptr, buf, read_len < len ? read_len: len);
 8001398:	88ba      	ldrh	r2, [r7, #4]
 800139a:	89fb      	ldrh	r3, [r7, #14]
 800139c:	429a      	cmp	r2, r3
 800139e:	bf38      	it	cc
 80013a0:	4613      	movcc	r3, r2
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	79f9      	ldrb	r1, [r7, #7]
 80013a6:	89ba      	ldrh	r2, [r7, #12]
 80013a8:	4608      	mov	r0, r1
 80013aa:	4611      	mov	r1, r2
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	f7ff fded 	bl	8000f8c <read_memory>

	// update pointer
	read_ptr += read_len;
 80013b2:	89ba      	ldrh	r2, [r7, #12]
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	4413      	add	r3, r2
 80013b8:	81bb      	strh	r3, [r7, #12]
	set_RXRD(sck_fd, read_ptr);
 80013ba:	79fa      	ldrb	r2, [r7, #7]
 80013bc:	89bb      	ldrh	r3, [r7, #12]
 80013be:	4610      	mov	r0, r2
 80013c0:	4619      	mov	r1, r3
 80013c2:	f7ff fd73 	bl	8000eac <set_RXRD>

	// recive command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_RECV);
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	021b      	lsls	r3, r3, #8
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80013d2:	3301      	adds	r3, #1
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	4618      	mov	r0, r3
 80013d8:	2140      	movs	r1, #64	; 0x40
 80013da:	f7ff faa1 	bl	8000920 <spi_dma_sendByte>
	// wait command complete.
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 80013de:	bf00      	nop
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fc5e 	bl	8000ca4 <get_CRStatus>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f8      	bne.n	80013e0 <recv+0xbc>
	

 	return	(read_len < len ? read_len: len);
 80013ee:	88ba      	ldrh	r2, [r7, #4]
 80013f0:	89fb      	ldrh	r3, [r7, #14]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	bf38      	it	cc
 80013f6:	4613      	movcc	r3, r2
 80013f8:	b29b      	uxth	r3, r3
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000480 	.word	0x20000480

08001408 <listen>:


int	listen(int sck_fd)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	// check socket asign flag
	if(sck_fd < 0 || sck_fd >=W5200_MAX_SOCKETS||  socket_flg[sck_fd] != 1) return -1;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	db08      	blt.n	8001428 <listen+0x20>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b07      	cmp	r3, #7
 800141a:	dc05      	bgt.n	8001428 <listen+0x20>
 800141c:	4a22      	ldr	r2, [pc, #136]	; (80014a8 <listen+0xa0>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d002      	beq.n	800142e <listen+0x26>
 8001428:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800142c:	e038      	b.n	80014a0 <listen+0x98>

	// LISTEN start from INIT only.
	if(get_SRStatus(sck_fd)  != W5200_Sn_SR_SOCK_INIT) return -1;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	b2db      	uxtb	r3, r3
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fc52 	bl	8000cdc <get_SRStatus>
 8001438:	4603      	mov	r3, r0
 800143a:	2b13      	cmp	r3, #19
 800143c:	d002      	beq.n	8001444 <listen+0x3c>
 800143e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001442:	e02d      	b.n	80014a0 <listen+0x98>


	uint8_t b;
	spi_dma_read(W5200_Sn_IR(sck_fd), 1);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	b29b      	uxth	r3, r3
 8001448:	021b      	lsls	r3, r3, #8
 800144a:	b29b      	uxth	r3, r3
 800144c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001450:	3302      	adds	r3, #2
 8001452:	b29b      	uxth	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	2101      	movs	r1, #1
 8001458:	f7ff faae 	bl	80009b8 <spi_dma_read>
	memcpy(&b, bufferRX + 4, 1);
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <listen+0xa4>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	73fb      	strb	r3, [r7, #15]

	// CONNECT command
	spi_dma_sendByte(W5200_Sn_CR(sck_fd), W5200_Sn_CR_LISTEN);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	b29b      	uxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b29b      	uxth	r3, r3
 800146a:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 800146e:	3301      	adds	r3, #1
 8001470:	b29b      	uxth	r3, r3
 8001472:	4618      	mov	r0, r3
 8001474:	2102      	movs	r1, #2
 8001476:	f7ff fa53 	bl	8000920 <spi_dma_sendByte>
	while(get_CRStatus(sck_fd) != 0);	// 0 value is command complete. 
 800147a:	bf00      	nop
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	b2db      	uxtb	r3, r3
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fc0f 	bl	8000ca4 <get_CRStatus>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1f7      	bne.n	800147c <listen+0x74>

	// wait for status change to LISTEN
	while(get_SRStatus(sck_fd) != W5200_Sn_SR_SOCK_LISTEN);
 800148c:	bf00      	nop
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fc22 	bl	8000cdc <get_SRStatus>
 8001498:	4603      	mov	r3, r0
 800149a:	2b14      	cmp	r3, #20
 800149c:	d1f7      	bne.n	800148e <listen+0x86>
	 
	return 0;	// listen success complete
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000480 	.word	0x20000480
 80014ac:	20013208 	.word	0x20013208

080014b0 <locate_interrupt>:



void locate_interrupt()
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
	uint8_t code = 0x4; 
 80014b6:	2304      	movs	r3, #4
 80014b8:	71fb      	strb	r3, [r7, #7]
	spi_dma_read(W5200_IMR2, 1);
 80014ba:	2036      	movs	r0, #54	; 0x36
 80014bc:	2101      	movs	r1, #1
 80014be:	f7ff fa7b 	bl	80009b8 <spi_dma_read>
	memcpy(&code, bufferRX + 4, 1);
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <locate_interrupt+0x68>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	71fb      	strb	r3, [r7, #7]
	spi_dma_read(W5200_Sn_IR(code), 1);
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80014d2:	3302      	adds	r3, #2
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	2101      	movs	r1, #1
 80014da:	f7ff fa6d 	bl	80009b8 <spi_dma_read>
	memcpy(&code, bufferRX +4 , 1);
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <locate_interrupt+0x68>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	71fb      	strb	r3, [r7, #7]
       
	
	spi_dma_sendByte(W5200_Sn_IR(0x0), 0xff);
 80014e4:	f244 0002 	movw	r0, #16386	; 0x4002
 80014e8:	21ff      	movs	r1, #255	; 0xff
 80014ea:	f7ff fa19 	bl	8000920 <spi_dma_sendByte>
	switch (code )
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d00a      	beq.n	800150a <locate_interrupt+0x5a>
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d002      	beq.n	80014fe <locate_interrupt+0x4e>
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d008      	beq.n	800150e <locate_interrupt+0x5e>
			break;
		case 0x4:
			vTaskResume(set_macTaskHandle); 
			break;
		default:
			break;		
 80014fc:	e008      	b.n	8001510 <locate_interrupt+0x60>
			// do nothing wait for input. 
			break;
		case 0x2:
			break;
		case 0x4:
			vTaskResume(set_macTaskHandle); 
 80014fe:	4b07      	ldr	r3, [pc, #28]	; (800151c <locate_interrupt+0x6c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f000 ff5e 	bl	80023c4 <vTaskResume>
			break;
 8001508:	e002      	b.n	8001510 <locate_interrupt+0x60>
		case 0x1: 
			// connection established 
			// do nothing wait for input. 
			break;
		case 0x2:
			break;
 800150a:	bf00      	nop
 800150c:	e000      	b.n	8001510 <locate_interrupt+0x60>
	switch (code )
	{
		case 0x1: 
			// connection established 
			// do nothing wait for input. 
			break;
 800150e:	bf00      	nop
			vTaskResume(set_macTaskHandle); 
			break;
		default:
			break;		
	}
}
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20013208 	.word	0x20013208
 800151c:	200141b8 	.word	0x200141b8

08001520 <EXTI4_IRQHandler>:


void EXTI4_IRQHandler(void) //EXTI0 ISR
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
 
	if(EXTI_GetITStatus(WIZ_IT_EXTI_LINE) != RESET) //check if EXTI line is asserted
 8001524:	2010      	movs	r0, #16
 8001526:	f004 f96f 	bl	8005808 <EXTI_GetITStatus>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <EXTI4_IRQHandler+0x1a>
	{
		locate_interrupt();	
 8001530:	f7ff ffbe 	bl	80014b0 <locate_interrupt>
		EXTI_ClearFlag(WIZ_IT_EXTI_LINE); //clear interrupt
 8001534:	2010      	movs	r0, #16
 8001536:	f004 f94d 	bl	80057d4 <EXTI_ClearFlag>
 	
	}
}
 800153a:	bd80      	pop	{r7, pc}

0800153c <set_macTask>:


void set_macTask(void *pvParameters)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08e      	sub	sp, #56	; 0x38
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
		uint8_t	buf[20], buf1[20]; 
		int len; 

		/*we are now listening
		suspend task set_macTask()*/
		vTaskSuspend(NULL);
 8001544:	2000      	movs	r0, #0
 8001546:	f000 fec3 	bl	80022d0 <vTaskSuspend>
		
		// interrupt on W5200 occured 
		// receive data 
		len = recv(socket_0, buf, 20, 0);
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <set_macTask+0x3c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	b2da      	uxtb	r2, r3
 8001550:	f107 0320 	add.w	r3, r7, #32
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	2214      	movs	r2, #20
 800155a:	2300      	movs	r3, #0
 800155c:	f7ff fee2 	bl	8001324 <recv>
 8001560:	6378      	str	r0, [r7, #52]	; 0x34
		
		// proces data with CLI 
		
		FreeRTOS_CLIProcessCommand ( buf, buf1, 15);
 8001562:	f107 0220 	add.w	r2, r7, #32
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4610      	mov	r0, r2
 800156c:	4619      	mov	r1, r3
 800156e:	220f      	movs	r2, #15
 8001570:	f002 fd82 	bl	8004078 <FreeRTOS_CLIProcessCommand>

		

		
	}	
 8001574:	e7e6      	b.n	8001544 <set_macTask+0x8>
 8001576:	bf00      	nop
 8001578:	200131f8 	.word	0x200131f8

0800157c <init_USARTx>:
#define pdFalse 0
#define pdTrue 	1


void init_USARTx(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0
	
	/* enable APB2 peripheral clock for USART1 
	 * note that only USART1 and USART6 are connected to APB2
	 * the other USARTs are connected to APB1
	 */
	RCC_APB2PeriphClockCmd(USARTx_CLK, ENABLE);
 8001582:	2020      	movs	r0, #32
 8001584:	2101      	movs	r1, #1
 8001586:	f004 fcdd 	bl	8005f44 <RCC_APB2PeriphClockCmd>
	
	/* enable the peripheral clock for the pins used by 
	 * USART1, PB6 for TX and PB7 for RX 
	 */
	RCC_AHB1PeriphClockCmd(USARTx_TX_GPIO_CLK, ENABLE);
 800158a:	2004      	movs	r0, #4
 800158c:	2101      	movs	r1, #1
 800158e:	f004 fca1 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_RX_GPIO_CLK, ENABLE);
 8001592:	2004      	movs	r0, #4
 8001594:	2101      	movs	r1, #1
 8001596:	f004 fc9d 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_CS_GPIO_CLK, ENABLE);
 800159a:	2040      	movs	r0, #64	; 0x40
 800159c:	2101      	movs	r1, #1
 800159e:	f004 fc99 	bl	8005ed4 <RCC_AHB1PeriphClockCmd>

	
	/* This sequence sets up the TX and RX pins 
	 * so they work correctly with the USART1 peripheral
	 */
	GPIO_InitStruct.GPIO_Pin = USARTx_RX_GPIO_PIN | USARTx_TX_GPIO_PIN; // Pins 6 (TX) and 7 (RX) are used
 80015a2:	23c0      	movs	r3, #192	; 0xc0
 80015a4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; 			// the pins are configured as alternate function so the USART peripheral has access to them
 80015a6:	2302      	movs	r3, #2
 80015a8:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;		// this defines the IO speed and has nothing to do with the baudrate!
 80015aa:	2303      	movs	r3, #3
 80015ac:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;			// this defines the output type as push pull mode (as opposed to open drain)
 80015ae:	2300      	movs	r3, #0
 80015b0:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;			// this activates the pullup resistors on the IO pins
 80015b2:	2301      	movs	r3, #1
 80015b4:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);					// now all the values are passed to the GPIO_Init() function which sets the GPIO registers
 80015b6:	f107 0318 	add.w	r3, r7, #24
 80015ba:	4829      	ldr	r0, [pc, #164]	; (8001660 <init_USARTx+0xe4>)
 80015bc:	4619      	mov	r1, r3
 80015be:	f004 f9a1 	bl	8005904 <GPIO_Init>
	
	
	
	/* Configure the chip select pin in this case we will use PG8 */
	GPIO_InitStruct.GPIO_Pin = USARTx_CS_GPIO_PIN;
 80015c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015c6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80015c8:	2301      	movs	r3, #1
 80015ca:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80015cc:	2300      	movs	r3, #0
 80015ce:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80015d0:	2303      	movs	r3, #3
 80015d2:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80015d4:	2301      	movs	r3, #1
 80015d6:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(USARTx_CS_GPIO_PORT, &GPIO_InitStruct);
 80015d8:	f107 0318 	add.w	r3, r7, #24
 80015dc:	4821      	ldr	r0, [pc, #132]	; (8001664 <init_USARTx+0xe8>)
 80015de:	4619      	mov	r1, r3
 80015e0:	f004 f990 	bl	8005904 <GPIO_Init>

	DD() // set PG8 high
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <init_USARTx+0xe8>)
 80015e6:	4a1f      	ldr	r2, [pc, #124]	; (8001664 <init_USARTx+0xe8>)
 80015e8:	8b12      	ldrh	r2, [r2, #24]
 80015ea:	b292      	uxth	r2, r2
 80015ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80015f0:	b292      	uxth	r2, r2
 80015f2:	831a      	strh	r2, [r3, #24]
	
	/* The RX and TX pins are now connected to their AF
	 * so that the USART1 can take over control of the 
	 * pins
	 */
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6); //
 80015f4:	481a      	ldr	r0, [pc, #104]	; (8001660 <init_USARTx+0xe4>)
 80015f6:	2106      	movs	r1, #6
 80015f8:	2208      	movs	r2, #8
 80015fa:	f004 fa99 	bl	8005b30 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 80015fe:	4818      	ldr	r0, [pc, #96]	; (8001660 <init_USARTx+0xe4>)
 8001600:	2107      	movs	r1, #7
 8001602:	2208      	movs	r2, #8
 8001604:	f004 fa94 	bl	8005b30 <GPIO_PinAFConfig>
	
	/* Now the USART_InitStruct is used to define the 
	 * properties of USART1 
	 */
	USART_InitStruct.USART_BaudRate = 38400;				// the baudrate is set to the value we passed into this init function
 8001608:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 800160c:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 800160e:	2300      	movs	r3, #0
 8001610:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;		// we want 1 stop bit (standard)
 8001612:	2300      	movs	r3, #0
 8001614:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;		// we don't want a parity bit (standard)
 8001616:	2300      	movs	r3, #0
 8001618:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 800161a:	2300      	movs	r3, #0
 800161c:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 800161e:	230c      	movs	r3, #12
 8001620:	827b      	strh	r3, [r7, #18]
	USART_Init(USART6, &USART_InitStruct);					// again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8001622:	f107 0308 	add.w	r3, r7, #8
 8001626:	4810      	ldr	r0, [pc, #64]	; (8001668 <init_USARTx+0xec>)
 8001628:	4619      	mov	r1, r3
 800162a:	f004 ff7f 	bl	800652c <USART_Init>
	/* Here the USART1 receive interrupt is enabled
	 * and the interrupt controller is configured 
	 * to jump to the USART1_IRQHandler() function
	 * if the USART1 receive interrupt occurs
	 */
	USART_ITConfig(USART6, USART_IT_RXNE, ENABLE); // enable the USART1 receive interrupt 
 800162e:	480e      	ldr	r0, [pc, #56]	; (8001668 <init_USARTx+0xec>)
 8001630:	f240 5125 	movw	r1, #1317	; 0x525
 8001634:	2201      	movs	r2, #1
 8001636:	f005 f933 	bl	80068a0 <USART_ITConfig>
	
	NVIC_InitStructure.NVIC_IRQChannel = USART6_IRQn;		 // we want to configure the USART interrupts
 800163a:	2347      	movs	r3, #71	; 0x47
 800163c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 4;;// this sets the priority group of the USART1 interrupts
 800163e:	2309      	movs	r3, #9
 8001640:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x6;		 // this sets the subpriority inside the group
 8001642:	2306      	movs	r3, #6
 8001644:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			 // the USART1 interrupts are globally enabled
 8001646:	2301      	movs	r3, #1
 8001648:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);	 // the properties are passed to the NVIC_Init function which takes care of the low level stuff	
 800164a:	1d3b      	adds	r3, r7, #4
 800164c:	4618      	mov	r0, r3
 800164e:	f002 fff7 	bl	8004640 <NVIC_Init>

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART6, ENABLE);
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <init_USARTx+0xec>)
 8001654:	2101      	movs	r1, #1
 8001656:	f005 f8cf 	bl	80067f8 <USART_Cmd>
}
 800165a:	3720      	adds	r7, #32
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40020800 	.word	0x40020800
 8001664:	40021800 	.word	0x40021800
 8001668:	40011400 	.word	0x40011400

0800166c <USART6_IRQHandler>:
	
	
}

// this is the interrupt request handler (IRQ) for ALL USART6 interrupts
void USART6_IRQHandler(void){
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
	
	

	// check if the USART1 receive interrupt flag was set
	if( USART_GetITStatus(USARTx, USART_IT_RXNE) ){
 8001672:	4823      	ldr	r0, [pc, #140]	; (8001700 <USART6_IRQHandler+0x94>)
 8001674:	f240 5125 	movw	r1, #1317	; 0x525
 8001678:	f005 f9d0 	bl	8006a1c <USART_GetITStatus>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d033      	beq.n	80016ea <USART6_IRQHandler+0x7e>
		
		
		static uint8_t cnt = 0; // this counter is used to determine the string length
		char t = USARTx->DR; // the character from the USART1 data register is saved in t
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <USART6_IRQHandler+0x94>)
 8001684:	889b      	ldrh	r3, [r3, #4]
 8001686:	b29b      	uxth	r3, r3
 8001688:	71fb      	strb	r3, [r7, #7]
		
		/* check if the received character is not the LF character (used to determine end of string) 
		 * or the if the maximum string length has been been reached 
		 */
		xHigherPriorityTaskWoken_usart = pdFalse;
 800168a:	4b1e      	ldr	r3, [pc, #120]	; (8001704 <USART6_IRQHandler+0x98>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]

		
		if( (cnt < rx_length  ) && (cnt < MAX_STRLEN) ){ 
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <USART6_IRQHandler+0x9c>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	461a      	mov	r2, r3
 8001696:	4b1d      	ldr	r3, [pc, #116]	; (800170c <USART6_IRQHandler+0xa0>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	da11      	bge.n	80016c2 <USART6_IRQHandler+0x56>
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	db0b      	blt.n	80016c2 <USART6_IRQHandler+0x56>
			received_string[cnt] = t;
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	4a18      	ldr	r2, [pc, #96]	; (8001710 <USART6_IRQHandler+0xa4>)
 80016b0:	79f9      	ldrb	r1, [r7, #7]
 80016b2:	54d1      	strb	r1, [r2, r3]
			cnt++;
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	3301      	adds	r3, #1
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016be:	701a      	strb	r2, [r3, #0]
 80016c0:	e013      	b.n	80016ea <USART6_IRQHandler+0x7e>
		}
		else{ // otherwise reset the character counter and print the received string
			received_string[cnt] = t; 
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	4a12      	ldr	r2, [pc, #72]	; (8001710 <USART6_IRQHandler+0xa4>)
 80016c8:	79f9      	ldrb	r1, [r7, #7]
 80016ca:	54d1      	strb	r1, [r2, r3]
			cnt = 0;
 80016cc:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <USART6_IRQHandler+0x9c>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
		//	USART_ITConfig(USART6, USART_IT_RXNE, DISABLE); 
		taskENTER_CRITICAL();
 80016d2:	f002 f96b 	bl	80039ac <vPortEnterCritical>
			xSemaphoreGiveFromISR(xSmphrUSART,&xHigherPriorityTaskWoken_usart );
 80016d6:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <USART6_IRQHandler+0xa8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	2100      	movs	r1, #0
 80016de:	4a09      	ldr	r2, [pc, #36]	; (8001704 <USART6_IRQHandler+0x98>)
 80016e0:	2300      	movs	r3, #0
 80016e2:	f001 fd75 	bl	80031d0 <xQueueGenericSendFromISR>
		taskEXIT_CRITICAL();
 80016e6:	f002 f971 	bl	80039cc <vPortExitCritical>
			//USART_puts(USART1, received_string);
		}


	}
 portYIELD_FROM_ISR( xHigherPriorityTaskWoken_usart );
 80016ea:	4b06      	ldr	r3, [pc, #24]	; (8001704 <USART6_IRQHandler+0x98>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <USART6_IRQHandler+0x8e>
 80016f2:	4b09      	ldr	r3, [pc, #36]	; (8001718 <USART6_IRQHandler+0xac>)
 80016f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f8:	601a      	str	r2, [r3, #0]
	
}
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40011400 	.word	0x40011400
 8001704:	20000488 	.word	0x20000488
 8001708:	2000048c 	.word	0x2000048c
 800170c:	200141d4 	.word	0x200141d4
 8001710:	200141d8 	.word	0x200141d8
 8001714:	200141a8 	.word	0x200141a8
 8001718:	e000ed04 	.word	0xe000ed04

0800171c <prvMotorCommand1>:


portBASE_TYPE prvMotorCommand1 ( 	int8_t *pcWriteBuffer, 
						size_t xWriteBufferLen, 
						const int8_t *pcCommandString)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
	/* globals: 
*/

	return pdFALSE;
 8001728:	2300      	movs	r3, #0





}
 800172a:	4618      	mov	r0, r3
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop

08001738 <prvMotorCommand2>:
// prototypes of CLI functions 

portBASE_TYPE prvMotorCommand2 ( 	int8_t *pcWriteBuffer, 
						size_t xWriteBufferLen, 
						const int8_t *pcCommandString)
{
 8001738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800173c:	b091      	sub	sp, #68	; 0x44
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
	int8_t *Option, *Param;
	int xOptionLength, xParamLength; 
	
	// get option from command line 

	Option = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 8001746:	f107 0318 	add.w	r3, r7, #24
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	2101      	movs	r1, #1
 800174e:	461a      	mov	r2, r3
 8001750:	f002 fd18 	bl	8004184 <FreeRTOS_CLIGetParameter>
 8001754:	63f8      	str	r0, [r7, #60]	; 0x3c
				  	  &xOptionLength // parameter string length
					  
					 );
	// get parameter from command line 
	
	Param = FreeRTOS_CLIGetParameter( pcCommandString, // command string 
 8001756:	f107 0314 	add.w	r3, r7, #20
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	2102      	movs	r1, #2
 800175e:	461a      	mov	r2, r3
 8001760:	f002 fd10 	bl	8004184 <FreeRTOS_CLIGetParameter>
 8001764:	63b8      	str	r0, [r7, #56]	; 0x38





	if( !strncmp( Option, "speed", 5) ) 
 8001766:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001768:	4949      	ldr	r1, [pc, #292]	; (8001890 <prvMotorCommand2+0x158>)
 800176a:	2205      	movs	r2, #5
 800176c:	f005 fb06 	bl	8006d7c <strncmp>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 8086 	bne.w	8001884 <prvMotorCommand2+0x14c>
	{
				// now convert parameter to proper value and check if it is in range 
        		Param[xParamLength-2] = '\0'; 	
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3b02      	subs	r3, #2
 800177c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800177e:	4413      	add	r3, r2
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]
			int s1 = atoi ( Param ); 
 8001784:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001786:	f005 fa1f 	bl	8006bc8 <atoi>
 800178a:	4603      	mov	r3, r0
 800178c:	613b      	str	r3, [r7, #16]
			// if speed is in range
			if(s1 < 10 ||  s1 > 100 )
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	2b09      	cmp	r3, #9
 8001792:	dd02      	ble.n	800179a <prvMotorCommand2+0x62>
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	2b64      	cmp	r3, #100	; 0x64
 8001798:	dd3f      	ble.n	800181a <prvMotorCommand2+0xe2>
 800179a:	466b      	mov	r3, sp
 800179c:	461e      	mov	r6, r3
			{
				// send error via TCP
				//
				int len = strlen ( Param ) + 11 ; 
 800179e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80017a0:	f005 fabc 	bl	8006d1c <strlen>
 80017a4:	4603      	mov	r3, r0
 80017a6:	330b      	adds	r3, #11
 80017a8:	627b      	str	r3, [r7, #36]	; 0x24
				uint8_t buf [len]; //= "Error: speed is out of range!\n\n";
 80017aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017ac:	1e4b      	subs	r3, r1, #1
 80017ae:	623b      	str	r3, [r7, #32]
 80017b0:	460b      	mov	r3, r1
 80017b2:	461a      	mov	r2, r3
 80017b4:	f04f 0300 	mov.w	r3, #0
 80017b8:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 80017bc:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 80017c0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 80017c4:	460b      	mov	r3, r1
 80017c6:	461a      	mov	r2, r3
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	00dd      	lsls	r5, r3, #3
 80017ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80017d2:	00d4      	lsls	r4, r2, #3
 80017d4:	460b      	mov	r3, r1
 80017d6:	3307      	adds	r3, #7
 80017d8:	08db      	lsrs	r3, r3, #3
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	ebad 0d03 	sub.w	sp, sp, r3
 80017e0:	466b      	mov	r3, sp
 80017e2:	3300      	adds	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
				sprintf(buf, "Errror : %d\n\n", s1);
 80017e6:	69fa      	ldr	r2, [r7, #28]
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	4610      	mov	r0, r2
 80017ec:	4929      	ldr	r1, [pc, #164]	; (8001894 <prvMotorCommand2+0x15c>)
 80017ee:	461a      	mov	r2, r3
 80017f0:	f000 fa26 	bl	8001c40 <sprintf>
				buf[11+ 3] = "\0"; 
 80017f4:	4b28      	ldr	r3, [pc, #160]	; (8001898 <prvMotorCommand2+0x160>)
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	739a      	strb	r2, [r3, #14]
				send( socket_0, buf, len, 0);
 80017fc:	4b27      	ldr	r3, [pc, #156]	; (800189c <prvMotorCommand2+0x164>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	b2d9      	uxtb	r1, r3
 8001802:	69fa      	ldr	r2, [r7, #28]
 8001804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001806:	b29b      	uxth	r3, r3
 8001808:	4608      	mov	r0, r1
 800180a:	4611      	mov	r1, r2
 800180c:	461a      	mov	r2, r3
 800180e:	2300      	movs	r3, #0
 8001810:	f7ff fcc4 	bl	800119c <send>

	       			return pdFALSE; 	
 8001814:	2300      	movs	r3, #0
 8001816:	46b5      	mov	sp, r6
 8001818:	e035      	b.n	8001886 <prvMotorCommand2+0x14e>
			}	
	
			// convert to correct value ( * 100 ) 
			s1 *= 100; 
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	2264      	movs	r2, #100	; 0x64
 800181e:	fb02 f303 	mul.w	r3, r2, r3
 8001822:	613b      	str	r3, [r7, #16]

			// resume task set speed 
//			vTaskResume ( setSpeedHandle ) ; 

			// send value to setSpeed_task via Queue 
			if ( !xQueueSend ( QSpd_handle, &s1, 500 ) )
 8001824:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <prvMotorCommand2+0x168>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001834:	2300      	movs	r3, #0
 8001836:	f001 fc1b 	bl	8003070 <xQueueGenericSend>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d110      	bne.n	8001862 <prvMotorCommand2+0x12a>
			{	
				uint8_t * buf = "Speed succsesfully set.\n\n";
 8001840:	4b18      	ldr	r3, [pc, #96]	; (80018a4 <prvMotorCommand2+0x16c>)
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
			       	int len = 25; 	
 8001844:	2319      	movs	r3, #25
 8001846:	633b      	str	r3, [r7, #48]	; 0x30
				send( socket_0, buf, len, 0);
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <prvMotorCommand2+0x164>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	b2da      	uxtb	r2, r3
 800184e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001850:	b29b      	uxth	r3, r3
 8001852:	4610      	mov	r0, r2
 8001854:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001856:	461a      	mov	r2, r3
 8001858:	2300      	movs	r3, #0
 800185a:	f7ff fc9f 	bl	800119c <send>

				return pdPASS;
 800185e:	2301      	movs	r3, #1
 8001860:	e011      	b.n	8001886 <prvMotorCommand2+0x14e>
			else
			{
				// send to Queue was unsuccsessful
			        // send error via TCP 
		
				uint8_t * buf = "Error sending Queue!\n\n";
 8001862:	4b11      	ldr	r3, [pc, #68]	; (80018a8 <prvMotorCommand2+0x170>)
 8001864:	62fb      	str	r3, [r7, #44]	; 0x2c
	 		      	int len = 22; 	
 8001866:	2316      	movs	r3, #22
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
				send( socket_0, buf, len, 0);
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <prvMotorCommand2+0x164>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	b2da      	uxtb	r2, r3
 8001870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001872:	b29b      	uxth	r3, r3
 8001874:	4610      	mov	r0, r2
 8001876:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001878:	461a      	mov	r2, r3
 800187a:	2300      	movs	r3, #0
 800187c:	f7ff fc8e 	bl	800119c <send>

				return pdFALSE; 	
 8001880:	2300      	movs	r3, #0
 8001882:	e000      	b.n	8001886 <prvMotorCommand2+0x14e>


	}


	return pdFALSE;
 8001884:	2300      	movs	r3, #0





}
 8001886:	4618      	mov	r0, r3
 8001888:	3744      	adds	r7, #68	; 0x44
 800188a:	46bd      	mov	sp, r7
 800188c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001890:	08007120 	.word	0x08007120
 8001894:	08007128 	.word	0x08007128
 8001898:	08007138 	.word	0x08007138
 800189c:	200131f8 	.word	0x200131f8
 80018a0:	200131fc 	.word	0x200131fc
 80018a4:	0800713c 	.word	0x0800713c
 80018a8:	08007158 	.word	0x08007158

080018ac <printchar>:
#define putchar(c) c

#include <stdarg.h>

static void printchar(char **str, int c)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
	//extern int putchar(int c);
	
	if (str) {
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d009      	beq.n	80018d0 <printchar+0x24>
		**str = (char)c;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	701a      	strb	r2, [r3, #0]
		++(*str);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	601a      	str	r2, [r3, #0]
	}
	else
	{ 
		(void)putchar(c);
	}
}
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop

080018dc <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80018dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018e0:	b084      	sub	sp, #16
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 80018ec:	2400      	movs	r4, #0
 80018ee:	2620      	movs	r6, #32

	if (width > 0) {
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	dd19      	ble.n	800192a <prints+0x4e>
		register int len = 0;
 80018f6:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80018f8:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80018fc:	e002      	b.n	8001904 <prints+0x28>
 80018fe:	3501      	adds	r5, #1
 8001900:	f108 0801 	add.w	r8, r8, #1
 8001904:	f898 3000 	ldrb.w	r3, [r8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f8      	bne.n	80018fe <prints+0x22>
		if (len >= width) width = 0;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	429d      	cmp	r5, r3
 8001910:	db02      	blt.n	8001918 <prints+0x3c>
 8001912:	2300      	movs	r3, #0
 8001914:	607b      	str	r3, [r7, #4]
 8001916:	e002      	b.n	800191e <prints+0x42>
		else width -= len;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	1b5b      	subs	r3, r3, r5
 800191c:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b00      	cmp	r3, #0
 8001926:	d000      	beq.n	800192a <prints+0x4e>
 8001928:	2630      	movs	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10b      	bne.n	800194c <prints+0x70>
		for ( ; width > 0; --width) {
 8001934:	e007      	b.n	8001946 <prints+0x6a>
			printchar (out, padchar);
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	4631      	mov	r1, r6
 800193a:	f7ff ffb7 	bl	80018ac <printchar>
			++pc;
 800193e:	3401      	adds	r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2b00      	cmp	r3, #0
 800194a:	dcf4      	bgt.n	8001936 <prints+0x5a>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800194c:	e009      	b.n	8001962 <prints+0x86>
		printchar (out, *string);
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	4619      	mov	r1, r3
 8001956:	f7ff ffa9 	bl	80018ac <printchar>
		++pc;
 800195a:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	3301      	adds	r3, #1
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f1      	bne.n	800194e <prints+0x72>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800196a:	e007      	b.n	800197c <prints+0xa0>
		printchar (out, padchar);
 800196c:	68f8      	ldr	r0, [r7, #12]
 800196e:	4631      	mov	r1, r6
 8001970:	f7ff ff9c 	bl	80018ac <printchar>
		++pc;
 8001974:	3401      	adds	r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3b01      	subs	r3, #1
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b00      	cmp	r3, #0
 8001980:	dcf4      	bgt.n	800196c <prints+0x90>
		printchar (out, padchar);
		++pc;
	}

	return pc;
 8001982:	4623      	mov	r3, r4
}
 8001984:	4618      	mov	r0, r3
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800198e:	bf00      	nop

08001990 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 8001990:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001994:	b089      	sub	sp, #36	; 0x24
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80019a0:	f04f 0900 	mov.w	r9, #0
 80019a4:	f04f 0800 	mov.w	r8, #0
	register unsigned int u = (unsigned int)i;
 80019a8:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d10d      	bne.n	80019cc <printi+0x3c>
		print_buf[0] = '0';
 80019b0:	2330      	movs	r3, #48	; 0x30
 80019b2:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 80019b4:	2300      	movs	r3, #0
 80019b6:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	4619      	mov	r1, r3
 80019c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019c4:	f7ff ff8a 	bl	80018dc <prints>
 80019c8:	4603      	mov	r3, r0
 80019ca:	e049      	b.n	8001a60 <printi+0xd0>
	}

	if (sg && b == 10 && i < 0) {
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d00a      	beq.n	80019e8 <printi+0x58>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b0a      	cmp	r3, #10
 80019d6:	d107      	bne.n	80019e8 <printi+0x58>
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	da04      	bge.n	80019e8 <printi+0x58>
		neg = 1;
 80019de:	f04f 0901 	mov.w	r9, #1
		u = (unsigned int)-i;
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	425b      	negs	r3, r3
 80019e6:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 80019e8:	f107 0414 	add.w	r4, r7, #20
 80019ec:	340b      	adds	r4, #11
	*s = '\0';
 80019ee:	2300      	movs	r3, #0
 80019f0:	7023      	strb	r3, [r4, #0]

	while (u) {
 80019f2:	e013      	b.n	8001a1c <printi+0x8c>
		t = (unsigned int)u % b;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	fbb5 f2f3 	udiv	r2, r5, r3
 80019fa:	fb03 f302 	mul.w	r3, r3, r2
 80019fe:	1aeb      	subs	r3, r5, r3
 8001a00:	461e      	mov	r6, r3
		if( t >= 10 )
 8001a02:	2e09      	cmp	r6, #9
 8001a04:	dd02      	ble.n	8001a0c <printi+0x7c>
			t += letbase - '0' - 10;
 8001a06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a08:	3b3a      	subs	r3, #58	; 0x3a
 8001a0a:	441e      	add	r6, r3
		*--s = (char)(t + '0');
 8001a0c:	3c01      	subs	r4, #1
 8001a0e:	b2f3      	uxtb	r3, r6
 8001a10:	3330      	adds	r3, #48	; 0x30
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	7023      	strb	r3, [r4, #0]
		u /= b;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	fbb5 f5f3 	udiv	r5, r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
 8001a1c:	2d00      	cmp	r5, #0
 8001a1e:	d1e9      	bne.n	80019f4 <printi+0x64>
			t += letbase - '0' - 10;
		*--s = (char)(t + '0');
		u /= b;
	}

	if (neg) {
 8001a20:	f1b9 0f00 	cmp.w	r9, #0
 8001a24:	d014      	beq.n	8001a50 <printi+0xc0>
		if( width && (pad & PAD_ZERO) ) {
 8001a26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d00e      	beq.n	8001a4a <printi+0xba>
 8001a2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d009      	beq.n	8001a4a <printi+0xba>
			printchar (out, '-');
 8001a36:	68f8      	ldr	r0, [r7, #12]
 8001a38:	212d      	movs	r1, #45	; 0x2d
 8001a3a:	f7ff ff37 	bl	80018ac <printchar>
			++pc;
 8001a3e:	f108 0801 	add.w	r8, r8, #1
			--width;
 8001a42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a44:	3b01      	subs	r3, #1
 8001a46:	643b      	str	r3, [r7, #64]	; 0x40
 8001a48:	e002      	b.n	8001a50 <printi+0xc0>
		}
		else {
			*--s = '-';
 8001a4a:	3c01      	subs	r4, #1
 8001a4c:	232d      	movs	r3, #45	; 0x2d
 8001a4e:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	4621      	mov	r1, r4
 8001a54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a58:	f7ff ff40 	bl	80018dc <prints>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4443      	add	r3, r8
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3724      	adds	r7, #36	; 0x24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a6a:	bf00      	nop

08001a6c <print>:

static int print( char **out, const char *format, va_list args )
{
 8001a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a70:	b08a      	sub	sp, #40	; 0x28
 8001a72:	af04      	add	r7, sp, #16
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 8001a7a:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8001a7c:	e0cc      	b.n	8001c18 <print+0x1ac>
		if (*format == '%') {
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b25      	cmp	r3, #37	; 0x25
 8001a84:	f040 80be 	bne.w	8001c04 <print+0x198>
			++format;
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 8001a8e:	2600      	movs	r6, #0
 8001a90:	4635      	mov	r5, r6
			if (*format == '\0') break;
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d100      	bne.n	8001a9c <print+0x30>
 8001a9a:	e0c2      	b.n	8001c22 <print+0x1b6>
			if (*format == '%') goto out;
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b25      	cmp	r3, #37	; 0x25
 8001aa2:	d100      	bne.n	8001aa6 <print+0x3a>
 8001aa4:	e0ae      	b.n	8001c04 <print+0x198>
			if (*format == '-') {
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	2b2d      	cmp	r3, #45	; 0x2d
 8001aac:	d104      	bne.n	8001ab8 <print+0x4c>
				++format;
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 8001ab4:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 8001ab6:	e005      	b.n	8001ac4 <print+0x58>
 8001ab8:	e004      	b.n	8001ac4 <print+0x58>
				++format;
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 8001ac0:	f046 0602 	orr.w	r6, r6, #2
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b30      	cmp	r3, #48	; 0x30
 8001aca:	d0f6      	beq.n	8001aba <print+0x4e>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8001acc:	e00b      	b.n	8001ae6 <print+0x7a>
				width *= 10;
 8001ace:	462b      	mov	r3, r5
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	442b      	add	r3, r5
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	461d      	mov	r5, r3
				width += *format - '0';
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	3b30      	subs	r3, #48	; 0x30
 8001ade:	441d      	add	r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b2f      	cmp	r3, #47	; 0x2f
 8001aec:	d903      	bls.n	8001af6 <print+0x8a>
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b39      	cmp	r3, #57	; 0x39
 8001af4:	d9eb      	bls.n	8001ace <print+0x62>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b73      	cmp	r3, #115	; 0x73
 8001afc:	d113      	bne.n	8001b26 <print+0xba>
				register char *s = (char *)va_arg( args, int );
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	1d1a      	adds	r2, r3, #4
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 8001b08:	f1b8 0f00 	cmp.w	r8, #0
 8001b0c:	d001      	beq.n	8001b12 <print+0xa6>
 8001b0e:	4643      	mov	r3, r8
 8001b10:	e000      	b.n	8001b14 <print+0xa8>
 8001b12:	4b4a      	ldr	r3, [pc, #296]	; (8001c3c <print+0x1d0>)
 8001b14:	68f8      	ldr	r0, [r7, #12]
 8001b16:	4619      	mov	r1, r3
 8001b18:	462a      	mov	r2, r5
 8001b1a:	4633      	mov	r3, r6
 8001b1c:	f7ff fede 	bl	80018dc <prints>
 8001b20:	4603      	mov	r3, r0
 8001b22:	441c      	add	r4, r3
				continue;
 8001b24:	e075      	b.n	8001c12 <print+0x1a6>
			}
			if( *format == 'd' || *format == 'i' ) {
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b64      	cmp	r3, #100	; 0x64
 8001b2c:	d003      	beq.n	8001b36 <print+0xca>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b69      	cmp	r3, #105	; 0x69
 8001b34:	d110      	bne.n	8001b58 <print+0xec>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	1d1a      	adds	r2, r3, #4
 8001b3a:	607a      	str	r2, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	9500      	str	r5, [sp, #0]
 8001b40:	9601      	str	r6, [sp, #4]
 8001b42:	2261      	movs	r2, #97	; 0x61
 8001b44:	9202      	str	r2, [sp, #8]
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	220a      	movs	r2, #10
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	f7ff ff1f 	bl	8001990 <printi>
 8001b52:	4603      	mov	r3, r0
 8001b54:	441c      	add	r4, r3
				continue;
 8001b56:	e05c      	b.n	8001c12 <print+0x1a6>
			}
			if( *format == 'x' ) {
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b78      	cmp	r3, #120	; 0x78
 8001b5e:	d110      	bne.n	8001b82 <print+0x116>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	1d1a      	adds	r2, r3, #4
 8001b64:	607a      	str	r2, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	9500      	str	r5, [sp, #0]
 8001b6a:	9601      	str	r6, [sp, #4]
 8001b6c:	2261      	movs	r2, #97	; 0x61
 8001b6e:	9202      	str	r2, [sp, #8]
 8001b70:	68f8      	ldr	r0, [r7, #12]
 8001b72:	4619      	mov	r1, r3
 8001b74:	2210      	movs	r2, #16
 8001b76:	2300      	movs	r3, #0
 8001b78:	f7ff ff0a 	bl	8001990 <printi>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	441c      	add	r4, r3
				continue;
 8001b80:	e047      	b.n	8001c12 <print+0x1a6>
			}
			if( *format == 'X' ) {
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b58      	cmp	r3, #88	; 0x58
 8001b88:	d110      	bne.n	8001bac <print+0x140>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	1d1a      	adds	r2, r3, #4
 8001b8e:	607a      	str	r2, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	9500      	str	r5, [sp, #0]
 8001b94:	9601      	str	r6, [sp, #4]
 8001b96:	2241      	movs	r2, #65	; 0x41
 8001b98:	9202      	str	r2, [sp, #8]
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	2210      	movs	r2, #16
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f7ff fef5 	bl	8001990 <printi>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	441c      	add	r4, r3
				continue;
 8001baa:	e032      	b.n	8001c12 <print+0x1a6>
			}
			if( *format == 'u' ) {
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b75      	cmp	r3, #117	; 0x75
 8001bb2:	d110      	bne.n	8001bd6 <print+0x16a>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	1d1a      	adds	r2, r3, #4
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	9500      	str	r5, [sp, #0]
 8001bbe:	9601      	str	r6, [sp, #4]
 8001bc0:	2261      	movs	r2, #97	; 0x61
 8001bc2:	9202      	str	r2, [sp, #8]
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	220a      	movs	r2, #10
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f7ff fee0 	bl	8001990 <printi>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	441c      	add	r4, r3
				continue;
 8001bd4:	e01d      	b.n	8001c12 <print+0x1a6>
			}
			if( *format == 'c' ) {
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b63      	cmp	r3, #99	; 0x63
 8001bdc:	d119      	bne.n	8001c12 <print+0x1a6>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	1d1a      	adds	r2, r3, #4
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 8001bea:	2300      	movs	r3, #0
 8001bec:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 8001bee:	f107 0314 	add.w	r3, r7, #20
 8001bf2:	68f8      	ldr	r0, [r7, #12]
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	462a      	mov	r2, r5
 8001bf8:	4633      	mov	r3, r6
 8001bfa:	f7ff fe6f 	bl	80018dc <prints>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	441c      	add	r4, r3
				continue;
 8001c02:	e006      	b.n	8001c12 <print+0x1a6>
			}
		}
		else {
		out:
			printchar (out, *format);
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f7ff fe4e 	bl	80018ac <printchar>
			++pc;
 8001c10:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	3301      	adds	r3, #1
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f47f af2e 	bne.w	8001a7e <print+0x12>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <print+0x1c4>
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8001c30:	4623      	mov	r3, r4
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c3c:	08007170 	.word	0x08007170

08001c40 <sprintf>:
	va_start( args, format );
	return print( 0, format, args );
}

int sprintf(char *out, const char *format, ...)
{
 8001c40:	b40e      	push	{r1, r2, r3}
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b085      	sub	sp, #20
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
	va_list args;

	va_start( args, format );
 8001c4a:	f107 0320 	add.w	r3, r7, #32
 8001c4e:	60fb      	str	r3, [r7, #12]
	return print( &out, format, args );
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4618      	mov	r0, r3
 8001c54:	69f9      	ldr	r1, [r7, #28]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	f7ff ff08 	bl	8001a6c <print>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c68:	b003      	add	sp, #12
 8001c6a:	4770      	bx	lr

08001c6c <NVIC_SetPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for set pending
 */
static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <NVIC_SetPendingIRQ+0x30>)
 8001c78:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001c7c:	0952      	lsrs	r2, r2, #5
 8001c7e:	79f9      	ldrb	r1, [r7, #7]
 8001c80:	f001 011f 	and.w	r1, r1, #31
 8001c84:	2001      	movs	r0, #1
 8001c86:	fa00 f101 	lsl.w	r1, r0, r1
 8001c8a:	3240      	adds	r2, #64	; 0x40
 8001c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <main>:
volatile unsigned long ulButtonPressCounts = 0UL;

/*-----------------------------------------------------------*/

int main(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af04      	add	r7, sp, #16
	/* Configure the hardware ready to run the test. */
	prvSetupHardware();;
 8001ca6:	f000 f837 	bl	8001d18 <prvSetupHardware>
	
	// ============now register CLI commands ===================
	
	FreeRTOS_CLIRegisterCommand( &xMotorCommand2 );
 8001caa:	4814      	ldr	r0, [pc, #80]	; (8001cfc <main+0x5c>)
 8001cac:	f002 f9b0 	bl	8004010 <FreeRTOS_CLIRegisterCommand>
       	FreeRTOS_CLIRegisterCommand( &xMotorCommand1 ); 	
 8001cb0:	4813      	ldr	r0, [pc, #76]	; (8001d00 <main+0x60>)
 8001cb2:	f002 f9ad 	bl	8004010 <FreeRTOS_CLIRegisterCommand>

	// =============== register CLI commands ===================

	// create queues 
	QSpd_handle = xQueueCreate(1, sizeof(int));
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	2104      	movs	r1, #4
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f001 f996 	bl	8002fec <xQueueGenericCreate>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <main+0x64>)
 8001cc4:	601a      	str	r2, [r3, #0]
	QStatus_handle = xQueueCreate(10, sizeof(int16_t));
 8001cc6:	200a      	movs	r0, #10
 8001cc8:	2102      	movs	r1, #2
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f001 f98e 	bl	8002fec <xQueueGenericCreate>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b0d      	ldr	r3, [pc, #52]	; (8001d08 <main+0x68>)
 8001cd4:	601a      	str	r2, [r3, #0]

/*------------------added by Matic Knap 24 Jun 2014 ---------------------------------*/

	// echo server task 
	xTaskCreate(set_macTask, "SETMAC", configMINIMAL_STACK_SIZE*5, 
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <main+0x6c>)
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9303      	str	r3, [sp, #12]
 8001ce6:	480a      	ldr	r0, [pc, #40]	; (8001d10 <main+0x70>)
 8001ce8:	490a      	ldr	r1, [pc, #40]	; (8001d14 <main+0x74>)
 8001cea:	f240 228a 	movw	r2, #650	; 0x28a
 8001cee:	2300      	movs	r3, #0
 8001cf0:	f000 f974 	bl	8001fdc <xTaskGenericCreate>
	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
	file).  See the comments at the top of this file for more information. */
	//prvOptionallyCreateComprehensveTestApplication();

	/* Start the scheduler. */
	vTaskStartScheduler();
 8001cf4:	f000 fbb4 	bl	8002460 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8001cf8:	e7fe      	b.n	8001cf8 <main+0x58>
 8001cfa:	bf00      	nop
 8001cfc:	08007560 	.word	0x08007560
 8001d00:	08007550 	.word	0x08007550
 8001d04:	200131fc 	.word	0x200131fc
 8001d08:	200141b0 	.word	0x200141b0
 8001d0c:	200141b8 	.word	0x200141b8
 8001d10:	0800153d 	.word	0x0800153d
 8001d14:	080071cc 	.word	0x080071cc

08001d18 <prvSetupHardware>:

/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af04      	add	r7, sp, #16
	/* Setup STM32 system (clock, PLL and Flash configuration) */
	SystemInit();
 8001d1e:	f000 f8af 	bl	8001e80 <SystemInit>

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8001d22:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001d26:	f002 fc61 	bl	80045ec <NVIC_PriorityGroupConfig>
	
	//init_SPIx();
	init_SPIx();	
 8001d2a:	f7fe faf1 	bl	8000310 <init_SPIx>
	
	// init USARTx 
	init_USARTx();
 8001d2e:	f7ff fc25 	bl	800157c <init_USARTx>

	// init W5200 
	xTaskCreate(init_W5200, "init_W5200", configMINIMAL_STACK_SIZE*5, 
 8001d32:	2302      	movs	r3, #2
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	2300      	movs	r3, #0
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	9302      	str	r3, [sp, #8]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	9303      	str	r3, [sp, #12]
 8001d42:	4804      	ldr	r0, [pc, #16]	; (8001d54 <prvSetupHardware+0x3c>)
 8001d44:	4904      	ldr	r1, [pc, #16]	; (8001d58 <prvSetupHardware+0x40>)
 8001d46:	f240 228a 	movw	r2, #650	; 0x28a
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	f000 f946 	bl	8001fdc <xTaskGenericCreate>
	
	/* Configure the button input.  This configures the interrupt to use the
	lowest interrupt priority, so it is ok to use the ISR safe FreeRTOS API
	from the button interrupt handler. */
	//STM_EVAL_PBInit( BUTTON_USER, BUTTON_MODE_EXTI );
}
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	08000ac5 	.word	0x08000ac5
 8001d58:	080071d4 	.word	0x080071d4

08001d5c <vApplicationTickHook>:
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
	{
		/* Just to verify that the interrupt nesting behaves as expected,
		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
		ulFPUInterruptNesting++;
 8001d60:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <vApplicationTickHook+0x20>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <vApplicationTickHook+0x20>)
 8001d68:	601a      	str	r2, [r3, #0]

		/* Trigger a timer 2 interrupt, which will fill the registers with a
		different value and itself trigger a timer 3 interrupt.  Note that the
		timers are not actually used.  The timer 2 and 3 interrupt vectors are
		just used for convenience. */
		NVIC_SetPendingIRQ( TIM2_IRQn );
 8001d6a:	201c      	movs	r0, #28
 8001d6c:	f7ff ff7e 	bl	8001c6c <NVIC_SetPendingIRQ>
		/* Ensure that, after returning from the nested interrupts, all the FPU
		registers contain the value to which they were set by the tick hook
		function. */
		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );

		ulFPUInterruptNesting--;
 8001d70:	4b02      	ldr	r3, [pc, #8]	; (8001d7c <vApplicationTickHook+0x20>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	1e5a      	subs	r2, r3, #1
 8001d76:	4b01      	ldr	r3, [pc, #4]	; (8001d7c <vApplicationTickHook+0x20>)
 8001d78:	601a      	str	r2, [r3, #0]
	}
	#endif
}
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000490 	.word	0x20000490

08001d80 <TIM3_IRQHandler>:
	NVIC_Init( &NVIC_InitStructure );
}
/*-----------------------------------------------------------*/

void TIM3_IRQHandler( void )
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8001d84:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001d8c:	601a      	str	r2, [r3, #0]

	/* This is the highest priority interrupt in the chain of forced nesting
	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
	This is done purely to allow verification that the nesting depth reaches
	that intended. */
	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <TIM3_IRQHandler+0x38>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d903      	bls.n	8001da2 <TIM3_IRQHandler+0x22>
	{
		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <TIM3_IRQHandler+0x38>)
 8001da0:	601a      	str	r2, [r3, #0]

	/* Fill the FPU registers with 99 to overwrite the values written by
	TIM2_IRQHandler(). */
	//vRegTestClearFlopRegistersToParameterValue( 99UL );

	ulFPUInterruptNesting--;
 8001da2:	4b04      	ldr	r3, [pc, #16]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	1e5a      	subs	r2, r3, #1
 8001da8:	4b02      	ldr	r3, [pc, #8]	; (8001db4 <TIM3_IRQHandler+0x34>)
 8001daa:	601a      	str	r2, [r3, #0]
}
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	20000490 	.word	0x20000490
 8001db8:	20000494 	.word	0x20000494

08001dbc <TIM2_IRQHandler>:
/*-----------------------------------------------------------*/

void TIM2_IRQHandler( void )
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8001dc0:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <TIM2_IRQHandler+0x20>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <TIM2_IRQHandler+0x20>)
 8001dc8:	601a      	str	r2, [r3, #0]
	/* Fill the FPU registers with 1. */
	//vRegTestClearFlopRegistersToParameterValue( 1UL );

	/* Trigger a timer 3 interrupt, which will fill the registers with a
	different value. */
	NVIC_SetPendingIRQ( TIM3_IRQn );
 8001dca:	201d      	movs	r0, #29
 8001dcc:	f7ff ff4e 	bl	8001c6c <NVIC_SetPendingIRQ>
	/* Ensure that, after returning from the nesting interrupt, all the FPU
	registers contain the value to which they were set by this interrupt
	function. */
	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );

	ulFPUInterruptNesting--;
 8001dd0:	4b02      	ldr	r3, [pc, #8]	; (8001ddc <TIM2_IRQHandler+0x20>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	1e5a      	subs	r2, r3, #1
 8001dd6:	4b01      	ldr	r3, [pc, #4]	; (8001ddc <TIM2_IRQHandler+0x20>)
 8001dd8:	601a      	str	r2, [r3, #0]
}
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000490 	.word	0x20000490

08001de0 <vApplicationMallocFailedHook>:


/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
 8001de4:	f001 fe04 	bl	80039f0 <ulPortSetInterruptMask>
	for( ;; );
 8001de8:	e7fe      	b.n	8001de8 <vApplicationMallocFailedHook+0x8>
 8001dea:	bf00      	nop

08001dec <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
	specified, or call vTaskDelay()).  If the application makes use of the
	vTaskDelete() API function (as this demo application does) then it is also
	important that vApplicationIdleHook() is permitted to return to its calling
	unction, because it is the responsibility of the idle task to clean up
	memory allocated by the kernel to any task that has since been deleted. */
}
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <vApplicationStackOverflowHook>:
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
 8001e02:	f001 fdf5 	bl	80039f0 <ulPortSetInterruptMask>
	for( ;; );
 8001e06:	e7fe      	b.n	8001e06 <vApplicationStackOverflowHook+0xe>

08001e08 <assert_failed>:
}
///*-----------------------------------------------------------*/
void assert_failed(uint8_t* file, uint32_t line){
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]

}
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <Reset_Handler>:
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	f000 b804 	b.w	8001e2a <LoopCopyDataInit>

08001e22 <CopyDataInit>:
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <LoopFillZerobss+0x22>)
 8001e24:	585b      	ldr	r3, [r3, r1]
 8001e26:	5043      	str	r3, [r0, r1]
 8001e28:	3104      	adds	r1, #4

08001e2a <LoopCopyDataInit>:
 8001e2a:	480f      	ldr	r0, [pc, #60]	; (8001e68 <LoopFillZerobss+0x26>)
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <LoopFillZerobss+0x2a>)
 8001e2e:	1842      	adds	r2, r0, r1
 8001e30:	429a      	cmp	r2, r3
 8001e32:	f4ff aff6 	bcc.w	8001e22 <CopyDataInit>
 8001e36:	4a0e      	ldr	r2, [pc, #56]	; (8001e70 <LoopFillZerobss+0x2e>)
 8001e38:	f000 b803 	b.w	8001e42 <LoopFillZerobss>

08001e3c <FillZerobss>:
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f842 3b04 	str.w	r3, [r2], #4

08001e42 <LoopFillZerobss>:
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <LoopFillZerobss+0x32>)
 8001e44:	429a      	cmp	r2, r3
 8001e46:	f4ff aff9 	bcc.w	8001e3c <FillZerobss>
 8001e4a:	480b      	ldr	r0, [pc, #44]	; (8001e78 <LoopFillZerobss+0x36>)
 8001e4c:	6801      	ldr	r1, [r0, #0]
 8001e4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001e52:	6001      	str	r1, [r0, #0]
 8001e54:	f000 f814 	bl	8001e80 <SystemInit>
 8001e58:	f004 feba 	bl	8006bd0 <__libc_init_array>
 8001e5c:	f7ff ff20 	bl	8001ca0 <main>
 8001e60:	4770      	bx	lr
 8001e62:	0000      	.short	0x0000
 8001e64:	080076c4 	.word	0x080076c4
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	20000460 	.word	0x20000460
 8001e70:	20000460 	.word	0x20000460
 8001e74:	2001425c 	.word	0x2001425c
 8001e78:	e000ed88 	.word	0xe000ed88

08001e7c <ADC_IRQHandler>:
 8001e7c:	f7ff bffe 	b.w	8001e7c <ADC_IRQHandler>

08001e80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e84:	4b15      	ldr	r3, [pc, #84]	; (8001edc <SystemInit+0x5c>)
 8001e86:	4a15      	ldr	r2, [pc, #84]	; (8001edc <SystemInit+0x5c>)
 8001e88:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8001e8c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001e90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <SystemInit+0x60>)
 8001e96:	4a12      	ldr	r2, [pc, #72]	; (8001ee0 <SystemInit+0x60>)
 8001e98:	6812      	ldr	r2, [r2, #0]
 8001e9a:	f042 0201 	orr.w	r2, r2, #1
 8001e9e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <SystemInit+0x60>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ea6:	4a0e      	ldr	r2, [pc, #56]	; (8001ee0 <SystemInit+0x60>)
 8001ea8:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <SystemInit+0x60>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001eb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001eb4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <SystemInit+0x60>)
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <SystemInit+0x64>)
 8001eba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ebc:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <SystemInit+0x60>)
 8001ebe:	4a08      	ldr	r2, [pc, #32]	; (8001ee0 <SystemInit+0x60>)
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ec8:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <SystemInit+0x60>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001ece:	f000 f80b 	bl	8001ee8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ed2:	4b02      	ldr	r3, [pc, #8]	; (8001edc <SystemInit+0x5c>)
 8001ed4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ed8:	609a      	str	r2, [r3, #8]
#endif
}
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	e000ed00 	.word	0xe000ed00
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	24003010 	.word	0x24003010

08001ee8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001ef6:	4b35      	ldr	r3, [pc, #212]	; (8001fcc <SetSysClock+0xe4>)
 8001ef8:	4a34      	ldr	r2, [pc, #208]	; (8001fcc <SetSysClock+0xe4>)
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001f00:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001f02:	4b32      	ldr	r3, [pc, #200]	; (8001fcc <SetSysClock+0xe4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3301      	adds	r3, #1
 8001f10:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d103      	bne.n	8001f20 <SetSysClock+0x38>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001f1e:	d1f0      	bne.n	8001f02 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001f20:	4b2a      	ldr	r3, [pc, #168]	; (8001fcc <SetSysClock+0xe4>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d002      	beq.n	8001f32 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	e001      	b.n	8001f36 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001f32:	2300      	movs	r3, #0
 8001f34:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d142      	bne.n	8001fc2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001f3c:	4b23      	ldr	r3, [pc, #140]	; (8001fcc <SetSysClock+0xe4>)
 8001f3e:	4a23      	ldr	r2, [pc, #140]	; (8001fcc <SetSysClock+0xe4>)
 8001f40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f46:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001f48:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <SetSysClock+0xe8>)
 8001f4a:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <SetSysClock+0xe8>)
 8001f4c:	6812      	ldr	r2, [r2, #0]
 8001f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f52:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001f54:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <SetSysClock+0xe4>)
 8001f56:	4a1d      	ldr	r2, [pc, #116]	; (8001fcc <SetSysClock+0xe4>)
 8001f58:	6892      	ldr	r2, [r2, #8]
 8001f5a:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <SetSysClock+0xe4>)
 8001f5e:	4a1b      	ldr	r2, [pc, #108]	; (8001fcc <SetSysClock+0xe4>)
 8001f60:	6892      	ldr	r2, [r2, #8]
 8001f62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f66:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001f68:	4b18      	ldr	r3, [pc, #96]	; (8001fcc <SetSysClock+0xe4>)
 8001f6a:	4a18      	ldr	r2, [pc, #96]	; (8001fcc <SetSysClock+0xe4>)
 8001f6c:	6892      	ldr	r2, [r2, #8]
 8001f6e:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001f72:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001f74:	4b15      	ldr	r3, [pc, #84]	; (8001fcc <SetSysClock+0xe4>)
 8001f76:	4a17      	ldr	r2, [pc, #92]	; (8001fd4 <SetSysClock+0xec>)
 8001f78:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001f7a:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <SetSysClock+0xe4>)
 8001f7c:	4a13      	ldr	r2, [pc, #76]	; (8001fcc <SetSysClock+0xe4>)
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001f84:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001f86:	bf00      	nop
 8001f88:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <SetSysClock+0xe4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0f9      	beq.n	8001f88 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_4WS;
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <SetSysClock+0xf0>)
 8001f96:	f240 6204 	movw	r2, #1540	; 0x604
 8001f9a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <SetSysClock+0xe4>)
 8001f9e:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <SetSysClock+0xe4>)
 8001fa0:	6892      	ldr	r2, [r2, #8]
 8001fa2:	f022 0203 	bic.w	r2, r2, #3
 8001fa6:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001fa8:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <SetSysClock+0xe4>)
 8001faa:	4a08      	ldr	r2, [pc, #32]	; (8001fcc <SetSysClock+0xe4>)
 8001fac:	6892      	ldr	r2, [r2, #8]
 8001fae:	f042 0202 	orr.w	r2, r2, #2
 8001fb2:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001fb4:	bf00      	nop
 8001fb6:	4b05      	ldr	r3, [pc, #20]	; (8001fcc <SetSysClock+0xe4>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 030c 	and.w	r3, r3, #12
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d1f9      	bne.n	8001fb6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40007000 	.word	0x40007000
 8001fd4:	07404b19 	.word	0x07404b19
 8001fd8:	40023c00 	.word	0x40023c00

08001fdc <xTaskGenericCreate>:
	static portTickType prvGetExpectedIdleTime( void ) PRIVILEGED_FUNCTION;

#endif

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b08a      	sub	sp, #40	; 0x28
 8001fe0:	af02      	add	r7, sp, #8
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d102      	bne.n	8001ff8 <xTaskGenericCreate+0x1c>
 8001ff2:	f001 fcfd 	bl	80039f0 <ulPortSetInterruptMask>
 8001ff6:	e7fe      	b.n	8001ff6 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
 8001ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffa:	2b04      	cmp	r3, #4
 8001ffc:	d902      	bls.n	8002004 <xTaskGenericCreate+0x28>
 8001ffe:	f001 fcf7 	bl	80039f0 <ulPortSetInterruptMask>
 8002002:	e7fe      	b.n	8002002 <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	4618      	mov	r0, r3
 8002008:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800200a:	f000 fe8f 	bl	8002d2c <prvAllocateTCBAndStack>
 800200e:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d072      	beq.n	80020fc <xTaskGenericCreate+0x120>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002020:	3b01      	subs	r3, #1
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	f023 0307 	bic.w	r3, r3, #7
 800202e:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <xTaskGenericCreate+0x64>
 800203a:	f001 fcd9 	bl	80039f0 <ulPortSetInterruptMask>
 800203e:	e7fe      	b.n	800203e <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8002040:	88fb      	ldrh	r3, [r7, #6]
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	69b8      	ldr	r0, [r7, #24]
 8002046:	68b9      	ldr	r1, [r7, #8]
 8002048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800204a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800204c:	f000 fd78 	bl	8002b40 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002050:	6978      	ldr	r0, [r7, #20]
 8002052:	68f9      	ldr	r1, [r7, #12]
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	f001 fbd9 	bl	800380c <pxPortInitialiseStack>
 800205a:	4602      	mov	r2, r0
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8002060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8002066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	601a      	str	r2, [r3, #0]
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 800206c:	f001 fc9e 	bl	80039ac <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8002070:	4b2e      	ldr	r3, [pc, #184]	; (800212c <xTaskGenericCreate+0x150>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	4b2d      	ldr	r3, [pc, #180]	; (800212c <xTaskGenericCreate+0x150>)
 8002078:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 800207a:	4b2d      	ldr	r3, [pc, #180]	; (8002130 <xTaskGenericCreate+0x154>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d109      	bne.n	8002096 <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8002082:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <xTaskGenericCreate+0x154>)
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8002088:	4b28      	ldr	r3, [pc, #160]	; (800212c <xTaskGenericCreate+0x150>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d10f      	bne.n	80020b0 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8002090:	f000 fd9e 	bl	8002bd0 <prvInitialiseTaskLists>
 8002094:	e00c      	b.n	80020b0 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8002096:	4b27      	ldr	r3, [pc, #156]	; (8002134 <xTaskGenericCreate+0x158>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d108      	bne.n	80020b0 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 800209e:	4b24      	ldr	r3, [pc, #144]	; (8002130 <xTaskGenericCreate+0x154>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d802      	bhi.n	80020b0 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
 80020aa:	4b21      	ldr	r3, [pc, #132]	; (8002130 <xTaskGenericCreate+0x154>)
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	601a      	str	r2, [r3, #0]
					}
				}
			}

			uxTaskNumber++;
 80020b0:	4b21      	ldr	r3, [pc, #132]	; (8002138 <xTaskGenericCreate+0x15c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	1c5a      	adds	r2, r3, #1
 80020b6:	4b20      	ldr	r3, [pc, #128]	; (8002138 <xTaskGenericCreate+0x15c>)
 80020b8:	601a      	str	r2, [r3, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 80020ba:	4b1f      	ldr	r3, [pc, #124]	; (8002138 <xTaskGenericCreate+0x15c>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c6:	4b1d      	ldr	r3, [pc, #116]	; (800213c <xTaskGenericCreate+0x160>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d903      	bls.n	80020d6 <xTaskGenericCreate+0xfa>
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d2:	4b1a      	ldr	r3, [pc, #104]	; (800213c <xTaskGenericCreate+0x160>)
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020da:	4613      	mov	r3, r2
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	4413      	add	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4a17      	ldr	r2, [pc, #92]	; (8002140 <xTaskGenericCreate+0x164>)
 80020e4:	441a      	add	r2, r3
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	3304      	adds	r3, #4
 80020ea:	4610      	mov	r0, r2
 80020ec:	4619      	mov	r1, r3
 80020ee:	f001 fb07 	bl	8003700 <vListInsertEnd>

			xReturn = pdPASS;
 80020f2:	2301      	movs	r3, #1
 80020f4:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 80020f6:	f001 fc69 	bl	80039cc <vPortExitCritical>
 80020fa:	e002      	b.n	8002102 <xTaskGenericCreate+0x126>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80020fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002100:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d10b      	bne.n	8002120 <xTaskGenericCreate+0x144>
	{
		if( xSchedulerRunning != pdFALSE )
 8002108:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <xTaskGenericCreate+0x158>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <xTaskGenericCreate+0x144>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8002110:	4b07      	ldr	r3, [pc, #28]	; (8002130 <xTaskGenericCreate+0x154>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002118:	429a      	cmp	r2, r3
 800211a:	d201      	bcs.n	8002120 <xTaskGenericCreate+0x144>
			{
				portYIELD_WITHIN_API();
 800211c:	f001 fc36 	bl	800398c <vPortYield>
			}
		}
	}

	return xReturn;
 8002120:	69fb      	ldr	r3, [r7, #28]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3720      	adds	r7, #32
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20000570 	.word	0x20000570
 8002130:	20000498 	.word	0x20000498
 8002134:	2000057c 	.word	0x2000057c
 8002138:	20000590 	.word	0x20000590
 800213c:	20000578 	.word	0x20000578
 8002140:	2000049c 	.word	0x2000049c

08002144 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle xTaskToDelete )
	{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
 800214c:	f001 fc2e 	bl	80039ac <vPortEnterCritical>
		{
			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d102      	bne.n	800215c <vTaskDelete+0x18>
 8002156:	4b19      	ldr	r3, [pc, #100]	; (80021bc <vTaskDelete+0x78>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	e000      	b.n	800215e <vTaskDelete+0x1a>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	3304      	adds	r3, #4
 8002164:	4618      	mov	r0, r3
 8002166:	f001 fb27 	bl	80037b8 <uxListRemove>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	2b00      	cmp	r3, #0
 8002170:	d004      	beq.n	800217c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	3318      	adds	r3, #24
 8002176:	4618      	mov	r0, r3
 8002178:	f001 fb1e 	bl	80037b8 <uxListRemove>
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	3304      	adds	r3, #4
 8002180:	480f      	ldr	r0, [pc, #60]	; (80021c0 <vTaskDelete+0x7c>)
 8002182:	4619      	mov	r1, r3
 8002184:	f001 fabc 	bl	8003700 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 8002188:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <vTaskDelete+0x80>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <vTaskDelete+0x80>)
 8002190:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 8002192:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <vTaskDelete+0x84>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <vTaskDelete+0x84>)
 800219a:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800219c:	f001 fc16 	bl	80039cc <vPortExitCritical>

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
 80021a0:	4b0a      	ldr	r3, [pc, #40]	; (80021cc <vTaskDelete+0x88>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d006      	beq.n	80021b6 <vTaskDelete+0x72>
		{
			if( pxTCB == pxCurrentTCB )
 80021a8:	4b04      	ldr	r3, [pc, #16]	; (80021bc <vTaskDelete+0x78>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d101      	bne.n	80021b6 <vTaskDelete+0x72>
			{
				portYIELD_WITHIN_API();
 80021b2:	f001 fbeb 	bl	800398c <vPortYield>
			}
		}
	}
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000498 	.word	0x20000498
 80021c0:	20000544 	.word	0x20000544
 80021c4:	20000558 	.word	0x20000558
 80021c8:	20000590 	.word	0x20000590
 80021cc:	2000057c 	.word	0x2000057c

080021d0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d102      	bne.n	80021ea <vTaskDelayUntil+0x1a>
 80021e4:	f001 fc04 	bl	80039f0 <ulPortSetInterruptMask>
 80021e8:	e7fe      	b.n	80021e8 <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <vTaskDelayUntil+0x26>
 80021f0:	f001 fbfe 	bl	80039f0 <ulPortSetInterruptMask>
 80021f4:	e7fe      	b.n	80021f4 <vTaskDelayUntil+0x24>

		vTaskSuspendAll();
 80021f6:	f000 f96b 	bl	80024d0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const portTickType xConstTickCount = xTickCount;
 80021fa:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <vTaskDelayUntil+0xa8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4413      	add	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d90b      	bls.n	800222c <vTaskDelayUntil+0x5c>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	429a      	cmp	r2, r3
 800221c:	d911      	bls.n	8002242 <vTaskDelayUntil+0x72>
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	429a      	cmp	r2, r3
 8002224:	d90d      	bls.n	8002242 <vTaskDelayUntil+0x72>
				{
					xShouldDelay = pdTRUE;
 8002226:	2301      	movs	r3, #1
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	e00a      	b.n	8002242 <vTaskDelayUntil+0x72>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	429a      	cmp	r2, r3
 8002234:	d803      	bhi.n	800223e <vTaskDelayUntil+0x6e>
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	429a      	cmp	r2, r3
 800223c:	d901      	bls.n	8002242 <vTaskDelayUntil+0x72>
				{
					xShouldDelay = pdTRUE;
 800223e:	2301      	movs	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d008      	beq.n	8002260 <vTaskDelayUntil+0x90>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <vTaskDelayUntil+0xac>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3304      	adds	r3, #4
 8002254:	4618      	mov	r0, r3
 8002256:	f001 faaf 	bl	80037b8 <uxListRemove>
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f000 fd30 	bl	8002cc0 <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8002260:	f000 f944 	bl	80024ec <xTaskResumeAll>
 8002264:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d101      	bne.n	8002270 <vTaskDelayUntil+0xa0>
		{
			portYIELD_WITHIN_API();
 800226c:	f001 fb8e 	bl	800398c <vPortYield>
		}
	}
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000574 	.word	0x20000574
 800227c:	20000498 	.word	0x20000498

08002280 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 8002288:	2300      	movs	r3, #0
 800228a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d012      	beq.n	80022b8 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
 8002292:	f000 f91d 	bl	80024d0 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8002296:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <vTaskDelay+0x48>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 80022a0:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <vTaskDelay+0x4c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	3304      	adds	r3, #4
 80022a6:	4618      	mov	r0, r3
 80022a8:	f001 fa86 	bl	80037b8 <uxListRemove>
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80022ac:	68b8      	ldr	r0, [r7, #8]
 80022ae:	f000 fd07 	bl	8002cc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80022b2:	f000 f91b 	bl	80024ec <xTaskResumeAll>
 80022b6:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
 80022be:	f001 fb65 	bl	800398c <vPortYield>
		}
	}
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20000574 	.word	0x20000574
 80022cc:	20000498 	.word	0x20000498

080022d0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle xTaskToSuspend )
	{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
 80022d8:	f001 fb68 	bl	80039ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <vTaskSuspend+0x18>
 80022e2:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <vTaskSuspend+0x80>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	e000      	b.n	80022ea <vTaskSuspend+0x1a>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	3304      	adds	r3, #4
 80022f0:	4618      	mov	r0, r3
 80022f2:	f001 fa61 	bl	80037b8 <uxListRemove>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d004      	beq.n	8002308 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	3318      	adds	r3, #24
 8002302:	4618      	mov	r0, r3
 8002304:	f001 fa58 	bl	80037b8 <uxListRemove>
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3304      	adds	r3, #4
 800230c:	4811      	ldr	r0, [pc, #68]	; (8002354 <vTaskSuspend+0x84>)
 800230e:	4619      	mov	r1, r3
 8002310:	f001 f9f6 	bl	8003700 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 8002314:	f001 fb5a 	bl	80039cc <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 8002318:	4b0d      	ldr	r3, [pc, #52]	; (8002350 <vTaskSuspend+0x80>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	429a      	cmp	r2, r3
 8002320:	d112      	bne.n	8002348 <vTaskSuspend+0x78>
		{
			if( xSchedulerRunning != pdFALSE )
 8002322:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <vTaskSuspend+0x88>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <vTaskSuspend+0x60>
			{
				/* The current task has just been suspended. */
				portYIELD_WITHIN_API();
 800232a:	f001 fb2f 	bl	800398c <vPortYield>
 800232e:	e00b      	b.n	8002348 <vTaskSuspend+0x78>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <vTaskSuspend+0x84>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b09      	ldr	r3, [pc, #36]	; (800235c <vTaskSuspend+0x8c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	429a      	cmp	r2, r3
 800233a:	d103      	bne.n	8002344 <vTaskSuspend+0x74>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 800233c:	4b04      	ldr	r3, [pc, #16]	; (8002350 <vTaskSuspend+0x80>)
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	e001      	b.n	8002348 <vTaskSuspend+0x78>
				}
				else
				{
					vTaskSwitchContext();
 8002344:	f000 fa40 	bl	80027c8 <vTaskSwitchContext>
				}
			}
		}
	}
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000498 	.word	0x20000498
 8002354:	2000055c 	.word	0x2000055c
 8002358:	2000057c 	.word	0x2000057c
 800235c:	20000570 	.word	0x20000570

08002360 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
 8002368:	2300      	movs	r3, #0
 800236a:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d102      	bne.n	800237c <xTaskIsTaskSuspended+0x1c>
 8002376:	f001 fb3b 	bl	80039f0 <ulPortSetInterruptMask>
 800237a:	e7fe      	b.n	800237a <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <xTaskIsTaskSuspended+0x5c>)
 8002382:	429a      	cmp	r2, r3
 8002384:	d101      	bne.n	800238a <xTaskIsTaskSuspended+0x2a>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <xTaskIsTaskSuspended+0x2c>
 800238a:	2300      	movs	r3, #0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00f      	beq.n	80023b0 <xTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002394:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <xTaskIsTaskSuspended+0x60>)
 8002396:	429a      	cmp	r2, r3
 8002398:	d00a      	beq.n	80023b0 <xTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <xTaskIsTaskSuspended+0x46>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <xTaskIsTaskSuspended+0x48>
 80023a6:	2300      	movs	r3, #0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <xTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 80023ac:	2301      	movs	r3, #1
 80023ae:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
 80023b0:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	2000055c 	.word	0x2000055c
 80023c0:	20000530 	.word	0x20000530

080023c4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle xTaskToResume )
	{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) xTaskToResume;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d102      	bne.n	80023dc <vTaskResume+0x18>
 80023d6:	f001 fb0b 	bl	80039f0 <ulPortSetInterruptMask>
 80023da:	e7fe      	b.n	80023da <vTaskResume+0x16>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d034      	beq.n	800244c <vTaskResume+0x88>
 80023e2:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <vTaskResume+0x90>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d02f      	beq.n	800244c <vTaskResume+0x88>
		{
			taskENTER_CRITICAL();
 80023ec:	f001 fade 	bl	80039ac <vPortEnterCritical>
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f7ff ffb5 	bl	8002360 <xTaskIsTaskSuspended>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d125      	bne.n	8002448 <vTaskResume+0x84>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	3304      	adds	r3, #4
 8002400:	4618      	mov	r0, r3
 8002402:	f001 f9d9 	bl	80037b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <vTaskResume+0x94>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d903      	bls.n	800241a <vTaskResume+0x56>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <vTaskResume+0x94>)
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4a0d      	ldr	r2, [pc, #52]	; (800245c <vTaskResume+0x98>)
 8002428:	441a      	add	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	3304      	adds	r3, #4
 800242e:	4610      	mov	r0, r2
 8002430:	4619      	mov	r1, r3
 8002432:	f001 f965 	bl	8003700 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800243a:	4b06      	ldr	r3, [pc, #24]	; (8002454 <vTaskResume+0x90>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	429a      	cmp	r2, r3
 8002442:	d301      	bcc.n	8002448 <vTaskResume+0x84>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
 8002444:	f001 faa2 	bl	800398c <vPortYield>
					}
				}
			}
			taskEXIT_CRITICAL();
 8002448:	f001 fac0 	bl	80039cc <vPortExitCritical>
		}
	}
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000498 	.word	0x20000498
 8002458:	20000578 	.word	0x20000578
 800245c:	2000049c 	.word	0x2000049c

08002460 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8002466:	2300      	movs	r3, #0
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	2300      	movs	r3, #0
 800246c:	9301      	str	r3, [sp, #4]
 800246e:	2300      	movs	r3, #0
 8002470:	9302      	str	r3, [sp, #8]
 8002472:	2300      	movs	r3, #0
 8002474:	9303      	str	r3, [sp, #12]
 8002476:	4812      	ldr	r0, [pc, #72]	; (80024c0 <vTaskStartScheduler+0x60>)
 8002478:	4912      	ldr	r1, [pc, #72]	; (80024c4 <vTaskStartScheduler+0x64>)
 800247a:	2282      	movs	r2, #130	; 0x82
 800247c:	2300      	movs	r3, #0
 800247e:	f7ff fdad 	bl	8001fdc <xTaskGenericCreate>
 8002482:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d102      	bne.n	8002490 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 800248a:	f001 fb4b 	bl	8003b24 <xTimerCreateTimerTask>
 800248e:	6078      	str	r0, [r7, #4]
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d10a      	bne.n	80024ac <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8002496:	f001 faab 	bl	80039f0 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 800249a:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <vTaskStartScheduler+0x68>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 80024a0:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <vTaskStartScheduler+0x6c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024a6:	f001 fa0b 	bl	80038c0 <xPortStartScheduler>
 80024aa:	e005      	b.n	80024b8 <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <vTaskStartScheduler+0x58>
 80024b2:	f001 fa9d 	bl	80039f0 <ulPortSetInterruptMask>
 80024b6:	e7fe      	b.n	80024b6 <vTaskStartScheduler+0x56>
	}
}
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	08002b1d 	.word	0x08002b1d
 80024c4:	080071e0 	.word	0x080071e0
 80024c8:	2000057c 	.word	0x2000057c
 80024cc:	20000574 	.word	0x20000574

080024d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 80024d4:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <vTaskSuspendAll+0x18>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <vTaskSuspendAll+0x18>)
 80024dc:	601a      	str	r2, [r3, #0]
}
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000580 	.word	0x20000580

080024ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
tskTCB *pxTCB;
portBASE_TYPE xAlreadyYielded = pdFALSE;
 80024f2:	2300      	movs	r3, #0
 80024f4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80024f6:	4b38      	ldr	r3, [pc, #224]	; (80025d8 <xTaskResumeAll+0xec>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d102      	bne.n	8002504 <xTaskResumeAll+0x18>
 80024fe:	f001 fa77 	bl	80039f0 <ulPortSetInterruptMask>
 8002502:	e7fe      	b.n	8002502 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002504:	f001 fa52 	bl	80039ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002508:	4b33      	ldr	r3, [pc, #204]	; (80025d8 <xTaskResumeAll+0xec>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	1e5a      	subs	r2, r3, #1
 800250e:	4b32      	ldr	r3, [pc, #200]	; (80025d8 <xTaskResumeAll+0xec>)
 8002510:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002512:	4b31      	ldr	r3, [pc, #196]	; (80025d8 <xTaskResumeAll+0xec>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d156      	bne.n	80025c8 <xTaskResumeAll+0xdc>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 800251a:	4b30      	ldr	r3, [pc, #192]	; (80025dc <xTaskResumeAll+0xf0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d052      	beq.n	80025c8 <xTaskResumeAll+0xdc>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002522:	e02f      	b.n	8002584 <xTaskResumeAll+0x98>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002524:	4b2e      	ldr	r3, [pc, #184]	; (80025e0 <xTaskResumeAll+0xf4>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	3318      	adds	r3, #24
 8002530:	4618      	mov	r0, r3
 8002532:	f001 f941 	bl	80037b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	3304      	adds	r3, #4
 800253a:	4618      	mov	r0, r3
 800253c:	f001 f93c 	bl	80037b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002544:	4b27      	ldr	r3, [pc, #156]	; (80025e4 <xTaskResumeAll+0xf8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	429a      	cmp	r2, r3
 800254a:	d903      	bls.n	8002554 <xTaskResumeAll+0x68>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002550:	4b24      	ldr	r3, [pc, #144]	; (80025e4 <xTaskResumeAll+0xf8>)
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002558:	4613      	mov	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4a21      	ldr	r2, [pc, #132]	; (80025e8 <xTaskResumeAll+0xfc>)
 8002562:	441a      	add	r2, r3
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	3304      	adds	r3, #4
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	f001 f8c8 	bl	8003700 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002574:	4b1d      	ldr	r3, [pc, #116]	; (80025ec <xTaskResumeAll+0x100>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	429a      	cmp	r2, r3
 800257c:	d302      	bcc.n	8002584 <xTaskResumeAll+0x98>
					{
						xYieldPending = pdTRUE;
 800257e:	4b1c      	ldr	r3, [pc, #112]	; (80025f0 <xTaskResumeAll+0x104>)
 8002580:	2201      	movs	r2, #1
 8002582:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002584:	4b16      	ldr	r3, [pc, #88]	; (80025e0 <xTaskResumeAll+0xf4>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1cb      	bne.n	8002524 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 800258c:	4b19      	ldr	r3, [pc, #100]	; (80025f4 <xTaskResumeAll+0x108>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d011      	beq.n	80025b8 <xTaskResumeAll+0xcc>
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 8002594:	e00c      	b.n	80025b0 <xTaskResumeAll+0xc4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8002596:	f000 f841 	bl	800261c <xTaskIncrementTick>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d002      	beq.n	80025a6 <xTaskResumeAll+0xba>
						{
							xYieldPending = pdTRUE;
 80025a0:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <xTaskResumeAll+0x104>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	601a      	str	r2, [r3, #0]
						}
						--uxPendedTicks;
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <xTaskResumeAll+0x108>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	1e5a      	subs	r2, r3, #1
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <xTaskResumeAll+0x108>)
 80025ae:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80025b0:	4b10      	ldr	r3, [pc, #64]	; (80025f4 <xTaskResumeAll+0x108>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1ee      	bne.n	8002596 <xTaskResumeAll+0xaa>
						}
						--uxPendedTicks;
					}
				}

				if( xYieldPending == pdTRUE )
 80025b8:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <xTaskResumeAll+0x104>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d103      	bne.n	80025c8 <xTaskResumeAll+0xdc>
				{
					xAlreadyYielded = pdTRUE;
 80025c0:	2301      	movs	r3, #1
 80025c2:	607b      	str	r3, [r7, #4]
					portYIELD_WITHIN_API();
 80025c4:	f001 f9e2 	bl	800398c <vPortYield>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 80025c8:	f001 fa00 	bl	80039cc <vPortExitCritical>

	return xAlreadyYielded;
 80025cc:	687b      	ldr	r3, [r7, #4]
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000580 	.word	0x20000580
 80025dc:	20000570 	.word	0x20000570
 80025e0:	20000530 	.word	0x20000530
 80025e4:	20000578 	.word	0x20000578
 80025e8:	2000049c 	.word	0x2000049c
 80025ec:	20000498 	.word	0x20000498
 80025f0:	20000588 	.word	0x20000588
 80025f4:	20000584 	.word	0x20000584

080025f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 80025fe:	f001 f9d5 	bl	80039ac <vPortEnterCritical>
	{
		xTicks = xTickCount;
 8002602:	4b05      	ldr	r3, [pc, #20]	; (8002618 <xTaskGetTickCount+0x20>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
 8002608:	f001 f9e0 	bl	80039cc <vPortExitCritical>

	return xTicks;
 800260c:	687b      	ldr	r3, [r7, #4]
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000574 	.word	0x20000574

0800261c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

portBASE_TYPE xTaskIncrementTick( void )
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
tskTCB * pxTCB;
portTickType xItemValue;
portBASE_TYPE xSwitchRequired = pdFALSE;
 8002622:	2300      	movs	r3, #0
 8002624:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002626:	4b5d      	ldr	r3, [pc, #372]	; (800279c <xTaskIncrementTick+0x180>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	f040 80a4 	bne.w	8002778 <xTaskIncrementTick+0x15c>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8002630:	4b5b      	ldr	r3, [pc, #364]	; (80027a0 <xTaskIncrementTick+0x184>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	4b5a      	ldr	r3, [pc, #360]	; (80027a0 <xTaskIncrementTick+0x184>)
 8002638:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const portTickType xConstTickCount = xTickCount;
 800263a:	4b59      	ldr	r3, [pc, #356]	; (80027a0 <xTaskIncrementTick+0x184>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( portTickType ) 0U )
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d12e      	bne.n	80026a4 <xTaskIncrementTick+0x88>
			{
				taskSWITCH_DELAYED_LISTS();
 8002646:	4b57      	ldr	r3, [pc, #348]	; (80027a4 <xTaskIncrementTick+0x188>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d002      	beq.n	8002656 <xTaskIncrementTick+0x3a>
 8002650:	f001 f9ce 	bl	80039f0 <ulPortSetInterruptMask>
 8002654:	e7fe      	b.n	8002654 <xTaskIncrementTick+0x38>
 8002656:	4b53      	ldr	r3, [pc, #332]	; (80027a4 <xTaskIncrementTick+0x188>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	4b52      	ldr	r3, [pc, #328]	; (80027a8 <xTaskIncrementTick+0x18c>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4b50      	ldr	r3, [pc, #320]	; (80027a4 <xTaskIncrementTick+0x188>)
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	4b50      	ldr	r3, [pc, #320]	; (80027a8 <xTaskIncrementTick+0x18c>)
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	4b50      	ldr	r3, [pc, #320]	; (80027ac <xTaskIncrementTick+0x190>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	1c5a      	adds	r2, r3, #1
 8002670:	4b4e      	ldr	r3, [pc, #312]	; (80027ac <xTaskIncrementTick+0x190>)
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	4b4b      	ldr	r3, [pc, #300]	; (80027a4 <xTaskIncrementTick+0x188>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <xTaskIncrementTick+0x66>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <xTaskIncrementTick+0x68>
 8002682:	2300      	movs	r3, #0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d004      	beq.n	8002692 <xTaskIncrementTick+0x76>
 8002688:	4b49      	ldr	r3, [pc, #292]	; (80027b0 <xTaskIncrementTick+0x194>)
 800268a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e008      	b.n	80026a4 <xTaskIncrementTick+0x88>
 8002692:	4b44      	ldr	r3, [pc, #272]	; (80027a4 <xTaskIncrementTick+0x188>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	4b43      	ldr	r3, [pc, #268]	; (80027b0 <xTaskIncrementTick+0x194>)
 80026a2:	601a      	str	r2, [r3, #0]

			/* See if this tick has made a timeout expire.  Tasks are stored in the
			queue in the order of their wake time - meaning once one tasks has been
			found whose block time has not expired there is no need not look any
			further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 80026a4:	4b42      	ldr	r3, [pc, #264]	; (80027b0 <xTaskIncrementTick+0x194>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d34f      	bcc.n	800274e <xTaskIncrementTick+0x132>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026ae:	4b3d      	ldr	r3, [pc, #244]	; (80027a4 <xTaskIncrementTick+0x188>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <xTaskIncrementTick+0xa0>
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <xTaskIncrementTick+0xa2>
 80026bc:	2300      	movs	r3, #0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d004      	beq.n	80026cc <xTaskIncrementTick+0xb0>
					{
						/* The delayed list is empty.  Set xNextTaskUnblockTime to
						the	maximum possible value so it is extremely unlikely that
						the if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80026c2:	4b3b      	ldr	r3, [pc, #236]	; (80027b0 <xTaskIncrementTick+0x194>)
 80026c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026c8:	601a      	str	r2, [r3, #0]
						break;
 80026ca:	e040      	b.n	800274e <xTaskIncrementTick+0x132>
					{
						/* The delayed list is not empty, get the value of the item
						at the head of the delayed list.  This is the time at which
						the task at the head of the delayed list must be removed
						from the Blocked state. */
						pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80026cc:	4b35      	ldr	r3, [pc, #212]	; (80027a4 <xTaskIncrementTick+0x188>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d203      	bcs.n	80026ec <xTaskIncrementTick+0xd0>
						{
							/* It is not time to unblock this item yet, but the item
							value is the time at which the task at the head of the
							blocked list must be removed from the Blocked state -
							so record the item value in xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 80026e4:	4b32      	ldr	r3, [pc, #200]	; (80027b0 <xTaskIncrementTick+0x194>)
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	601a      	str	r2, [r3, #0]
							break;
 80026ea:	e030      	b.n	800274e <xTaskIncrementTick+0x132>
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	3304      	adds	r3, #4
 80026f0:	4618      	mov	r0, r3
 80026f2:	f001 f861 	bl	80037b8 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove it
						from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d004      	beq.n	8002708 <xTaskIncrementTick+0xec>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	3318      	adds	r3, #24
 8002702:	4618      	mov	r0, r3
 8002704:	f001 f858 	bl	80037b8 <uxListRemove>
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270c:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <xTaskIncrementTick+0x198>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d903      	bls.n	800271c <xTaskIncrementTick+0x100>
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002718:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <xTaskIncrementTick+0x198>)
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4a23      	ldr	r2, [pc, #140]	; (80027b8 <xTaskIncrementTick+0x19c>)
 800272a:	441a      	add	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	3304      	adds	r3, #4
 8002730:	4610      	mov	r0, r2
 8002732:	4619      	mov	r1, r3
 8002734:	f000 ffe4 	bl	8003700 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should only
							be performed if the unblocked task has a priority that
							is equal to or higher than the currently executing
							task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273c:	4b1f      	ldr	r3, [pc, #124]	; (80027bc <xTaskIncrementTick+0x1a0>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002742:	429a      	cmp	r2, r3
 8002744:	d302      	bcc.n	800274c <xTaskIncrementTick+0x130>
							{
								xSwitchRequired = pdTRUE;
 8002746:	2301      	movs	r3, #1
 8002748:	617b      	str	r3, [r7, #20]
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 800274a:	e7b0      	b.n	80026ae <xTaskIncrementTick+0x92>
 800274c:	e7af      	b.n	80026ae <xTaskIncrementTick+0x92>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 800274e:	4b1b      	ldr	r3, [pc, #108]	; (80027bc <xTaskIncrementTick+0x1a0>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002754:	4918      	ldr	r1, [pc, #96]	; (80027b8 <xTaskIncrementTick+0x19c>)
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	440b      	add	r3, r1
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d901      	bls.n	800276a <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 8002766:	2301      	movs	r3, #1
 8002768:	617b      	str	r3, [r7, #20]
		
		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( unsigned portBASE_TYPE ) 0U )
 800276a:	4b15      	ldr	r3, [pc, #84]	; (80027c0 <xTaskIncrementTick+0x1a4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d109      	bne.n	8002786 <xTaskIncrementTick+0x16a>
			{
				vApplicationTickHook();
 8002772:	f7ff faf3 	bl	8001d5c <vApplicationTickHook>
 8002776:	e006      	b.n	8002786 <xTaskIncrementTick+0x16a>
		}
		#endif /* configUSE_TICK_HOOK */		
	}
	else
	{
		++uxPendedTicks;
 8002778:	4b11      	ldr	r3, [pc, #68]	; (80027c0 <xTaskIncrementTick+0x1a4>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	4b10      	ldr	r3, [pc, #64]	; (80027c0 <xTaskIncrementTick+0x1a4>)
 8002780:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8002782:	f7ff faeb 	bl	8001d5c <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002786:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <xTaskIncrementTick+0x1a8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <xTaskIncrementTick+0x176>
		{
			xSwitchRequired = pdTRUE;
 800278e:	2301      	movs	r3, #1
 8002790:	617b      	str	r3, [r7, #20]
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002792:	697b      	ldr	r3, [r7, #20]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000580 	.word	0x20000580
 80027a0:	20000574 	.word	0x20000574
 80027a4:	20000528 	.word	0x20000528
 80027a8:	2000052c 	.word	0x2000052c
 80027ac:	2000058c 	.word	0x2000058c
 80027b0:	20000004 	.word	0x20000004
 80027b4:	20000578 	.word	0x20000578
 80027b8:	2000049c 	.word	0x2000049c
 80027bc:	20000498 	.word	0x20000498
 80027c0:	20000584 	.word	0x20000584
 80027c4:	20000588 	.word	0x20000588

080027c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 80027ce:	4b35      	ldr	r3, [pc, #212]	; (80028a4 <vTaskSwitchContext+0xdc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80027d6:	4b34      	ldr	r3, [pc, #208]	; (80028a8 <vTaskSwitchContext+0xe0>)
 80027d8:	2201      	movs	r2, #1
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	e05e      	b.n	800289c <vTaskSwitchContext+0xd4>
	}
	else
	{
		xYieldPending = pdFALSE;
 80027de:	4b32      	ldr	r3, [pc, #200]	; (80028a8 <vTaskSwitchContext+0xe0>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 80027e4:	4b31      	ldr	r3, [pc, #196]	; (80028ac <vTaskSwitchContext+0xe4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	4b30      	ldr	r3, [pc, #192]	; (80028ac <vTaskSwitchContext+0xe4>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d808      	bhi.n	8002806 <vTaskSwitchContext+0x3e>
 80027f4:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <vTaskSwitchContext+0xe4>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b2c      	ldr	r3, [pc, #176]	; (80028ac <vTaskSwitchContext+0xe4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3334      	adds	r3, #52	; 0x34
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	f7ff faf9 	bl	8001df8 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 8002806:	4b29      	ldr	r3, [pc, #164]	; (80028ac <vTaskSwitchContext+0xe4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280c:	4618      	mov	r0, r3
 800280e:	4928      	ldr	r1, [pc, #160]	; (80028b0 <vTaskSwitchContext+0xe8>)
 8002810:	2214      	movs	r2, #20
 8002812:	f004 fa05 	bl	8006c20 <memcmp>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d009      	beq.n	8002830 <vTaskSwitchContext+0x68>
 800281c:	4b23      	ldr	r3, [pc, #140]	; (80028ac <vTaskSwitchContext+0xe4>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b22      	ldr	r3, [pc, #136]	; (80028ac <vTaskSwitchContext+0xe4>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	3334      	adds	r3, #52	; 0x34
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	f7ff fae5 	bl	8001df8 <vApplicationStackOverflowHook>

		taskSELECT_HIGHEST_PRIORITY_TASK();
 800282e:	e00c      	b.n	800284a <vTaskSwitchContext+0x82>
 8002830:	e00b      	b.n	800284a <vTaskSwitchContext+0x82>
 8002832:	4b20      	ldr	r3, [pc, #128]	; (80028b4 <vTaskSwitchContext+0xec>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d102      	bne.n	8002840 <vTaskSwitchContext+0x78>
 800283a:	f001 f8d9 	bl	80039f0 <ulPortSetInterruptMask>
 800283e:	e7fe      	b.n	800283e <vTaskSwitchContext+0x76>
 8002840:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <vTaskSwitchContext+0xec>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	1e5a      	subs	r2, r3, #1
 8002846:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <vTaskSwitchContext+0xec>)
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <vTaskSwitchContext+0xec>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	491a      	ldr	r1, [pc, #104]	; (80028b8 <vTaskSwitchContext+0xf0>)
 8002850:	4613      	mov	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0e8      	beq.n	8002832 <vTaskSwitchContext+0x6a>
 8002860:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <vTaskSwitchContext+0xec>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <vTaskSwitchContext+0xf0>)
 800286e:	4413      	add	r3, r2
 8002870:	607b      	str	r3, [r7, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	605a      	str	r2, [r3, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685a      	ldr	r2, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3308      	adds	r3, #8
 8002884:	429a      	cmp	r2, r3
 8002886:	d104      	bne.n	8002892 <vTaskSwitchContext+0xca>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	4b04      	ldr	r3, [pc, #16]	; (80028ac <vTaskSwitchContext+0xe4>)
 800289a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	20000580 	.word	0x20000580
 80028a8:	20000588 	.word	0x20000588
 80028ac:	20000498 	.word	0x20000498
 80028b0:	08007570 	.word	0x08007570
 80028b4:	20000578 	.word	0x20000578
 80028b8:	2000049c 	.word	0x2000049c

080028bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( xList * const pxEventList, portTickType xTicksToWait )
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <vTaskPlaceOnEventList+0x16>
 80028cc:	f001 f890 	bl	80039f0 <ulPortSetInterruptMask>
 80028d0:	e7fe      	b.n	80028d0 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80028d2:	4b12      	ldr	r3, [pc, #72]	; (800291c <vTaskPlaceOnEventList+0x60>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	3318      	adds	r3, #24
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4619      	mov	r1, r3
 80028dc:	f000 ff34 	bl	8003748 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 80028e0:	4b0e      	ldr	r3, [pc, #56]	; (800291c <vTaskPlaceOnEventList+0x60>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3304      	adds	r3, #4
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 ff66 	bl	80037b8 <uxListRemove>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028f2:	d107      	bne.n	8002904 <vTaskPlaceOnEventList+0x48>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80028f4:	4b09      	ldr	r3, [pc, #36]	; (800291c <vTaskPlaceOnEventList+0x60>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	3304      	adds	r3, #4
 80028fa:	4809      	ldr	r0, [pc, #36]	; (8002920 <vTaskPlaceOnEventList+0x64>)
 80028fc:	4619      	mov	r1, r3
 80028fe:	f000 feff 	bl	8003700 <vListInsertEnd>
 8002902:	e007      	b.n	8002914 <vTaskPlaceOnEventList+0x58>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <vTaskPlaceOnEventList+0x68>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	4413      	add	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 f9d6 	bl	8002cc0 <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	20000498 	.word	0x20000498
 8002920:	2000055c 	.word	0x2000055c
 8002924:	20000574 	.word	0x20000574

08002928 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( xList * const pxEventList, portTickType xTicksToWait )
	{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d102      	bne.n	800293e <vTaskPlaceOnEventListRestricted+0x16>
 8002938:	f001 f85a 	bl	80039f0 <ulPortSetInterruptMask>
 800293c:	e7fe      	b.n	800293c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800293e:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <vTaskPlaceOnEventListRestricted+0x48>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	3318      	adds	r3, #24
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4619      	mov	r1, r3
 8002948:	f000 feda 	bl	8003700 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <vTaskPlaceOnEventListRestricted+0x48>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	3304      	adds	r3, #4
 8002952:	4618      	mov	r0, r3
 8002954:	f000 ff30 	bl	80037b8 <uxListRemove>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8002958:	4b06      	ldr	r3, [pc, #24]	; (8002974 <vTaskPlaceOnEventListRestricted+0x4c>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	4413      	add	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f9ac 	bl	8002cc0 <prvAddCurrentTaskToDelayedList>
	}
 8002968:	3710      	adds	r7, #16
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000498 	.word	0x20000498
 8002974:	20000574 	.word	0x20000574

08002978 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <xTaskRemoveFromEventList+0x1c>
 800298e:	f001 f82f 	bl	80039f0 <ulPortSetInterruptMask>
 8002992:	e7fe      	b.n	8002992 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	3318      	adds	r3, #24
 8002998:	4618      	mov	r0, r3
 800299a:	f000 ff0d 	bl	80037b8 <uxListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800299e:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <xTaskRemoveFromEventList+0xa0>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d11d      	bne.n	80029e2 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	3304      	adds	r3, #4
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 ff04 	bl	80037b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b4:	4b19      	ldr	r3, [pc, #100]	; (8002a1c <xTaskRemoveFromEventList+0xa4>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d903      	bls.n	80029c4 <xTaskRemoveFromEventList+0x4c>
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c0:	4b16      	ldr	r3, [pc, #88]	; (8002a1c <xTaskRemoveFromEventList+0xa4>)
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <xTaskRemoveFromEventList+0xa8>)
 80029d2:	441a      	add	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	3304      	adds	r3, #4
 80029d8:	4610      	mov	r0, r2
 80029da:	4619      	mov	r1, r3
 80029dc:	f000 fe90 	bl	8003700 <vListInsertEnd>
 80029e0:	e005      	b.n	80029ee <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	3318      	adds	r3, #24
 80029e6:	480f      	ldr	r0, [pc, #60]	; (8002a24 <xTaskRemoveFromEventList+0xac>)
 80029e8:	4619      	mov	r1, r3
 80029ea:	f000 fe89 	bl	8003700 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f2:	4b0d      	ldr	r3, [pc, #52]	; (8002a28 <xTaskRemoveFromEventList+0xb0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d305      	bcc.n	8002a08 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 80029fc:	2301      	movs	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002a00:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <xTaskRemoveFromEventList+0xb4>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e001      	b.n	8002a0c <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000580 	.word	0x20000580
 8002a1c:	20000578 	.word	0x20000578
 8002a20:	2000049c 	.word	0x2000049c
 8002a24:	20000530 	.word	0x20000530
 8002a28:	20000498 	.word	0x20000498
 8002a2c:	20000588 	.word	0x20000588

08002a30 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <vTaskSetTimeOutState+0x14>
 8002a3e:	f000 ffd7 	bl	80039f0 <ulPortSetInterruptMask>
 8002a42:	e7fe      	b.n	8002a42 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002a44:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <vTaskSetTimeOutState+0x2c>)
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <vTaskSetTimeOutState+0x30>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	605a      	str	r2, [r3, #4]
}
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	2000058c 	.word	0x2000058c
 8002a60:	20000574 	.word	0x20000574

08002a64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d102      	bne.n	8002a7a <xTaskCheckForTimeOut+0x16>
 8002a74:	f000 ffbc 	bl	80039f0 <ulPortSetInterruptMask>
 8002a78:	e7fe      	b.n	8002a78 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <xTaskCheckForTimeOut+0x22>
 8002a80:	f000 ffb6 	bl	80039f0 <ulPortSetInterruptMask>
 8002a84:	e7fe      	b.n	8002a84 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 8002a86:	f000 ff91 	bl	80039ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const portTickType xConstTickCount = xTickCount;
 8002a8a:	4b1c      	ldr	r3, [pc, #112]	; (8002afc <xTaskCheckForTimeOut+0x98>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a98:	d102      	bne.n	8002aa0 <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	e026      	b.n	8002aee <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b16      	ldr	r3, [pc, #88]	; (8002b00 <xTaskCheckForTimeOut+0x9c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d007      	beq.n	8002abc <xTaskCheckForTimeOut+0x58>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d802      	bhi.n	8002abc <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	e018      	b.n	8002aee <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	1ad2      	subs	r2, r2, r3
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d20e      	bcs.n	8002aea <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6859      	ldr	r1, [r3, #4]
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	1acb      	subs	r3, r1, r3
 8002ad8:	441a      	add	r2, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7ff ffa6 	bl	8002a30 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e001      	b.n	8002aee <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
 8002aea:	2301      	movs	r3, #1
 8002aec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002aee:	f000 ff6d 	bl	80039cc <vPortExitCritical>

	return xReturn;
 8002af2:	68fb      	ldr	r3, [r7, #12]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000574 	.word	0x20000574
 8002b00:	2000058c 	.word	0x2000058c

08002b04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <vTaskMissedYield+0x14>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	601a      	str	r2, [r3, #0]
}
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	20000588 	.word	0x20000588

08002b1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8002b24:	f000 f892 	bl	8002c4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8002b28:	4b04      	ldr	r3, [pc, #16]	; (8002b3c <prvIdleTask+0x20>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d901      	bls.n	8002b34 <prvIdleTask+0x18>
			{
				taskYIELD();
 8002b30:	f000 ff2c 	bl	800398c <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8002b34:	f7ff f95a 	bl	8001dec <vApplicationIdleHook>
				}
				( void ) xTaskResumeAll();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8002b38:	e7f4      	b.n	8002b24 <prvIdleTask+0x8>
 8002b3a:	bf00      	nop
 8002b3c:	2000049c 	.word	0x2000049c

08002b40 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
 8002b4c:	603b      	str	r3, [r7, #0]
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8002b4e:	2300      	movs	r3, #0
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	e012      	b.n	8002b7a <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	4413      	add	r3, r2
 8002b5a:	781a      	ldrb	r2, [r3, #0]
 8002b5c:	68f9      	ldr	r1, [r7, #12]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	440b      	add	r3, r1
 8002b62:	3330      	adds	r3, #48	; 0x30
 8002b64:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d100      	bne.n	8002b74 <prvInitialiseTCBVariables+0x34>
		{
			break;
 8002b72:	e005      	b.n	8002b80 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	3301      	adds	r3, #1
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b09      	cmp	r3, #9
 8002b7e:	d9e9      	bls.n	8002b54 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = ( signed char ) '\0';
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( unsigned portBASE_TYPE ) configMAX_PRIORITIES )
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d901      	bls.n	8002b92 <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( unsigned portBASE_TYPE ) configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8002b8e:	2304      	movs	r3, #4
 8002b90:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 fda0 	bl	80036e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3318      	adds	r3, #24
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 fd9b 	bl	80036e8 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f1c3 0205 	rsb	r2, r3, #5
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	68fa      	ldr	r2, [r7, #12]
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop

08002bd0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	e00c      	b.n	8002bf6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002bdc:	687a      	ldr	r2, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	4a11      	ldr	r2, [pc, #68]	; (8002c2c <prvInitialiseTaskLists+0x5c>)
 8002be8:	4413      	add	r3, r2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 fd5c 	bl	80036a8 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	607b      	str	r3, [r7, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d9ef      	bls.n	8002bdc <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8002bfc:	480c      	ldr	r0, [pc, #48]	; (8002c30 <prvInitialiseTaskLists+0x60>)
 8002bfe:	f000 fd53 	bl	80036a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002c02:	480c      	ldr	r0, [pc, #48]	; (8002c34 <prvInitialiseTaskLists+0x64>)
 8002c04:	f000 fd50 	bl	80036a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002c08:	480b      	ldr	r0, [pc, #44]	; (8002c38 <prvInitialiseTaskLists+0x68>)
 8002c0a:	f000 fd4d 	bl	80036a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002c0e:	480b      	ldr	r0, [pc, #44]	; (8002c3c <prvInitialiseTaskLists+0x6c>)
 8002c10:	f000 fd4a 	bl	80036a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002c14:	480a      	ldr	r0, [pc, #40]	; (8002c40 <prvInitialiseTaskLists+0x70>)
 8002c16:	f000 fd47 	bl	80036a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002c1a:	4b0a      	ldr	r3, [pc, #40]	; (8002c44 <prvInitialiseTaskLists+0x74>)
 8002c1c:	4a04      	ldr	r2, [pc, #16]	; (8002c30 <prvInitialiseTaskLists+0x60>)
 8002c1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002c20:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <prvInitialiseTaskLists+0x78>)
 8002c22:	4a04      	ldr	r2, [pc, #16]	; (8002c34 <prvInitialiseTaskLists+0x64>)
 8002c24:	601a      	str	r2, [r3, #0]
}
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	2000049c 	.word	0x2000049c
 8002c30:	20000500 	.word	0x20000500
 8002c34:	20000514 	.word	0x20000514
 8002c38:	20000530 	.word	0x20000530
 8002c3c:	20000544 	.word	0x20000544
 8002c40:	2000055c 	.word	0x2000055c
 8002c44:	20000528 	.word	0x20000528
 8002c48:	2000052c 	.word	0x2000052c

08002c4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8002c52:	e028      	b.n	8002ca6 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002c54:	f7ff fc3c 	bl	80024d0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002c58:	4b16      	ldr	r3, [pc, #88]	; (8002cb4 <prvCheckTasksWaitingTermination+0x68>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	bf14      	ite	ne
 8002c60:	2300      	movne	r3, #0
 8002c62:	2301      	moveq	r3, #1
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	607b      	str	r3, [r7, #4]
			( void ) xTaskResumeAll();
 8002c68:	f7ff fc40 	bl	80024ec <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d119      	bne.n	8002ca6 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8002c72:	f000 fe9b 	bl	80039ac <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002c76:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <prvCheckTasksWaitingTermination+0x68>)
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	3304      	adds	r3, #4
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fd98 	bl	80037b8 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002c88:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <prvCheckTasksWaitingTermination+0x6c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	1e5a      	subs	r2, r3, #1
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <prvCheckTasksWaitingTermination+0x6c>)
 8002c90:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8002c92:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <prvCheckTasksWaitingTermination+0x70>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	1e5a      	subs	r2, r3, #1
 8002c98:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <prvCheckTasksWaitingTermination+0x70>)
 8002c9a:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8002c9c:	f000 fe96 	bl	80039cc <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8002ca0:	6838      	ldr	r0, [r7, #0]
 8002ca2:	f000 f875 	bl	8002d90 <prvDeleteTCB>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8002ca6:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <prvCheckTasksWaitingTermination+0x70>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1d2      	bne.n	8002c54 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif /* vTaskDelete */
}
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20000544 	.word	0x20000544
 8002cb8:	20000570 	.word	0x20000570
 8002cbc:	20000558 	.word	0x20000558

08002cc0 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8002cc8:	4b13      	ldr	r3, [pc, #76]	; (8002d18 <prvAddCurrentTaskToDelayedList+0x58>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8002cd0:	4b12      	ldr	r3, [pc, #72]	; (8002d1c <prvAddCurrentTaskToDelayedList+0x5c>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d209      	bcs.n	8002cee <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002cda:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <prvAddCurrentTaskToDelayedList+0x60>)
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	4b0e      	ldr	r3, [pc, #56]	; (8002d18 <prvAddCurrentTaskToDelayedList+0x58>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	f000 fd2e 	bl	8003748 <vListInsert>
 8002cec:	e010      	b.n	8002d10 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8002cee:	4b0d      	ldr	r3, [pc, #52]	; (8002d24 <prvAddCurrentTaskToDelayedList+0x64>)
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <prvAddCurrentTaskToDelayedList+0x58>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f000 fd24 	bl	8003748 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <prvAddCurrentTaskToDelayedList+0x68>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d202      	bcs.n	8002d10 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8002d0a:	4b07      	ldr	r3, [pc, #28]	; (8002d28 <prvAddCurrentTaskToDelayedList+0x68>)
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000498 	.word	0x20000498
 8002d1c:	20000574 	.word	0x20000574
 8002d20:	2000052c 	.word	0x2000052c
 8002d24:	20000528 	.word	0x20000528
 8002d28:	20000004 	.word	0x20000004

08002d2c <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b084      	sub	sp, #16
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	6039      	str	r1, [r7, #0]
 8002d36:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8002d38:	204c      	movs	r0, #76	; 0x4c
 8002d3a:	f001 fadb 	bl	80042f4 <pvPortMalloc>
 8002d3e:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d01f      	beq.n	8002d86 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d106      	bne.n	8002d5a <prvAllocateTCBAndStack+0x2e>
 8002d4c:	88fb      	ldrh	r3, [r7, #6]
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4618      	mov	r0, r3
 8002d52:	f001 facf 	bl	80042f4 <pvPortMalloc>
 8002d56:	4603      	mov	r3, r0
 8002d58:	e000      	b.n	8002d5c <prvAllocateTCBAndStack+0x30>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d105      	bne.n	8002d74 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f001 fb4f 	bl	800440c <vPortFree>
			pxNewTCB = NULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	e008      	b.n	8002d86 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4610      	mov	r0, r2
 8002d7e:	21a5      	movs	r1, #165	; 0xa5
 8002d80:	461a      	mov	r2, r3
 8002d82:	f003 ff81 	bl	8006c88 <memset>
		}
	}

	return pxNewTCB;
 8002d86:	68fb      	ldr	r3, [r7, #12]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f001 fb35 	bl	800440c <vPortFree>
		vPortFree( pxTCB );
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f001 fb32 	bl	800440c <vPortFree>
	}
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop

08002db0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8002db6:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <xTaskGetCurrentTaskHandle+0x1c>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	607b      	str	r3, [r7, #4]

		return xReturn;
 8002dbc:	687b      	ldr	r3, [r7, #4]
	}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	20000498 	.word	0x20000498

08002dd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <xTaskGetSchedulerState+0x34>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d102      	bne.n	8002de4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	e008      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8002de4:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <xTaskGetSchedulerState+0x38>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002dec:	2301      	movs	r3, #1
 8002dee:	607b      	str	r3, [r7, #4]
 8002df0:	e001      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002df2:	2302      	movs	r3, #2
 8002df4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002df6:	687b      	ldr	r3, [r7, #4]
	}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	2000057c 	.word	0x2000057c
 8002e08:	20000580 	.word	0x20000580

08002e0c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle const pxMutexHolder )
	{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d046      	beq.n	8002eac <vTaskPriorityInherit+0xa0>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e22:	4b24      	ldr	r3, [pc, #144]	; (8002eb4 <vTaskPriorityInherit+0xa8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d23f      	bcs.n	8002eac <vTaskPriorityInherit+0xa0>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e2c:	4b21      	ldr	r3, [pc, #132]	; (8002eb4 <vTaskPriorityInherit+0xa8>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e32:	f1c3 0205 	rsb	r2, r3, #5
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6959      	ldr	r1, [r3, #20]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e42:	4613      	mov	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4413      	add	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4a1b      	ldr	r2, [pc, #108]	; (8002eb8 <vTaskPriorityInherit+0xac>)
 8002e4c:	4413      	add	r3, r2
 8002e4e:	4299      	cmp	r1, r3
 8002e50:	d101      	bne.n	8002e56 <vTaskPriorityInherit+0x4a>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <vTaskPriorityInherit+0x4c>
 8002e56:	2300      	movs	r3, #0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d022      	beq.n	8002ea2 <vTaskPriorityInherit+0x96>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4618      	mov	r0, r3
 8002e62:	f000 fca9 	bl	80037b8 <uxListRemove>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002e66:	4b13      	ldr	r3, [pc, #76]	; (8002eb4 <vTaskPriorityInherit+0xa8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <vTaskPriorityInherit+0xb0>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d903      	bls.n	8002e84 <vTaskPriorityInherit+0x78>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e80:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <vTaskPriorityInherit+0xb0>)
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <vTaskPriorityInherit+0xac>)
 8002e92:	441a      	add	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	3304      	adds	r3, #4
 8002e98:	4610      	mov	r0, r2
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f000 fc30 	bl	8003700 <vListInsertEnd>
 8002ea0:	e004      	b.n	8002eac <vTaskPriorityInherit+0xa0>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002ea2:	4b04      	ldr	r3, [pc, #16]	; (8002eb4 <vTaskPriorityInherit+0xa8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000498 	.word	0x20000498
 8002eb8:	2000049c 	.word	0x2000049c
 8002ebc:	20000578 	.word	0x20000578

08002ec0 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle const pxMutexHolder )
	{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d02c      	beq.n	8002f2c <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d026      	beq.n	8002f2c <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 fc68 	bl	80037b8 <uxListRemove>
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef4:	f1c3 0205 	rsb	r2, r3, #5
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyList( pxTCB );
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f00:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <vTaskPriorityDisinherit+0x74>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d903      	bls.n	8002f10 <vTaskPriorityDisinherit+0x50>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <vTaskPriorityDisinherit+0x74>)
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f14:	4613      	mov	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4a06      	ldr	r2, [pc, #24]	; (8002f38 <vTaskPriorityDisinherit+0x78>)
 8002f1e:	441a      	add	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3304      	adds	r3, #4
 8002f24:	4610      	mov	r0, r2
 8002f26:	4619      	mov	r1, r3
 8002f28:	f000 fbea 	bl	8003700 <vListInsertEnd>
			}
		}
	}
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000578 	.word	0x20000578
 8002f38:	2000049c 	.word	0x2000049c

08002f3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d102      	bne.n	8002f56 <xQueueGenericReset+0x1a>
 8002f50:	f000 fd4e 	bl	80039f0 <ulPortSetInterruptMask>
 8002f54:	e7fe      	b.n	8002f54 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8002f56:	f000 fd29 	bl	80039ac <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f62:	68f9      	ldr	r1, [r7, #12]
 8002f64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f66:	fb01 f303 	mul.w	r3, r1, r3
 8002f6a:	441a      	add	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f86:	3b01      	subs	r3, #1
 8002f88:	68f9      	ldr	r1, [r7, #12]
 8002f8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f8c:	fb01 f303 	mul.w	r3, r1, r3
 8002f90:	441a      	add	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f9c:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fa4:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10e      	bne.n	8002fca <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d014      	beq.n	8002fde <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	3310      	adds	r3, #16
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f7ff fcdd 	bl	8002978 <xTaskRemoveFromEventList>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d10c      	bne.n	8002fde <xQueueGenericReset+0xa2>
				{
					portYIELD_WITHIN_API();
 8002fc4:	f000 fce2 	bl	800398c <vPortYield>
 8002fc8:	e009      	b.n	8002fde <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3310      	adds	r3, #16
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f000 fb6a 	bl	80036a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	3324      	adds	r3, #36	; 0x24
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 fb65 	bl	80036a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002fde:	f000 fcf5 	bl	80039cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002fe2:	2301      	movs	r3, #1
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b088      	sub	sp, #32
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d02a      	beq.n	800305a <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 8003004:	2050      	movs	r0, #80	; 0x50
 8003006:	f001 f975 	bl	80042f4 <pvPortMalloc>
 800300a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d023      	beq.n	800305a <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68ba      	ldr	r2, [r7, #8]
 8003016:	fb02 f303 	mul.w	r3, r2, r3
 800301a:	3301      	adds	r3, #1
 800301c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 800301e:	6978      	ldr	r0, [r7, #20]
 8003020:	f001 f968 	bl	80042f4 <pvPortMalloc>
 8003024:	4602      	mov	r2, r0
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d010      	beq.n	8003054 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800303e:	69b8      	ldr	r0, [r7, #24]
 8003040:	2101      	movs	r1, #1
 8003042:	f7ff ff7b 	bl	8002f3c <xQueueGenericReset>

				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	79fa      	ldrb	r2, [r7, #7]
 800304a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	61fb      	str	r3, [r7, #28]
 8003052:	e002      	b.n	800305a <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
 8003054:	69b8      	ldr	r0, [r7, #24]
 8003056:	f001 f9d9 	bl	800440c <vPortFree>
			}
		}
	}

	configASSERT( xReturn );
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d102      	bne.n	8003066 <xQueueGenericCreate+0x7a>
 8003060:	f000 fcc6 	bl	80039f0 <ulPortSetInterruptMask>
 8003064:	e7fe      	b.n	8003064 <xQueueGenericCreate+0x78>

	return xReturn;
 8003066:	69fb      	ldr	r3, [r7, #28]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3720      	adds	r7, #32
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
 800307c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d102      	bne.n	8003092 <xQueueGenericSend+0x22>
 800308c:	f000 fcb0 	bl	80039f0 <ulPortSetInterruptMask>
 8003090:	e7fe      	b.n	8003090 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d103      	bne.n	80030a0 <xQueueGenericSend+0x30>
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <xQueueGenericSend+0x34>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <xQueueGenericSend+0x36>
 80030a4:	2300      	movs	r3, #0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d102      	bne.n	80030b0 <xQueueGenericSend+0x40>
 80030aa:	f000 fca1 	bl	80039f0 <ulPortSetInterruptMask>
 80030ae:	e7fe      	b.n	80030ae <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d103      	bne.n	80030be <xQueueGenericSend+0x4e>
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <xQueueGenericSend+0x52>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <xQueueGenericSend+0x54>
 80030c2:	2300      	movs	r3, #0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d102      	bne.n	80030ce <xQueueGenericSend+0x5e>
 80030c8:	f000 fc92 	bl	80039f0 <ulPortSetInterruptMask>
 80030cc:	e7fe      	b.n	80030cc <xQueueGenericSend+0x5c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030ce:	f000 fc6d 	bl	80039ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030da:	429a      	cmp	r2, r3
 80030dc:	d302      	bcc.n	80030e4 <xQueueGenericSend+0x74>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d116      	bne.n	8003112 <xQueueGenericSend+0xa2>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030e4:	69b8      	ldr	r0, [r7, #24]
 80030e6:	68b9      	ldr	r1, [r7, #8]
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	f000 f9a9 	bl	8003440 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d009      	beq.n	800310a <xQueueGenericSend+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	3324      	adds	r3, #36	; 0x24
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff fc3c 	bl	8002978 <xTaskRemoveFromEventList>
 8003100:	4603      	mov	r3, r0
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <xQueueGenericSend+0x9a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							portYIELD_WITHIN_API();
 8003106:	f000 fc41 	bl	800398c <vPortYield>
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800310a:	f000 fc5f 	bl	80039cc <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 800310e:	2301      	movs	r3, #1
 8003110:	e059      	b.n	80031c6 <xQueueGenericSend+0x156>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d103      	bne.n	8003120 <xQueueGenericSend+0xb0>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003118:	f000 fc58 	bl	80039cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800311c:	2300      	movs	r3, #0
 800311e:	e052      	b.n	80031c6 <xQueueGenericSend+0x156>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d106      	bne.n	8003134 <xQueueGenericSend+0xc4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003126:	f107 0310 	add.w	r3, r7, #16
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fc80 	bl	8002a30 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003130:	2301      	movs	r3, #1
 8003132:	61fb      	str	r3, [r7, #28]
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 8003134:	f000 fc4a 	bl	80039cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003138:	f7ff f9ca 	bl	80024d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800313c:	f000 fc36 	bl	80039ac <vPortEnterCritical>
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003148:	d102      	bne.n	8003150 <xQueueGenericSend+0xe0>
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	2200      	movs	r2, #0
 800314e:	645a      	str	r2, [r3, #68]	; 0x44
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003158:	d102      	bne.n	8003160 <xQueueGenericSend+0xf0>
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	2200      	movs	r2, #0
 800315e:	649a      	str	r2, [r3, #72]	; 0x48
 8003160:	f000 fc34 	bl	80039cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003164:	f107 0210 	add.w	r2, r7, #16
 8003168:	1d3b      	adds	r3, r7, #4
 800316a:	4610      	mov	r0, r2
 800316c:	4619      	mov	r1, r3
 800316e:	f7ff fc79 	bl	8002a64 <xTaskCheckForTimeOut>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d11e      	bne.n	80031b6 <xQueueGenericSend+0x146>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003178:	69b8      	ldr	r0, [r7, #24]
 800317a:	f000 fa51 	bl	8003620 <prvIsQueueFull>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d012      	beq.n	80031aa <xQueueGenericSend+0x13a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	f103 0210 	add.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4610      	mov	r0, r2
 800318e:	4619      	mov	r1, r3
 8003190:	f7ff fb94 	bl	80028bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003194:	69b8      	ldr	r0, [r7, #24]
 8003196:	f000 f9e1 	bl	800355c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800319a:	f7ff f9a7 	bl	80024ec <xTaskResumeAll>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10f      	bne.n	80031c4 <xQueueGenericSend+0x154>
				{
					portYIELD_WITHIN_API();
 80031a4:	f000 fbf2 	bl	800398c <vPortYield>
 80031a8:	e00c      	b.n	80031c4 <xQueueGenericSend+0x154>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80031aa:	69b8      	ldr	r0, [r7, #24]
 80031ac:	f000 f9d6 	bl	800355c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031b0:	f7ff f99c 	bl	80024ec <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 80031b4:	e78b      	b.n	80030ce <xQueueGenericSend+0x5e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80031b6:	69b8      	ldr	r0, [r7, #24]
 80031b8:	f000 f9d0 	bl	800355c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031bc:	f7ff f996 	bl	80024ec <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	e000      	b.n	80031c6 <xQueueGenericSend+0x156>
		}
	}
 80031c4:	e783      	b.n	80030ce <xQueueGenericSend+0x5e>
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3720      	adds	r7, #32
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop

080031d0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
 80031dc:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d102      	bne.n	80031ee <xQueueGenericSendFromISR+0x1e>
 80031e8:	f000 fc02 	bl	80039f0 <ulPortSetInterruptMask>
 80031ec:	e7fe      	b.n	80031ec <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d103      	bne.n	80031fc <xQueueGenericSendFromISR+0x2c>
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <xQueueGenericSendFromISR+0x30>
 80031fc:	2301      	movs	r3, #1
 80031fe:	e000      	b.n	8003202 <xQueueGenericSendFromISR+0x32>
 8003200:	2300      	movs	r3, #0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d102      	bne.n	800320c <xQueueGenericSendFromISR+0x3c>
 8003206:	f000 fbf3 	bl	80039f0 <ulPortSetInterruptMask>
 800320a:	e7fe      	b.n	800320a <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d103      	bne.n	800321a <xQueueGenericSendFromISR+0x4a>
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003216:	2b01      	cmp	r3, #1
 8003218:	d101      	bne.n	800321e <xQueueGenericSendFromISR+0x4e>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <xQueueGenericSendFromISR+0x50>
 800321e:	2300      	movs	r3, #0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d102      	bne.n	800322a <xQueueGenericSendFromISR+0x5a>
 8003224:	f000 fbe4 	bl	80039f0 <ulPortSetInterruptMask>
 8003228:	e7fe      	b.n	8003228 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800322a:	f000 fc4f 	bl	8003acc <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800322e:	f000 fbdf 	bl	80039f0 <ulPortSetInterruptMask>
 8003232:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323c:	429a      	cmp	r2, r3
 800323e:	d302      	bcc.n	8003246 <xQueueGenericSendFromISR+0x76>
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	2b02      	cmp	r3, #2
 8003244:	d124      	bne.n	8003290 <xQueueGenericSendFromISR+0xc0>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003246:	69b8      	ldr	r0, [r7, #24]
 8003248:	68b9      	ldr	r1, [r7, #8]
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	f000 f8f8 	bl	8003440 <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003258:	d112      	bne.n	8003280 <xQueueGenericSendFromISR+0xb0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	2b00      	cmp	r3, #0
 8003260:	d013      	beq.n	800328a <xQueueGenericSendFromISR+0xba>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	3324      	adds	r3, #36	; 0x24
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fb86 	bl	8002978 <xTaskRemoveFromEventList>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00b      	beq.n	800328a <xQueueGenericSendFromISR+0xba>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <xQueueGenericSendFromISR+0xba>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	601a      	str	r2, [r3, #0]
 800327e:	e004      	b.n	800328a <xQueueGenericSendFromISR+0xba>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 800328a:	2301      	movs	r3, #1
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	e001      	b.n	8003294 <xQueueGenericSendFromISR+0xc4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003290:	2300      	movs	r3, #0
 8003292:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003294:	6978      	ldr	r0, [r7, #20]
 8003296:	f000 fbb5 	bl	8003a04 <vPortClearInterruptMask>

	return xReturn;
 800329a:	69fb      	ldr	r3, [r7, #28]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3720      	adds	r7, #32
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, const void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	; 0x28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 80032b2:	2300      	movs	r3, #0
 80032b4:	627b      	str	r3, [r7, #36]	; 0x24
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80032ba:	6a3b      	ldr	r3, [r7, #32]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d102      	bne.n	80032c6 <xQueueGenericReceive+0x22>
 80032c0:	f000 fb96 	bl	80039f0 <ulPortSetInterruptMask>
 80032c4:	e7fe      	b.n	80032c4 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d103      	bne.n	80032d4 <xQueueGenericReceive+0x30>
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <xQueueGenericReceive+0x34>
 80032d4:	2301      	movs	r3, #1
 80032d6:	e000      	b.n	80032da <xQueueGenericReceive+0x36>
 80032d8:	2300      	movs	r3, #0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d102      	bne.n	80032e4 <xQueueGenericReceive+0x40>
 80032de:	f000 fb87 	bl	80039f0 <ulPortSetInterruptMask>
 80032e2:	e7fe      	b.n	80032e2 <xQueueGenericReceive+0x3e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80032e4:	f000 fb62 	bl	80039ac <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d03b      	beq.n	8003368 <xQueueGenericReceive+0xc4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 80032f0:	6a3b      	ldr	r3, [r7, #32]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032f6:	6a38      	ldr	r0, [r7, #32]
 80032f8:	68b9      	ldr	r1, [r7, #8]
 80032fa:	f000 f909 	bl	8003510 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d11c      	bne.n	800333e <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003308:	1e5a      	subs	r2, r3, #1
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d104      	bne.n	8003320 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
 8003316:	f7ff fd4b 	bl	8002db0 <xTaskGetCurrentTaskHandle>
 800331a:	4602      	mov	r2, r0
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d01b      	beq.n	8003360 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	3310      	adds	r3, #16
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fb23 	bl	8002978 <xTaskRemoveFromEventList>
 8003332:	4603      	mov	r3, r0
 8003334:	2b01      	cmp	r3, #1
 8003336:	d113      	bne.n	8003360 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
 8003338:	f000 fb28 	bl	800398c <vPortYield>
 800333c:	e010      	b.n	8003360 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	69fa      	ldr	r2, [r7, #28]
 8003342:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003348:	2b00      	cmp	r3, #0
 800334a:	d009      	beq.n	8003360 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	3324      	adds	r3, #36	; 0x24
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff fb11 	bl	8002978 <xTaskRemoveFromEventList>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 800335c:	f000 fb16 	bl	800398c <vPortYield>
						}
					}
				}

				taskEXIT_CRITICAL();
 8003360:	f000 fb34 	bl	80039cc <vPortExitCritical>
				return pdPASS;
 8003364:	2301      	movs	r3, #1
 8003366:	e066      	b.n	8003436 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d103      	bne.n	8003376 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800336e:	f000 fb2d 	bl	80039cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003372:	2300      	movs	r3, #0
 8003374:	e05f      	b.n	8003436 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003378:	2b00      	cmp	r3, #0
 800337a:	d106      	bne.n	800338a <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800337c:	f107 0314 	add.w	r3, r7, #20
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fb55 	bl	8002a30 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003386:	2301      	movs	r3, #1
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 800338a:	f000 fb1f 	bl	80039cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800338e:	f7ff f89f 	bl	80024d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003392:	f000 fb0b 	bl	80039ac <vPortEnterCritical>
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800339e:	d102      	bne.n	80033a6 <xQueueGenericReceive+0x102>
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	2200      	movs	r2, #0
 80033a4:	645a      	str	r2, [r3, #68]	; 0x44
 80033a6:	6a3b      	ldr	r3, [r7, #32]
 80033a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033ae:	d102      	bne.n	80033b6 <xQueueGenericReceive+0x112>
 80033b0:	6a3b      	ldr	r3, [r7, #32]
 80033b2:	2200      	movs	r2, #0
 80033b4:	649a      	str	r2, [r3, #72]	; 0x48
 80033b6:	f000 fb09 	bl	80039cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033ba:	f107 0214 	add.w	r2, r7, #20
 80033be:	1d3b      	adds	r3, r7, #4
 80033c0:	4610      	mov	r0, r2
 80033c2:	4619      	mov	r1, r3
 80033c4:	f7ff fb4e 	bl	8002a64 <xTaskCheckForTimeOut>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d12b      	bne.n	8003426 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033ce:	6a38      	ldr	r0, [r7, #32]
 80033d0:	f000 f910 	bl	80035f4 <prvIsQueueEmpty>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d01f      	beq.n	800341a <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d108      	bne.n	80033f4 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
 80033e2:	f000 fae3 	bl	80039ac <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff fd0e 	bl	8002e0c <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
 80033f0:	f000 faec 	bl	80039cc <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	f103 0224 	add.w	r2, r3, #36	; 0x24
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4610      	mov	r0, r2
 80033fe:	4619      	mov	r1, r3
 8003400:	f7ff fa5c 	bl	80028bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003404:	6a38      	ldr	r0, [r7, #32]
 8003406:	f000 f8a9 	bl	800355c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800340a:	f7ff f86f 	bl	80024ec <xTaskResumeAll>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10f      	bne.n	8003434 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
 8003414:	f000 faba 	bl	800398c <vPortYield>
 8003418:	e00c      	b.n	8003434 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800341a:	6a38      	ldr	r0, [r7, #32]
 800341c:	f000 f89e 	bl	800355c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003420:	f7ff f864 	bl	80024ec <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8003424:	e75e      	b.n	80032e4 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8003426:	6a38      	ldr	r0, [r7, #32]
 8003428:	f000 f898 	bl	800355c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800342c:	f7ff f85e 	bl	80024ec <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8003430:	2300      	movs	r3, #0
 8003432:	e000      	b.n	8003436 <xQueueGenericReceive+0x192>
		}
	}
 8003434:	e756      	b.n	80032e4 <xQueueGenericReceive+0x40>
}
 8003436:	4618      	mov	r0, r3
 8003438:	3728      	adds	r7, #40	; 0x28
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop

08003440 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10c      	bne.n	800346e <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d151      	bne.n	8003500 <prvCopyDataToQueue+0xc0>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff fd2d 	bl	8002ec0 <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	605a      	str	r2, [r3, #4]
 800346c:	e048      	b.n	8003500 <prvCopyDataToQueue+0xc0>
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d11a      	bne.n	80034aa <prvCopyDataToQueue+0x6a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	4610      	mov	r0, r2
 800347e:	68b9      	ldr	r1, [r7, #8]
 8003480:	461a      	mov	r2, r3
 8003482:	f7fc feab 	bl	80001dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	441a      	add	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	689a      	ldr	r2, [r3, #8]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	429a      	cmp	r2, r3
 800349e:	d32f      	bcc.n	8003500 <prvCopyDataToQueue+0xc0>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	e02a      	b.n	8003500 <prvCopyDataToQueue+0xc0>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	4610      	mov	r0, r2
 80034b4:	68b9      	ldr	r1, [r7, #8]
 80034b6:	461a      	mov	r2, r3
 80034b8:	f7fc fe90 	bl	80001dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	425b      	negs	r3, r3
 80034c6:	441a      	add	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d207      	bcs.n	80034e8 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	425b      	negs	r3, r3
 80034e2:	441a      	add	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	60da      	str	r2, [r3, #12]
		}

		if( xPosition == queueOVERWRITE )
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d108      	bne.n	8003500 <prvCopyDataToQueue+0xc0>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d004      	beq.n	8003500 <prvCopyDataToQueue+0xc0>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fa:	1e5a      	subs	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	639a      	str	r2, [r3, #56]	; 0x38
}
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void * const pvBuffer )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d019      	beq.n	8003556 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	441a      	add	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	429a      	cmp	r2, r3
 800353a:	d303      	bcc.n	8003544 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	60da      	str	r2, [r3, #12]
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	6838      	ldr	r0, [r7, #0]
 800354e:	4611      	mov	r1, r2
 8003550:	461a      	mov	r2, r3
 8003552:	f7fc fe43 	bl	80001dc <memcpy>
	}
}
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003564:	f000 fa22 	bl	80039ac <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8003568:	e014      	b.n	8003594 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3324      	adds	r3, #36	; 0x24
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff f9fe 	bl	8002978 <xTaskRemoveFromEventList>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 8003582:	f7ff fabf 	bl	8002b04 <vTaskMissedYield>
 8003586:	e000      	b.n	800358a <prvUnlockQueue+0x2e>
					}
				}
				else
				{
					break;
 8003588:	e008      	b.n	800359c <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800358e:	1e5a      	subs	r2, r3, #1
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003598:	2b00      	cmp	r3, #0
 800359a:	dce6      	bgt.n	800356a <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035a2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80035a4:	f000 fa12 	bl	80039cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80035a8:	f000 fa00 	bl	80039ac <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80035ac:	e014      	b.n	80035d8 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00f      	beq.n	80035d6 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3310      	adds	r3, #16
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff f9dc 	bl	8002978 <xTaskRemoveFromEventList>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 80035c6:	f7ff fa9d 	bl	8002b04 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ce:	1e5a      	subs	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	645a      	str	r2, [r3, #68]	; 0x44
 80035d4:	e000      	b.n	80035d8 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80035d6:	e003      	b.n	80035e0 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035dc:	2b00      	cmp	r3, #0
 80035de:	dce6      	bgt.n	80035ae <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035e6:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80035e8:	f000 f9f0 	bl	80039cc <vPortExitCritical>
}
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop

080035f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 80035fc:	f000 f9d6 	bl	80039ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	2b00      	cmp	r3, #0
 8003606:	d102      	bne.n	800360e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003608:	2301      	movs	r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	e001      	b.n	8003612 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003612:	f000 f9db 	bl	80039cc <vPortExitCritical>

	return xReturn;
 8003616:	68fb      	ldr	r3, [r7, #12]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8003628:	f000 f9c0 	bl	80039ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003634:	429a      	cmp	r2, r3
 8003636:	d102      	bne.n	800363e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003638:	2301      	movs	r3, #1
 800363a:	60fb      	str	r3, [r7, #12]
 800363c:	e001      	b.n	8003642 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003642:	f000 f9c3 	bl	80039cc <vPortExitCritical>

	return xReturn;
 8003646:	68fb      	ldr	r3, [r7, #12]
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( xQueueHandle xQueue, portTickType xTicksToWait )
	{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
	xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800365e:	f000 f9a5 	bl	80039ac <vPortEnterCritical>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003666:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800366a:	d102      	bne.n	8003672 <vQueueWaitForMessageRestricted+0x22>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	645a      	str	r2, [r3, #68]	; 0x44
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800367a:	d102      	bne.n	8003682 <vQueueWaitForMessageRestricted+0x32>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	649a      	str	r2, [r3, #72]	; 0x48
 8003682:	f000 f9a3 	bl	80039cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368a:	2b00      	cmp	r3, #0
 800368c:	d105      	bne.n	800369a <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	3324      	adds	r3, #36	; 0x24
 8003692:	4618      	mov	r0, r3
 8003694:	6839      	ldr	r1, [r7, #0]
 8003696:	f7ff f947 	bl	8002928 <vTaskPlaceOnEventListRestricted>
		}
		prvUnlockQueue( pxQueue );
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f7ff ff5e 	bl	800355c <prvUnlockQueue>
	}
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop

080036a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList * const pxList )
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f103 0208 	add.w	r2, r3, #8
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f103 0208 	add.w	r2, r3, #8
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f103 0208 	add.w	r2, r3, #8
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]
}
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop

080036e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem * const pxItem )
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	611a      	str	r2, [r3, #16]
}
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList * const pxList, xListItem * const pxNewListItem )
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
xListItem * pxIndex;

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry. */
	pxIndex = pxList->pxIndex;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex;
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	689a      	ldr	r2, [r3, #8]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	1c5a      	adds	r2, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	601a      	str	r2, [r3, #0]
}
 800373c:	3714      	adds	r7, #20
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop

08003748 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList * const pxList, xListItem * const pxNewListItem )
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800375e:	d103      	bne.n	8003768 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	e00c      	b.n	8003782 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	3308      	adds	r3, #8
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	e002      	b.n	8003776 <vListInsert+0x2e>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	429a      	cmp	r2, r3
 8003780:	d9f6      	bls.n	8003770 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	683a      	ldr	r2, [r7, #0]
 8003790:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	601a      	str	r2, [r3, #0]
}
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem * const pxItemToRemove )
{
 80037b8:	b480      	push	{r7}
 80037ba:	b085      	sub	sp, #20
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6892      	ldr	r2, [r2, #8]
 80037c8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6852      	ldr	r2, [r2, #4]
 80037d2:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d103      	bne.n	80037ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	1e5a      	subs	r2, r3, #1
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3714      	adds	r7, #20
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	3b04      	subs	r3, #4
 800381c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003824:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3b04      	subs	r3, #4
 800382a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3b04      	subs	r3, #4
 8003836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) portTASK_RETURN_ADDRESS;	/* LR */
 8003838:	4a0c      	ldr	r2, [pc, #48]	; (800386c <pxPortInitialiseStack+0x60>)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	3b14      	subs	r3, #20
 8003842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	3b04      	subs	r3, #4
 800384e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f06f 0202 	mvn.w	r2, #2
 8003856:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	3b20      	subs	r3, #32
 800385c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800385e:	68fb      	ldr	r3, [r7, #12]
}
 8003860:	4618      	mov	r0, r3
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr
 800386c:	08003871 	.word	0x08003871

08003870 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <prvTaskExitError+0x1c>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800387c:	d002      	beq.n	8003884 <prvTaskExitError+0x14>
 800387e:	f000 f8b7 	bl	80039f0 <ulPortSetInterruptMask>
 8003882:	e7fe      	b.n	8003882 <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
 8003884:	f000 f8b4 	bl	80039f0 <ulPortSetInterruptMask>
	for( ;; );
 8003888:	e7fe      	b.n	8003888 <prvTaskExitError+0x18>
 800388a:	bf00      	nop
 800388c:	20000008 	.word	0x20000008

08003890 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003890:	4b05      	ldr	r3, [pc, #20]	; (80038a8 <pxCurrentTCBConst2>)
 8003892:	6819      	ldr	r1, [r3, #0]
 8003894:	6808      	ldr	r0, [r1, #0]
 8003896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800389a:	f380 8809 	msr	PSP, r0
 800389e:	f04f 0000 	mov.w	r0, #0
 80038a2:	f380 8811 	msr	BASEPRI, r0
 80038a6:	4770      	bx	lr

080038a8 <pxCurrentTCBConst2>:
 80038a8:	20000498 	.word	0x20000498

080038ac <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80038ac:	4803      	ldr	r0, [pc, #12]	; (80038bc <prvPortStartFirstTask+0x10>)
 80038ae:	6800      	ldr	r0, [r0, #0]
 80038b0:	6800      	ldr	r0, [r0, #0]
 80038b2:	f380 8808 	msr	MSP, r0
 80038b6:	b662      	cpsie	i
 80038b8:	df00      	svc	0
 80038ba:	bf00      	nop
 80038bc:	e000ed08 	.word	0xe000ed08

080038c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile unsigned long ulOriginalPriority;
		volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80038c6:	4b2b      	ldr	r3, [pc, #172]	; (8003974 <xPortStartScheduler+0xb4>)
 80038c8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pcFirstUserPriorityRegister;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	22ff      	movs	r2, #255	; 0xff
 80038d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pcFirstUserPriorityRegister;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	4b23      	ldr	r3, [pc, #140]	; (8003978 <xPortStartScheduler+0xb8>)
 80038ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80038ee:	4b23      	ldr	r3, [pc, #140]	; (800397c <xPortStartScheduler+0xbc>)
 80038f0:	2207      	movs	r2, #7
 80038f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038f4:	e009      	b.n	800390a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80038f6:	4b21      	ldr	r3, [pc, #132]	; (800397c <xPortStartScheduler+0xbc>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	1e5a      	subs	r2, r3, #1
 80038fc:	4b1f      	ldr	r3, [pc, #124]	; (800397c <xPortStartScheduler+0xbc>)
 80038fe:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800390a:	79fb      	ldrb	r3, [r7, #7]
 800390c:	b2db      	uxtb	r3, r3
 800390e:	b2db      	uxtb	r3, r3
 8003910:	b25b      	sxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	dbef      	blt.n	80038f6 <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003916:	4b19      	ldr	r3, [pc, #100]	; (800397c <xPortStartScheduler+0xbc>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	021a      	lsls	r2, r3, #8
 800391c:	4b17      	ldr	r3, [pc, #92]	; (800397c <xPortStartScheduler+0xbc>)
 800391e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003920:	4b16      	ldr	r3, [pc, #88]	; (800397c <xPortStartScheduler+0xbc>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003928:	4b14      	ldr	r3, [pc, #80]	; (800397c <xPortStartScheduler+0xbc>)
 800392a:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pcFirstUserPriorityRegister = ulOriginalPriority;
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003934:	4b12      	ldr	r3, [pc, #72]	; (8003980 <xPortStartScheduler+0xc0>)
 8003936:	4a12      	ldr	r2, [pc, #72]	; (8003980 <xPortStartScheduler+0xc0>)
 8003938:	6812      	ldr	r2, [r2, #0]
 800393a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800393e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003940:	4b0f      	ldr	r3, [pc, #60]	; (8003980 <xPortStartScheduler+0xc0>)
 8003942:	4a0f      	ldr	r2, [pc, #60]	; (8003980 <xPortStartScheduler+0xc0>)
 8003944:	6812      	ldr	r2, [r2, #0]
 8003946:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800394a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800394c:	f000 f89a 	bl	8003a84 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003950:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <xPortStartScheduler+0xc4>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003956:	f000 f8af 	bl	8003ab8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <xPortStartScheduler+0xc8>)
 800395c:	4a0a      	ldr	r2, [pc, #40]	; (8003988 <xPortStartScheduler+0xc8>)
 800395e:	6812      	ldr	r2, [r2, #0]
 8003960:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 8003964:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003966:	f7ff ffa1 	bl	80038ac <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	e000e400 	.word	0xe000e400
 8003978:	20000594 	.word	0x20000594
 800397c:	20000598 	.word	0x20000598
 8003980:	e000ed20 	.word	0xe000ed20
 8003984:	20000008 	.word	0x20000008
 8003988:	e000ef34 	.word	0xe000ef34

0800398c <vPortYield>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003990:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <vPortYield+0x1c>)
 8003992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003996:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 8003998:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800399c:	f3bf 8f6f 	isb	sy
}
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000ed04 	.word	0xe000ed04

080039ac <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80039b0:	f000 f81e 	bl	80039f0 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 80039b4:	4b04      	ldr	r3, [pc, #16]	; (80039c8 <vPortEnterCritical+0x1c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	1c5a      	adds	r2, r3, #1
 80039ba:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <vPortEnterCritical+0x1c>)
 80039bc:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 80039be:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80039c2:	f3bf 8f6f 	isb	sy
}
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000008 	.word	0x20000008

080039cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 80039d0:	4b06      	ldr	r3, [pc, #24]	; (80039ec <vPortExitCritical+0x20>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	1e5a      	subs	r2, r3, #1
 80039d6:	4b05      	ldr	r3, [pc, #20]	; (80039ec <vPortExitCritical+0x20>)
 80039d8:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80039da:	4b04      	ldr	r3, [pc, #16]	; (80039ec <vPortExitCritical+0x20>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d102      	bne.n	80039e8 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
 80039e2:	2000      	movs	r0, #0
 80039e4:	f000 f80e 	bl	8003a04 <vPortClearInterruptMask>
	}
}
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	20000008 	.word	0x20000008

080039f0 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
 80039f0:	f3ef 8011 	mrs	r0, BASEPRI
 80039f4:	f04f 0150 	mov.w	r1, #80	; 0x50
 80039f8:	f381 8811 	msr	BASEPRI, r1
 80039fc:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	bf00      	nop

08003a04 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
 8003a04:	f380 8811 	msr	BASEPRI, r0
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop

08003a0c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003a0c:	f3ef 8009 	mrs	r0, PSP
 8003a10:	4b11      	ldr	r3, [pc, #68]	; (8003a58 <pxCurrentTCBConst>)
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	f01e 0f10 	tst.w	lr, #16
 8003a18:	bf08      	it	eq
 8003a1a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003a1e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a22:	6010      	str	r0, [r2, #0]
 8003a24:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003a28:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003a2c:	f380 8811 	msr	BASEPRI, r0
 8003a30:	f7fe feca 	bl	80027c8 <vTaskSwitchContext>
 8003a34:	f04f 0000 	mov.w	r0, #0
 8003a38:	f380 8811 	msr	BASEPRI, r0
 8003a3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003a40:	6819      	ldr	r1, [r3, #0]
 8003a42:	6808      	ldr	r0, [r1, #0]
 8003a44:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a48:	f01e 0f10 	tst.w	lr, #16
 8003a4c:	bf08      	it	eq
 8003a4e:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003a52:	f380 8809 	msr	PSP, r0
 8003a56:	4770      	bx	lr

08003a58 <pxCurrentTCBConst>:
 8003a58:	20000498 	.word	0x20000498

08003a5c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8003a60:	f7ff ffc6 	bl	80039f0 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003a64:	f7fe fdda 	bl	800261c <xTaskIncrementTick>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003a6e:	4b04      	ldr	r3, [pc, #16]	; (8003a80 <SysTick_Handler+0x24>)
 8003a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a74:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8003a76:	2000      	movs	r0, #0
 8003a78:	f7ff ffc4 	bl	8003a04 <vPortClearInterruptMask>
}
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	e000ed04 	.word	0xe000ed04

08003a84 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 8003a88:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <vPortSetupTimerInterrupt+0x24>)
 8003a8a:	4a08      	ldr	r2, [pc, #32]	; (8003aac <vPortSetupTimerInterrupt+0x28>)
 8003a8c:	6811      	ldr	r1, [r2, #0]
 8003a8e:	4a08      	ldr	r2, [pc, #32]	; (8003ab0 <vPortSetupTimerInterrupt+0x2c>)
 8003a90:	fba2 0201 	umull	r0, r2, r2, r1
 8003a94:	0992      	lsrs	r2, r2, #6
 8003a96:	3a01      	subs	r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8003a9a:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <vPortSetupTimerInterrupt+0x30>)
 8003a9c:	2207      	movs	r2, #7
 8003a9e:	601a      	str	r2, [r3, #0]
}
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	e000e014 	.word	0xe000e014
 8003aac:	20000000 	.word	0x20000000
 8003ab0:	10624dd3 	.word	0x10624dd3
 8003ab4:	e000e010 	.word	0xe000e010

08003ab8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003ab8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003ac8 <vPortEnableVFP+0x10>
 8003abc:	6801      	ldr	r1, [r0, #0]
 8003abe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003ac2:	6001      	str	r1, [r0, #0]
 8003ac4:	4770      	bx	lr
 8003ac6:	0000      	.short	0x0000
 8003ac8:	e000ed88 	.word	0xe000ed88

08003acc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
	unsigned long ulCurrentInterrupt;
	unsigned char ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 8003ad2:	f3ef 8305 	mrs	r3, IPSR
 8003ad6:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b0f      	cmp	r3, #15
 8003adc:	d90c      	bls.n	8003af8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003ade:	4a0d      	ldr	r2, [pc, #52]	; (8003b14 <vPortValidateInterruptPriority+0x48>)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003ae8:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <vPortValidateInterruptPriority+0x4c>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d202      	bcs.n	8003af8 <vPortValidateInterruptPriority+0x2c>
 8003af2:	f7ff ff7d 	bl	80039f0 <ulPortSetInterruptMask>
 8003af6:	e7fe      	b.n	8003af6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003af8:	4b08      	ldr	r3, [pc, #32]	; (8003b1c <vPortValidateInterruptPriority+0x50>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003b00:	4b07      	ldr	r3, [pc, #28]	; (8003b20 <vPortValidateInterruptPriority+0x54>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d902      	bls.n	8003b0e <vPortValidateInterruptPriority+0x42>
 8003b08:	f7ff ff72 	bl	80039f0 <ulPortSetInterruptMask>
 8003b0c:	e7fe      	b.n	8003b0c <vPortValidateInterruptPriority+0x40>
	}
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	e000e3f0 	.word	0xe000e3f0
 8003b18:	20000594 	.word	0x20000594
 8003b1c:	e000ed0c 	.word	0xe000ed0c
 8003b20:	20000598 	.word	0x20000598

08003b24 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003b2e:	f000 fa45 	bl	8003fbc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003b32:	4b0f      	ldr	r3, [pc, #60]	; (8003b70 <xTimerCreateTimerTask+0x4c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00f      	beq.n	8003b5a <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	2300      	movs	r3, #0
 8003b40:	9301      	str	r3, [sp, #4]
 8003b42:	2300      	movs	r3, #0
 8003b44:	9302      	str	r3, [sp, #8]
 8003b46:	2300      	movs	r3, #0
 8003b48:	9303      	str	r3, [sp, #12]
 8003b4a:	480a      	ldr	r0, [pc, #40]	; (8003b74 <xTimerCreateTimerTask+0x50>)
 8003b4c:	490a      	ldr	r1, [pc, #40]	; (8003b78 <xTimerCreateTimerTask+0x54>)
 8003b4e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b52:	2300      	movs	r3, #0
 8003b54:	f7fe fa42 	bl	8001fdc <xTaskGenericCreate>
 8003b58:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d102      	bne.n	8003b66 <xTimerCreateTimerTask+0x42>
 8003b60:	f7ff ff46 	bl	80039f0 <ulPortSetInterruptMask>
 8003b64:	e7fe      	b.n	8003b64 <xTimerCreateTimerTask+0x40>
	return xReturn;
 8003b66:	687b      	ldr	r3, [r7, #4]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	200005cc 	.word	0x200005cc
 8003b74:	08003c79 	.word	0x08003c79
 8003b78:	080071e8 	.word	0x080071e8

08003b7c <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b088      	sub	sp, #32
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
 8003b88:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003b8e:	4b1d      	ldr	r3, [pc, #116]	; (8003c04 <xTimerGenericCommand+0x88>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d030      	beq.n	8003bf8 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d11c      	bne.n	8003be2 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003ba8:	f7ff f912 	bl	8002dd0 <xTaskGetSchedulerState>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d10b      	bne.n	8003bca <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
 8003bb2:	4b14      	ldr	r3, [pc, #80]	; (8003c04 <xTimerGenericCommand+0x88>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	f107 0310 	add.w	r3, r7, #16
 8003bba:	4610      	mov	r0, r2
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f7ff fa55 	bl	8003070 <xQueueGenericSend>
 8003bc6:	61f8      	str	r0, [r7, #28]
 8003bc8:	e016      	b.n	8003bf8 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003bca:	4b0e      	ldr	r3, [pc, #56]	; (8003c04 <xTimerGenericCommand+0x88>)
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	f107 0310 	add.w	r3, r7, #16
 8003bd2:	4610      	mov	r0, r2
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f7ff fa49 	bl	8003070 <xQueueGenericSend>
 8003bde:	61f8      	str	r0, [r7, #28]
 8003be0:	e00a      	b.n	8003bf8 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003be2:	4b08      	ldr	r3, [pc, #32]	; (8003c04 <xTimerGenericCommand+0x88>)
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	f107 0310 	add.w	r3, r7, #16
 8003bea:	4610      	mov	r0, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	f7ff faed 	bl	80031d0 <xQueueGenericSendFromISR>
 8003bf6:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
 8003bf8:	69fb      	ldr	r3, [r7, #28]
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3720      	adds	r7, #32
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	200005cc 	.word	0x200005cc

08003c08 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c12:	4b18      	ldr	r3, [pc, #96]	; (8003c74 <prvProcessExpiredTimer+0x6c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	60fb      	str	r3, [r7, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3304      	adds	r3, #4
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff fdc9 	bl	80037b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	69db      	ldr	r3, [r3, #28]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d11b      	bne.n	8003c66 <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4413      	add	r3, r2
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f000 f8a9 	bl	8003d94 <prvInsertTimerInActiveList>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d10e      	bne.n	8003c66 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c48:	2300      	movs	r3, #0
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	2100      	movs	r1, #0
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	2300      	movs	r3, #0
 8003c54:	f7ff ff92 	bl	8003b7c <xTimerGenericCommand>
 8003c58:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d102      	bne.n	8003c66 <prvProcessExpiredTimer+0x5e>
 8003c60:	f7ff fec6 	bl	80039f0 <ulPortSetInterruptMask>
 8003c64:	e7fe      	b.n	8003c64 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	4798      	blx	r3
}
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	200005c4 	.word	0x200005c4

08003c78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c80:	f107 0308 	add.w	r3, r7, #8
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 f83f 	bl	8003d08 <prvGetNextExpireTime>
 8003c8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	4619      	mov	r1, r3
 8003c92:	f000 f803 	bl	8003c9c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003c96:	f000 f8bf 	bl	8003e18 <prvProcessReceivedCommands>
	}
 8003c9a:	e7f1      	b.n	8003c80 <prvTimerTask+0x8>

08003c9c <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003ca6:	f7fe fc13 	bl	80024d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003caa:	f107 0308 	add.w	r3, r7, #8
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f84e 	bl	8003d50 <prvSampleTimeNow>
 8003cb4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d11e      	bne.n	8003cfa <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10a      	bne.n	8003cd8 <prvProcessTimerOrBlockTask+0x3c>
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d806      	bhi.n	8003cd8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003cca:	f7fe fc0f 	bl	80024ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	68f9      	ldr	r1, [r7, #12]
 8003cd2:	f7ff ff99 	bl	8003c08 <prvProcessExpiredTimer>
 8003cd6:	e012      	b.n	8003cfe <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <prvProcessTimerOrBlockTask+0x68>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	1acb      	subs	r3, r1, r3
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f7ff fcb3 	bl	8003650 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8003cea:	f7fe fbff 	bl	80024ec <xTaskResumeAll>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d104      	bne.n	8003cfe <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
 8003cf4:	f7ff fe4a 	bl	800398c <vPortYield>
 8003cf8:	e001      	b.n	8003cfe <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8003cfa:	f7fe fbf7 	bl	80024ec <xTaskResumeAll>
		}
	}
}
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	200005cc 	.word	0x200005cc

08003d08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d10:	4b0e      	ldr	r3, [pc, #56]	; (8003d4c <prvGetNextExpireTime+0x44>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bf14      	ite	ne
 8003d1a:	2300      	movne	r3, #0
 8003d1c:	2301      	moveq	r3, #1
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	461a      	mov	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d105      	bne.n	8003d3a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d2e:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <prvGetNextExpireTime+0x44>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	60fb      	str	r3, [r7, #12]
 8003d38:	e001      	b.n	8003d3e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	200005c4 	.word	0x200005c4

08003d50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003d58:	f7fe fc4e 	bl	80025f8 <xTaskGetTickCount>
 8003d5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	; (8003d90 <prvSampleTimeNow+0x40>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d208      	bcs.n	8003d7a <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
 8003d68:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <prvSampleTimeNow+0x40>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f000 f8cb 	bl	8003f08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	e002      	b.n	8003d80 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003d80:	4b03      	ldr	r3, [pc, #12]	; (8003d90 <prvSampleTimeNow+0x40>)
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8003d86:	68fb      	ldr	r3, [r7, #12]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	200005d0 	.word	0x200005d0

08003d94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
 8003da2:	2300      	movs	r3, #0
 8003da4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d812      	bhi.n	8003de0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	1ad2      	subs	r2, r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d302      	bcc.n	8003dce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	e01b      	b.n	8003e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003dce:	4b10      	ldr	r3, [pc, #64]	; (8003e10 <prvInsertTimerInActiveList+0x7c>)
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	4610      	mov	r0, r2
 8003dd8:	4619      	mov	r1, r3
 8003dda:	f7ff fcb5 	bl	8003748 <vListInsert>
 8003dde:	e012      	b.n	8003e06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d206      	bcs.n	8003df6 <prvInsertTimerInActiveList+0x62>
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d302      	bcc.n	8003df6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003df0:	2301      	movs	r3, #1
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	e007      	b.n	8003e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003df6:	4b07      	ldr	r3, [pc, #28]	; (8003e14 <prvInsertTimerInActiveList+0x80>)
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	3304      	adds	r3, #4
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	f7ff fca1 	bl	8003748 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003e06:	697b      	ldr	r3, [r7, #20]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3718      	adds	r7, #24
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	200005c8 	.word	0x200005c8
 8003e14:	200005c4 	.word	0x200005c4

08003e18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08a      	sub	sp, #40	; 0x28
 8003e1c:	af02      	add	r7, sp, #8
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e1e:	e060      	b.n	8003ee2 <prvProcessReceivedCommands+0xca>
	{
		pxTimer = xMessage.pxTimer;
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	61fb      	str	r3, [r7, #28]

		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d004      	beq.n	8003e36 <prvProcessReceivedCommands+0x1e>
		{
			/* The timer is in a list, remove it. */
			( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	3304      	adds	r3, #4
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fcc1 	bl	80037b8 <uxListRemove>
		it must be present in the function call.  prvSampleTimeNow() must be 
		called after the message is received from xTimerQueue so there is no 
		possibility of a higher priority task adding a message to the message
		queue with a time that is ahead of the timer daemon task (because it
		pre-empted the timer daemon task after the xTimeNow value was set). */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e36:	1d3b      	adds	r3, r7, #4
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f7ff ff89 	bl	8003d50 <prvSampleTimeNow>
 8003e3e:	61b8      	str	r0, [r7, #24]

		switch( xMessage.xMessageID )
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	2b03      	cmp	r3, #3
 8003e44:	d84c      	bhi.n	8003ee0 <prvProcessReceivedCommands+0xc8>
 8003e46:	a201      	add	r2, pc, #4	; (adr r2, 8003e4c <prvProcessReceivedCommands+0x34>)
 8003e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4c:	08003e5d 	.word	0x08003e5d
 8003e50:	08003ee1 	.word	0x08003ee1
 8003e54:	08003eaf 	.word	0x08003eaf
 8003e58:	08003ed9 	.word	0x08003ed9
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	441a      	add	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	69f8      	ldr	r0, [r7, #28]
 8003e68:	4611      	mov	r1, r2
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	f7ff ff92 	bl	8003d94 <prvInsertTimerInActiveList>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d11a      	bne.n	8003eac <prvProcessReceivedCommands+0x94>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	69f8      	ldr	r0, [r7, #28]
 8003e7c:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d112      	bne.n	8003eac <prvProcessReceivedCommands+0x94>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	2200      	movs	r2, #0
 8003e90:	9200      	str	r2, [sp, #0]
 8003e92:	69f8      	ldr	r0, [r7, #28]
 8003e94:	2100      	movs	r1, #0
 8003e96:	461a      	mov	r2, r3
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f7ff fe6f 	bl	8003b7c <xTimerGenericCommand>
 8003e9e:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d102      	bne.n	8003eac <prvProcessReceivedCommands+0x94>
 8003ea6:	f7ff fda3 	bl	80039f0 <ulPortSetInterruptMask>
 8003eaa:	e7fe      	b.n	8003eaa <prvProcessReceivedCommands+0x92>
						( void ) xResult;
					}
				}
				break;
 8003eac:	e019      	b.n	8003ee2 <prvProcessReceivedCommands+0xca>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <prvProcessReceivedCommands+0xaa>
 8003ebc:	f7ff fd98 	bl	80039f0 <ulPortSetInterruptMask>
 8003ec0:	e7fe      	b.n	8003ec0 <prvProcessReceivedCommands+0xa8>
				longer or shorter than the old one.  The command time is 
				therefore set to the current time, and as the period cannot be
				zero the next expiry time can only be in the future, meaning
				(unlike for the xTimerStart() case above) there is no fail case
				that needs to be handled here. */
				( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	4413      	add	r3, r2
 8003eca:	69f8      	ldr	r0, [r7, #28]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	f7ff ff5f 	bl	8003d94 <prvInsertTimerInActiveList>
				break;
 8003ed6:	e004      	b.n	8003ee2 <prvProcessReceivedCommands+0xca>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
 8003ed8:	69f8      	ldr	r0, [r7, #28]
 8003eda:	f000 fa97 	bl	800440c <vPortFree>
				break;
 8003ede:	e000      	b.n	8003ee2 <prvProcessReceivedCommands+0xca>

			default	:
				/* Don't expect to get here. */
				break;
 8003ee0:	bf00      	nop
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ee2:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <prvProcessReceivedCommands+0xec>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	f107 0308 	add.w	r3, r7, #8
 8003eea:	4610      	mov	r0, r2
 8003eec:	4619      	mov	r1, r3
 8003eee:	2200      	movs	r2, #0
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	f7ff f9d7 	bl	80032a4 <xQueueGenericReceive>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d191      	bne.n	8003e20 <prvProcessReceivedCommands+0x8>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
 8003efc:	3720      	adds	r7, #32
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	200005cc 	.word	0x200005cc

08003f08 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	; 0x28
 8003f0c:	af02      	add	r7, sp, #8
 8003f0e:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f10:	e03d      	b.n	8003f8e <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f12:	4b28      	ldr	r3, [pc, #160]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f1c:	4b25      	ldr	r3, [pc, #148]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	61bb      	str	r3, [r7, #24]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fc44 	bl	80037b8 <uxListRemove>

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	69b8      	ldr	r0, [r7, #24]
 8003f36:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d126      	bne.n	8003f8e <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	699a      	ldr	r2, [r3, #24]
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	4413      	add	r3, r2
 8003f48:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d90e      	bls.n	8003f70 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	69ba      	ldr	r2, [r7, #24]
 8003f5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	3304      	adds	r3, #4
 8003f66:	4610      	mov	r0, r2
 8003f68:	4619      	mov	r1, r3
 8003f6a:	f7ff fbed 	bl	8003748 <vListInsert>
 8003f6e:	e00e      	b.n	8003f8e <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f70:	2300      	movs	r3, #0
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	69b8      	ldr	r0, [r7, #24]
 8003f76:	2100      	movs	r1, #0
 8003f78:	69fa      	ldr	r2, [r7, #28]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	f7ff fdfe 	bl	8003b7c <xTimerGenericCommand>
 8003f80:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d102      	bne.n	8003f8e <prvSwitchTimerLists+0x86>
 8003f88:	f7ff fd32 	bl	80039f0 <ulPortSetInterruptMask>
 8003f8c:	e7fe      	b.n	8003f8c <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f8e:	4b09      	ldr	r3, [pc, #36]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1bc      	bne.n	8003f12 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
 8003f98:	4b06      	ldr	r3, [pc, #24]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
 8003f9e:	4b06      	ldr	r3, [pc, #24]	; (8003fb8 <prvSwitchTimerLists+0xb0>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	4b04      	ldr	r3, [pc, #16]	; (8003fb4 <prvSwitchTimerLists+0xac>)
 8003fa4:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8003fa6:	4b04      	ldr	r3, [pc, #16]	; (8003fb8 <prvSwitchTimerLists+0xb0>)
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	601a      	str	r2, [r3, #0]
}
 8003fac:	3720      	adds	r7, #32
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	200005c4 	.word	0x200005c4
 8003fb8:	200005c8 	.word	0x200005c8

08003fbc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003fc0:	f7ff fcf4 	bl	80039ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <prvCheckForValidListAndQueue+0x40>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d113      	bne.n	8003ff4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8003fcc:	480c      	ldr	r0, [pc, #48]	; (8004000 <prvCheckForValidListAndQueue+0x44>)
 8003fce:	f7ff fb6b 	bl	80036a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003fd2:	480c      	ldr	r0, [pc, #48]	; (8004004 <prvCheckForValidListAndQueue+0x48>)
 8003fd4:	f7ff fb68 	bl	80036a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <prvCheckForValidListAndQueue+0x4c>)
 8003fda:	4a09      	ldr	r2, [pc, #36]	; (8004000 <prvCheckForValidListAndQueue+0x44>)
 8003fdc:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003fde:	4b0b      	ldr	r3, [pc, #44]	; (800400c <prvCheckForValidListAndQueue+0x50>)
 8003fe0:	4a08      	ldr	r2, [pc, #32]	; (8004004 <prvCheckForValidListAndQueue+0x48>)
 8003fe2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
 8003fe4:	200a      	movs	r0, #10
 8003fe6:	210c      	movs	r1, #12
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f7fe ffff 	bl	8002fec <xQueueGenericCreate>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	4b02      	ldr	r3, [pc, #8]	; (8003ffc <prvCheckForValidListAndQueue+0x40>)
 8003ff2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
 8003ff4:	f7ff fcea 	bl	80039cc <vPortExitCritical>
}
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	200005cc 	.word	0x200005cc
 8004000:	2000059c 	.word	0x2000059c
 8004004:	200005b0 	.word	0x200005b0
 8004008:	200005c4 	.word	0x200005c4
 800400c:	200005c8 	.word	0x200005c8

08004010 <FreeRTOS_CLIRegisterCommand>:
static int8_t cOutputBuffer[ configCOMMAND_INT_MAX_OUTPUT_SIZE ];

/*-----------------------------------------------------------*/

portBASE_TYPE FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
static CLI_Definition_List_Item_t *pxLastCommandInList = &xRegisteredCommands;
CLI_Definition_List_Item_t *pxNewListItem;
portBASE_TYPE xReturn = pdFAIL;
 8004018:	2300      	movs	r3, #0
 800401a:	60fb      	str	r3, [r7, #12]

	/* Check the parameter is not NULL. */
	configASSERT( pxCommandToRegister );
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d102      	bne.n	8004028 <FreeRTOS_CLIRegisterCommand+0x18>
 8004022:	f7ff fce5 	bl	80039f0 <ulPortSetInterruptMask>
 8004026:	e7fe      	b.n	8004026 <FreeRTOS_CLIRegisterCommand+0x16>

	/* Create a new list item that will reference the command being registered. */
	pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 8004028:	2008      	movs	r0, #8
 800402a:	f000 f963 	bl	80042f4 <pvPortMalloc>
 800402e:	60b8      	str	r0, [r7, #8]
	configASSERT( pxNewListItem );
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d102      	bne.n	800403c <FreeRTOS_CLIRegisterCommand+0x2c>
 8004036:	f7ff fcdb 	bl	80039f0 <ulPortSetInterruptMask>
 800403a:	e7fe      	b.n	800403a <FreeRTOS_CLIRegisterCommand+0x2a>

	if( pxNewListItem != NULL )
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d012      	beq.n	8004068 <FreeRTOS_CLIRegisterCommand+0x58>
	{
		taskENTER_CRITICAL();
 8004042:	f7ff fcb3 	bl	80039ac <vPortEnterCritical>
		{
			/* Reference the command being registered from the newly created
			list item. */
			pxNewListItem->pxCommandLineDefinition = pxCommandToRegister;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	601a      	str	r2, [r3, #0]

			/* The new list item will get added to the end of the list, so
			pxNext has nowhere to point. */
			pxNewListItem->pxNext = NULL;
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2200      	movs	r2, #0
 8004050:	605a      	str	r2, [r3, #4]

			/* Add the newly created list item to the end of the already existing
			list. */
			pxLastCommandInList->pxNext = pxNewListItem;
 8004052:	4b08      	ldr	r3, [pc, #32]	; (8004074 <FreeRTOS_CLIRegisterCommand+0x64>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	605a      	str	r2, [r3, #4]

			/* Set the end of list marker to the new list item. */
			pxLastCommandInList = pxNewListItem;
 800405a:	4b06      	ldr	r3, [pc, #24]	; (8004074 <FreeRTOS_CLIRegisterCommand+0x64>)
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	601a      	str	r2, [r3, #0]
		}
		taskEXIT_CRITICAL();
 8004060:	f7ff fcb4 	bl	80039cc <vPortExitCritical>

		xReturn = pdPASS;
 8004064:	2301      	movs	r3, #1
 8004066:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8004068:	68fb      	ldr	r3, [r7, #12]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000014 	.word	0x20000014

08004078 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE FreeRTOS_CLIProcessCommand( const int8_t * const pcCommandInput, int8_t * pcWriteBuffer, size_t xWriteBufferLen  )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t *pxCommand = NULL;
portBASE_TYPE xReturn = pdTRUE;
 8004084:	2301      	movs	r3, #1
 8004086:	61fb      	str	r3, [r7, #28]
size_t xCommandStringLength;

	/* Note:  This function is not re-entrant.  It must not be called from more
	thank one task. */

	if( pxCommand == NULL )
 8004088:	4b3a      	ldr	r3, [pc, #232]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d141      	bne.n	8004114 <FreeRTOS_CLIProcessCommand+0x9c>
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8004090:	4b38      	ldr	r3, [pc, #224]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 8004092:	4a39      	ldr	r2, [pc, #228]	; (8004178 <FreeRTOS_CLIProcessCommand+0x100>)
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	e039      	b.n	800410c <FreeRTOS_CLIProcessCommand+0x94>
		{
			pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8004098:	4b36      	ldr	r3, [pc, #216]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	61bb      	str	r3, [r7, #24]
			xCommandStringLength = strlen( ( const char * ) pcRegisteredCommandString );
 80040a2:	69b8      	ldr	r0, [r7, #24]
 80040a4:	f002 fe3a 	bl	8006d1c <strlen>
 80040a8:	6178      	str	r0, [r7, #20]

			/* To ensure the string lengths match exactly, so as not to pick up
			a sub-string of a longer command, check the byte after the expected
			end of the string is either the end of the string or a space before
			a parameter. */
			if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	4413      	add	r3, r2
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	b25b      	sxtb	r3, r3
 80040b4:	2b20      	cmp	r3, #32
 80040b6:	d005      	beq.n	80040c4 <FreeRTOS_CLIProcessCommand+0x4c>
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	4413      	add	r3, r2
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d11e      	bne.n	8004102 <FreeRTOS_CLIProcessCommand+0x8a>
			{
				if( strncmp( ( const char * ) pcCommandInput, ( const char * ) pcRegisteredCommandString, xCommandStringLength ) == 0 )
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	69b9      	ldr	r1, [r7, #24]
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	f002 fe57 	bl	8006d7c <strncmp>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d116      	bne.n	8004102 <FreeRTOS_CLIProcessCommand+0x8a>
				{
					/* The command has been found.  Check it has the expected
					number of parameters.  If cExpectedNumberOfParameters is -1,
					then there could be a variable number of parameters and no
					check is made. */
					if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 80040d4:	4b27      	ldr	r3, [pc, #156]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	7b1b      	ldrb	r3, [r3, #12]
 80040dc:	b25b      	sxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	db0e      	blt.n	8004100 <FreeRTOS_CLIProcessCommand+0x88>
					{
						if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f8d8 	bl	8004298 <prvGetNumberOfParameters>
 80040e8:	4603      	mov	r3, r0
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b21      	ldr	r3, [pc, #132]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	7b1b      	ldrb	r3, [r3, #12]
 80040f4:	b25b      	sxtb	r3, r3
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d002      	beq.n	8004100 <FreeRTOS_CLIProcessCommand+0x88>
						{
							xReturn = pdFALSE;
 80040fa:	2300      	movs	r3, #0
 80040fc:	61fb      	str	r3, [r7, #28]
						}
					}

					break;
 80040fe:	e009      	b.n	8004114 <FreeRTOS_CLIProcessCommand+0x9c>
 8004100:	e008      	b.n	8004114 <FreeRTOS_CLIProcessCommand+0x9c>
	thank one task. */

	if( pxCommand == NULL )
	{
		/* Search for the command string in the list of registered commands. */
		for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8004102:	4b1c      	ldr	r3, [pc, #112]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4b1a      	ldr	r3, [pc, #104]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	4b19      	ldr	r3, [pc, #100]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1c1      	bne.n	8004098 <FreeRTOS_CLIProcessCommand+0x20>
				}
			}
		}
	}

	if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 8004114:	4b17      	ldr	r3, [pc, #92]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00b      	beq.n	8004134 <FreeRTOS_CLIProcessCommand+0xbc>
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d108      	bne.n	8004134 <FreeRTOS_CLIProcessCommand+0xbc>
	{
		/* The command was found, but the number of parameters with the command
		was incorrect. */
		strncpy( ( char * ) pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 8004122:	68b8      	ldr	r0, [r7, #8]
 8004124:	4915      	ldr	r1, [pc, #84]	; (800417c <FreeRTOS_CLIProcessCommand+0x104>)
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	f002 fe82 	bl	8006e30 <strncpy>
		pxCommand = NULL;
 800412c:	4b11      	ldr	r3, [pc, #68]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	e01a      	b.n	800416a <FreeRTOS_CLIProcessCommand+0xf2>
	}
	else if( pxCommand != NULL )
 8004134:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00f      	beq.n	800415c <FreeRTOS_CLIProcessCommand+0xe4>
	{
		/* Call the callback function that is registered to this command. */
		xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 800413c:	4b0d      	ldr	r3, [pc, #52]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	68b8      	ldr	r0, [r7, #8]
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	4798      	blx	r3
 800414c:	61f8      	str	r0, [r7, #28]

		/* If xReturn is pdFALSE, then no further strings will be returned
		after this one, and	pxCommand can be reset to NULL ready to search
		for the next entered command. */
		if( xReturn == pdFALSE )
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10a      	bne.n	800416a <FreeRTOS_CLIProcessCommand+0xf2>
		{
			pxCommand = NULL;
 8004154:	4b07      	ldr	r3, [pc, #28]	; (8004174 <FreeRTOS_CLIProcessCommand+0xfc>)
 8004156:	2200      	movs	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	e006      	b.n	800416a <FreeRTOS_CLIProcessCommand+0xf2>
		}
	}
	else
	{
		/* pxCommand was NULL, the command was not found. */
		strncpy( ( char * ) pcWriteBuffer, ( const char * const ) "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 800415c:	68b8      	ldr	r0, [r7, #8]
 800415e:	4908      	ldr	r1, [pc, #32]	; (8004180 <FreeRTOS_CLIProcessCommand+0x108>)
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	f002 fe65 	bl	8006e30 <strncpy>
		xReturn = pdFALSE;
 8004166:	2300      	movs	r3, #0
 8004168:	61fb      	str	r3, [r7, #28]
	}

	return xReturn;
 800416a:	69fb      	ldr	r3, [r7, #28]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3720      	adds	r7, #32
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	200005d4 	.word	0x200005d4
 8004178:	2000000c 	.word	0x2000000c
 800417c:	08007228 	.word	0x08007228
 8004180:	08007280 	.word	0x08007280

08004184 <FreeRTOS_CLIGetParameter>:
	return cOutputBuffer;
}
/*-----------------------------------------------------------*/

const int8_t *FreeRTOS_CLIGetParameter( const int8_t *pcCommandString, unsigned portBASE_TYPE uxWantedParameter, portBASE_TYPE *pxParameterStringLength )
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
unsigned portBASE_TYPE uxParametersFound = 0;
 8004190:	2300      	movs	r3, #0
 8004192:	617b      	str	r3, [r7, #20]
const int8_t *pcReturn = NULL;
 8004194:	2300      	movs	r3, #0
 8004196:	613b      	str	r3, [r7, #16]

	*pxParameterStringLength = 0;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]

	while( uxParametersFound < uxWantedParameter )
 800419e:	e041      	b.n	8004224 <FreeRTOS_CLIGetParameter+0xa0>
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 80041a0:	e002      	b.n	80041a8 <FreeRTOS_CLIGetParameter+0x24>
		{
			pcCommandString++;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	3301      	adds	r3, #1
 80041a6:	60fb      	str	r3, [r7, #12]

	while( uxParametersFound < uxWantedParameter )
	{
		/* Index the character pointer past the current word.  If this is the start
		of the command string then the first word is the command itself. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d004      	beq.n	80041ba <FreeRTOS_CLIGetParameter+0x36>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b25b      	sxtb	r3, r3
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d1f3      	bne.n	80041a2 <FreeRTOS_CLIGetParameter+0x1e>
		{
			pcCommandString++;
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 80041ba:	e002      	b.n	80041c2 <FreeRTOS_CLIGetParameter+0x3e>
		{
			pcCommandString++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	3301      	adds	r3, #1
 80041c0:	60fb      	str	r3, [r7, #12]
		{
			pcCommandString++;
		}

		/* Find the start of the next string. */
		while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) == ' ' ) )
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d004      	beq.n	80041d4 <FreeRTOS_CLIGetParameter+0x50>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	b25b      	sxtb	r3, r3
 80041d0:	2b20      	cmp	r3, #32
 80041d2:	d0f3      	beq.n	80041bc <FreeRTOS_CLIGetParameter+0x38>
		{
			pcCommandString++;
		}

		/* Was a string found? */
		if( *pcCommandString != 0x00 )
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d022      	beq.n	8004222 <FreeRTOS_CLIGetParameter+0x9e>
		{
			/* Is this the start of the required parameter? */
			uxParametersFound++;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	3301      	adds	r3, #1
 80041e0:	617b      	str	r3, [r7, #20]

			if( uxParametersFound == uxWantedParameter )
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d11c      	bne.n	8004224 <FreeRTOS_CLIGetParameter+0xa0>
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	613b      	str	r3, [r7, #16]
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 80041ee:	e007      	b.n	8004200 <FreeRTOS_CLIGetParameter+0x7c>
				{
					( *pxParameterStringLength )++;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	601a      	str	r2, [r3, #0]
					pcCommandString++;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3301      	adds	r3, #1
 80041fe:	60fb      	str	r3, [r7, #12]

			if( uxParametersFound == uxWantedParameter )
			{
				/* How long is the parameter? */
				pcReturn = pcCommandString;
				while( ( ( *pcCommandString ) != 0x00 ) && ( ( *pcCommandString ) != ' ' ) )
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d004      	beq.n	8004212 <FreeRTOS_CLIGetParameter+0x8e>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	b25b      	sxtb	r3, r3
 800420e:	2b20      	cmp	r3, #32
 8004210:	d1ee      	bne.n	80041f0 <FreeRTOS_CLIGetParameter+0x6c>
				{
					( *pxParameterStringLength )++;
					pcCommandString++;
				}

				if( *pxParameterStringLength == 0 )
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d102      	bne.n	8004220 <FreeRTOS_CLIGetParameter+0x9c>
				{
					pcReturn = NULL;
 800421a:	2300      	movs	r3, #0
 800421c:	613b      	str	r3, [r7, #16]
				}

				break;
 800421e:	e005      	b.n	800422c <FreeRTOS_CLIGetParameter+0xa8>
 8004220:	e004      	b.n	800422c <FreeRTOS_CLIGetParameter+0xa8>
			}
		}
		else
		{
			break;
 8004222:	e003      	b.n	800422c <FreeRTOS_CLIGetParameter+0xa8>
unsigned portBASE_TYPE uxParametersFound = 0;
const int8_t *pcReturn = NULL;

	*pxParameterStringLength = 0;

	while( uxParametersFound < uxWantedParameter )
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	429a      	cmp	r2, r3
 800422a:	d3b9      	bcc.n	80041a0 <FreeRTOS_CLIGetParameter+0x1c>
		{
			break;
		}
	}

	return pcReturn;
 800422c:	693b      	ldr	r3, [r7, #16]
}
 800422e:	4618      	mov	r0, r3
 8004230:	371c      	adds	r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop

0800423c <prvHelpCommand>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvHelpCommand( int8_t *pcWriteBuffer, size_t xWriteBufferLen, const int8_t *pcCommandString )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
static const CLI_Definition_List_Item_t * pxCommand = NULL;
signed portBASE_TYPE xReturn;

	( void ) pcCommandString;

	if( pxCommand == NULL )
 8004248:	4b11      	ldr	r3, [pc, #68]	; (8004290 <prvHelpCommand+0x54>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d102      	bne.n	8004256 <prvHelpCommand+0x1a>
	{
		/* Reset the pxCommand pointer back to the start of the list. */
		pxCommand = &xRegisteredCommands;
 8004250:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <prvHelpCommand+0x54>)
 8004252:	4a10      	ldr	r2, [pc, #64]	; (8004294 <prvHelpCommand+0x58>)
 8004254:	601a      	str	r2, [r3, #0]
	}

	/* Return the next command help string, before moving the pointer on to
	the next command in the list. */
	strncpy( ( char * ) pcWriteBuffer, ( const char * ) pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 8004256:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <prvHelpCommand+0x54>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	4619      	mov	r1, r3
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	f002 fde4 	bl	8006e30 <strncpy>
	pxCommand = pxCommand->pxNext;
 8004268:	4b09      	ldr	r3, [pc, #36]	; (8004290 <prvHelpCommand+0x54>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	4b08      	ldr	r3, [pc, #32]	; (8004290 <prvHelpCommand+0x54>)
 8004270:	601a      	str	r2, [r3, #0]

	if( pxCommand == NULL )
 8004272:	4b07      	ldr	r3, [pc, #28]	; (8004290 <prvHelpCommand+0x54>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d102      	bne.n	8004280 <prvHelpCommand+0x44>
	{
		/* There are no more commands in the list, so there will be no more
		strings to return after this one and pdFALSE should be returned. */
		xReturn = pdFALSE;
 800427a:	2300      	movs	r3, #0
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	e001      	b.n	8004284 <prvHelpCommand+0x48>
	}
	else
	{
		xReturn = pdTRUE;
 8004280:	2301      	movs	r3, #1
 8004282:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004284:	697b      	ldr	r3, [r7, #20]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3718      	adds	r7, #24
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	200005d8 	.word	0x200005d8
 8004294:	2000000c 	.word	0x2000000c

08004298 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const int8_t * pcCommandString )
{
 8004298:	b480      	push	{r7}
 800429a:	b085      	sub	sp, #20
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
int8_t cParameters = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	73fb      	strb	r3, [r7, #15]
portBASE_TYPE xLastCharacterWasSpace = pdFALSE;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60bb      	str	r3, [r7, #8]

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80042a8:	e012      	b.n	80042d0 <prvGetNumberOfParameters+0x38>
	{
		if( ( *pcCommandString ) == ' ' )
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	b25b      	sxtb	r3, r3
 80042b0:	2b20      	cmp	r3, #32
 80042b2:	d108      	bne.n	80042c6 <prvGetNumberOfParameters+0x2e>
		{
			if( xLastCharacterWasSpace != pdTRUE )
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d007      	beq.n	80042ca <prvGetNumberOfParameters+0x32>
			{
				cParameters++;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	3301      	adds	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
				xLastCharacterWasSpace = pdTRUE;
 80042c0:	2301      	movs	r3, #1
 80042c2:	60bb      	str	r3, [r7, #8]
 80042c4:	e001      	b.n	80042ca <prvGetNumberOfParameters+0x32>
			}
		}
		else
		{
			xLastCharacterWasSpace = pdFALSE;
 80042c6:	2300      	movs	r3, #0
 80042c8:	60bb      	str	r3, [r7, #8]
		}

		pcCommandString++;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3301      	adds	r3, #1
 80042ce:	607b      	str	r3, [r7, #4]
{
int8_t cParameters = 0;
portBASE_TYPE xLastCharacterWasSpace = pdFALSE;

	/* Count the number of space delimited words in pcCommandString. */
	while( *pcCommandString != 0x00 )
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1e8      	bne.n	80042aa <prvGetNumberOfParameters+0x12>
		pcCommandString++;
	}

	/* If the command string ended with spaces, then there will have been too
	many parameters counted. */
	if( xLastCharacterWasSpace == pdTRUE )
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d102      	bne.n	80042e4 <prvGetNumberOfParameters+0x4c>
	{
		cParameters--;
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	3b01      	subs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
	}

	/* The value returned is one less than the number of space delimited words,
	as the first word should be the command itself. */
	return cParameters;
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	b25b      	sxtb	r3, r3
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3714      	adds	r7, #20
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8004300:	f7fe f8e6 	bl	80024d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004304:	4b3d      	ldr	r3, [pc, #244]	; (80043fc <pvPortMalloc+0x108>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800430c:	f000 f8c8 	bl	80044a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the xBlockLink structure 
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004310:	4b3b      	ldr	r3, [pc, #236]	; (8004400 <pvPortMalloc+0x10c>)
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4013      	ands	r3, r2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d163      	bne.n	80043e4 <pvPortMalloc+0xf0>
		{
			/* The wanted size is increased so it can contain a xBlockLink
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00d      	beq.n	800433e <pvPortMalloc+0x4a>
			{
				xWantedSize += heapSTRUCT_SIZE;
 8004322:	2308      	movs	r3, #8
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	4413      	add	r3, r2
 8004328:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number 
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	2b00      	cmp	r3, #0
 8004332:	d004      	beq.n	800433e <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f023 0307 	bic.w	r3, r3, #7
 800433a:	3308      	adds	r3, #8
 800433c:	607b      	str	r3, [r7, #4]
				}
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d04f      	beq.n	80043e4 <pvPortMalloc+0xf0>
 8004344:	4b2f      	ldr	r3, [pc, #188]	; (8004404 <pvPortMalloc+0x110>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	429a      	cmp	r2, r3
 800434c:	d84a      	bhi.n	80043e4 <pvPortMalloc+0xf0>
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800434e:	4b2e      	ldr	r3, [pc, #184]	; (8004408 <pvPortMalloc+0x114>)
 8004350:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8004352:	4b2d      	ldr	r3, [pc, #180]	; (8004408 <pvPortMalloc+0x114>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004358:	e004      	b.n	8004364 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	429a      	cmp	r2, r3
 800436c:	d203      	bcs.n	8004376 <pvPortMalloc+0x82>
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1f1      	bne.n	800435a <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size 
				was	not found. */
				if( pxBlock != pxEnd )
 8004376:	4b21      	ldr	r3, [pc, #132]	; (80043fc <pvPortMalloc+0x108>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	429a      	cmp	r2, r3
 800437e:	d031      	beq.n	80043e4 <pvPortMalloc+0xf0>
				{
					/* Return the memory space pointed to - jumping over the 
					xBlockLink structure at its start. */
					pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	2308      	movs	r3, #8
 8004386:	4413      	add	r3, r2
 8004388:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out 
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into 
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	1ad2      	subs	r2, r2, r3
 800439a:	2308      	movs	r3, #8
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	429a      	cmp	r2, r3
 80043a0:	d90f      	bls.n	80043c2 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new 
						block following the number of bytes requested. The void 
						cast is used to prevent byte alignment warnings from the 
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4413      	add	r3, r2
 80043a8:	60bb      	str	r3, [r7, #8]

						/* Calculate the sizes of two blocks split from the 
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	685a      	ldr	r2, [r3, #4]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	1ad2      	subs	r2, r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80043bc:	68b8      	ldr	r0, [r7, #8]
 80043be:	f000 f8bd 	bl	800453c <prvInsertBlockIntoFreeList>
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80043c2:	4b10      	ldr	r3, [pc, #64]	; (8004404 <pvPortMalloc+0x110>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	1ad2      	subs	r2, r2, r3
 80043cc:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <pvPortMalloc+0x110>)
 80043ce:	601a      	str	r2, [r3, #0]

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	4b0a      	ldr	r3, [pc, #40]	; (8004400 <pvPortMalloc+0x10c>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	431a      	orrs	r2, r3
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	xTaskResumeAll();
 80043e4:	f7fe f882 	bl	80024ec <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d101      	bne.n	80043f2 <pvPortMalloc+0xfe>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80043ee:	f7fd fcf7 	bl	8001de0 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 80043f2:	68fb      	ldr	r3, [r7, #12]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	200131e4 	.word	0x200131e4
 8004400:	200131e8 	.word	0x200131e8
 8004404:	20000018 	.word	0x20000018
 8004408:	200131dc 	.word	0x200131dc

0800440c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d038      	beq.n	8004490 <vPortFree+0x84>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 800441e:	2308      	movs	r3, #8
 8004420:	425b      	negs	r3, r3
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	4413      	add	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	685a      	ldr	r2, [r3, #4]
 8004430:	4b19      	ldr	r3, [pc, #100]	; (8004498 <vPortFree+0x8c>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4013      	ands	r3, r2
 8004436:	2b00      	cmp	r3, #0
 8004438:	d102      	bne.n	8004440 <vPortFree+0x34>
 800443a:	f7ff fad9 	bl	80039f0 <ulPortSetInterruptMask>
 800443e:	e7fe      	b.n	800443e <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d002      	beq.n	800444e <vPortFree+0x42>
 8004448:	f7ff fad2 	bl	80039f0 <ulPortSetInterruptMask>
 800444c:	e7fe      	b.n	800444c <vPortFree+0x40>
		
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	4b11      	ldr	r3, [pc, #68]	; (8004498 <vPortFree+0x8c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4013      	ands	r3, r2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d019      	beq.n	8004490 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d115      	bne.n	8004490 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	4b0b      	ldr	r3, [pc, #44]	; (8004498 <vPortFree+0x8c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	43db      	mvns	r3, r3
 800446e:	401a      	ands	r2, r3
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004474:	f7fe f82c 	bl	80024d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	4b07      	ldr	r3, [pc, #28]	; (800449c <vPortFree+0x90>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	441a      	add	r2, r3
 8004482:	4b06      	ldr	r3, [pc, #24]	; (800449c <vPortFree+0x90>)
 8004484:	601a      	str	r2, [r3, #0]
					prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
 8004486:	68b8      	ldr	r0, [r7, #8]
 8004488:	f000 f858 	bl	800453c <prvInsertBlockIntoFreeList>
					traceFREE( pv, pxLink->xBlockSize );
				}
				xTaskResumeAll();
 800448c:	f7fe f82e 	bl	80024ec <xTaskResumeAll>
			}
		}
	}
}
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	200131e8 	.word	0x200131e8
 800449c:	20000018 	.word	0x20000018

080044a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
xBlockLink *pxFirstFreeBlock;
unsigned char *pucHeapEnd, *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
 80044a6:	4b1f      	ldr	r3, [pc, #124]	; (8004524 <prvHeapInit+0x84>)
 80044a8:	f023 0307 	bic.w	r3, r3, #7
 80044ac:	60fb      	str	r3, [r7, #12]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044ae:	4b1e      	ldr	r3, [pc, #120]	; (8004528 <prvHeapInit+0x88>)
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044b4:	4b1c      	ldr	r3, [pc, #112]	; (8004528 <prvHeapInit+0x88>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = pucAlignedHeap + xTotalHeapSize;
 80044ba:	4b1c      	ldr	r3, [pc, #112]	; (800452c <prvHeapInit+0x8c>)
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	4413      	add	r3, r2
 80044c0:	60bb      	str	r3, [r7, #8]
	pucHeapEnd -= heapSTRUCT_SIZE;
 80044c2:	2308      	movs	r3, #8
 80044c4:	425b      	negs	r3, r3
 80044c6:	68ba      	ldr	r2, [r7, #8]
 80044c8:	4413      	add	r3, r2
 80044ca:	60bb      	str	r3, [r7, #8]
	pxEnd = ( void * ) pucHeapEnd;
 80044cc:	4b18      	ldr	r3, [pc, #96]	; (8004530 <prvHeapInit+0x90>)
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
 80044d2:	4b17      	ldr	r3, [pc, #92]	; (8004530 <prvHeapInit+0x90>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d002      	beq.n	80044e4 <prvHeapInit+0x44>
 80044de:	f7ff fa87 	bl	80039f0 <ulPortSetInterruptMask>
 80044e2:	e7fe      	b.n	80044e2 <prvHeapInit+0x42>
	pxEnd->xBlockSize = 0;
 80044e4:	4b12      	ldr	r3, [pc, #72]	; (8004530 <prvHeapInit+0x90>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2200      	movs	r2, #0
 80044ea:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044ec:	4b10      	ldr	r3, [pc, #64]	; (8004530 <prvHeapInit+0x90>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	607b      	str	r3, [r7, #4]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
 80044f8:	4a0c      	ldr	r2, [pc, #48]	; (800452c <prvHeapInit+0x8c>)
 80044fa:	2308      	movs	r3, #8
 80044fc:	1ad2      	subs	r2, r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004502:	4b0b      	ldr	r3, [pc, #44]	; (8004530 <prvHeapInit+0x90>)
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
 800450a:	4b0a      	ldr	r3, [pc, #40]	; (8004534 <prvHeapInit+0x94>)
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	2308      	movs	r3, #8
 8004510:	1ad2      	subs	r2, r2, r3
 8004512:	4b08      	ldr	r3, [pc, #32]	; (8004534 <prvHeapInit+0x94>)
 8004514:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004516:	4b08      	ldr	r3, [pc, #32]	; (8004538 <prvHeapInit+0x98>)
 8004518:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800451c:	601a      	str	r2, [r3, #0]
}
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	200005e4 	.word	0x200005e4
 8004528:	200131dc 	.word	0x200131dc
 800452c:	00012bf8 	.word	0x00012bf8
 8004530:	200131e4 	.word	0x200131e4
 8004534:	20000018 	.word	0x20000018
 8004538:	200131e8 	.word	0x200131e8

0800453c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004544:	4b27      	ldr	r3, [pc, #156]	; (80045e4 <prvInsertBlockIntoFreeList+0xa8>)
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e002      	b.n	8004550 <prvInsertBlockIntoFreeList+0x14>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	429a      	cmp	r2, r3
 8004558:	d3f7      	bcc.n	800454a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	441a      	add	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	429a      	cmp	r2, r3
 800456a:	d108      	bne.n	800457e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	441a      	add	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	441a      	add	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d118      	bne.n	80045c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	4b14      	ldr	r3, [pc, #80]	; (80045e8 <prvInsertBlockIntoFreeList+0xac>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d00d      	beq.n	80045ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	441a      	add	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	e008      	b.n	80045cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <prvInsertBlockIntoFreeList+0xac>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e003      	b.n	80045cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d002      	beq.n	80045da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	601a      	str	r2, [r3, #0]
	}
}
 80045da:	3714      	adds	r7, #20
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	200131dc 	.word	0x200131dc
 80045e8:	200131e4 	.word	0x200131e4

080045ec <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b082      	sub	sp, #8
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80045fa:	d013      	beq.n	8004624 <NVIC_PriorityGroupConfig+0x38>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004602:	d00f      	beq.n	8004624 <NVIC_PriorityGroupConfig+0x38>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800460a:	d00b      	beq.n	8004624 <NVIC_PriorityGroupConfig+0x38>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004612:	d007      	beq.n	8004624 <NVIC_PriorityGroupConfig+0x38>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800461a:	d003      	beq.n	8004624 <NVIC_PriorityGroupConfig+0x38>
 800461c:	4806      	ldr	r0, [pc, #24]	; (8004638 <NVIC_PriorityGroupConfig+0x4c>)
 800461e:	2173      	movs	r1, #115	; 0x73
 8004620:	f7fd fbf2 	bl	8001e08 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004624:	4a05      	ldr	r2, [pc, #20]	; (800463c <NVIC_PriorityGroupConfig+0x50>)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800462c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004630:	60d3      	str	r3, [r2, #12]
}
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	080072d0 	.word	0x080072d0
 800463c:	e000ed00 	.word	0xe000ed00

08004640 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8004648:	2300      	movs	r3, #0
 800464a:	73fb      	strb	r3, [r7, #15]
 800464c:	2300      	movs	r3, #0
 800464e:	73bb      	strb	r3, [r7, #14]
 8004650:	230f      	movs	r3, #15
 8004652:	737b      	strb	r3, [r7, #13]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	78db      	ldrb	r3, [r3, #3]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d007      	beq.n	800466c <NVIC_Init+0x2c>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	78db      	ldrb	r3, [r3, #3]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d003      	beq.n	800466c <NVIC_Init+0x2c>
 8004664:	4830      	ldr	r0, [pc, #192]	; (8004728 <NVIC_Init+0xe8>)
 8004666:	2187      	movs	r1, #135	; 0x87
 8004668:	f7fd fbce 	bl	8001e08 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	785b      	ldrb	r3, [r3, #1]
 8004670:	2b0f      	cmp	r3, #15
 8004672:	d903      	bls.n	800467c <NVIC_Init+0x3c>
 8004674:	482c      	ldr	r0, [pc, #176]	; (8004728 <NVIC_Init+0xe8>)
 8004676:	2188      	movs	r1, #136	; 0x88
 8004678:	f7fd fbc6 	bl	8001e08 <assert_failed>
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	789b      	ldrb	r3, [r3, #2]
 8004680:	2b0f      	cmp	r3, #15
 8004682:	d903      	bls.n	800468c <NVIC_Init+0x4c>
 8004684:	4828      	ldr	r0, [pc, #160]	; (8004728 <NVIC_Init+0xe8>)
 8004686:	2189      	movs	r1, #137	; 0x89
 8004688:	f7fd fbbe 	bl	8001e08 <assert_failed>
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	78db      	ldrb	r3, [r3, #3]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d037      	beq.n	8004704 <NVIC_Init+0xc4>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8004694:	4b25      	ldr	r3, [pc, #148]	; (800472c <NVIC_Init+0xec>)
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	43db      	mvns	r3, r3
 800469a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800469e:	0a1b      	lsrs	r3, r3, #8
 80046a0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80046a2:	7bfb      	ldrb	r3, [r7, #15]
 80046a4:	f1c3 0304 	rsb	r3, r3, #4
 80046a8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80046aa:	7b7a      	ldrb	r2, [r7, #13]
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	fa42 f303 	asr.w	r3, r2, r3
 80046b2:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	785b      	ldrb	r3, [r3, #1]
 80046b8:	461a      	mov	r2, r3
 80046ba:	7bbb      	ldrb	r3, [r7, #14]
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	789a      	ldrb	r2, [r3, #2]
 80046c6:	7b7b      	ldrb	r3, [r7, #13]
 80046c8:	4013      	ands	r3, r2
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80046d8:	4a15      	ldr	r2, [pc, #84]	; (8004730 <NVIC_Init+0xf0>)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	4413      	add	r3, r2
 80046e0:	7bfa      	ldrb	r2, [r7, #15]
 80046e2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80046e6:	4b12      	ldr	r3, [pc, #72]	; (8004730 <NVIC_Init+0xf0>)
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	7812      	ldrb	r2, [r2, #0]
 80046ec:	0952      	lsrs	r2, r2, #5
 80046ee:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	7809      	ldrb	r1, [r1, #0]
 80046f4:	f001 011f 	and.w	r1, r1, #31
 80046f8:	2001      	movs	r0, #1
 80046fa:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80046fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004702:	e00e      	b.n	8004722 <NVIC_Init+0xe2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004704:	4b0a      	ldr	r3, [pc, #40]	; (8004730 <NVIC_Init+0xf0>)
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	7812      	ldrb	r2, [r2, #0]
 800470a:	0952      	lsrs	r2, r2, #5
 800470c:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	7809      	ldrb	r1, [r1, #0]
 8004712:	f001 011f 	and.w	r1, r1, #31
 8004716:	2001      	movs	r0, #1
 8004718:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800471c:	3220      	adds	r2, #32
 800471e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	080072d0 	.word	0x080072d0
 800472c:	e000ed00 	.word	0xe000ed00
 8004730:	e000e100 	.word	0xe000e100

08004734 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4b72      	ldr	r3, [pc, #456]	; (8004908 <DMA_DeInit+0x1d4>)
 8004740:	429a      	cmp	r2, r3
 8004742:	d03f      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	4b71      	ldr	r3, [pc, #452]	; (800490c <DMA_DeInit+0x1d8>)
 8004748:	429a      	cmp	r2, r3
 800474a:	d03b      	beq.n	80047c4 <DMA_DeInit+0x90>
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	4b70      	ldr	r3, [pc, #448]	; (8004910 <DMA_DeInit+0x1dc>)
 8004750:	429a      	cmp	r2, r3
 8004752:	d037      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	4b6f      	ldr	r3, [pc, #444]	; (8004914 <DMA_DeInit+0x1e0>)
 8004758:	429a      	cmp	r2, r3
 800475a:	d033      	beq.n	80047c4 <DMA_DeInit+0x90>
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	4b6e      	ldr	r3, [pc, #440]	; (8004918 <DMA_DeInit+0x1e4>)
 8004760:	429a      	cmp	r2, r3
 8004762:	d02f      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	4b6d      	ldr	r3, [pc, #436]	; (800491c <DMA_DeInit+0x1e8>)
 8004768:	429a      	cmp	r2, r3
 800476a:	d02b      	beq.n	80047c4 <DMA_DeInit+0x90>
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	4b6c      	ldr	r3, [pc, #432]	; (8004920 <DMA_DeInit+0x1ec>)
 8004770:	429a      	cmp	r2, r3
 8004772:	d027      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4b6b      	ldr	r3, [pc, #428]	; (8004924 <DMA_DeInit+0x1f0>)
 8004778:	429a      	cmp	r2, r3
 800477a:	d023      	beq.n	80047c4 <DMA_DeInit+0x90>
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	4b6a      	ldr	r3, [pc, #424]	; (8004928 <DMA_DeInit+0x1f4>)
 8004780:	429a      	cmp	r2, r3
 8004782:	d01f      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	4b69      	ldr	r3, [pc, #420]	; (800492c <DMA_DeInit+0x1f8>)
 8004788:	429a      	cmp	r2, r3
 800478a:	d01b      	beq.n	80047c4 <DMA_DeInit+0x90>
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	4b68      	ldr	r3, [pc, #416]	; (8004930 <DMA_DeInit+0x1fc>)
 8004790:	429a      	cmp	r2, r3
 8004792:	d017      	beq.n	80047c4 <DMA_DeInit+0x90>
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	4b67      	ldr	r3, [pc, #412]	; (8004934 <DMA_DeInit+0x200>)
 8004798:	429a      	cmp	r2, r3
 800479a:	d013      	beq.n	80047c4 <DMA_DeInit+0x90>
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	4b66      	ldr	r3, [pc, #408]	; (8004938 <DMA_DeInit+0x204>)
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d00f      	beq.n	80047c4 <DMA_DeInit+0x90>
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	4b65      	ldr	r3, [pc, #404]	; (800493c <DMA_DeInit+0x208>)
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d00b      	beq.n	80047c4 <DMA_DeInit+0x90>
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4b64      	ldr	r3, [pc, #400]	; (8004940 <DMA_DeInit+0x20c>)
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d007      	beq.n	80047c4 <DMA_DeInit+0x90>
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <DMA_DeInit+0x210>)
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d003      	beq.n	80047c4 <DMA_DeInit+0x90>
 80047bc:	4862      	ldr	r0, [pc, #392]	; (8004948 <DMA_DeInit+0x214>)
 80047be:	21bf      	movs	r1, #191	; 0xbf
 80047c0:	f7fd fb22 	bl	8001e08 <assert_failed>

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f023 0201 	bic.w	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2221      	movs	r2, #33	; 0x21
 80047f2:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	4b44      	ldr	r3, [pc, #272]	; (8004908 <DMA_DeInit+0x1d4>)
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d103      	bne.n	8004804 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80047fc:	4b53      	ldr	r3, [pc, #332]	; (800494c <DMA_DeInit+0x218>)
 80047fe:	223d      	movs	r2, #61	; 0x3d
 8004800:	609a      	str	r2, [r3, #8]
 8004802:	e07e      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	4b41      	ldr	r3, [pc, #260]	; (800490c <DMA_DeInit+0x1d8>)
 8004808:	429a      	cmp	r2, r3
 800480a:	d104      	bne.n	8004816 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 800480c:	4b4f      	ldr	r3, [pc, #316]	; (800494c <DMA_DeInit+0x218>)
 800480e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8004812:	609a      	str	r2, [r3, #8]
 8004814:	e075      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	4b3d      	ldr	r3, [pc, #244]	; (8004910 <DMA_DeInit+0x1dc>)
 800481a:	429a      	cmp	r2, r3
 800481c:	d104      	bne.n	8004828 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 800481e:	4b4b      	ldr	r3, [pc, #300]	; (800494c <DMA_DeInit+0x218>)
 8004820:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8004824:	609a      	str	r2, [r3, #8]
 8004826:	e06c      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	4b3a      	ldr	r3, [pc, #232]	; (8004914 <DMA_DeInit+0x1e0>)
 800482c:	429a      	cmp	r2, r3
 800482e:	d104      	bne.n	800483a <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8004830:	4b46      	ldr	r3, [pc, #280]	; (800494c <DMA_DeInit+0x218>)
 8004832:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8004836:	609a      	str	r2, [r3, #8]
 8004838:	e063      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	4b36      	ldr	r3, [pc, #216]	; (8004918 <DMA_DeInit+0x1e4>)
 800483e:	429a      	cmp	r2, r3
 8004840:	d103      	bne.n	800484a <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8004842:	4b42      	ldr	r3, [pc, #264]	; (800494c <DMA_DeInit+0x218>)
 8004844:	4a42      	ldr	r2, [pc, #264]	; (8004950 <DMA_DeInit+0x21c>)
 8004846:	60da      	str	r2, [r3, #12]
 8004848:	e05b      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	4b33      	ldr	r3, [pc, #204]	; (800491c <DMA_DeInit+0x1e8>)
 800484e:	429a      	cmp	r2, r3
 8004850:	d103      	bne.n	800485a <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8004852:	4b3e      	ldr	r3, [pc, #248]	; (800494c <DMA_DeInit+0x218>)
 8004854:	4a3f      	ldr	r2, [pc, #252]	; (8004954 <DMA_DeInit+0x220>)
 8004856:	60da      	str	r2, [r3, #12]
 8004858:	e053      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	4b30      	ldr	r3, [pc, #192]	; (8004920 <DMA_DeInit+0x1ec>)
 800485e:	429a      	cmp	r2, r3
 8004860:	d103      	bne.n	800486a <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8004862:	4b3a      	ldr	r3, [pc, #232]	; (800494c <DMA_DeInit+0x218>)
 8004864:	4a3c      	ldr	r2, [pc, #240]	; (8004958 <DMA_DeInit+0x224>)
 8004866:	60da      	str	r2, [r3, #12]
 8004868:	e04b      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	4b2d      	ldr	r3, [pc, #180]	; (8004924 <DMA_DeInit+0x1f0>)
 800486e:	429a      	cmp	r2, r3
 8004870:	d104      	bne.n	800487c <DMA_DeInit+0x148>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8004872:	4b36      	ldr	r3, [pc, #216]	; (800494c <DMA_DeInit+0x218>)
 8004874:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8004878:	60da      	str	r2, [r3, #12]
 800487a:	e042      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	4b2a      	ldr	r3, [pc, #168]	; (8004928 <DMA_DeInit+0x1f4>)
 8004880:	429a      	cmp	r2, r3
 8004882:	d103      	bne.n	800488c <DMA_DeInit+0x158>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8004884:	4b35      	ldr	r3, [pc, #212]	; (800495c <DMA_DeInit+0x228>)
 8004886:	223d      	movs	r2, #61	; 0x3d
 8004888:	609a      	str	r2, [r3, #8]
 800488a:	e03a      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 800488c:	687a      	ldr	r2, [r7, #4]
 800488e:	4b27      	ldr	r3, [pc, #156]	; (800492c <DMA_DeInit+0x1f8>)
 8004890:	429a      	cmp	r2, r3
 8004892:	d104      	bne.n	800489e <DMA_DeInit+0x16a>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8004894:	4b31      	ldr	r3, [pc, #196]	; (800495c <DMA_DeInit+0x228>)
 8004896:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800489a:	609a      	str	r2, [r3, #8]
 800489c:	e031      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	4b23      	ldr	r3, [pc, #140]	; (8004930 <DMA_DeInit+0x1fc>)
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d104      	bne.n	80048b0 <DMA_DeInit+0x17c>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80048a6:	4b2d      	ldr	r3, [pc, #180]	; (800495c <DMA_DeInit+0x228>)
 80048a8:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80048ac:	609a      	str	r2, [r3, #8]
 80048ae:	e028      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	4b20      	ldr	r3, [pc, #128]	; (8004934 <DMA_DeInit+0x200>)
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d104      	bne.n	80048c2 <DMA_DeInit+0x18e>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80048b8:	4b28      	ldr	r3, [pc, #160]	; (800495c <DMA_DeInit+0x228>)
 80048ba:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80048be:	609a      	str	r2, [r3, #8]
 80048c0:	e01f      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	4b1c      	ldr	r3, [pc, #112]	; (8004938 <DMA_DeInit+0x204>)
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d103      	bne.n	80048d2 <DMA_DeInit+0x19e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 80048ca:	4b24      	ldr	r3, [pc, #144]	; (800495c <DMA_DeInit+0x228>)
 80048cc:	4a20      	ldr	r2, [pc, #128]	; (8004950 <DMA_DeInit+0x21c>)
 80048ce:	60da      	str	r2, [r3, #12]
 80048d0:	e017      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	4b19      	ldr	r3, [pc, #100]	; (800493c <DMA_DeInit+0x208>)
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d103      	bne.n	80048e2 <DMA_DeInit+0x1ae>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 80048da:	4b20      	ldr	r3, [pc, #128]	; (800495c <DMA_DeInit+0x228>)
 80048dc:	4a1d      	ldr	r2, [pc, #116]	; (8004954 <DMA_DeInit+0x220>)
 80048de:	60da      	str	r2, [r3, #12]
 80048e0:	e00f      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	4b16      	ldr	r3, [pc, #88]	; (8004940 <DMA_DeInit+0x20c>)
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d103      	bne.n	80048f2 <DMA_DeInit+0x1be>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 80048ea:	4b1c      	ldr	r3, [pc, #112]	; (800495c <DMA_DeInit+0x228>)
 80048ec:	4a1a      	ldr	r2, [pc, #104]	; (8004958 <DMA_DeInit+0x224>)
 80048ee:	60da      	str	r2, [r3, #12]
 80048f0:	e007      	b.n	8004902 <DMA_DeInit+0x1ce>
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	4b13      	ldr	r3, [pc, #76]	; (8004944 <DMA_DeInit+0x210>)
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d103      	bne.n	8004902 <DMA_DeInit+0x1ce>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 80048fa:	4b18      	ldr	r3, [pc, #96]	; (800495c <DMA_DeInit+0x228>)
 80048fc:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8004900:	60da      	str	r2, [r3, #12]
    }
  }
}
 8004902:	3708      	adds	r7, #8
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40026010 	.word	0x40026010
 800490c:	40026028 	.word	0x40026028
 8004910:	40026040 	.word	0x40026040
 8004914:	40026058 	.word	0x40026058
 8004918:	40026070 	.word	0x40026070
 800491c:	40026088 	.word	0x40026088
 8004920:	400260a0 	.word	0x400260a0
 8004924:	400260b8 	.word	0x400260b8
 8004928:	40026410 	.word	0x40026410
 800492c:	40026428 	.word	0x40026428
 8004930:	40026440 	.word	0x40026440
 8004934:	40026458 	.word	0x40026458
 8004938:	40026470 	.word	0x40026470
 800493c:	40026488 	.word	0x40026488
 8004940:	400264a0 	.word	0x400264a0
 8004944:	400264b8 	.word	0x400264b8
 8004948:	08007318 	.word	0x08007318
 800494c:	40026000 	.word	0x40026000
 8004950:	2000003d 	.word	0x2000003d
 8004954:	20000f40 	.word	0x20000f40
 8004958:	203d0000 	.word	0x203d0000
 800495c:	40026400 	.word	0x40026400

08004960 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	4b98      	ldr	r3, [pc, #608]	; (8004bd4 <DMA_Init+0x274>)
 8004972:	429a      	cmp	r2, r3
 8004974:	d040      	beq.n	80049f8 <DMA_Init+0x98>
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	4b97      	ldr	r3, [pc, #604]	; (8004bd8 <DMA_Init+0x278>)
 800497a:	429a      	cmp	r2, r3
 800497c:	d03c      	beq.n	80049f8 <DMA_Init+0x98>
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	4b96      	ldr	r3, [pc, #600]	; (8004bdc <DMA_Init+0x27c>)
 8004982:	429a      	cmp	r2, r3
 8004984:	d038      	beq.n	80049f8 <DMA_Init+0x98>
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	4b95      	ldr	r3, [pc, #596]	; (8004be0 <DMA_Init+0x280>)
 800498a:	429a      	cmp	r2, r3
 800498c:	d034      	beq.n	80049f8 <DMA_Init+0x98>
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	4b94      	ldr	r3, [pc, #592]	; (8004be4 <DMA_Init+0x284>)
 8004992:	429a      	cmp	r2, r3
 8004994:	d030      	beq.n	80049f8 <DMA_Init+0x98>
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	4b93      	ldr	r3, [pc, #588]	; (8004be8 <DMA_Init+0x288>)
 800499a:	429a      	cmp	r2, r3
 800499c:	d02c      	beq.n	80049f8 <DMA_Init+0x98>
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	4b92      	ldr	r3, [pc, #584]	; (8004bec <DMA_Init+0x28c>)
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d028      	beq.n	80049f8 <DMA_Init+0x98>
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	4b91      	ldr	r3, [pc, #580]	; (8004bf0 <DMA_Init+0x290>)
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d024      	beq.n	80049f8 <DMA_Init+0x98>
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	4b90      	ldr	r3, [pc, #576]	; (8004bf4 <DMA_Init+0x294>)
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d020      	beq.n	80049f8 <DMA_Init+0x98>
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	4b8f      	ldr	r3, [pc, #572]	; (8004bf8 <DMA_Init+0x298>)
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d01c      	beq.n	80049f8 <DMA_Init+0x98>
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	4b8e      	ldr	r3, [pc, #568]	; (8004bfc <DMA_Init+0x29c>)
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d018      	beq.n	80049f8 <DMA_Init+0x98>
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	4b8d      	ldr	r3, [pc, #564]	; (8004c00 <DMA_Init+0x2a0>)
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d014      	beq.n	80049f8 <DMA_Init+0x98>
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	4b8c      	ldr	r3, [pc, #560]	; (8004c04 <DMA_Init+0x2a4>)
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d010      	beq.n	80049f8 <DMA_Init+0x98>
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	4b8b      	ldr	r3, [pc, #556]	; (8004c08 <DMA_Init+0x2a8>)
 80049da:	429a      	cmp	r2, r3
 80049dc:	d00c      	beq.n	80049f8 <DMA_Init+0x98>
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	4b8a      	ldr	r3, [pc, #552]	; (8004c0c <DMA_Init+0x2ac>)
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d008      	beq.n	80049f8 <DMA_Init+0x98>
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	4b89      	ldr	r3, [pc, #548]	; (8004c10 <DMA_Init+0x2b0>)
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d004      	beq.n	80049f8 <DMA_Init+0x98>
 80049ee:	4889      	ldr	r0, [pc, #548]	; (8004c14 <DMA_Init+0x2b4>)
 80049f0:	f44f 719e 	mov.w	r1, #316	; 0x13c
 80049f4:	f7fd fa08 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d027      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a08:	d022      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a12:	d01d      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004a1c:	d018      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a26:	d013      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8004a30:	d00e      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004a3a:	d009      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8004a44:	d004      	beq.n	8004a50 <DMA_Init+0xf0>
 8004a46:	4873      	ldr	r0, [pc, #460]	; (8004c14 <DMA_Init+0x2b4>)
 8004a48:	f240 113d 	movw	r1, #317	; 0x13d
 8004a4c:	f7fd f9dc 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00c      	beq.n	8004a72 <DMA_Init+0x112>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	2b40      	cmp	r3, #64	; 0x40
 8004a5e:	d008      	beq.n	8004a72 <DMA_Init+0x112>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	2b80      	cmp	r3, #128	; 0x80
 8004a66:	d004      	beq.n	8004a72 <DMA_Init+0x112>
 8004a68:	486a      	ldr	r0, [pc, #424]	; (8004c14 <DMA_Init+0x2b4>)
 8004a6a:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8004a6e:	f7fd f9cb 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d004      	beq.n	8004a84 <DMA_Init+0x124>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a82:	d304      	bcc.n	8004a8e <DMA_Init+0x12e>
 8004a84:	4863      	ldr	r0, [pc, #396]	; (8004c14 <DMA_Init+0x2b4>)
 8004a86:	f240 113f 	movw	r1, #319	; 0x13f
 8004a8a:	f7fd f9bd 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a96:	d008      	beq.n	8004aaa <DMA_Init+0x14a>
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d004      	beq.n	8004aaa <DMA_Init+0x14a>
 8004aa0:	485c      	ldr	r0, [pc, #368]	; (8004c14 <DMA_Init+0x2b4>)
 8004aa2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004aa6:	f7fd f9af 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	699b      	ldr	r3, [r3, #24]
 8004aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ab2:	d008      	beq.n	8004ac6 <DMA_Init+0x166>
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d004      	beq.n	8004ac6 <DMA_Init+0x166>
 8004abc:	4855      	ldr	r0, [pc, #340]	; (8004c14 <DMA_Init+0x2b4>)
 8004abe:	f240 1141 	movw	r1, #321	; 0x141
 8004ac2:	f7fd f9a1 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00e      	beq.n	8004aec <DMA_Init+0x18c>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ad6:	d009      	beq.n	8004aec <DMA_Init+0x18c>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ae0:	d004      	beq.n	8004aec <DMA_Init+0x18c>
 8004ae2:	484c      	ldr	r0, [pc, #304]	; (8004c14 <DMA_Init+0x2b4>)
 8004ae4:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004ae8:	f7fd f98e 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00e      	beq.n	8004b12 <DMA_Init+0x1b2>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004afc:	d009      	beq.n	8004b12 <DMA_Init+0x1b2>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b06:	d004      	beq.n	8004b12 <DMA_Init+0x1b2>
 8004b08:	4842      	ldr	r0, [pc, #264]	; (8004c14 <DMA_Init+0x2b4>)
 8004b0a:	f240 1143 	movw	r1, #323	; 0x143
 8004b0e:	f7fd f97b 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d009      	beq.n	8004b2e <DMA_Init+0x1ce>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b22:	d004      	beq.n	8004b2e <DMA_Init+0x1ce>
 8004b24:	483b      	ldr	r0, [pc, #236]	; (8004c14 <DMA_Init+0x2b4>)
 8004b26:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8004b2a:	f7fd f96d 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d013      	beq.n	8004b5e <DMA_Init+0x1fe>
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b3e:	d00e      	beq.n	8004b5e <DMA_Init+0x1fe>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b48:	d009      	beq.n	8004b5e <DMA_Init+0x1fe>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b52:	d004      	beq.n	8004b5e <DMA_Init+0x1fe>
 8004b54:	482f      	ldr	r0, [pc, #188]	; (8004c14 <DMA_Init+0x2b4>)
 8004b56:	f240 1145 	movw	r1, #325	; 0x145
 8004b5a:	f7fd f955 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d008      	beq.n	8004b78 <DMA_Init+0x218>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d004      	beq.n	8004b78 <DMA_Init+0x218>
 8004b6e:	4829      	ldr	r0, [pc, #164]	; (8004c14 <DMA_Init+0x2b4>)
 8004b70:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004b74:	f7fd f948 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d010      	beq.n	8004ba2 <DMA_Init+0x242>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d00c      	beq.n	8004ba2 <DMA_Init+0x242>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d008      	beq.n	8004ba2 <DMA_Init+0x242>
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	2b03      	cmp	r3, #3
 8004b96:	d004      	beq.n	8004ba2 <DMA_Init+0x242>
 8004b98:	481e      	ldr	r0, [pc, #120]	; (8004c14 <DMA_Init+0x2b4>)
 8004b9a:	f240 1147 	movw	r1, #327	; 0x147
 8004b9e:	f7fd f933 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d036      	beq.n	8004c18 <DMA_Init+0x2b8>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004bb2:	d031      	beq.n	8004c18 <DMA_Init+0x2b8>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bbc:	d02c      	beq.n	8004c18 <DMA_Init+0x2b8>
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004bc6:	d027      	beq.n	8004c18 <DMA_Init+0x2b8>
 8004bc8:	4812      	ldr	r0, [pc, #72]	; (8004c14 <DMA_Init+0x2b4>)
 8004bca:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004bce:	f7fd f91b 	bl	8001e08 <assert_failed>
 8004bd2:	e021      	b.n	8004c18 <DMA_Init+0x2b8>
 8004bd4:	40026010 	.word	0x40026010
 8004bd8:	40026028 	.word	0x40026028
 8004bdc:	40026040 	.word	0x40026040
 8004be0:	40026058 	.word	0x40026058
 8004be4:	40026070 	.word	0x40026070
 8004be8:	40026088 	.word	0x40026088
 8004bec:	400260a0 	.word	0x400260a0
 8004bf0:	400260b8 	.word	0x400260b8
 8004bf4:	40026410 	.word	0x40026410
 8004bf8:	40026428 	.word	0x40026428
 8004bfc:	40026440 	.word	0x40026440
 8004c00:	40026458 	.word	0x40026458
 8004c04:	40026470 	.word	0x40026470
 8004c08:	40026488 	.word	0x40026488
 8004c0c:	400264a0 	.word	0x400264a0
 8004c10:	400264b8 	.word	0x400264b8
 8004c14:	08007318 	.word	0x08007318
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d013      	beq.n	8004c48 <DMA_Init+0x2e8>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c28:	d00e      	beq.n	8004c48 <DMA_Init+0x2e8>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c32:	d009      	beq.n	8004c48 <DMA_Init+0x2e8>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c38:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004c3c:	d004      	beq.n	8004c48 <DMA_Init+0x2e8>
 8004c3e:	4828      	ldr	r0, [pc, #160]	; (8004ce0 <DMA_Init+0x380>)
 8004c40:	f240 1149 	movw	r1, #329	; 0x149
 8004c44:	f7fd f8e0 	bl	8001e08 <assert_failed>

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4b24      	ldr	r3, [pc, #144]	; (8004ce4 <DMA_Init+0x384>)
 8004c52:	4013      	ands	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004c64:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8004c70:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8004c7c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c82:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8004c88:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c8e:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f023 0307 	bic.w	r3, r3, #7
 8004ca8:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	60da      	str	r2, [r3, #12]
}
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	08007318 	.word	0x08007318
 8004ce4:	f01c803f 	.word	0xf01c803f

08004ce8 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	4b31      	ldr	r3, [pc, #196]	; (8004e28 <DMA_Cmd+0xd4>)
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d040      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	4b30      	ldr	r3, [pc, #192]	; (8004e2c <DMA_Cmd+0xd8>)
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d03c      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	4b2f      	ldr	r3, [pc, #188]	; (8004e30 <DMA_Cmd+0xdc>)
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d038      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	4b2e      	ldr	r3, [pc, #184]	; (8004e34 <DMA_Cmd+0xe0>)
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d034      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	4b2d      	ldr	r3, [pc, #180]	; (8004e38 <DMA_Cmd+0xe4>)
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d030      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	4b2c      	ldr	r3, [pc, #176]	; (8004e3c <DMA_Cmd+0xe8>)
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d02c      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	4b2b      	ldr	r3, [pc, #172]	; (8004e40 <DMA_Cmd+0xec>)
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d028      	beq.n	8004dea <DMA_Cmd+0x96>
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	4b2a      	ldr	r3, [pc, #168]	; (8004e44 <DMA_Cmd+0xf0>)
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d024      	beq.n	8004dea <DMA_Cmd+0x96>
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	4b29      	ldr	r3, [pc, #164]	; (8004e48 <DMA_Cmd+0xf4>)
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d020      	beq.n	8004dea <DMA_Cmd+0x96>
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	4b28      	ldr	r3, [pc, #160]	; (8004e4c <DMA_Cmd+0xf8>)
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d01c      	beq.n	8004dea <DMA_Cmd+0x96>
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	4b27      	ldr	r3, [pc, #156]	; (8004e50 <DMA_Cmd+0xfc>)
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d018      	beq.n	8004dea <DMA_Cmd+0x96>
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	4b26      	ldr	r3, [pc, #152]	; (8004e54 <DMA_Cmd+0x100>)
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d014      	beq.n	8004dea <DMA_Cmd+0x96>
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	4b25      	ldr	r3, [pc, #148]	; (8004e58 <DMA_Cmd+0x104>)
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d010      	beq.n	8004dea <DMA_Cmd+0x96>
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	4b24      	ldr	r3, [pc, #144]	; (8004e5c <DMA_Cmd+0x108>)
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d00c      	beq.n	8004dea <DMA_Cmd+0x96>
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	4b23      	ldr	r3, [pc, #140]	; (8004e60 <DMA_Cmd+0x10c>)
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d008      	beq.n	8004dea <DMA_Cmd+0x96>
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	4b22      	ldr	r3, [pc, #136]	; (8004e64 <DMA_Cmd+0x110>)
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d004      	beq.n	8004dea <DMA_Cmd+0x96>
 8004de0:	4821      	ldr	r0, [pc, #132]	; (8004e68 <DMA_Cmd+0x114>)
 8004de2:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004de6:	f7fd f80f 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8004dea:	78fb      	ldrb	r3, [r7, #3]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <DMA_Cmd+0xac>
 8004df0:	78fb      	ldrb	r3, [r7, #3]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d004      	beq.n	8004e00 <DMA_Cmd+0xac>
 8004df6:	481c      	ldr	r0, [pc, #112]	; (8004e68 <DMA_Cmd+0x114>)
 8004df8:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8004dfc:	f7fd f804 	bl	8001e08 <assert_failed>

  if (NewState != DISABLE)
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d006      	beq.n	8004e14 <DMA_Cmd+0xc0>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f043 0201 	orr.w	r2, r3, #1
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	e005      	b.n	8004e20 <DMA_Cmd+0xcc>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f023 0201 	bic.w	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	601a      	str	r2, [r3, #0]
  }
}
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	40026010 	.word	0x40026010
 8004e2c:	40026028 	.word	0x40026028
 8004e30:	40026040 	.word	0x40026040
 8004e34:	40026058 	.word	0x40026058
 8004e38:	40026070 	.word	0x40026070
 8004e3c:	40026088 	.word	0x40026088
 8004e40:	400260a0 	.word	0x400260a0
 8004e44:	400260b8 	.word	0x400260b8
 8004e48:	40026410 	.word	0x40026410
 8004e4c:	40026428 	.word	0x40026428
 8004e50:	40026440 	.word	0x40026440
 8004e54:	40026458 	.word	0x40026458
 8004e58:	40026470 	.word	0x40026470
 8004e5c:	40026488 	.word	0x40026488
 8004e60:	400264a0 	.word	0x400264a0
 8004e64:	400264b8 	.word	0x400264b8
 8004e68:	08007318 	.word	0x08007318

08004e6c <DMA_SetCurrDataCounter>:
  *         DMAy_SxPAR register is considered as Peripheral.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	460b      	mov	r3, r1
 8004e76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8004e78:	687a      	ldr	r2, [r7, #4]
 8004e7a:	4b25      	ldr	r3, [pc, #148]	; (8004f10 <DMA_SetCurrDataCounter+0xa4>)
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d040      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	4b24      	ldr	r3, [pc, #144]	; (8004f14 <DMA_SetCurrDataCounter+0xa8>)
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d03c      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	4b23      	ldr	r3, [pc, #140]	; (8004f18 <DMA_SetCurrDataCounter+0xac>)
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d038      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	4b22      	ldr	r3, [pc, #136]	; (8004f1c <DMA_SetCurrDataCounter+0xb0>)
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d034      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	4b21      	ldr	r3, [pc, #132]	; (8004f20 <DMA_SetCurrDataCounter+0xb4>)
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d030      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	4b20      	ldr	r3, [pc, #128]	; (8004f24 <DMA_SetCurrDataCounter+0xb8>)
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d02c      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	4b1f      	ldr	r3, [pc, #124]	; (8004f28 <DMA_SetCurrDataCounter+0xbc>)
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d028      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	4b1e      	ldr	r3, [pc, #120]	; (8004f2c <DMA_SetCurrDataCounter+0xc0>)
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d024      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	4b1d      	ldr	r3, [pc, #116]	; (8004f30 <DMA_SetCurrDataCounter+0xc4>)
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d020      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4b1c      	ldr	r3, [pc, #112]	; (8004f34 <DMA_SetCurrDataCounter+0xc8>)
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d01c      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	4b1b      	ldr	r3, [pc, #108]	; (8004f38 <DMA_SetCurrDataCounter+0xcc>)
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d018      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4b1a      	ldr	r3, [pc, #104]	; (8004f3c <DMA_SetCurrDataCounter+0xd0>)
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d014      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	4b19      	ldr	r3, [pc, #100]	; (8004f40 <DMA_SetCurrDataCounter+0xd4>)
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d010      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	4b18      	ldr	r3, [pc, #96]	; (8004f44 <DMA_SetCurrDataCounter+0xd8>)
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d00c      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	4b17      	ldr	r3, [pc, #92]	; (8004f48 <DMA_SetCurrDataCounter+0xdc>)
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d008      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	4b16      	ldr	r3, [pc, #88]	; (8004f4c <DMA_SetCurrDataCounter+0xe0>)
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d004      	beq.n	8004f02 <DMA_SetCurrDataCounter+0x96>
 8004ef8:	4815      	ldr	r0, [pc, #84]	; (8004f50 <DMA_SetCurrDataCounter+0xe4>)
 8004efa:	f240 2175 	movw	r1, #629	; 0x275
 8004efe:	f7fc ff83 	bl	8001e08 <assert_failed>

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8004f02:	887a      	ldrh	r2, [r7, #2]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	605a      	str	r2, [r3, #4]
}
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	40026010 	.word	0x40026010
 8004f14:	40026028 	.word	0x40026028
 8004f18:	40026040 	.word	0x40026040
 8004f1c:	40026058 	.word	0x40026058
 8004f20:	40026070 	.word	0x40026070
 8004f24:	40026088 	.word	0x40026088
 8004f28:	400260a0 	.word	0x400260a0
 8004f2c:	400260b8 	.word	0x400260b8
 8004f30:	40026410 	.word	0x40026410
 8004f34:	40026428 	.word	0x40026428
 8004f38:	40026440 	.word	0x40026440
 8004f3c:	40026458 	.word	0x40026458
 8004f40:	40026470 	.word	0x40026470
 8004f44:	40026488 	.word	0x40026488
 8004f48:	400264a0 	.word	0x400264a0
 8004f4c:	400264b8 	.word	0x400264b8
 8004f50:	08007318 	.word	0x08007318

08004f54 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	4b2a      	ldr	r3, [pc, #168]	; (800500c <DMA_GetCmdStatus+0xb8>)
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d040      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	4b29      	ldr	r3, [pc, #164]	; (8005010 <DMA_GetCmdStatus+0xbc>)
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d03c      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	4b28      	ldr	r3, [pc, #160]	; (8005014 <DMA_GetCmdStatus+0xc0>)
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d038      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	4b27      	ldr	r3, [pc, #156]	; (8005018 <DMA_GetCmdStatus+0xc4>)
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d034      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	4b26      	ldr	r3, [pc, #152]	; (800501c <DMA_GetCmdStatus+0xc8>)
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d030      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	4b25      	ldr	r3, [pc, #148]	; (8005020 <DMA_GetCmdStatus+0xcc>)
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d02c      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	4b24      	ldr	r3, [pc, #144]	; (8005024 <DMA_GetCmdStatus+0xd0>)
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d028      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	4b23      	ldr	r3, [pc, #140]	; (8005028 <DMA_GetCmdStatus+0xd4>)
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d024      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	4b22      	ldr	r3, [pc, #136]	; (800502c <DMA_GetCmdStatus+0xd8>)
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d020      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	4b21      	ldr	r3, [pc, #132]	; (8005030 <DMA_GetCmdStatus+0xdc>)
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d01c      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	4b20      	ldr	r3, [pc, #128]	; (8005034 <DMA_GetCmdStatus+0xe0>)
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d018      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4b1f      	ldr	r3, [pc, #124]	; (8005038 <DMA_GetCmdStatus+0xe4>)
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d014      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	4b1e      	ldr	r3, [pc, #120]	; (800503c <DMA_GetCmdStatus+0xe8>)
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d010      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	4b1d      	ldr	r3, [pc, #116]	; (8005040 <DMA_GetCmdStatus+0xec>)
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d00c      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	4b1c      	ldr	r3, [pc, #112]	; (8005044 <DMA_GetCmdStatus+0xf0>)
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d008      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	4b1b      	ldr	r3, [pc, #108]	; (8005048 <DMA_GetCmdStatus+0xf4>)
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d004      	beq.n	8004fea <DMA_GetCmdStatus+0x96>
 8004fe0:	481a      	ldr	r0, [pc, #104]	; (800504c <DMA_GetCmdStatus+0xf8>)
 8004fe2:	f240 31a2 	movw	r1, #930	; 0x3a2
 8004fe6:	f7fc ff0f 	bl	8001e08 <assert_failed>

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <DMA_GetCmdStatus+0xa8>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
 8004ffa:	e001      	b.n	8005000 <DMA_GetCmdStatus+0xac>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8005000:	7bfb      	ldrb	r3, [r7, #15]
}
 8005002:	4618      	mov	r0, r3
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	40026010 	.word	0x40026010
 8005010:	40026028 	.word	0x40026028
 8005014:	40026040 	.word	0x40026040
 8005018:	40026058 	.word	0x40026058
 800501c:	40026070 	.word	0x40026070
 8005020:	40026088 	.word	0x40026088
 8005024:	400260a0 	.word	0x400260a0
 8005028:	400260b8 	.word	0x400260b8
 800502c:	40026410 	.word	0x40026410
 8005030:	40026428 	.word	0x40026428
 8005034:	40026440 	.word	0x40026440
 8005038:	40026458 	.word	0x40026458
 800503c:	40026470 	.word	0x40026470
 8005040:	40026488 	.word	0x40026488
 8005044:	400264a0 	.word	0x400264a0
 8005048:	400264b8 	.word	0x400264b8
 800504c:	08007318 	.word	0x08007318

08005050 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	4613      	mov	r3, r2
 800505c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	4b45      	ldr	r3, [pc, #276]	; (8005178 <DMA_ITConfig+0x128>)
 8005062:	429a      	cmp	r2, r3
 8005064:	d040      	beq.n	80050e8 <DMA_ITConfig+0x98>
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4b44      	ldr	r3, [pc, #272]	; (800517c <DMA_ITConfig+0x12c>)
 800506a:	429a      	cmp	r2, r3
 800506c:	d03c      	beq.n	80050e8 <DMA_ITConfig+0x98>
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4b43      	ldr	r3, [pc, #268]	; (8005180 <DMA_ITConfig+0x130>)
 8005072:	429a      	cmp	r2, r3
 8005074:	d038      	beq.n	80050e8 <DMA_ITConfig+0x98>
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	4b42      	ldr	r3, [pc, #264]	; (8005184 <DMA_ITConfig+0x134>)
 800507a:	429a      	cmp	r2, r3
 800507c:	d034      	beq.n	80050e8 <DMA_ITConfig+0x98>
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4b41      	ldr	r3, [pc, #260]	; (8005188 <DMA_ITConfig+0x138>)
 8005082:	429a      	cmp	r2, r3
 8005084:	d030      	beq.n	80050e8 <DMA_ITConfig+0x98>
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	4b40      	ldr	r3, [pc, #256]	; (800518c <DMA_ITConfig+0x13c>)
 800508a:	429a      	cmp	r2, r3
 800508c:	d02c      	beq.n	80050e8 <DMA_ITConfig+0x98>
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4b3f      	ldr	r3, [pc, #252]	; (8005190 <DMA_ITConfig+0x140>)
 8005092:	429a      	cmp	r2, r3
 8005094:	d028      	beq.n	80050e8 <DMA_ITConfig+0x98>
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4b3e      	ldr	r3, [pc, #248]	; (8005194 <DMA_ITConfig+0x144>)
 800509a:	429a      	cmp	r2, r3
 800509c:	d024      	beq.n	80050e8 <DMA_ITConfig+0x98>
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4b3d      	ldr	r3, [pc, #244]	; (8005198 <DMA_ITConfig+0x148>)
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d020      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	4b3c      	ldr	r3, [pc, #240]	; (800519c <DMA_ITConfig+0x14c>)
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d01c      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050ae:	68fa      	ldr	r2, [r7, #12]
 80050b0:	4b3b      	ldr	r3, [pc, #236]	; (80051a0 <DMA_ITConfig+0x150>)
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d018      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	4b3a      	ldr	r3, [pc, #232]	; (80051a4 <DMA_ITConfig+0x154>)
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d014      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4b39      	ldr	r3, [pc, #228]	; (80051a8 <DMA_ITConfig+0x158>)
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d010      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	4b38      	ldr	r3, [pc, #224]	; (80051ac <DMA_ITConfig+0x15c>)
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d00c      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4b37      	ldr	r3, [pc, #220]	; (80051b0 <DMA_ITConfig+0x160>)
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d008      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4b36      	ldr	r3, [pc, #216]	; (80051b4 <DMA_ITConfig+0x164>)
 80050da:	429a      	cmp	r2, r3
 80050dc:	d004      	beq.n	80050e8 <DMA_ITConfig+0x98>
 80050de:	4836      	ldr	r0, [pc, #216]	; (80051b8 <DMA_ITConfig+0x168>)
 80050e0:	f240 414f 	movw	r1, #1103	; 0x44f
 80050e4:	f7fc fe90 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f023 039e 	bic.w	r3, r3, #158	; 0x9e
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d102      	bne.n	80050f8 <DMA_ITConfig+0xa8>
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d104      	bne.n	8005102 <DMA_ITConfig+0xb2>
 80050f8:	482f      	ldr	r0, [pc, #188]	; (80051b8 <DMA_ITConfig+0x168>)
 80050fa:	f44f 618a 	mov.w	r1, #1104	; 0x450
 80050fe:	f7fc fe83 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d007      	beq.n	8005118 <DMA_ITConfig+0xc8>
 8005108:	79fb      	ldrb	r3, [r7, #7]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d004      	beq.n	8005118 <DMA_ITConfig+0xc8>
 800510e:	482a      	ldr	r0, [pc, #168]	; (80051b8 <DMA_ITConfig+0x168>)
 8005110:	f240 4151 	movw	r1, #1105	; 0x451
 8005114:	f7fc fe78 	bl	8001e08 <assert_failed>

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00f      	beq.n	8005142 <DMA_ITConfig+0xf2>
  {
    if (NewState != DISABLE)
 8005122:	79fb      	ldrb	r3, [r7, #7]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d006      	beq.n	8005136 <DMA_ITConfig+0xe6>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	615a      	str	r2, [r3, #20]
 8005134:	e005      	b.n	8005142 <DMA_ITConfig+0xf2>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b80      	cmp	r3, #128	; 0x80
 8005146:	d014      	beq.n	8005172 <DMA_ITConfig+0x122>
  {
    if (NewState != DISABLE)
 8005148:	79fb      	ldrb	r3, [r7, #7]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d008      	beq.n	8005160 <DMA_ITConfig+0x110>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f003 031e 	and.w	r3, r3, #30
 8005158:	431a      	orrs	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	e008      	b.n	8005172 <DMA_ITConfig+0x122>
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	f003 031e 	and.w	r3, r3, #30
 800516a:	43db      	mvns	r3, r3
 800516c:	401a      	ands	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	40026010 	.word	0x40026010
 800517c:	40026028 	.word	0x40026028
 8005180:	40026040 	.word	0x40026040
 8005184:	40026058 	.word	0x40026058
 8005188:	40026070 	.word	0x40026070
 800518c:	40026088 	.word	0x40026088
 8005190:	400260a0 	.word	0x400260a0
 8005194:	400260b8 	.word	0x400260b8
 8005198:	40026410 	.word	0x40026410
 800519c:	40026428 	.word	0x40026428
 80051a0:	40026440 	.word	0x40026440
 80051a4:	40026458 	.word	0x40026458
 80051a8:	40026470 	.word	0x40026470
 80051ac:	40026488 	.word	0x40026488
 80051b0:	400264a0 	.word	0x400264a0
 80051b4:	400264b8 	.word	0x400264b8
 80051b8:	08007318 	.word	0x08007318

080051bc <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 80051c6:	2300      	movs	r3, #0
 80051c8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	2300      	movs	r3, #0
 80051d0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	4b97      	ldr	r3, [pc, #604]	; (8005434 <DMA_GetITStatus+0x278>)
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d040      	beq.n	800525c <DMA_GetITStatus+0xa0>
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4b96      	ldr	r3, [pc, #600]	; (8005438 <DMA_GetITStatus+0x27c>)
 80051de:	429a      	cmp	r2, r3
 80051e0:	d03c      	beq.n	800525c <DMA_GetITStatus+0xa0>
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	4b95      	ldr	r3, [pc, #596]	; (800543c <DMA_GetITStatus+0x280>)
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d038      	beq.n	800525c <DMA_GetITStatus+0xa0>
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	4b94      	ldr	r3, [pc, #592]	; (8005440 <DMA_GetITStatus+0x284>)
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d034      	beq.n	800525c <DMA_GetITStatus+0xa0>
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	4b93      	ldr	r3, [pc, #588]	; (8005444 <DMA_GetITStatus+0x288>)
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d030      	beq.n	800525c <DMA_GetITStatus+0xa0>
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	4b92      	ldr	r3, [pc, #584]	; (8005448 <DMA_GetITStatus+0x28c>)
 80051fe:	429a      	cmp	r2, r3
 8005200:	d02c      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	4b91      	ldr	r3, [pc, #580]	; (800544c <DMA_GetITStatus+0x290>)
 8005206:	429a      	cmp	r2, r3
 8005208:	d028      	beq.n	800525c <DMA_GetITStatus+0xa0>
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	4b90      	ldr	r3, [pc, #576]	; (8005450 <DMA_GetITStatus+0x294>)
 800520e:	429a      	cmp	r2, r3
 8005210:	d024      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	4b8f      	ldr	r3, [pc, #572]	; (8005454 <DMA_GetITStatus+0x298>)
 8005216:	429a      	cmp	r2, r3
 8005218:	d020      	beq.n	800525c <DMA_GetITStatus+0xa0>
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4b8e      	ldr	r3, [pc, #568]	; (8005458 <DMA_GetITStatus+0x29c>)
 800521e:	429a      	cmp	r2, r3
 8005220:	d01c      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	4b8d      	ldr	r3, [pc, #564]	; (800545c <DMA_GetITStatus+0x2a0>)
 8005226:	429a      	cmp	r2, r3
 8005228:	d018      	beq.n	800525c <DMA_GetITStatus+0xa0>
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	4b8c      	ldr	r3, [pc, #560]	; (8005460 <DMA_GetITStatus+0x2a4>)
 800522e:	429a      	cmp	r2, r3
 8005230:	d014      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	4b8b      	ldr	r3, [pc, #556]	; (8005464 <DMA_GetITStatus+0x2a8>)
 8005236:	429a      	cmp	r2, r3
 8005238:	d010      	beq.n	800525c <DMA_GetITStatus+0xa0>
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	4b8a      	ldr	r3, [pc, #552]	; (8005468 <DMA_GetITStatus+0x2ac>)
 800523e:	429a      	cmp	r2, r3
 8005240:	d00c      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	4b89      	ldr	r3, [pc, #548]	; (800546c <DMA_GetITStatus+0x2b0>)
 8005246:	429a      	cmp	r2, r3
 8005248:	d008      	beq.n	800525c <DMA_GetITStatus+0xa0>
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	4b88      	ldr	r3, [pc, #544]	; (8005470 <DMA_GetITStatus+0x2b4>)
 800524e:	429a      	cmp	r2, r3
 8005250:	d004      	beq.n	800525c <DMA_GetITStatus+0xa0>
 8005252:	4888      	ldr	r0, [pc, #544]	; (8005474 <DMA_GetITStatus+0x2b8>)
 8005254:	f240 4187 	movw	r1, #1159	; 0x487
 8005258:	f7fc fdd6 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_GET_IT(DMA_IT));
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	4b86      	ldr	r3, [pc, #536]	; (8005478 <DMA_GetITStatus+0x2bc>)
 8005260:	429a      	cmp	r2, r3
 8005262:	f000 80a9 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	4b84      	ldr	r3, [pc, #528]	; (800547c <DMA_GetITStatus+0x2c0>)
 800526a:	429a      	cmp	r2, r3
 800526c:	f000 80a4 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 8005270:	683a      	ldr	r2, [r7, #0]
 8005272:	4b83      	ldr	r3, [pc, #524]	; (8005480 <DMA_GetITStatus+0x2c4>)
 8005274:	429a      	cmp	r2, r3
 8005276:	f000 809f 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	4b81      	ldr	r3, [pc, #516]	; (8005484 <DMA_GetITStatus+0x2c8>)
 800527e:	429a      	cmp	r2, r3
 8005280:	f000 809a 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	4b80      	ldr	r3, [pc, #512]	; (8005488 <DMA_GetITStatus+0x2cc>)
 8005288:	429a      	cmp	r2, r3
 800528a:	f000 8095 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 800528e:	683a      	ldr	r2, [r7, #0]
 8005290:	4b7e      	ldr	r3, [pc, #504]	; (800548c <DMA_GetITStatus+0x2d0>)
 8005292:	429a      	cmp	r2, r3
 8005294:	f000 8090 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	4b7d      	ldr	r3, [pc, #500]	; (8005490 <DMA_GetITStatus+0x2d4>)
 800529c:	429a      	cmp	r2, r3
 800529e:	f000 808b 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	4b7b      	ldr	r3, [pc, #492]	; (8005494 <DMA_GetITStatus+0x2d8>)
 80052a6:	429a      	cmp	r2, r3
 80052a8:	f000 8086 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 80052ac:	683a      	ldr	r2, [r7, #0]
 80052ae:	4b7a      	ldr	r3, [pc, #488]	; (8005498 <DMA_GetITStatus+0x2dc>)
 80052b0:	429a      	cmp	r2, r3
 80052b2:	f000 8081 	beq.w	80053b8 <DMA_GetITStatus+0x1fc>
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	4b78      	ldr	r3, [pc, #480]	; (800549c <DMA_GetITStatus+0x2e0>)
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d07c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	4b77      	ldr	r3, [pc, #476]	; (80054a0 <DMA_GetITStatus+0x2e4>)
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d078      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	4b76      	ldr	r3, [pc, #472]	; (80054a4 <DMA_GetITStatus+0x2e8>)
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d074      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	4b75      	ldr	r3, [pc, #468]	; (80054a8 <DMA_GetITStatus+0x2ec>)
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d070      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	4b74      	ldr	r3, [pc, #464]	; (80054ac <DMA_GetITStatus+0x2f0>)
 80052da:	429a      	cmp	r2, r3
 80052dc:	d06c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052de:	683a      	ldr	r2, [r7, #0]
 80052e0:	4b73      	ldr	r3, [pc, #460]	; (80054b0 <DMA_GetITStatus+0x2f4>)
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d068      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052e6:	683a      	ldr	r2, [r7, #0]
 80052e8:	4b72      	ldr	r3, [pc, #456]	; (80054b4 <DMA_GetITStatus+0x2f8>)
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d064      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052ee:	683a      	ldr	r2, [r7, #0]
 80052f0:	4b71      	ldr	r3, [pc, #452]	; (80054b8 <DMA_GetITStatus+0x2fc>)
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d060      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	4b70      	ldr	r3, [pc, #448]	; (80054bc <DMA_GetITStatus+0x300>)
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d05c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	4b6f      	ldr	r3, [pc, #444]	; (80054c0 <DMA_GetITStatus+0x304>)
 8005302:	429a      	cmp	r2, r3
 8005304:	d058      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	4b6e      	ldr	r3, [pc, #440]	; (80054c4 <DMA_GetITStatus+0x308>)
 800530a:	429a      	cmp	r2, r3
 800530c:	d054      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	4b6d      	ldr	r3, [pc, #436]	; (80054c8 <DMA_GetITStatus+0x30c>)
 8005312:	429a      	cmp	r2, r3
 8005314:	d050      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	4b6c      	ldr	r3, [pc, #432]	; (80054cc <DMA_GetITStatus+0x310>)
 800531a:	429a      	cmp	r2, r3
 800531c:	d04c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	4b6b      	ldr	r3, [pc, #428]	; (80054d0 <DMA_GetITStatus+0x314>)
 8005322:	429a      	cmp	r2, r3
 8005324:	d048      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	4b6a      	ldr	r3, [pc, #424]	; (80054d4 <DMA_GetITStatus+0x318>)
 800532a:	429a      	cmp	r2, r3
 800532c:	d044      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	4b69      	ldr	r3, [pc, #420]	; (80054d8 <DMA_GetITStatus+0x31c>)
 8005332:	429a      	cmp	r2, r3
 8005334:	d040      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	4b68      	ldr	r3, [pc, #416]	; (80054dc <DMA_GetITStatus+0x320>)
 800533a:	429a      	cmp	r2, r3
 800533c:	d03c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800533e:	683a      	ldr	r2, [r7, #0]
 8005340:	4b67      	ldr	r3, [pc, #412]	; (80054e0 <DMA_GetITStatus+0x324>)
 8005342:	429a      	cmp	r2, r3
 8005344:	d038      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	4b66      	ldr	r3, [pc, #408]	; (80054e4 <DMA_GetITStatus+0x328>)
 800534a:	429a      	cmp	r2, r3
 800534c:	d034      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	4b65      	ldr	r3, [pc, #404]	; (80054e8 <DMA_GetITStatus+0x32c>)
 8005352:	429a      	cmp	r2, r3
 8005354:	d030      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	4b64      	ldr	r3, [pc, #400]	; (80054ec <DMA_GetITStatus+0x330>)
 800535a:	429a      	cmp	r2, r3
 800535c:	d02c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	4b63      	ldr	r3, [pc, #396]	; (80054f0 <DMA_GetITStatus+0x334>)
 8005362:	429a      	cmp	r2, r3
 8005364:	d028      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005366:	683a      	ldr	r2, [r7, #0]
 8005368:	4b62      	ldr	r3, [pc, #392]	; (80054f4 <DMA_GetITStatus+0x338>)
 800536a:	429a      	cmp	r2, r3
 800536c:	d024      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	4b61      	ldr	r3, [pc, #388]	; (80054f8 <DMA_GetITStatus+0x33c>)
 8005372:	429a      	cmp	r2, r3
 8005374:	d020      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	4b60      	ldr	r3, [pc, #384]	; (80054fc <DMA_GetITStatus+0x340>)
 800537a:	429a      	cmp	r2, r3
 800537c:	d01c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800537e:	683a      	ldr	r2, [r7, #0]
 8005380:	4b5f      	ldr	r3, [pc, #380]	; (8005500 <DMA_GetITStatus+0x344>)
 8005382:	429a      	cmp	r2, r3
 8005384:	d018      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	4b5e      	ldr	r3, [pc, #376]	; (8005504 <DMA_GetITStatus+0x348>)
 800538a:	429a      	cmp	r2, r3
 800538c:	d014      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	4b5d      	ldr	r3, [pc, #372]	; (8005508 <DMA_GetITStatus+0x34c>)
 8005392:	429a      	cmp	r2, r3
 8005394:	d010      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	4b5c      	ldr	r3, [pc, #368]	; (800550c <DMA_GetITStatus+0x350>)
 800539a:	429a      	cmp	r2, r3
 800539c:	d00c      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 800539e:	683a      	ldr	r2, [r7, #0]
 80053a0:	4b5b      	ldr	r3, [pc, #364]	; (8005510 <DMA_GetITStatus+0x354>)
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d008      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	4b5a      	ldr	r3, [pc, #360]	; (8005514 <DMA_GetITStatus+0x358>)
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d004      	beq.n	80053b8 <DMA_GetITStatus+0x1fc>
 80053ae:	4831      	ldr	r0, [pc, #196]	; (8005474 <DMA_GetITStatus+0x2b8>)
 80053b0:	f44f 6191 	mov.w	r1, #1160	; 0x488
 80053b4:	f7fc fd28 	bl	8001e08 <assert_failed>
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	4b57      	ldr	r3, [pc, #348]	; (8005518 <DMA_GetITStatus+0x35c>)
 80053bc:	429a      	cmp	r2, r3
 80053be:	d802      	bhi.n	80053c6 <DMA_GetITStatus+0x20a>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80053c0:	4b56      	ldr	r3, [pc, #344]	; (800551c <DMA_GetITStatus+0x360>)
 80053c2:	613b      	str	r3, [r7, #16]
 80053c4:	e001      	b.n	80053ca <DMA_GetITStatus+0x20e>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80053c6:	4b56      	ldr	r3, [pc, #344]	; (8005520 <DMA_GetITStatus+0x364>)
 80053c8:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80053d0:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <DMA_GetITStatus+0x232>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	0adb      	lsrs	r3, r3, #11
 80053dc:	f003 031e 	and.w	r3, r3, #30
 80053e0:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4013      	ands	r3, r2
 80053ea:	60bb      	str	r3, [r7, #8]
 80053ec:	e004      	b.n	80053f8 <DMA_GetITStatus+0x23c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053f6:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <DMA_GetITStatus+0x24e>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e002      	b.n	8005410 <DMA_GetITStatus+0x254>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8005416:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800541a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d07e      	beq.n	8005524 <DMA_GetITStatus+0x368>
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d07b      	beq.n	8005524 <DMA_GetITStatus+0x368>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 800542c:	2301      	movs	r3, #1
 800542e:	75fb      	strb	r3, [r7, #23]
 8005430:	e07a      	b.n	8005528 <DMA_GetITStatus+0x36c>
 8005432:	bf00      	nop
 8005434:	40026010 	.word	0x40026010
 8005438:	40026028 	.word	0x40026028
 800543c:	40026040 	.word	0x40026040
 8005440:	40026058 	.word	0x40026058
 8005444:	40026070 	.word	0x40026070
 8005448:	40026088 	.word	0x40026088
 800544c:	400260a0 	.word	0x400260a0
 8005450:	400260b8 	.word	0x400260b8
 8005454:	40026410 	.word	0x40026410
 8005458:	40026428 	.word	0x40026428
 800545c:	40026440 	.word	0x40026440
 8005460:	40026458 	.word	0x40026458
 8005464:	40026470 	.word	0x40026470
 8005468:	40026488 	.word	0x40026488
 800546c:	400264a0 	.word	0x400264a0
 8005470:	400264b8 	.word	0x400264b8
 8005474:	08007318 	.word	0x08007318
 8005478:	10008020 	.word	0x10008020
 800547c:	10004010 	.word	0x10004010
 8005480:	10002008 	.word	0x10002008
 8005484:	10001004 	.word	0x10001004
 8005488:	90000001 	.word	0x90000001
 800548c:	10008800 	.word	0x10008800
 8005490:	10004400 	.word	0x10004400
 8005494:	10002200 	.word	0x10002200
 8005498:	10001100 	.word	0x10001100
 800549c:	90000040 	.word	0x90000040
 80054a0:	10208000 	.word	0x10208000
 80054a4:	10104000 	.word	0x10104000
 80054a8:	10082000 	.word	0x10082000
 80054ac:	10041000 	.word	0x10041000
 80054b0:	90010000 	.word	0x90010000
 80054b4:	18008000 	.word	0x18008000
 80054b8:	14004000 	.word	0x14004000
 80054bc:	12002000 	.word	0x12002000
 80054c0:	11001000 	.word	0x11001000
 80054c4:	90400000 	.word	0x90400000
 80054c8:	20008020 	.word	0x20008020
 80054cc:	20004010 	.word	0x20004010
 80054d0:	20002008 	.word	0x20002008
 80054d4:	20001004 	.word	0x20001004
 80054d8:	a0000001 	.word	0xa0000001
 80054dc:	20008800 	.word	0x20008800
 80054e0:	20004400 	.word	0x20004400
 80054e4:	20002200 	.word	0x20002200
 80054e8:	20001100 	.word	0x20001100
 80054ec:	a0000040 	.word	0xa0000040
 80054f0:	20208000 	.word	0x20208000
 80054f4:	20104000 	.word	0x20104000
 80054f8:	20082000 	.word	0x20082000
 80054fc:	20041000 	.word	0x20041000
 8005500:	a0010000 	.word	0xa0010000
 8005504:	28008000 	.word	0x28008000
 8005508:	24004000 	.word	0x24004000
 800550c:	22002000 	.word	0x22002000
 8005510:	21001000 	.word	0x21001000
 8005514:	a0400000 	.word	0xa0400000
 8005518:	4002640f 	.word	0x4002640f
 800551c:	40026000 	.word	0x40026000
 8005520:	40026400 	.word	0x40026400
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8005524:	2300      	movs	r3, #0
 8005526:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8005528:	7dfb      	ldrb	r3, [r7, #23]
}
 800552a:	4618      	mov	r0, r3
 800552c:	3718      	adds	r7, #24
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop

08005534 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef* DMAy;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	4b3d      	ldr	r3, [pc, #244]	; (8005638 <DMA_ClearITPendingBit+0x104>)
 8005542:	429a      	cmp	r2, r3
 8005544:	d040      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	4b3c      	ldr	r3, [pc, #240]	; (800563c <DMA_ClearITPendingBit+0x108>)
 800554a:	429a      	cmp	r2, r3
 800554c:	d03c      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	4b3b      	ldr	r3, [pc, #236]	; (8005640 <DMA_ClearITPendingBit+0x10c>)
 8005552:	429a      	cmp	r2, r3
 8005554:	d038      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	4b3a      	ldr	r3, [pc, #232]	; (8005644 <DMA_ClearITPendingBit+0x110>)
 800555a:	429a      	cmp	r2, r3
 800555c:	d034      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4b39      	ldr	r3, [pc, #228]	; (8005648 <DMA_ClearITPendingBit+0x114>)
 8005562:	429a      	cmp	r2, r3
 8005564:	d030      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	4b38      	ldr	r3, [pc, #224]	; (800564c <DMA_ClearITPendingBit+0x118>)
 800556a:	429a      	cmp	r2, r3
 800556c:	d02c      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	4b37      	ldr	r3, [pc, #220]	; (8005650 <DMA_ClearITPendingBit+0x11c>)
 8005572:	429a      	cmp	r2, r3
 8005574:	d028      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	4b36      	ldr	r3, [pc, #216]	; (8005654 <DMA_ClearITPendingBit+0x120>)
 800557a:	429a      	cmp	r2, r3
 800557c:	d024      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	4b35      	ldr	r3, [pc, #212]	; (8005658 <DMA_ClearITPendingBit+0x124>)
 8005582:	429a      	cmp	r2, r3
 8005584:	d020      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	4b34      	ldr	r3, [pc, #208]	; (800565c <DMA_ClearITPendingBit+0x128>)
 800558a:	429a      	cmp	r2, r3
 800558c:	d01c      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	4b33      	ldr	r3, [pc, #204]	; (8005660 <DMA_ClearITPendingBit+0x12c>)
 8005592:	429a      	cmp	r2, r3
 8005594:	d018      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	4b32      	ldr	r3, [pc, #200]	; (8005664 <DMA_ClearITPendingBit+0x130>)
 800559a:	429a      	cmp	r2, r3
 800559c:	d014      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	4b31      	ldr	r3, [pc, #196]	; (8005668 <DMA_ClearITPendingBit+0x134>)
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d010      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	4b30      	ldr	r3, [pc, #192]	; (800566c <DMA_ClearITPendingBit+0x138>)
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d00c      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	4b2f      	ldr	r3, [pc, #188]	; (8005670 <DMA_ClearITPendingBit+0x13c>)
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d008      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	4b2e      	ldr	r3, [pc, #184]	; (8005674 <DMA_ClearITPendingBit+0x140>)
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d004      	beq.n	80055c8 <DMA_ClearITPendingBit+0x94>
 80055be:	482e      	ldr	r0, [pc, #184]	; (8005678 <DMA_ClearITPendingBit+0x144>)
 80055c0:	f240 41d7 	movw	r1, #1239	; 0x4d7
 80055c4:	f7fc fc20 	bl	8001e08 <assert_failed>
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80055d2:	d00c      	beq.n	80055ee <DMA_ClearITPendingBit+0xba>
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d007      	beq.n	80055ee <DMA_ClearITPendingBit+0xba>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d004      	beq.n	80055ee <DMA_ClearITPendingBit+0xba>
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	4b25      	ldr	r3, [pc, #148]	; (800567c <DMA_ClearITPendingBit+0x148>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d004      	beq.n	80055f8 <DMA_ClearITPendingBit+0xc4>
 80055ee:	4822      	ldr	r0, [pc, #136]	; (8005678 <DMA_ClearITPendingBit+0x144>)
 80055f0:	f44f 619b 	mov.w	r1, #1240	; 0x4d8
 80055f4:	f7fc fc08 	bl	8001e08 <assert_failed>

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	4b21      	ldr	r3, [pc, #132]	; (8005680 <DMA_ClearITPendingBit+0x14c>)
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d802      	bhi.n	8005606 <DMA_ClearITPendingBit+0xd2>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8005600:	4b20      	ldr	r3, [pc, #128]	; (8005684 <DMA_ClearITPendingBit+0x150>)
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	e001      	b.n	800560a <DMA_ClearITPendingBit+0xd6>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8005606:	4b20      	ldr	r3, [pc, #128]	; (8005688 <DMA_ClearITPendingBit+0x154>)
 8005608:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d007      	beq.n	8005624 <DMA_ClearITPendingBit+0xf0>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800561a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	60d3      	str	r3, [r2, #12]
 8005622:	e006      	b.n	8005632 <DMA_ClearITPendingBit+0xfe>
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800562a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	6093      	str	r3, [r2, #8]
  }   
}
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	40026010 	.word	0x40026010
 800563c:	40026028 	.word	0x40026028
 8005640:	40026040 	.word	0x40026040
 8005644:	40026058 	.word	0x40026058
 8005648:	40026070 	.word	0x40026070
 800564c:	40026088 	.word	0x40026088
 8005650:	400260a0 	.word	0x400260a0
 8005654:	400260b8 	.word	0x400260b8
 8005658:	40026410 	.word	0x40026410
 800565c:	40026428 	.word	0x40026428
 8005660:	40026440 	.word	0x40026440
 8005664:	40026458 	.word	0x40026458
 8005668:	40026470 	.word	0x40026470
 800566c:	40026488 	.word	0x40026488
 8005670:	400264a0 	.word	0x400264a0
 8005674:	400264b8 	.word	0x400264b8
 8005678:	08007318 	.word	0x08007318
 800567c:	40820082 	.word	0x40820082
 8005680:	4002640f 	.word	0x4002640f
 8005684:	40026000 	.word	0x40026000
 8005688:	40026400 	.word	0x40026400

0800568c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8005694:	2300      	movs	r3, #0
 8005696:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	791b      	ldrb	r3, [r3, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d007      	beq.n	80056b0 <EXTI_Init+0x24>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	791b      	ldrb	r3, [r3, #4]
 80056a4:	2b04      	cmp	r3, #4
 80056a6:	d003      	beq.n	80056b0 <EXTI_Init+0x24>
 80056a8:	4848      	ldr	r0, [pc, #288]	; (80057cc <EXTI_Init+0x140>)
 80056aa:	217c      	movs	r1, #124	; 0x7c
 80056ac:	f7fc fbac 	bl	8001e08 <assert_failed>
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	795b      	ldrb	r3, [r3, #5]
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d00b      	beq.n	80056d0 <EXTI_Init+0x44>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	795b      	ldrb	r3, [r3, #5]
 80056bc:	2b0c      	cmp	r3, #12
 80056be:	d007      	beq.n	80056d0 <EXTI_Init+0x44>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	795b      	ldrb	r3, [r3, #5]
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d003      	beq.n	80056d0 <EXTI_Init+0x44>
 80056c8:	4840      	ldr	r0, [pc, #256]	; (80057cc <EXTI_Init+0x140>)
 80056ca:	217d      	movs	r1, #125	; 0x7d
 80056cc:	f7fc fb9c 	bl	8001e08 <assert_failed>
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	0ddb      	lsrs	r3, r3, #23
 80056d6:	05db      	lsls	r3, r3, #23
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d103      	bne.n	80056e4 <EXTI_Init+0x58>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d103      	bne.n	80056ec <EXTI_Init+0x60>
 80056e4:	4839      	ldr	r0, [pc, #228]	; (80057cc <EXTI_Init+0x140>)
 80056e6:	217e      	movs	r1, #126	; 0x7e
 80056e8:	f7fc fb8e 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	799b      	ldrb	r3, [r3, #6]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d007      	beq.n	8005704 <EXTI_Init+0x78>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	799b      	ldrb	r3, [r3, #6]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d003      	beq.n	8005704 <EXTI_Init+0x78>
 80056fc:	4833      	ldr	r0, [pc, #204]	; (80057cc <EXTI_Init+0x140>)
 80056fe:	217f      	movs	r1, #127	; 0x7f
 8005700:	f7fc fb82 	bl	8001e08 <assert_failed>

  tmp = (uint32_t)EXTI_BASE;
 8005704:	4b32      	ldr	r3, [pc, #200]	; (80057d0 <EXTI_Init+0x144>)
 8005706:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	799b      	ldrb	r3, [r3, #6]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d04d      	beq.n	80057ac <EXTI_Init+0x120>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8005710:	4b2f      	ldr	r3, [pc, #188]	; (80057d0 <EXTI_Init+0x144>)
 8005712:	4a2f      	ldr	r2, [pc, #188]	; (80057d0 <EXTI_Init+0x144>)
 8005714:	6811      	ldr	r1, [r2, #0]
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6812      	ldr	r2, [r2, #0]
 800571a:	43d2      	mvns	r2, r2
 800571c:	400a      	ands	r2, r1
 800571e:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8005720:	4b2b      	ldr	r3, [pc, #172]	; (80057d0 <EXTI_Init+0x144>)
 8005722:	4a2b      	ldr	r2, [pc, #172]	; (80057d0 <EXTI_Init+0x144>)
 8005724:	6851      	ldr	r1, [r2, #4]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	6812      	ldr	r2, [r2, #0]
 800572a:	43d2      	mvns	r2, r2
 800572c:	400a      	ands	r2, r1
 800572e:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	791b      	ldrb	r3, [r3, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	4413      	add	r3, r2
 8005738:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	6811      	ldr	r1, [r2, #0]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8005748:	4b21      	ldr	r3, [pc, #132]	; (80057d0 <EXTI_Init+0x144>)
 800574a:	4a21      	ldr	r2, [pc, #132]	; (80057d0 <EXTI_Init+0x144>)
 800574c:	6891      	ldr	r1, [r2, #8]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	6812      	ldr	r2, [r2, #0]
 8005752:	43d2      	mvns	r2, r2
 8005754:	400a      	ands	r2, r1
 8005756:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8005758:	4b1d      	ldr	r3, [pc, #116]	; (80057d0 <EXTI_Init+0x144>)
 800575a:	4a1d      	ldr	r2, [pc, #116]	; (80057d0 <EXTI_Init+0x144>)
 800575c:	68d1      	ldr	r1, [r2, #12]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6812      	ldr	r2, [r2, #0]
 8005762:	43d2      	mvns	r2, r2
 8005764:	400a      	ands	r2, r1
 8005766:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	795b      	ldrb	r3, [r3, #5]
 800576c:	2b10      	cmp	r3, #16
 800576e:	d10e      	bne.n	800578e <EXTI_Init+0x102>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8005770:	4b17      	ldr	r3, [pc, #92]	; (80057d0 <EXTI_Init+0x144>)
 8005772:	4a17      	ldr	r2, [pc, #92]	; (80057d0 <EXTI_Init+0x144>)
 8005774:	6891      	ldr	r1, [r2, #8]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 800577e:	4b14      	ldr	r3, [pc, #80]	; (80057d0 <EXTI_Init+0x144>)
 8005780:	4a13      	ldr	r2, [pc, #76]	; (80057d0 <EXTI_Init+0x144>)
 8005782:	68d1      	ldr	r1, [r2, #12]
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	6812      	ldr	r2, [r2, #0]
 8005788:	430a      	orrs	r2, r1
 800578a:	60da      	str	r2, [r3, #12]
 800578c:	e01b      	b.n	80057c6 <EXTI_Init+0x13a>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 800578e:	4b10      	ldr	r3, [pc, #64]	; (80057d0 <EXTI_Init+0x144>)
 8005790:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	795b      	ldrb	r3, [r3, #5]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	4413      	add	r3, r2
 800579a:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	6811      	ldr	r1, [r2, #0]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	6812      	ldr	r2, [r2, #0]
 80057a6:	430a      	orrs	r2, r1
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	e00c      	b.n	80057c6 <EXTI_Init+0x13a>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	791b      	ldrb	r3, [r3, #4]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	4413      	add	r3, r2
 80057b4:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	6811      	ldr	r1, [r2, #0]
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	6812      	ldr	r2, [r2, #0]
 80057c0:	43d2      	mvns	r2, r2
 80057c2:	400a      	ands	r2, r1
 80057c4:	601a      	str	r2, [r3, #0]
  }
}
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	08007368 	.word	0x08007368
 80057d0:	40013c00 	.word	0x40013c00

080057d4 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	0ddb      	lsrs	r3, r3, #23
 80057e0:	05db      	lsls	r3, r3, #23
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d102      	bne.n	80057ec <EXTI_ClearFlag+0x18>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d103      	bne.n	80057f4 <EXTI_ClearFlag+0x20>
 80057ec:	4804      	ldr	r0, [pc, #16]	; (8005800 <EXTI_ClearFlag+0x2c>)
 80057ee:	21f6      	movs	r1, #246	; 0xf6
 80057f0:	f7fc fb0a 	bl	8001e08 <assert_failed>
  
  EXTI->PR = EXTI_Line;
 80057f4:	4b03      	ldr	r3, [pc, #12]	; (8005804 <EXTI_ClearFlag+0x30>)
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	615a      	str	r2, [r3, #20]
}
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	08007368 	.word	0x08007368
 8005804:	40013c00 	.word	0x40013c00

08005808 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8005810:	2300      	movs	r3, #0
 8005812:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d055      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b02      	cmp	r3, #2
 8005822:	d052      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b04      	cmp	r3, #4
 8005828:	d04f      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b08      	cmp	r3, #8
 800582e:	d04c      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b10      	cmp	r3, #16
 8005834:	d049      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b20      	cmp	r3, #32
 800583a:	d046      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b40      	cmp	r3, #64	; 0x40
 8005840:	d043      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2b80      	cmp	r3, #128	; 0x80
 8005846:	d040      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800584e:	d03c      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005856:	d038      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800585e:	d034      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005866:	d030      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800586e:	d02c      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005876:	d028      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800587e:	d024      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005886:	d020      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800588e:	d01c      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005896:	d018      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800589e:	d014      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80058a6:	d010      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058ae:	d00c      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058b6:	d008      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058be:	d004      	beq.n	80058ca <EXTI_GetITStatus+0xc2>
 80058c0:	480e      	ldr	r0, [pc, #56]	; (80058fc <EXTI_GetITStatus+0xf4>)
 80058c2:	f44f 7183 	mov.w	r1, #262	; 0x106
 80058c6:	f7fc fa9f 	bl	8001e08 <assert_failed>
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80058ca:	4b0d      	ldr	r3, [pc, #52]	; (8005900 <EXTI_GetITStatus+0xf8>)
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4013      	ands	r3, r2
 80058d2:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80058d4:	4b0a      	ldr	r3, [pc, #40]	; (8005900 <EXTI_GetITStatus+0xf8>)
 80058d6:	695a      	ldr	r2, [r3, #20]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4013      	ands	r3, r2
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d005      	beq.n	80058ec <EXTI_GetITStatus+0xe4>
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d002      	beq.n	80058ec <EXTI_GetITStatus+0xe4>
  {
    bitstatus = SET;
 80058e6:	2301      	movs	r3, #1
 80058e8:	73fb      	strb	r3, [r7, #15]
 80058ea:	e001      	b.n	80058f0 <EXTI_GetITStatus+0xe8>
  }
  else
  {
    bitstatus = RESET;
 80058ec:	2300      	movs	r3, #0
 80058ee:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3710      	adds	r7, #16
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	08007368 	.word	0x08007368
 8005900:	40013c00 	.word	0x40013c00

08005904 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800590e:	2300      	movs	r3, #0
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	2300      	movs	r3, #0
 8005914:	613b      	str	r3, [r7, #16]
 8005916:	2300      	movs	r3, #0
 8005918:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	4b7a      	ldr	r3, [pc, #488]	; (8005b08 <GPIO_Init+0x204>)
 800591e:	429a      	cmp	r2, r3
 8005920:	d023      	beq.n	800596a <GPIO_Init+0x66>
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	4b79      	ldr	r3, [pc, #484]	; (8005b0c <GPIO_Init+0x208>)
 8005926:	429a      	cmp	r2, r3
 8005928:	d01f      	beq.n	800596a <GPIO_Init+0x66>
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	4b78      	ldr	r3, [pc, #480]	; (8005b10 <GPIO_Init+0x20c>)
 800592e:	429a      	cmp	r2, r3
 8005930:	d01b      	beq.n	800596a <GPIO_Init+0x66>
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	4b77      	ldr	r3, [pc, #476]	; (8005b14 <GPIO_Init+0x210>)
 8005936:	429a      	cmp	r2, r3
 8005938:	d017      	beq.n	800596a <GPIO_Init+0x66>
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	4b76      	ldr	r3, [pc, #472]	; (8005b18 <GPIO_Init+0x214>)
 800593e:	429a      	cmp	r2, r3
 8005940:	d013      	beq.n	800596a <GPIO_Init+0x66>
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	4b75      	ldr	r3, [pc, #468]	; (8005b1c <GPIO_Init+0x218>)
 8005946:	429a      	cmp	r2, r3
 8005948:	d00f      	beq.n	800596a <GPIO_Init+0x66>
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4b74      	ldr	r3, [pc, #464]	; (8005b20 <GPIO_Init+0x21c>)
 800594e:	429a      	cmp	r2, r3
 8005950:	d00b      	beq.n	800596a <GPIO_Init+0x66>
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	4b73      	ldr	r3, [pc, #460]	; (8005b24 <GPIO_Init+0x220>)
 8005956:	429a      	cmp	r2, r3
 8005958:	d007      	beq.n	800596a <GPIO_Init+0x66>
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	4b72      	ldr	r3, [pc, #456]	; (8005b28 <GPIO_Init+0x224>)
 800595e:	429a      	cmp	r2, r3
 8005960:	d003      	beq.n	800596a <GPIO_Init+0x66>
 8005962:	4872      	ldr	r0, [pc, #456]	; (8005b2c <GPIO_Init+0x228>)
 8005964:	21bb      	movs	r1, #187	; 0xbb
 8005966:	f7fc fa4f 	bl	8001e08 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d103      	bne.n	800597a <GPIO_Init+0x76>
 8005972:	486e      	ldr	r0, [pc, #440]	; (8005b2c <GPIO_Init+0x228>)
 8005974:	21bc      	movs	r1, #188	; 0xbc
 8005976:	f7fc fa47 	bl	8001e08 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	791b      	ldrb	r3, [r3, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00f      	beq.n	80059a2 <GPIO_Init+0x9e>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	791b      	ldrb	r3, [r3, #4]
 8005986:	2b01      	cmp	r3, #1
 8005988:	d00b      	beq.n	80059a2 <GPIO_Init+0x9e>
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	791b      	ldrb	r3, [r3, #4]
 800598e:	2b02      	cmp	r3, #2
 8005990:	d007      	beq.n	80059a2 <GPIO_Init+0x9e>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	791b      	ldrb	r3, [r3, #4]
 8005996:	2b03      	cmp	r3, #3
 8005998:	d003      	beq.n	80059a2 <GPIO_Init+0x9e>
 800599a:	4864      	ldr	r0, [pc, #400]	; (8005b2c <GPIO_Init+0x228>)
 800599c:	21bd      	movs	r1, #189	; 0xbd
 800599e:	f7fc fa33 	bl	8001e08 <assert_failed>
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	79db      	ldrb	r3, [r3, #7]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <GPIO_Init+0xbe>
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	79db      	ldrb	r3, [r3, #7]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d007      	beq.n	80059c2 <GPIO_Init+0xbe>
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	79db      	ldrb	r3, [r3, #7]
 80059b6:	2b02      	cmp	r3, #2
 80059b8:	d003      	beq.n	80059c2 <GPIO_Init+0xbe>
 80059ba:	485c      	ldr	r0, [pc, #368]	; (8005b2c <GPIO_Init+0x228>)
 80059bc:	21be      	movs	r1, #190	; 0xbe
 80059be:	f7fc fa23 	bl	8001e08 <assert_failed>

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80059c2:	2300      	movs	r3, #0
 80059c4:	617b      	str	r3, [r7, #20]
 80059c6:	e097      	b.n	8005af8 <GPIO_Init+0x1f4>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	2201      	movs	r2, #1
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	4013      	ands	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	f040 8086 	bne.w	8005af2 <GPIO_Init+0x1ee>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	2103      	movs	r1, #3
 80059f0:	fa01 f303 	lsl.w	r3, r1, r3
 80059f4:	43db      	mvns	r3, r3
 80059f6:	401a      	ands	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	791b      	ldrb	r3, [r3, #4]
 8005a04:	4619      	mov	r1, r3
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	791b      	ldrb	r3, [r3, #4]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d003      	beq.n	8005a24 <GPIO_Init+0x120>
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	791b      	ldrb	r3, [r3, #4]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d14e      	bne.n	8005ac2 <GPIO_Init+0x1be>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	795b      	ldrb	r3, [r3, #5]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00f      	beq.n	8005a4c <GPIO_Init+0x148>
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	795b      	ldrb	r3, [r3, #5]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d00b      	beq.n	8005a4c <GPIO_Init+0x148>
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	795b      	ldrb	r3, [r3, #5]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d007      	beq.n	8005a4c <GPIO_Init+0x148>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	795b      	ldrb	r3, [r3, #5]
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d003      	beq.n	8005a4c <GPIO_Init+0x148>
 8005a44:	4839      	ldr	r0, [pc, #228]	; (8005b2c <GPIO_Init+0x228>)
 8005a46:	21d0      	movs	r1, #208	; 0xd0
 8005a48:	f7fc f9de 	bl	8001e08 <assert_failed>

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	2103      	movs	r1, #3
 8005a56:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	401a      	ands	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	795b      	ldrb	r3, [r3, #5]
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	005b      	lsls	r3, r3, #1
 8005a70:	fa01 f303 	lsl.w	r3, r1, r3
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	799b      	ldrb	r3, [r3, #6]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d007      	beq.n	8005a92 <GPIO_Init+0x18e>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	799b      	ldrb	r3, [r3, #6]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d003      	beq.n	8005a92 <GPIO_Init+0x18e>
 8005a8a:	4828      	ldr	r0, [pc, #160]	; (8005b2c <GPIO_Init+0x228>)
 8005a8c:	21d7      	movs	r1, #215	; 0xd7
 8005a8e:	f7fc f9bb 	bl	8001e08 <assert_failed>

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa0:	43db      	mvns	r3, r3
 8005aa2:	401a      	ands	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	799b      	ldrb	r3, [r3, #6]
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	2103      	movs	r1, #3
 8005ace:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad2:	43db      	mvns	r3, r3
 8005ad4:	401a      	ands	r2, r3
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	79db      	ldrb	r3, [r3, #7]
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	431a      	orrs	r2, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	3301      	adds	r3, #1
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2b0f      	cmp	r3, #15
 8005afc:	f67f af64 	bls.w	80059c8 <GPIO_Init+0xc4>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40020000 	.word	0x40020000
 8005b0c:	40020400 	.word	0x40020400
 8005b10:	40020800 	.word	0x40020800
 8005b14:	40020c00 	.word	0x40020c00
 8005b18:	40021000 	.word	0x40021000
 8005b1c:	40021400 	.word	0x40021400
 8005b20:	40021800 	.word	0x40021800
 8005b24:	40021c00 	.word	0x40021c00
 8005b28:	40022000 	.word	0x40022000
 8005b2c:	080073b8 	.word	0x080073b8

08005b30 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	460a      	mov	r2, r1
 8005b3c:	807a      	strh	r2, [r7, #2]
 8005b3e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8005b40:	2300      	movs	r3, #0
 8005b42:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8005b44:	2300      	movs	r3, #0
 8005b46:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4b83      	ldr	r3, [pc, #524]	; (8005d58 <GPIO_PinAFConfig+0x228>)
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d024      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	4b82      	ldr	r3, [pc, #520]	; (8005d5c <GPIO_PinAFConfig+0x22c>)
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d020      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	4b81      	ldr	r3, [pc, #516]	; (8005d60 <GPIO_PinAFConfig+0x230>)
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d01c      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	4b80      	ldr	r3, [pc, #512]	; (8005d64 <GPIO_PinAFConfig+0x234>)
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d018      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	4b7f      	ldr	r3, [pc, #508]	; (8005d68 <GPIO_PinAFConfig+0x238>)
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d014      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	4b7e      	ldr	r3, [pc, #504]	; (8005d6c <GPIO_PinAFConfig+0x23c>)
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d010      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	4b7d      	ldr	r3, [pc, #500]	; (8005d70 <GPIO_PinAFConfig+0x240>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d00c      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	4b7c      	ldr	r3, [pc, #496]	; (8005d74 <GPIO_PinAFConfig+0x244>)
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d008      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	4b7b      	ldr	r3, [pc, #492]	; (8005d78 <GPIO_PinAFConfig+0x248>)
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d004      	beq.n	8005b9a <GPIO_PinAFConfig+0x6a>
 8005b90:	487a      	ldr	r0, [pc, #488]	; (8005d7c <GPIO_PinAFConfig+0x24c>)
 8005b92:	f240 2117 	movw	r1, #535	; 0x217
 8005b96:	f7fc f937 	bl	8001e08 <assert_failed>
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 8005b9a:	887b      	ldrh	r3, [r7, #2]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d031      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005ba0:	887b      	ldrh	r3, [r7, #2]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d02e      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005ba6:	887b      	ldrh	r3, [r7, #2]
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d02b      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bac:	887b      	ldrh	r3, [r7, #2]
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d028      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bb2:	887b      	ldrh	r3, [r7, #2]
 8005bb4:	2b04      	cmp	r3, #4
 8005bb6:	d025      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bb8:	887b      	ldrh	r3, [r7, #2]
 8005bba:	2b05      	cmp	r3, #5
 8005bbc:	d022      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bbe:	887b      	ldrh	r3, [r7, #2]
 8005bc0:	2b06      	cmp	r3, #6
 8005bc2:	d01f      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bc4:	887b      	ldrh	r3, [r7, #2]
 8005bc6:	2b07      	cmp	r3, #7
 8005bc8:	d01c      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bca:	887b      	ldrh	r3, [r7, #2]
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d019      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bd0:	887b      	ldrh	r3, [r7, #2]
 8005bd2:	2b09      	cmp	r3, #9
 8005bd4:	d016      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bd6:	887b      	ldrh	r3, [r7, #2]
 8005bd8:	2b0a      	cmp	r3, #10
 8005bda:	d013      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bdc:	887b      	ldrh	r3, [r7, #2]
 8005bde:	2b0b      	cmp	r3, #11
 8005be0:	d010      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005be2:	887b      	ldrh	r3, [r7, #2]
 8005be4:	2b0c      	cmp	r3, #12
 8005be6:	d00d      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005be8:	887b      	ldrh	r3, [r7, #2]
 8005bea:	2b0d      	cmp	r3, #13
 8005bec:	d00a      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bee:	887b      	ldrh	r3, [r7, #2]
 8005bf0:	2b0e      	cmp	r3, #14
 8005bf2:	d007      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bf4:	887b      	ldrh	r3, [r7, #2]
 8005bf6:	2b0f      	cmp	r3, #15
 8005bf8:	d004      	beq.n	8005c04 <GPIO_PinAFConfig+0xd4>
 8005bfa:	4860      	ldr	r0, [pc, #384]	; (8005d7c <GPIO_PinAFConfig+0x24c>)
 8005bfc:	f44f 7106 	mov.w	r1, #536	; 0x218
 8005c00:	f7fc f902 	bl	8001e08 <assert_failed>
  assert_param(IS_GPIO_AF(GPIO_AF));
 8005c04:	787b      	ldrb	r3, [r7, #1]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d06d      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c0a:	787b      	ldrb	r3, [r7, #1]
 8005c0c:	2b09      	cmp	r3, #9
 8005c0e:	d06a      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c10:	787b      	ldrb	r3, [r7, #1]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d067      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c16:	787b      	ldrb	r3, [r7, #1]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d064      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c1c:	787b      	ldrb	r3, [r7, #1]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d061      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c22:	787b      	ldrb	r3, [r7, #1]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d05e      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c28:	787b      	ldrb	r3, [r7, #1]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d05b      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c2e:	787b      	ldrb	r3, [r7, #1]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d058      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c34:	787b      	ldrb	r3, [r7, #1]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d055      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c3a:	787b      	ldrb	r3, [r7, #1]
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d052      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c40:	787b      	ldrb	r3, [r7, #1]
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d04f      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c46:	787b      	ldrb	r3, [r7, #1]
 8005c48:	2b03      	cmp	r3, #3
 8005c4a:	d04c      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c4c:	787b      	ldrb	r3, [r7, #1]
 8005c4e:	2b04      	cmp	r3, #4
 8005c50:	d049      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c52:	787b      	ldrb	r3, [r7, #1]
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	d046      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c58:	787b      	ldrb	r3, [r7, #1]
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	d043      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c5e:	787b      	ldrb	r3, [r7, #1]
 8005c60:	2b05      	cmp	r3, #5
 8005c62:	d040      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c64:	787b      	ldrb	r3, [r7, #1]
 8005c66:	2b05      	cmp	r3, #5
 8005c68:	d03d      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c6a:	787b      	ldrb	r3, [r7, #1]
 8005c6c:	2b09      	cmp	r3, #9
 8005c6e:	d03a      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c70:	787b      	ldrb	r3, [r7, #1]
 8005c72:	2b06      	cmp	r3, #6
 8005c74:	d037      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c76:	787b      	ldrb	r3, [r7, #1]
 8005c78:	2b09      	cmp	r3, #9
 8005c7a:	d034      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c7c:	787b      	ldrb	r3, [r7, #1]
 8005c7e:	2b07      	cmp	r3, #7
 8005c80:	d031      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c82:	787b      	ldrb	r3, [r7, #1]
 8005c84:	2b07      	cmp	r3, #7
 8005c86:	d02e      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c88:	787b      	ldrb	r3, [r7, #1]
 8005c8a:	2b07      	cmp	r3, #7
 8005c8c:	d02b      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c8e:	787b      	ldrb	r3, [r7, #1]
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d028      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c94:	787b      	ldrb	r3, [r7, #1]
 8005c96:	2b08      	cmp	r3, #8
 8005c98:	d025      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005c9a:	787b      	ldrb	r3, [r7, #1]
 8005c9c:	2b08      	cmp	r3, #8
 8005c9e:	d022      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005ca0:	787b      	ldrb	r3, [r7, #1]
 8005ca2:	2b09      	cmp	r3, #9
 8005ca4:	d01f      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005ca6:	787b      	ldrb	r3, [r7, #1]
 8005ca8:	2b09      	cmp	r3, #9
 8005caa:	d01c      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cac:	787b      	ldrb	r3, [r7, #1]
 8005cae:	2b0a      	cmp	r3, #10
 8005cb0:	d019      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cb2:	787b      	ldrb	r3, [r7, #1]
 8005cb4:	2b0a      	cmp	r3, #10
 8005cb6:	d016      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cb8:	787b      	ldrb	r3, [r7, #1]
 8005cba:	2b0b      	cmp	r3, #11
 8005cbc:	d013      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cbe:	787b      	ldrb	r3, [r7, #1]
 8005cc0:	2b0c      	cmp	r3, #12
 8005cc2:	d010      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cc4:	787b      	ldrb	r3, [r7, #1]
 8005cc6:	2b0c      	cmp	r3, #12
 8005cc8:	d00d      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cca:	787b      	ldrb	r3, [r7, #1]
 8005ccc:	2b0c      	cmp	r3, #12
 8005cce:	d00a      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cd0:	787b      	ldrb	r3, [r7, #1]
 8005cd2:	2b0d      	cmp	r3, #13
 8005cd4:	d007      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cd6:	787b      	ldrb	r3, [r7, #1]
 8005cd8:	2b0f      	cmp	r3, #15
 8005cda:	d004      	beq.n	8005ce6 <GPIO_PinAFConfig+0x1b6>
 8005cdc:	4827      	ldr	r0, [pc, #156]	; (8005d7c <GPIO_PinAFConfig+0x24c>)
 8005cde:	f240 2119 	movw	r1, #537	; 0x219
 8005ce2:	f7fc f891 	bl	8001e08 <assert_failed>
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8005ce6:	787a      	ldrb	r2, [r7, #1]
 8005ce8:	887b      	ldrh	r3, [r7, #2]
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf4:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8005cf6:	887b      	ldrh	r3, [r7, #2]
 8005cf8:	08db      	lsrs	r3, r3, #3
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	887b      	ldrh	r3, [r7, #2]
 8005d00:	08db      	lsrs	r3, r3, #3
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	4619      	mov	r1, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	3108      	adds	r1, #8
 8005d0a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8005d0e:	887b      	ldrh	r3, [r7, #2]
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	200f      	movs	r0, #15
 8005d18:	fa00 f303 	lsl.w	r3, r0, r3
 8005d1c:	43db      	mvns	r3, r3
 8005d1e:	4019      	ands	r1, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3208      	adds	r2, #8
 8005d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8005d28:	887b      	ldrh	r3, [r7, #2]
 8005d2a:	08db      	lsrs	r3, r3, #3
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	461a      	mov	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	3208      	adds	r2, #8
 8005d34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8005d3e:	887b      	ldrh	r3, [r7, #2]
 8005d40:	08db      	lsrs	r3, r3, #3
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	3208      	adds	r2, #8
 8005d4a:	68b9      	ldr	r1, [r7, #8]
 8005d4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40020000 	.word	0x40020000
 8005d5c:	40020400 	.word	0x40020400
 8005d60:	40020800 	.word	0x40020800
 8005d64:	40020c00 	.word	0x40020c00
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	40021400 	.word	0x40021400
 8005d70:	40021800 	.word	0x40021800
 8005d74:	40021c00 	.word	0x40021c00
 8005d78:	40022000 	.word	0x40022000
 8005d7c:	080073b8 	.word	0x080073b8

08005d80 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b089      	sub	sp, #36	; 0x24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	61bb      	str	r3, [r7, #24]
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	2300      	movs	r3, #0
 8005d92:	61fb      	str	r3, [r7, #28]
 8005d94:	2302      	movs	r3, #2
 8005d96:	613b      	str	r3, [r7, #16]
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005da0:	4b48      	ldr	r3, [pc, #288]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f003 030c 	and.w	r3, r3, #12
 8005da8:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	2b04      	cmp	r3, #4
 8005dae:	d007      	beq.n	8005dc0 <RCC_GetClocksFreq+0x40>
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d009      	beq.n	8005dc8 <RCC_GetClocksFreq+0x48>
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d13f      	bne.n	8005e38 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a43      	ldr	r2, [pc, #268]	; (8005ec8 <RCC_GetClocksFreq+0x148>)
 8005dbc:	601a      	str	r2, [r3, #0]
      break;
 8005dbe:	e03f      	b.n	8005e40 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a42      	ldr	r2, [pc, #264]	; (8005ecc <RCC_GetClocksFreq+0x14c>)
 8005dc4:	601a      	str	r2, [r3, #0]
      break;
 8005dc6:	e03b      	b.n	8005e40 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005dc8:	4b3e      	ldr	r3, [pc, #248]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dd0:	0d9b      	lsrs	r3, r3, #22
 8005dd2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dd4:	4b3b      	ldr	r3, [pc, #236]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ddc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00d      	beq.n	8005e00 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005de4:	4a39      	ldr	r2, [pc, #228]	; (8005ecc <RCC_GetClocksFreq+0x14c>)
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005dec:	4b35      	ldr	r3, [pc, #212]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005dee:	6859      	ldr	r1, [r3, #4]
 8005df0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005df4:	400b      	ands	r3, r1
 8005df6:	099b      	lsrs	r3, r3, #6
 8005df8:	fb03 f302 	mul.w	r3, r3, r2
 8005dfc:	61fb      	str	r3, [r7, #28]
 8005dfe:	e00c      	b.n	8005e1a <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005e00:	4a31      	ldr	r2, [pc, #196]	; (8005ec8 <RCC_GetClocksFreq+0x148>)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e08:	4b2e      	ldr	r3, [pc, #184]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005e0a:	6859      	ldr	r1, [r3, #4]
 8005e0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e10:	400b      	ands	r3, r1
 8005e12:	099b      	lsrs	r3, r3, #6
 8005e14:	fb03 f302 	mul.w	r3, r3, r2
 8005e18:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005e1a:	4b2a      	ldr	r3, [pc, #168]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e22:	0c1b      	lsrs	r3, r3, #16
 8005e24:	3301      	adds	r3, #1
 8005e26:	005b      	lsls	r3, r3, #1
 8005e28:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8005e2a:	69fa      	ldr	r2, [r7, #28]
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	601a      	str	r2, [r3, #0]
      break;
 8005e36:	e003      	b.n	8005e40 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a23      	ldr	r2, [pc, #140]	; (8005ec8 <RCC_GetClocksFreq+0x148>)
 8005e3c:	601a      	str	r2, [r3, #0]
      break;
 8005e3e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8005e40:	4b20      	ldr	r3, [pc, #128]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e48:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	091b      	lsrs	r3, r3, #4
 8005e4e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005e50:	4a1f      	ldr	r2, [pc, #124]	; (8005ed0 <RCC_GetClocksFreq+0x150>)
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	4413      	add	r3, r2
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	40da      	lsrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8005e68:	4b16      	ldr	r3, [pc, #88]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005e70:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	0a9b      	lsrs	r3, r3, #10
 8005e76:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005e78:	4a15      	ldr	r2, [pc, #84]	; (8005ed0 <RCC_GetClocksFreq+0x150>)
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	781b      	ldrb	r3, [r3, #0]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	40da      	lsrs	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8005e90:	4b0c      	ldr	r3, [pc, #48]	; (8005ec4 <RCC_GetClocksFreq+0x144>)
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005e98:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	0b5b      	lsrs	r3, r3, #13
 8005e9e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8005ea0:	4a0b      	ldr	r2, [pc, #44]	; (8005ed0 <RCC_GetClocksFreq+0x150>)
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	40da      	lsrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	60da      	str	r2, [r3, #12]
}
 8005eb8:	3724      	adds	r7, #36	; 0x24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	00f42400 	.word	0x00f42400
 8005ecc:	017d7840 	.word	0x017d7840
 8005ed0:	2000001c 	.word	0x2000001c

08005ed4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	460b      	mov	r3, r1
 8005ede:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	4b15      	ldr	r3, [pc, #84]	; (8005f38 <RCC_AHB1PeriphClockCmd+0x64>)
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d102      	bne.n	8005ef0 <RCC_AHB1PeriphClockCmd+0x1c>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d104      	bne.n	8005efa <RCC_AHB1PeriphClockCmd+0x26>
 8005ef0:	4812      	ldr	r0, [pc, #72]	; (8005f3c <RCC_AHB1PeriphClockCmd+0x68>)
 8005ef2:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8005ef6:	f7fb ff87 	bl	8001e08 <assert_failed>

  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8005efa:	78fb      	ldrb	r3, [r7, #3]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d007      	beq.n	8005f10 <RCC_AHB1PeriphClockCmd+0x3c>
 8005f00:	78fb      	ldrb	r3, [r7, #3]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d004      	beq.n	8005f10 <RCC_AHB1PeriphClockCmd+0x3c>
 8005f06:	480d      	ldr	r0, [pc, #52]	; (8005f3c <RCC_AHB1PeriphClockCmd+0x68>)
 8005f08:	f240 4142 	movw	r1, #1090	; 0x442
 8005f0c:	f7fb ff7c 	bl	8001e08 <assert_failed>
  if (NewState != DISABLE)
 8005f10:	78fb      	ldrb	r3, [r7, #3]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d006      	beq.n	8005f24 <RCC_AHB1PeriphClockCmd+0x50>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8005f16:	4b0a      	ldr	r3, [pc, #40]	; (8005f40 <RCC_AHB1PeriphClockCmd+0x6c>)
 8005f18:	4a09      	ldr	r2, [pc, #36]	; (8005f40 <RCC_AHB1PeriphClockCmd+0x6c>)
 8005f1a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	631a      	str	r2, [r3, #48]	; 0x30
 8005f22:	e006      	b.n	8005f32 <RCC_AHB1PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8005f24:	4b06      	ldr	r3, [pc, #24]	; (8005f40 <RCC_AHB1PeriphClockCmd+0x6c>)
 8005f26:	4a06      	ldr	r2, [pc, #24]	; (8005f40 <RCC_AHB1PeriphClockCmd+0x6c>)
 8005f28:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	43d2      	mvns	r2, r2
 8005f2e:	400a      	ands	r2, r1
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8005f32:	3708      	adds	r7, #8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	818bee00 	.word	0x818bee00
 8005f3c:	08007408 	.word	0x08007408
 8005f40:	40023800 	.word	0x40023800

08005f44 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	4b15      	ldr	r3, [pc, #84]	; (8005fa8 <RCC_APB2PeriphClockCmd+0x64>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d102      	bne.n	8005f60 <RCC_APB2PeriphClockCmd+0x1c>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d104      	bne.n	8005f6a <RCC_APB2PeriphClockCmd+0x26>
 8005f60:	4812      	ldr	r0, [pc, #72]	; (8005fac <RCC_APB2PeriphClockCmd+0x68>)
 8005f62:	f240 41d5 	movw	r1, #1237	; 0x4d5
 8005f66:	f7fb ff4f 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8005f6a:	78fb      	ldrb	r3, [r7, #3]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <RCC_APB2PeriphClockCmd+0x3c>
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d004      	beq.n	8005f80 <RCC_APB2PeriphClockCmd+0x3c>
 8005f76:	480d      	ldr	r0, [pc, #52]	; (8005fac <RCC_APB2PeriphClockCmd+0x68>)
 8005f78:	f240 41d6 	movw	r1, #1238	; 0x4d6
 8005f7c:	f7fb ff44 	bl	8001e08 <assert_failed>

  if (NewState != DISABLE)
 8005f80:	78fb      	ldrb	r3, [r7, #3]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d006      	beq.n	8005f94 <RCC_APB2PeriphClockCmd+0x50>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005f86:	4b0a      	ldr	r3, [pc, #40]	; (8005fb0 <RCC_APB2PeriphClockCmd+0x6c>)
 8005f88:	4a09      	ldr	r2, [pc, #36]	; (8005fb0 <RCC_APB2PeriphClockCmd+0x6c>)
 8005f8a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	430a      	orrs	r2, r1
 8005f90:	645a      	str	r2, [r3, #68]	; 0x44
 8005f92:	e006      	b.n	8005fa2 <RCC_APB2PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005f94:	4b06      	ldr	r3, [pc, #24]	; (8005fb0 <RCC_APB2PeriphClockCmd+0x6c>)
 8005f96:	4a06      	ldr	r2, [pc, #24]	; (8005fb0 <RCC_APB2PeriphClockCmd+0x6c>)
 8005f98:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	43d2      	mvns	r2, r2
 8005f9e:	400a      	ands	r2, r1
 8005fa0:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8005fa2:	3708      	adds	r7, #8
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	fff8a0cc 	.word	0xfff8a0cc
 8005fac:	08007408 	.word	0x08007408
 8005fb0:	40023800 	.word	0x40023800

08005fb4 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	81fb      	strh	r3, [r7, #14]
  
  /* check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	4b70      	ldr	r3, [pc, #448]	; (8006188 <SPI_Init+0x1d4>)
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d00c      	beq.n	8005fe4 <SPI_Init+0x30>
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	4b6f      	ldr	r3, [pc, #444]	; (800618c <SPI_Init+0x1d8>)
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d008      	beq.n	8005fe4 <SPI_Init+0x30>
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	4b6e      	ldr	r3, [pc, #440]	; (8006190 <SPI_Init+0x1dc>)
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d004      	beq.n	8005fe4 <SPI_Init+0x30>
 8005fda:	486e      	ldr	r0, [pc, #440]	; (8006194 <SPI_Init+0x1e0>)
 8005fdc:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005fe0:	f7fb ff12 	bl	8001e08 <assert_failed>
  
  /* Check the SPI parameters */
  assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	881b      	ldrh	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d013      	beq.n	8006014 <SPI_Init+0x60>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	881b      	ldrh	r3, [r3, #0]
 8005ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff4:	d00e      	beq.n	8006014 <SPI_Init+0x60>
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ffe:	d009      	beq.n	8006014 <SPI_Init+0x60>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006008:	d004      	beq.n	8006014 <SPI_Init+0x60>
 800600a:	4862      	ldr	r0, [pc, #392]	; (8006194 <SPI_Init+0x1e0>)
 800600c:	f240 1109 	movw	r1, #265	; 0x109
 8006010:	f7fb fefa 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	885b      	ldrh	r3, [r3, #2]
 8006018:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800601c:	d008      	beq.n	8006030 <SPI_Init+0x7c>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	885b      	ldrh	r3, [r3, #2]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d004      	beq.n	8006030 <SPI_Init+0x7c>
 8006026:	485b      	ldr	r0, [pc, #364]	; (8006194 <SPI_Init+0x1e0>)
 8006028:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800602c:	f7fb feec 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	889b      	ldrh	r3, [r3, #4]
 8006034:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006038:	d008      	beq.n	800604c <SPI_Init+0x98>
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	889b      	ldrh	r3, [r3, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d004      	beq.n	800604c <SPI_Init+0x98>
 8006042:	4854      	ldr	r0, [pc, #336]	; (8006194 <SPI_Init+0x1e0>)
 8006044:	f240 110b 	movw	r1, #267	; 0x10b
 8006048:	f7fb fede 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	88db      	ldrh	r3, [r3, #6]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d008      	beq.n	8006066 <SPI_Init+0xb2>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	88db      	ldrh	r3, [r3, #6]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d004      	beq.n	8006066 <SPI_Init+0xb2>
 800605c:	484d      	ldr	r0, [pc, #308]	; (8006194 <SPI_Init+0x1e0>)
 800605e:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8006062:	f7fb fed1 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	891b      	ldrh	r3, [r3, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d008      	beq.n	8006080 <SPI_Init+0xcc>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	891b      	ldrh	r3, [r3, #8]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d004      	beq.n	8006080 <SPI_Init+0xcc>
 8006076:	4847      	ldr	r0, [pc, #284]	; (8006194 <SPI_Init+0x1e0>)
 8006078:	f240 110d 	movw	r1, #269	; 0x10d
 800607c:	f7fb fec4 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	895b      	ldrh	r3, [r3, #10]
 8006084:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006088:	d008      	beq.n	800609c <SPI_Init+0xe8>
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	895b      	ldrh	r3, [r3, #10]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d004      	beq.n	800609c <SPI_Init+0xe8>
 8006092:	4840      	ldr	r0, [pc, #256]	; (8006194 <SPI_Init+0x1e0>)
 8006094:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8006098:	f7fb feb6 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	899b      	ldrh	r3, [r3, #12]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d020      	beq.n	80060e6 <SPI_Init+0x132>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	899b      	ldrh	r3, [r3, #12]
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d01c      	beq.n	80060e6 <SPI_Init+0x132>
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	899b      	ldrh	r3, [r3, #12]
 80060b0:	2b10      	cmp	r3, #16
 80060b2:	d018      	beq.n	80060e6 <SPI_Init+0x132>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	899b      	ldrh	r3, [r3, #12]
 80060b8:	2b18      	cmp	r3, #24
 80060ba:	d014      	beq.n	80060e6 <SPI_Init+0x132>
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	899b      	ldrh	r3, [r3, #12]
 80060c0:	2b20      	cmp	r3, #32
 80060c2:	d010      	beq.n	80060e6 <SPI_Init+0x132>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	899b      	ldrh	r3, [r3, #12]
 80060c8:	2b28      	cmp	r3, #40	; 0x28
 80060ca:	d00c      	beq.n	80060e6 <SPI_Init+0x132>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	899b      	ldrh	r3, [r3, #12]
 80060d0:	2b30      	cmp	r3, #48	; 0x30
 80060d2:	d008      	beq.n	80060e6 <SPI_Init+0x132>
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	899b      	ldrh	r3, [r3, #12]
 80060d8:	2b38      	cmp	r3, #56	; 0x38
 80060da:	d004      	beq.n	80060e6 <SPI_Init+0x132>
 80060dc:	482d      	ldr	r0, [pc, #180]	; (8006194 <SPI_Init+0x1e0>)
 80060de:	f240 110f 	movw	r1, #271	; 0x10f
 80060e2:	f7fb fe91 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	89db      	ldrh	r3, [r3, #14]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d008      	beq.n	8006100 <SPI_Init+0x14c>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	89db      	ldrh	r3, [r3, #14]
 80060f2:	2b80      	cmp	r3, #128	; 0x80
 80060f4:	d004      	beq.n	8006100 <SPI_Init+0x14c>
 80060f6:	4827      	ldr	r0, [pc, #156]	; (8006194 <SPI_Init+0x1e0>)
 80060f8:	f44f 7188 	mov.w	r1, #272	; 0x110
 80060fc:	f7fb fe84 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	8a1b      	ldrh	r3, [r3, #16]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d104      	bne.n	8006112 <SPI_Init+0x15e>
 8006108:	4822      	ldr	r0, [pc, #136]	; (8006194 <SPI_Init+0x1e0>)
 800610a:	f240 1111 	movw	r1, #273	; 0x111
 800610e:	f7fb fe7b 	bl	8001e08 <assert_failed>

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	881b      	ldrh	r3, [r3, #0]
 8006116:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8006118:	89fb      	ldrh	r3, [r7, #14]
 800611a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800611e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	881a      	ldrh	r2, [r3, #0]
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	885b      	ldrh	r3, [r3, #2]
 8006128:	4313      	orrs	r3, r2
 800612a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006130:	4313      	orrs	r3, r2
 8006132:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006138:	4313      	orrs	r3, r2
 800613a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006140:	4313      	orrs	r3, r2
 8006142:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006148:	4313      	orrs	r3, r2
 800614a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006150:	4313      	orrs	r3, r2
 8006152:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006158:	4313      	orrs	r3, r2
 800615a:	b29a      	uxth	r2, r3
 800615c:	89fb      	ldrh	r3, [r7, #14]
 800615e:	4313      	orrs	r3, r2
 8006160:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	89fa      	ldrh	r2, [r7, #14]
 8006166:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	8b9b      	ldrh	r3, [r3, #28]
 800616c:	b29b      	uxth	r3, r3
 800616e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006172:	b29a      	uxth	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	8a1a      	ldrh	r2, [r3, #16]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	821a      	strh	r2, [r3, #16]
}
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	40013000 	.word	0x40013000
 800618c:	40003800 	.word	0x40003800
 8006190:	40003c00 	.word	0x40003c00
 8006194:	08007458 	.word	0x08007458

08006198 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	4b19      	ldr	r3, [pc, #100]	; (800620c <SPI_Cmd+0x74>)
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d00c      	beq.n	80061c6 <SPI_Cmd+0x2e>
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	4b18      	ldr	r3, [pc, #96]	; (8006210 <SPI_Cmd+0x78>)
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d008      	beq.n	80061c6 <SPI_Cmd+0x2e>
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4b17      	ldr	r3, [pc, #92]	; (8006214 <SPI_Cmd+0x7c>)
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d004      	beq.n	80061c6 <SPI_Cmd+0x2e>
 80061bc:	4816      	ldr	r0, [pc, #88]	; (8006218 <SPI_Cmd+0x80>)
 80061be:	f240 2101 	movw	r1, #513	; 0x201
 80061c2:	f7fb fe21 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 80061c6:	78fb      	ldrb	r3, [r7, #3]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <SPI_Cmd+0x44>
 80061cc:	78fb      	ldrb	r3, [r7, #3]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d004      	beq.n	80061dc <SPI_Cmd+0x44>
 80061d2:	4811      	ldr	r0, [pc, #68]	; (8006218 <SPI_Cmd+0x80>)
 80061d4:	f240 2102 	movw	r1, #514	; 0x202
 80061d8:	f7fb fe16 	bl	8001e08 <assert_failed>
  if (NewState != DISABLE)
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d008      	beq.n	80061f4 <SPI_Cmd+0x5c>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	881b      	ldrh	r3, [r3, #0]
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	801a      	strh	r2, [r3, #0]
 80061f2:	e007      	b.n	8006204 <SPI_Cmd+0x6c>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	881b      	ldrh	r3, [r3, #0]
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061fe:	b29a      	uxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	801a      	strh	r2, [r3, #0]
  }
}
 8006204:	3708      	adds	r7, #8
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	40013000 	.word	0x40013000
 8006210:	40003800 	.word	0x40003800
 8006214:	40003c00 	.word	0x40003c00
 8006218:	08007458 	.word	0x08007458

0800621c <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	4613      	mov	r3, r2
 8006226:	460a      	mov	r2, r1
 8006228:	807a      	strh	r2, [r7, #2]
 800622a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4b25      	ldr	r3, [pc, #148]	; (80062c4 <SPI_I2S_DMACmd+0xa8>)
 8006230:	429a      	cmp	r2, r3
 8006232:	d014      	beq.n	800625e <SPI_I2S_DMACmd+0x42>
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	4b24      	ldr	r3, [pc, #144]	; (80062c8 <SPI_I2S_DMACmd+0xac>)
 8006238:	429a      	cmp	r2, r3
 800623a:	d010      	beq.n	800625e <SPI_I2S_DMACmd+0x42>
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	4b23      	ldr	r3, [pc, #140]	; (80062cc <SPI_I2S_DMACmd+0xb0>)
 8006240:	429a      	cmp	r2, r3
 8006242:	d00c      	beq.n	800625e <SPI_I2S_DMACmd+0x42>
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	4b22      	ldr	r3, [pc, #136]	; (80062d0 <SPI_I2S_DMACmd+0xb4>)
 8006248:	429a      	cmp	r2, r3
 800624a:	d008      	beq.n	800625e <SPI_I2S_DMACmd+0x42>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8006252:	d004      	beq.n	800625e <SPI_I2S_DMACmd+0x42>
 8006254:	481f      	ldr	r0, [pc, #124]	; (80062d4 <SPI_I2S_DMACmd+0xb8>)
 8006256:	f240 31d9 	movw	r1, #985	; 0x3d9
 800625a:	f7fb fdd5 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800625e:	787b      	ldrb	r3, [r7, #1]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d007      	beq.n	8006274 <SPI_I2S_DMACmd+0x58>
 8006264:	787b      	ldrb	r3, [r7, #1]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d004      	beq.n	8006274 <SPI_I2S_DMACmd+0x58>
 800626a:	481a      	ldr	r0, [pc, #104]	; (80062d4 <SPI_I2S_DMACmd+0xb8>)
 800626c:	f240 31da 	movw	r1, #986	; 0x3da
 8006270:	f7fb fdca 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 8006274:	887a      	ldrh	r2, [r7, #2]
 8006276:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800627a:	4013      	ands	r3, r2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d102      	bne.n	8006286 <SPI_I2S_DMACmd+0x6a>
 8006280:	887b      	ldrh	r3, [r7, #2]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d104      	bne.n	8006290 <SPI_I2S_DMACmd+0x74>
 8006286:	4813      	ldr	r0, [pc, #76]	; (80062d4 <SPI_I2S_DMACmd+0xb8>)
 8006288:	f240 31db 	movw	r1, #987	; 0x3db
 800628c:	f7fb fdbc 	bl	8001e08 <assert_failed>

  if (NewState != DISABLE)
 8006290:	787b      	ldrb	r3, [r7, #1]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d008      	beq.n	80062a8 <SPI_I2S_DMACmd+0x8c>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	889b      	ldrh	r3, [r3, #4]
 800629a:	b29a      	uxth	r2, r3
 800629c:	887b      	ldrh	r3, [r7, #2]
 800629e:	4313      	orrs	r3, r2
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	809a      	strh	r2, [r3, #4]
 80062a6:	e009      	b.n	80062bc <SPI_I2S_DMACmd+0xa0>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	889b      	ldrh	r3, [r3, #4]
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	887b      	ldrh	r3, [r7, #2]
 80062b0:	43db      	mvns	r3, r3
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	4013      	ands	r3, r2
 80062b6:	b29a      	uxth	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	809a      	strh	r2, [r3, #4]
  }
}
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40013000 	.word	0x40013000
 80062c8:	40003800 	.word	0x40003800
 80062cc:	40003c00 	.word	0x40003c00
 80062d0:	40003400 	.word	0x40003400
 80062d4:	08007458 	.word	0x08007458

080062d8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	460b      	mov	r3, r1
 80062e2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80062e4:	2300      	movs	r3, #0
 80062e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	4b25      	ldr	r3, [pc, #148]	; (8006380 <SPI_I2S_GetFlagStatus+0xa8>)
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d014      	beq.n	800631a <SPI_I2S_GetFlagStatus+0x42>
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	4b24      	ldr	r3, [pc, #144]	; (8006384 <SPI_I2S_GetFlagStatus+0xac>)
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d010      	beq.n	800631a <SPI_I2S_GetFlagStatus+0x42>
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	4b23      	ldr	r3, [pc, #140]	; (8006388 <SPI_I2S_GetFlagStatus+0xb0>)
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d00c      	beq.n	800631a <SPI_I2S_GetFlagStatus+0x42>
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	4b22      	ldr	r3, [pc, #136]	; (800638c <SPI_I2S_GetFlagStatus+0xb4>)
 8006304:	429a      	cmp	r2, r3
 8006306:	d008      	beq.n	800631a <SPI_I2S_GetFlagStatus+0x42>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 800630e:	d004      	beq.n	800631a <SPI_I2S_GetFlagStatus+0x42>
 8006310:	481f      	ldr	r0, [pc, #124]	; (8006390 <SPI_I2S_GetFlagStatus+0xb8>)
 8006312:	f240 4173 	movw	r1, #1139	; 0x473
 8006316:	f7fb fd77 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 800631a:	887b      	ldrh	r3, [r7, #2]
 800631c:	2b80      	cmp	r3, #128	; 0x80
 800631e:	d01d      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006320:	887b      	ldrh	r3, [r7, #2]
 8006322:	2b40      	cmp	r3, #64	; 0x40
 8006324:	d01a      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006326:	887b      	ldrh	r3, [r7, #2]
 8006328:	2b20      	cmp	r3, #32
 800632a:	d017      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 800632c:	887b      	ldrh	r3, [r7, #2]
 800632e:	2b10      	cmp	r3, #16
 8006330:	d014      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006332:	887b      	ldrh	r3, [r7, #2]
 8006334:	2b08      	cmp	r3, #8
 8006336:	d011      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006338:	887b      	ldrh	r3, [r7, #2]
 800633a:	2b04      	cmp	r3, #4
 800633c:	d00e      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 800633e:	887b      	ldrh	r3, [r7, #2]
 8006340:	2b02      	cmp	r3, #2
 8006342:	d00b      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006344:	887b      	ldrh	r3, [r7, #2]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d008      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 800634a:	887b      	ldrh	r3, [r7, #2]
 800634c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006350:	d004      	beq.n	800635c <SPI_I2S_GetFlagStatus+0x84>
 8006352:	480f      	ldr	r0, [pc, #60]	; (8006390 <SPI_I2S_GetFlagStatus+0xb8>)
 8006354:	f240 4174 	movw	r1, #1140	; 0x474
 8006358:	f7fb fd56 	bl	8001e08 <assert_failed>
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	891b      	ldrh	r3, [r3, #8]
 8006360:	b29a      	uxth	r2, r3
 8006362:	887b      	ldrh	r3, [r7, #2]
 8006364:	4013      	ands	r3, r2
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	d002      	beq.n	8006372 <SPI_I2S_GetFlagStatus+0x9a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800636c:	2301      	movs	r3, #1
 800636e:	73fb      	strb	r3, [r7, #15]
 8006370:	e001      	b.n	8006376 <SPI_I2S_GetFlagStatus+0x9e>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8006372:	2300      	movs	r3, #0
 8006374:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8006376:	7bfb      	ldrb	r3, [r7, #15]
}
 8006378:	4618      	mov	r0, r3
 800637a:	3710      	adds	r7, #16
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	40013000 	.word	0x40013000
 8006384:	40003800 	.word	0x40003800
 8006388:	40003c00 	.word	0x40003c00
 800638c:	40003400 	.word	0x40003400
 8006390:	08007458 	.word	0x08007458

08006394 <SPI_I2S_ClearFlag>:
  *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  *  
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	460b      	mov	r3, r1
 800639e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	4b14      	ldr	r3, [pc, #80]	; (80063f4 <SPI_I2S_ClearFlag+0x60>)
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d014      	beq.n	80063d2 <SPI_I2S_ClearFlag+0x3e>
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	4b13      	ldr	r3, [pc, #76]	; (80063f8 <SPI_I2S_ClearFlag+0x64>)
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d010      	beq.n	80063d2 <SPI_I2S_ClearFlag+0x3e>
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	4b12      	ldr	r3, [pc, #72]	; (80063fc <SPI_I2S_ClearFlag+0x68>)
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d00c      	beq.n	80063d2 <SPI_I2S_ClearFlag+0x3e>
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	4b11      	ldr	r3, [pc, #68]	; (8006400 <SPI_I2S_ClearFlag+0x6c>)
 80063bc:	429a      	cmp	r2, r3
 80063be:	d008      	beq.n	80063d2 <SPI_I2S_ClearFlag+0x3e>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 80063c6:	d004      	beq.n	80063d2 <SPI_I2S_ClearFlag+0x3e>
 80063c8:	480e      	ldr	r0, [pc, #56]	; (8006404 <SPI_I2S_ClearFlag+0x70>)
 80063ca:	f240 419b 	movw	r1, #1179	; 0x49b
 80063ce:	f7fb fd1b 	bl	8001e08 <assert_failed>
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 80063d2:	887b      	ldrh	r3, [r7, #2]
 80063d4:	2b10      	cmp	r3, #16
 80063d6:	d004      	beq.n	80063e2 <SPI_I2S_ClearFlag+0x4e>
 80063d8:	480a      	ldr	r0, [pc, #40]	; (8006404 <SPI_I2S_ClearFlag+0x70>)
 80063da:	f240 419c 	movw	r1, #1180	; 0x49c
 80063de:	f7fb fd13 	bl	8001e08 <assert_failed>
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 80063e2:	887b      	ldrh	r3, [r7, #2]
 80063e4:	43db      	mvns	r3, r3
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	811a      	strh	r2, [r3, #8]
}
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	40013000 	.word	0x40013000
 80063f8:	40003800 	.word	0x40003800
 80063fc:	40003c00 	.word	0x40003c00
 8006400:	40003400 	.word	0x40003400
 8006404:	08007458 	.word	0x08007458

08006408 <SYSCFG_EXTILineConfig>:
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8006408:	b590      	push	{r4, r7, lr}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	71fa      	strb	r2, [r7, #7]
 8006414:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8006416:	2300      	movs	r3, #0
 8006418:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
 800641a:	79fb      	ldrb	r3, [r7, #7]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01b      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006420:	79fb      	ldrb	r3, [r7, #7]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d018      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006426:	79fb      	ldrb	r3, [r7, #7]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d015      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 800642c:	79fb      	ldrb	r3, [r7, #7]
 800642e:	2b03      	cmp	r3, #3
 8006430:	d012      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006432:	79fb      	ldrb	r3, [r7, #7]
 8006434:	2b04      	cmp	r3, #4
 8006436:	d00f      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006438:	79fb      	ldrb	r3, [r7, #7]
 800643a:	2b05      	cmp	r3, #5
 800643c:	d00c      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 800643e:	79fb      	ldrb	r3, [r7, #7]
 8006440:	2b06      	cmp	r3, #6
 8006442:	d009      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006444:	79fb      	ldrb	r3, [r7, #7]
 8006446:	2b07      	cmp	r3, #7
 8006448:	d006      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 800644a:	79fb      	ldrb	r3, [r7, #7]
 800644c:	2b08      	cmp	r3, #8
 800644e:	d003      	beq.n	8006458 <SYSCFG_EXTILineConfig+0x50>
 8006450:	4834      	ldr	r0, [pc, #208]	; (8006524 <SYSCFG_EXTILineConfig+0x11c>)
 8006452:	217c      	movs	r1, #124	; 0x7c
 8006454:	f7fb fcd8 	bl	8001e08 <assert_failed>
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
 8006458:	79bb      	ldrb	r3, [r7, #6]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d030      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 800645e:	79bb      	ldrb	r3, [r7, #6]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d02d      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006464:	79bb      	ldrb	r3, [r7, #6]
 8006466:	2b02      	cmp	r3, #2
 8006468:	d02a      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 800646a:	79bb      	ldrb	r3, [r7, #6]
 800646c:	2b03      	cmp	r3, #3
 800646e:	d027      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006470:	79bb      	ldrb	r3, [r7, #6]
 8006472:	2b04      	cmp	r3, #4
 8006474:	d024      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006476:	79bb      	ldrb	r3, [r7, #6]
 8006478:	2b05      	cmp	r3, #5
 800647a:	d021      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 800647c:	79bb      	ldrb	r3, [r7, #6]
 800647e:	2b06      	cmp	r3, #6
 8006480:	d01e      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006482:	79bb      	ldrb	r3, [r7, #6]
 8006484:	2b07      	cmp	r3, #7
 8006486:	d01b      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006488:	79bb      	ldrb	r3, [r7, #6]
 800648a:	2b08      	cmp	r3, #8
 800648c:	d018      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 800648e:	79bb      	ldrb	r3, [r7, #6]
 8006490:	2b09      	cmp	r3, #9
 8006492:	d015      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 8006494:	79bb      	ldrb	r3, [r7, #6]
 8006496:	2b0a      	cmp	r3, #10
 8006498:	d012      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 800649a:	79bb      	ldrb	r3, [r7, #6]
 800649c:	2b0b      	cmp	r3, #11
 800649e:	d00f      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 80064a0:	79bb      	ldrb	r3, [r7, #6]
 80064a2:	2b0c      	cmp	r3, #12
 80064a4:	d00c      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 80064a6:	79bb      	ldrb	r3, [r7, #6]
 80064a8:	2b0d      	cmp	r3, #13
 80064aa:	d009      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 80064ac:	79bb      	ldrb	r3, [r7, #6]
 80064ae:	2b0e      	cmp	r3, #14
 80064b0:	d006      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 80064b2:	79bb      	ldrb	r3, [r7, #6]
 80064b4:	2b0f      	cmp	r3, #15
 80064b6:	d003      	beq.n	80064c0 <SYSCFG_EXTILineConfig+0xb8>
 80064b8:	481a      	ldr	r0, [pc, #104]	; (8006524 <SYSCFG_EXTILineConfig+0x11c>)
 80064ba:	217d      	movs	r1, #125	; 0x7d
 80064bc:	f7fb fca4 	bl	8001e08 <assert_failed>

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80064c0:	79bb      	ldrb	r3, [r7, #6]
 80064c2:	f003 0303 	and.w	r3, r3, #3
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	220f      	movs	r2, #15
 80064ca:	fa02 f303 	lsl.w	r3, r2, r3
 80064ce:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80064d0:	4b15      	ldr	r3, [pc, #84]	; (8006528 <SYSCFG_EXTILineConfig+0x120>)
 80064d2:	79ba      	ldrb	r2, [r7, #6]
 80064d4:	0892      	lsrs	r2, r2, #2
 80064d6:	b2d2      	uxtb	r2, r2
 80064d8:	4913      	ldr	r1, [pc, #76]	; (8006528 <SYSCFG_EXTILineConfig+0x120>)
 80064da:	79b8      	ldrb	r0, [r7, #6]
 80064dc:	0880      	lsrs	r0, r0, #2
 80064de:	b2c0      	uxtb	r0, r0
 80064e0:	3002      	adds	r0, #2
 80064e2:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 80064e6:	68f9      	ldr	r1, [r7, #12]
 80064e8:	43c9      	mvns	r1, r1
 80064ea:	4001      	ands	r1, r0
 80064ec:	3202      	adds	r2, #2
 80064ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80064f2:	4b0d      	ldr	r3, [pc, #52]	; (8006528 <SYSCFG_EXTILineConfig+0x120>)
 80064f4:	79ba      	ldrb	r2, [r7, #6]
 80064f6:	0892      	lsrs	r2, r2, #2
 80064f8:	b2d2      	uxtb	r2, r2
 80064fa:	490b      	ldr	r1, [pc, #44]	; (8006528 <SYSCFG_EXTILineConfig+0x120>)
 80064fc:	79b8      	ldrb	r0, [r7, #6]
 80064fe:	0880      	lsrs	r0, r0, #2
 8006500:	b2c0      	uxtb	r0, r0
 8006502:	3002      	adds	r0, #2
 8006504:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8006508:	79fc      	ldrb	r4, [r7, #7]
 800650a:	79b9      	ldrb	r1, [r7, #6]
 800650c:	f001 0103 	and.w	r1, r1, #3
 8006510:	0089      	lsls	r1, r1, #2
 8006512:	fa04 f101 	lsl.w	r1, r4, r1
 8006516:	4301      	orrs	r1, r0
 8006518:	3202      	adds	r2, #2
 800651a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	bd90      	pop	{r4, r7, pc}
 8006524:	080074a8 	.word	0x080074a8
 8006528:	40013800 	.word	0x40013800

0800652c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08a      	sub	sp, #40	; 0x28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8006536:	2300      	movs	r3, #0
 8006538:	627b      	str	r3, [r7, #36]	; 0x24
 800653a:	2300      	movs	r3, #0
 800653c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800653e:	2300      	movs	r3, #0
 8006540:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8006542:	2300      	movs	r3, #0
 8006544:	61bb      	str	r3, [r7, #24]
  RCC_ClocksTypeDef RCC_ClocksStatus;

  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	4b97      	ldr	r3, [pc, #604]	; (80067a8 <USART_Init+0x27c>)
 800654a:	429a      	cmp	r2, r3
 800654c:	d017      	beq.n	800657e <USART_Init+0x52>
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	4b96      	ldr	r3, [pc, #600]	; (80067ac <USART_Init+0x280>)
 8006552:	429a      	cmp	r2, r3
 8006554:	d013      	beq.n	800657e <USART_Init+0x52>
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	4b95      	ldr	r3, [pc, #596]	; (80067b0 <USART_Init+0x284>)
 800655a:	429a      	cmp	r2, r3
 800655c:	d00f      	beq.n	800657e <USART_Init+0x52>
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	4b94      	ldr	r3, [pc, #592]	; (80067b4 <USART_Init+0x288>)
 8006562:	429a      	cmp	r2, r3
 8006564:	d00b      	beq.n	800657e <USART_Init+0x52>
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	4b93      	ldr	r3, [pc, #588]	; (80067b8 <USART_Init+0x28c>)
 800656a:	429a      	cmp	r2, r3
 800656c:	d007      	beq.n	800657e <USART_Init+0x52>
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	4b92      	ldr	r3, [pc, #584]	; (80067bc <USART_Init+0x290>)
 8006572:	429a      	cmp	r2, r3
 8006574:	d003      	beq.n	800657e <USART_Init+0x52>
 8006576:	4892      	ldr	r0, [pc, #584]	; (80067c0 <USART_Init+0x294>)
 8006578:	21eb      	movs	r1, #235	; 0xeb
 800657a:	f7fb fc45 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_BAUDRATE(USART_InitStruct->USART_BaudRate));  
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d004      	beq.n	8006590 <USART_Init+0x64>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	4b8e      	ldr	r3, [pc, #568]	; (80067c4 <USART_Init+0x298>)
 800658c:	429a      	cmp	r2, r3
 800658e:	d903      	bls.n	8006598 <USART_Init+0x6c>
 8006590:	488b      	ldr	r0, [pc, #556]	; (80067c0 <USART_Init+0x294>)
 8006592:	21ec      	movs	r1, #236	; 0xec
 8006594:	f7fb fc38 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_WORD_LENGTH(USART_InitStruct->USART_WordLength));
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	889b      	ldrh	r3, [r3, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d008      	beq.n	80065b2 <USART_Init+0x86>
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	889b      	ldrh	r3, [r3, #4]
 80065a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065a8:	d003      	beq.n	80065b2 <USART_Init+0x86>
 80065aa:	4885      	ldr	r0, [pc, #532]	; (80067c0 <USART_Init+0x294>)
 80065ac:	21ed      	movs	r1, #237	; 0xed
 80065ae:	f7fb fc2b 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_STOPBITS(USART_InitStruct->USART_StopBits));
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	88db      	ldrh	r3, [r3, #6]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d012      	beq.n	80065e0 <USART_Init+0xb4>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	88db      	ldrh	r3, [r3, #6]
 80065be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065c2:	d00d      	beq.n	80065e0 <USART_Init+0xb4>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	88db      	ldrh	r3, [r3, #6]
 80065c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065cc:	d008      	beq.n	80065e0 <USART_Init+0xb4>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	88db      	ldrh	r3, [r3, #6]
 80065d2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065d6:	d003      	beq.n	80065e0 <USART_Init+0xb4>
 80065d8:	4879      	ldr	r0, [pc, #484]	; (80067c0 <USART_Init+0x294>)
 80065da:	21ee      	movs	r1, #238	; 0xee
 80065dc:	f7fb fc14 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	891b      	ldrh	r3, [r3, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00d      	beq.n	8006604 <USART_Init+0xd8>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	891b      	ldrh	r3, [r3, #8]
 80065ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065f0:	d008      	beq.n	8006604 <USART_Init+0xd8>
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	891b      	ldrh	r3, [r3, #8]
 80065f6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80065fa:	d003      	beq.n	8006604 <USART_Init+0xd8>
 80065fc:	4870      	ldr	r0, [pc, #448]	; (80067c0 <USART_Init+0x294>)
 80065fe:	21ef      	movs	r1, #239	; 0xef
 8006600:	f7fb fc02 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	895b      	ldrh	r3, [r3, #10]
 8006608:	461a      	mov	r2, r3
 800660a:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800660e:	4013      	ands	r3, r2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d103      	bne.n	800661c <USART_Init+0xf0>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	895b      	ldrh	r3, [r3, #10]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d103      	bne.n	8006624 <USART_Init+0xf8>
 800661c:	4868      	ldr	r0, [pc, #416]	; (80067c0 <USART_Init+0x294>)
 800661e:	21f0      	movs	r1, #240	; 0xf0
 8006620:	f7fb fbf2 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	899b      	ldrh	r3, [r3, #12]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d012      	beq.n	8006652 <USART_Init+0x126>
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	899b      	ldrh	r3, [r3, #12]
 8006630:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006634:	d00d      	beq.n	8006652 <USART_Init+0x126>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	899b      	ldrh	r3, [r3, #12]
 800663a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800663e:	d008      	beq.n	8006652 <USART_Init+0x126>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	899b      	ldrh	r3, [r3, #12]
 8006644:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006648:	d003      	beq.n	8006652 <USART_Init+0x126>
 800664a:	485d      	ldr	r0, [pc, #372]	; (80067c0 <USART_Init+0x294>)
 800664c:	21f1      	movs	r1, #241	; 0xf1
 800664e:	f7fb fbdb 	bl	8001e08 <assert_failed>

  /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	899b      	ldrh	r3, [r3, #12]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d013      	beq.n	8006682 <USART_Init+0x156>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	4b52      	ldr	r3, [pc, #328]	; (80067a8 <USART_Init+0x27c>)
 800665e:	429a      	cmp	r2, r3
 8006660:	d00f      	beq.n	8006682 <USART_Init+0x156>
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	4b51      	ldr	r3, [pc, #324]	; (80067ac <USART_Init+0x280>)
 8006666:	429a      	cmp	r2, r3
 8006668:	d00b      	beq.n	8006682 <USART_Init+0x156>
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	4b50      	ldr	r3, [pc, #320]	; (80067b0 <USART_Init+0x284>)
 800666e:	429a      	cmp	r2, r3
 8006670:	d007      	beq.n	8006682 <USART_Init+0x156>
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	4b51      	ldr	r3, [pc, #324]	; (80067bc <USART_Init+0x290>)
 8006676:	429a      	cmp	r2, r3
 8006678:	d003      	beq.n	8006682 <USART_Init+0x156>
 800667a:	4851      	ldr	r0, [pc, #324]	; (80067c0 <USART_Init+0x294>)
 800667c:	21f6      	movs	r1, #246	; 0xf6
 800667e:	f7fb fbc3 	bl	8001e08 <assert_failed>
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	8a1b      	ldrh	r3, [r3, #16]
 8006686:	b29b      	uxth	r3, r3
 8006688:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800668a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006690:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	88db      	ldrh	r3, [r3, #6]
 8006696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006698:	4313      	orrs	r3, r2
 800669a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800669c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669e:	b29a      	uxth	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	899b      	ldrh	r3, [r3, #12]
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80066b2:	f023 030c 	bic.w	r3, r3, #12
 80066b6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	889a      	ldrh	r2, [r3, #4]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	891b      	ldrh	r3, [r3, #8]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80066c8:	4313      	orrs	r3, r2
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ce:	4313      	orrs	r3, r2
 80066d0:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	8a9b      	ldrh	r3, [r3, #20]
 80066de:	b29b      	uxth	r3, r3
 80066e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80066e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	899b      	ldrh	r3, [r3, #12]
 80066ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066f0:	4313      	orrs	r3, r2
 80066f2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80066f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80066fc:	f107 0308 	add.w	r3, r7, #8
 8006700:	4618      	mov	r0, r3
 8006702:	f7ff fb3d 	bl	8005d80 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	4b27      	ldr	r3, [pc, #156]	; (80067a8 <USART_Init+0x27c>)
 800670a:	429a      	cmp	r2, r3
 800670c:	d003      	beq.n	8006716 <USART_Init+0x1ea>
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	4b2a      	ldr	r3, [pc, #168]	; (80067bc <USART_Init+0x290>)
 8006712:	429a      	cmp	r2, r3
 8006714:	d102      	bne.n	800671c <USART_Init+0x1f0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	623b      	str	r3, [r7, #32]
 800671a:	e001      	b.n	8006720 <USART_Init+0x1f4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	899b      	ldrh	r3, [r3, #12]
 8006724:	b29b      	uxth	r3, r3
 8006726:	b29b      	uxth	r3, r3
 8006728:	b21b      	sxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	da0c      	bge.n	8006748 <USART_Init+0x21c>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800672e:	6a3a      	ldr	r2, [r7, #32]
 8006730:	4613      	mov	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	009a      	lsls	r2, r3, #2
 8006738:	441a      	add	r2, r3
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	005b      	lsls	r3, r3, #1
 8006740:	fbb2 f3f3 	udiv	r3, r2, r3
 8006744:	61fb      	str	r3, [r7, #28]
 8006746:	e00b      	b.n	8006760 <USART_Init+0x234>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8006748:	6a3a      	ldr	r2, [r7, #32]
 800674a:	4613      	mov	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4413      	add	r3, r2
 8006750:	009a      	lsls	r2, r3, #2
 8006752:	441a      	add	r2, r3
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	fbb2 f3f3 	udiv	r3, r2, r3
 800675e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8006760:	69fa      	ldr	r2, [r7, #28]
 8006762:	4b19      	ldr	r3, [pc, #100]	; (80067c8 <USART_Init+0x29c>)
 8006764:	fba3 1302 	umull	r1, r3, r3, r2
 8006768:	095b      	lsrs	r3, r3, #5
 800676a:	011b      	lsls	r3, r3, #4
 800676c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800676e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006770:	091b      	lsrs	r3, r3, #4
 8006772:	2264      	movs	r2, #100	; 0x64
 8006774:	fb02 f303 	mul.w	r3, r2, r3
 8006778:	69fa      	ldr	r2, [r7, #28]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	899b      	ldrh	r3, [r3, #12]
 8006782:	b29b      	uxth	r3, r3
 8006784:	b29b      	uxth	r3, r3
 8006786:	b21b      	sxth	r3, r3
 8006788:	2b00      	cmp	r3, #0
 800678a:	da1f      	bge.n	80067cc <USART_Init+0x2a0>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	00db      	lsls	r3, r3, #3
 8006790:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006794:	4b0c      	ldr	r3, [pc, #48]	; (80067c8 <USART_Init+0x29c>)
 8006796:	fba3 1302 	umull	r1, r3, r3, r2
 800679a:	095b      	lsrs	r3, r3, #5
 800679c:	f003 0307 	and.w	r3, r3, #7
 80067a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067a2:	4313      	orrs	r3, r2
 80067a4:	627b      	str	r3, [r7, #36]	; 0x24
 80067a6:	e01e      	b.n	80067e6 <USART_Init+0x2ba>
 80067a8:	40011000 	.word	0x40011000
 80067ac:	40004400 	.word	0x40004400
 80067b0:	40004800 	.word	0x40004800
 80067b4:	40004c00 	.word	0x40004c00
 80067b8:	40005000 	.word	0x40005000
 80067bc:	40011400 	.word	0x40011400
 80067c0:	080074fc 	.word	0x080074fc
 80067c4:	007270e0 	.word	0x007270e0
 80067c8:	51eb851f 	.word	0x51eb851f
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	011b      	lsls	r3, r3, #4
 80067d0:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80067d4:	4b07      	ldr	r3, [pc, #28]	; (80067f4 <USART_Init+0x2c8>)
 80067d6:	fba3 1302 	umull	r1, r3, r3, r2
 80067da:	095b      	lsrs	r3, r3, #5
 80067dc:	f003 030f 	and.w	r3, r3, #15
 80067e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067e2:	4313      	orrs	r3, r2
 80067e4:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80067e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	811a      	strh	r2, [r3, #8]
}
 80067ee:	3728      	adds	r7, #40	; 0x28
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}
 80067f4:	51eb851f 	.word	0x51eb851f

080067f8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	460b      	mov	r3, r1
 8006802:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	4b1f      	ldr	r3, [pc, #124]	; (8006884 <USART_Cmd+0x8c>)
 8006808:	429a      	cmp	r2, r3
 800680a:	d018      	beq.n	800683e <USART_Cmd+0x46>
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	4b1e      	ldr	r3, [pc, #120]	; (8006888 <USART_Cmd+0x90>)
 8006810:	429a      	cmp	r2, r3
 8006812:	d014      	beq.n	800683e <USART_Cmd+0x46>
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	4b1d      	ldr	r3, [pc, #116]	; (800688c <USART_Cmd+0x94>)
 8006818:	429a      	cmp	r2, r3
 800681a:	d010      	beq.n	800683e <USART_Cmd+0x46>
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	4b1c      	ldr	r3, [pc, #112]	; (8006890 <USART_Cmd+0x98>)
 8006820:	429a      	cmp	r2, r3
 8006822:	d00c      	beq.n	800683e <USART_Cmd+0x46>
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	4b1b      	ldr	r3, [pc, #108]	; (8006894 <USART_Cmd+0x9c>)
 8006828:	429a      	cmp	r2, r3
 800682a:	d008      	beq.n	800683e <USART_Cmd+0x46>
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	4b1a      	ldr	r3, [pc, #104]	; (8006898 <USART_Cmd+0xa0>)
 8006830:	429a      	cmp	r2, r3
 8006832:	d004      	beq.n	800683e <USART_Cmd+0x46>
 8006834:	4819      	ldr	r0, [pc, #100]	; (800689c <USART_Cmd+0xa4>)
 8006836:	f240 119b 	movw	r1, #411	; 0x19b
 800683a:	f7fb fae5 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800683e:	78fb      	ldrb	r3, [r7, #3]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d007      	beq.n	8006854 <USART_Cmd+0x5c>
 8006844:	78fb      	ldrb	r3, [r7, #3]
 8006846:	2b01      	cmp	r3, #1
 8006848:	d004      	beq.n	8006854 <USART_Cmd+0x5c>
 800684a:	4814      	ldr	r0, [pc, #80]	; (800689c <USART_Cmd+0xa4>)
 800684c:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8006850:	f7fb fada 	bl	8001e08 <assert_failed>
  
  if (NewState != DISABLE)
 8006854:	78fb      	ldrb	r3, [r7, #3]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d008      	beq.n	800686c <USART_Cmd+0x74>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	899b      	ldrh	r3, [r3, #12]
 800685e:	b29b      	uxth	r3, r3
 8006860:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006864:	b29a      	uxth	r2, r3
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	819a      	strh	r2, [r3, #12]
 800686a:	e007      	b.n	800687c <USART_Cmd+0x84>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	899b      	ldrh	r3, [r3, #12]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006876:	b29a      	uxth	r2, r3
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	819a      	strh	r2, [r3, #12]
  }
}
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	40011000 	.word	0x40011000
 8006888:	40004400 	.word	0x40004400
 800688c:	40004800 	.word	0x40004800
 8006890:	40004c00 	.word	0x40004c00
 8006894:	40005000 	.word	0x40005000
 8006898:	40011400 	.word	0x40011400
 800689c:	080074fc 	.word	0x080074fc

080068a0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	4613      	mov	r3, r2
 80068aa:	460a      	mov	r2, r1
 80068ac:	807a      	strh	r2, [r7, #2]
 80068ae:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80068b0:	2300      	movs	r3, #0
 80068b2:	613b      	str	r3, [r7, #16]
 80068b4:	2300      	movs	r3, #0
 80068b6:	60fb      	str	r3, [r7, #12]
 80068b8:	2300      	movs	r3, #0
 80068ba:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80068bc:	2300      	movs	r3, #0
 80068be:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	4b4f      	ldr	r3, [pc, #316]	; (8006a00 <USART_ITConfig+0x160>)
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d018      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068c8:	687a      	ldr	r2, [r7, #4]
 80068ca:	4b4e      	ldr	r3, [pc, #312]	; (8006a04 <USART_ITConfig+0x164>)
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d014      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	4b4d      	ldr	r3, [pc, #308]	; (8006a08 <USART_ITConfig+0x168>)
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d010      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	4b4c      	ldr	r3, [pc, #304]	; (8006a0c <USART_ITConfig+0x16c>)
 80068dc:	429a      	cmp	r2, r3
 80068de:	d00c      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	4b4b      	ldr	r3, [pc, #300]	; (8006a10 <USART_ITConfig+0x170>)
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d008      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	4b4a      	ldr	r3, [pc, #296]	; (8006a14 <USART_ITConfig+0x174>)
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d004      	beq.n	80068fa <USART_ITConfig+0x5a>
 80068f0:	4849      	ldr	r0, [pc, #292]	; (8006a18 <USART_ITConfig+0x178>)
 80068f2:	f240 41bd 	movw	r1, #1213	; 0x4bd
 80068f6:	f7fb fa87 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_CONFIG_IT(USART_IT));
 80068fa:	887b      	ldrh	r3, [r7, #2]
 80068fc:	2b28      	cmp	r3, #40	; 0x28
 80068fe:	d025      	beq.n	800694c <USART_ITConfig+0xac>
 8006900:	887a      	ldrh	r2, [r7, #2]
 8006902:	f240 7327 	movw	r3, #1831	; 0x727
 8006906:	429a      	cmp	r2, r3
 8006908:	d020      	beq.n	800694c <USART_ITConfig+0xac>
 800690a:	887a      	ldrh	r2, [r7, #2]
 800690c:	f240 6326 	movw	r3, #1574	; 0x626
 8006910:	429a      	cmp	r2, r3
 8006912:	d01b      	beq.n	800694c <USART_ITConfig+0xac>
 8006914:	887a      	ldrh	r2, [r7, #2]
 8006916:	f240 5325 	movw	r3, #1317	; 0x525
 800691a:	429a      	cmp	r2, r3
 800691c:	d016      	beq.n	800694c <USART_ITConfig+0xac>
 800691e:	887a      	ldrh	r2, [r7, #2]
 8006920:	f240 4324 	movw	r3, #1060	; 0x424
 8006924:	429a      	cmp	r2, r3
 8006926:	d011      	beq.n	800694c <USART_ITConfig+0xac>
 8006928:	887a      	ldrh	r2, [r7, #2]
 800692a:	f640 0346 	movw	r3, #2118	; 0x846
 800692e:	429a      	cmp	r2, r3
 8006930:	d00c      	beq.n	800694c <USART_ITConfig+0xac>
 8006932:	887a      	ldrh	r2, [r7, #2]
 8006934:	f640 136a 	movw	r3, #2410	; 0x96a
 8006938:	429a      	cmp	r2, r3
 800693a:	d007      	beq.n	800694c <USART_ITConfig+0xac>
 800693c:	887b      	ldrh	r3, [r7, #2]
 800693e:	2b60      	cmp	r3, #96	; 0x60
 8006940:	d004      	beq.n	800694c <USART_ITConfig+0xac>
 8006942:	4835      	ldr	r0, [pc, #212]	; (8006a18 <USART_ITConfig+0x178>)
 8006944:	f240 41be 	movw	r1, #1214	; 0x4be
 8006948:	f7fb fa5e 	bl	8001e08 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 800694c:	787b      	ldrb	r3, [r7, #1]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d007      	beq.n	8006962 <USART_ITConfig+0xc2>
 8006952:	787b      	ldrb	r3, [r7, #1]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d004      	beq.n	8006962 <USART_ITConfig+0xc2>
 8006958:	482f      	ldr	r0, [pc, #188]	; (8006a18 <USART_ITConfig+0x178>)
 800695a:	f240 41bf 	movw	r1, #1215	; 0x4bf
 800695e:	f7fb fa53 	bl	8001e08 <assert_failed>

  /* The CTS interrupt is not available for UART4 and UART5 */
  if (USART_IT == USART_IT_CTS)
 8006962:	887a      	ldrh	r2, [r7, #2]
 8006964:	f640 136a 	movw	r3, #2410	; 0x96a
 8006968:	429a      	cmp	r2, r3
 800696a:	d114      	bne.n	8006996 <USART_ITConfig+0xf6>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	4b24      	ldr	r3, [pc, #144]	; (8006a00 <USART_ITConfig+0x160>)
 8006970:	429a      	cmp	r2, r3
 8006972:	d010      	beq.n	8006996 <USART_ITConfig+0xf6>
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	4b23      	ldr	r3, [pc, #140]	; (8006a04 <USART_ITConfig+0x164>)
 8006978:	429a      	cmp	r2, r3
 800697a:	d00c      	beq.n	8006996 <USART_ITConfig+0xf6>
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	4b22      	ldr	r3, [pc, #136]	; (8006a08 <USART_ITConfig+0x168>)
 8006980:	429a      	cmp	r2, r3
 8006982:	d008      	beq.n	8006996 <USART_ITConfig+0xf6>
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	4b23      	ldr	r3, [pc, #140]	; (8006a14 <USART_ITConfig+0x174>)
 8006988:	429a      	cmp	r2, r3
 800698a:	d004      	beq.n	8006996 <USART_ITConfig+0xf6>
 800698c:	4822      	ldr	r0, [pc, #136]	; (8006a18 <USART_ITConfig+0x178>)
 800698e:	f240 41c4 	movw	r1, #1220	; 0x4c4
 8006992:	f7fb fa39 	bl	8001e08 <assert_failed>
  } 
    
  usartxbase = (uint32_t)USARTx;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800699a:	887b      	ldrh	r3, [r7, #2]
 800699c:	b2db      	uxtb	r3, r3
 800699e:	095b      	lsrs	r3, r3, #5
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80069a4:	887b      	ldrh	r3, [r7, #2]
 80069a6:	f003 031f 	and.w	r3, r3, #31
 80069aa:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2201      	movs	r2, #1
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d103      	bne.n	80069c4 <USART_ITConfig+0x124>
  {
    usartxbase += 0x0C;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	330c      	adds	r3, #12
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	e009      	b.n	80069d8 <USART_ITConfig+0x138>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d103      	bne.n	80069d2 <USART_ITConfig+0x132>
  {
    usartxbase += 0x10;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	3310      	adds	r3, #16
 80069ce:	617b      	str	r3, [r7, #20]
 80069d0:	e002      	b.n	80069d8 <USART_ITConfig+0x138>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	3314      	adds	r3, #20
 80069d6:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80069d8:	787b      	ldrb	r3, [r7, #1]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d006      	beq.n	80069ec <USART_ITConfig+0x14c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	6811      	ldr	r1, [r2, #0]
 80069e4:	68ba      	ldr	r2, [r7, #8]
 80069e6:	430a      	orrs	r2, r1
 80069e8:	601a      	str	r2, [r3, #0]
 80069ea:	e006      	b.n	80069fa <USART_ITConfig+0x15a>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	6811      	ldr	r1, [r2, #0]
 80069f2:	68ba      	ldr	r2, [r7, #8]
 80069f4:	43d2      	mvns	r2, r2
 80069f6:	400a      	ands	r2, r1
 80069f8:	601a      	str	r2, [r3, #0]
  }
}
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	40011000 	.word	0x40011000
 8006a04:	40004400 	.word	0x40004400
 8006a08:	40004800 	.word	0x40004800
 8006a0c:	40004c00 	.word	0x40004c00
 8006a10:	40005000 	.word	0x40005000
 8006a14:	40011400 	.word	0x40011400
 8006a18:	080074fc 	.word	0x080074fc

08006a1c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	460b      	mov	r3, r1
 8006a26:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	2300      	movs	r3, #0
 8006a32:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8006a34:	2300      	movs	r3, #0
 8006a36:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	4b5c      	ldr	r3, [pc, #368]	; (8006bac <USART_GetITStatus+0x190>)
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d018      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	4b5b      	ldr	r3, [pc, #364]	; (8006bb0 <USART_GetITStatus+0x194>)
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d014      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	4b5a      	ldr	r3, [pc, #360]	; (8006bb4 <USART_GetITStatus+0x198>)
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d010      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	4b59      	ldr	r3, [pc, #356]	; (8006bb8 <USART_GetITStatus+0x19c>)
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d00c      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	4b58      	ldr	r3, [pc, #352]	; (8006bbc <USART_GetITStatus+0x1a0>)
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d008      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	4b57      	ldr	r3, [pc, #348]	; (8006bc0 <USART_GetITStatus+0x1a4>)
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d004      	beq.n	8006a72 <USART_GetITStatus+0x56>
 8006a68:	4856      	ldr	r0, [pc, #344]	; (8006bc4 <USART_GetITStatus+0x1a8>)
 8006a6a:	f44f 61aa 	mov.w	r1, #1360	; 0x550
 8006a6e:	f7fb f9cb 	bl	8001e08 <assert_failed>
  assert_param(IS_USART_GET_IT(USART_IT)); 
 8006a72:	887b      	ldrh	r3, [r7, #2]
 8006a74:	2b28      	cmp	r3, #40	; 0x28
 8006a76:	d037      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006a78:	887a      	ldrh	r2, [r7, #2]
 8006a7a:	f240 7327 	movw	r3, #1831	; 0x727
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d032      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006a82:	887a      	ldrh	r2, [r7, #2]
 8006a84:	f240 6326 	movw	r3, #1574	; 0x626
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d02d      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006a8c:	887a      	ldrh	r2, [r7, #2]
 8006a8e:	f240 5325 	movw	r3, #1317	; 0x525
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d028      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006a96:	887a      	ldrh	r2, [r7, #2]
 8006a98:	f240 4324 	movw	r3, #1060	; 0x424
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d023      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006aa0:	887a      	ldrh	r2, [r7, #2]
 8006aa2:	f640 0346 	movw	r3, #2118	; 0x846
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d01e      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006aaa:	887a      	ldrh	r2, [r7, #2]
 8006aac:	f640 136a 	movw	r3, #2410	; 0x96a
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d019      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006ab4:	887b      	ldrh	r3, [r7, #2]
 8006ab6:	f5b3 7f58 	cmp.w	r3, #864	; 0x360
 8006aba:	d015      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006abc:	887a      	ldrh	r2, [r7, #2]
 8006abe:	f240 3325 	movw	r3, #805	; 0x325
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d010      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006ac6:	887b      	ldrh	r3, [r7, #2]
 8006ac8:	f5b3 7f58 	cmp.w	r3, #864	; 0x360
 8006acc:	d00c      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006ace:	887b      	ldrh	r3, [r7, #2]
 8006ad0:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 8006ad4:	d008      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006ad6:	887b      	ldrh	r3, [r7, #2]
 8006ad8:	f5b3 7fb0 	cmp.w	r3, #352	; 0x160
 8006adc:	d004      	beq.n	8006ae8 <USART_GetITStatus+0xcc>
 8006ade:	4839      	ldr	r0, [pc, #228]	; (8006bc4 <USART_GetITStatus+0x1a8>)
 8006ae0:	f240 5151 	movw	r1, #1361	; 0x551
 8006ae4:	f7fb f990 	bl	8001e08 <assert_failed>

  /* The CTS interrupt is not available for UART4 and UART5 */ 
  if (USART_IT == USART_IT_CTS)
 8006ae8:	887a      	ldrh	r2, [r7, #2]
 8006aea:	f640 136a 	movw	r3, #2410	; 0x96a
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d114      	bne.n	8006b1c <USART_GetITStatus+0x100>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	4b2d      	ldr	r3, [pc, #180]	; (8006bac <USART_GetITStatus+0x190>)
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d010      	beq.n	8006b1c <USART_GetITStatus+0x100>
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	4b2c      	ldr	r3, [pc, #176]	; (8006bb0 <USART_GetITStatus+0x194>)
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d00c      	beq.n	8006b1c <USART_GetITStatus+0x100>
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	4b2b      	ldr	r3, [pc, #172]	; (8006bb4 <USART_GetITStatus+0x198>)
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d008      	beq.n	8006b1c <USART_GetITStatus+0x100>
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	4b2c      	ldr	r3, [pc, #176]	; (8006bc0 <USART_GetITStatus+0x1a4>)
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d004      	beq.n	8006b1c <USART_GetITStatus+0x100>
 8006b12:	482c      	ldr	r0, [pc, #176]	; (8006bc4 <USART_GetITStatus+0x1a8>)
 8006b14:	f240 5156 	movw	r1, #1366	; 0x556
 8006b18:	f7fb f976 	bl	8001e08 <assert_failed>
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8006b1c:	887b      	ldrh	r3, [r7, #2]
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8006b26:	887b      	ldrh	r3, [r7, #2]
 8006b28:	f003 031f 	and.w	r3, r3, #31
 8006b2c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	2201      	movs	r2, #1
 8006b32:	fa02 f303 	lsl.w	r3, r2, r3
 8006b36:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d106      	bne.n	8006b4c <USART_GetITStatus+0x130>
  {
    itmask &= USARTx->CR1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	899b      	ldrh	r3, [r3, #12]
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	4013      	ands	r3, r2
 8006b48:	617b      	str	r3, [r7, #20]
 8006b4a:	e00f      	b.n	8006b6c <USART_GetITStatus+0x150>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d106      	bne.n	8006b60 <USART_GetITStatus+0x144>
  {
    itmask &= USARTx->CR2;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	8a1b      	ldrh	r3, [r3, #16]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	e005      	b.n	8006b6c <USART_GetITStatus+0x150>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	8a9b      	ldrh	r3, [r3, #20]
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	4013      	ands	r3, r2
 8006b6a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8006b6c:	887b      	ldrh	r3, [r7, #2]
 8006b6e:	0a1b      	lsrs	r3, r3, #8
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2201      	movs	r2, #1
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	881b      	ldrh	r3, [r3, #0]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	4013      	ands	r3, r2
 8006b88:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d005      	beq.n	8006b9c <USART_GetITStatus+0x180>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d002      	beq.n	8006b9c <USART_GetITStatus+0x180>
  {
    bitstatus = SET;
 8006b96:	2301      	movs	r3, #1
 8006b98:	74fb      	strb	r3, [r7, #19]
 8006b9a:	e001      	b.n	8006ba0 <USART_GetITStatus+0x184>
  }
  else
  {
    bitstatus = RESET;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8006ba0:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3718      	adds	r7, #24
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	40011000 	.word	0x40011000
 8006bb0:	40004400 	.word	0x40004400
 8006bb4:	40004800 	.word	0x40004800
 8006bb8:	40004c00 	.word	0x40004c00
 8006bbc:	40005000 	.word	0x40005000
 8006bc0:	40011400 	.word	0x40011400
 8006bc4:	080074fc 	.word	0x080074fc

08006bc8 <atoi>:
 8006bc8:	2100      	movs	r1, #0
 8006bca:	220a      	movs	r2, #10
 8006bcc:	f000 b9ec 	b.w	8006fa8 <strtol>

08006bd0 <__libc_init_array>:
 8006bd0:	b570      	push	{r4, r5, r6, lr}
 8006bd2:	4e0f      	ldr	r6, [pc, #60]	; (8006c10 <__libc_init_array+0x40>)
 8006bd4:	4d0f      	ldr	r5, [pc, #60]	; (8006c14 <__libc_init_array+0x44>)
 8006bd6:	1b76      	subs	r6, r6, r5
 8006bd8:	10b6      	asrs	r6, r6, #2
 8006bda:	d007      	beq.n	8006bec <__libc_init_array+0x1c>
 8006bdc:	3d04      	subs	r5, #4
 8006bde:	2400      	movs	r4, #0
 8006be0:	3401      	adds	r4, #1
 8006be2:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8006be6:	4798      	blx	r3
 8006be8:	42a6      	cmp	r6, r4
 8006bea:	d1f9      	bne.n	8006be0 <__libc_init_array+0x10>
 8006bec:	4e0a      	ldr	r6, [pc, #40]	; (8006c18 <__libc_init_array+0x48>)
 8006bee:	4d0b      	ldr	r5, [pc, #44]	; (8006c1c <__libc_init_array+0x4c>)
 8006bf0:	1b76      	subs	r6, r6, r5
 8006bf2:	f000 fd55 	bl	80076a0 <_init>
 8006bf6:	10b6      	asrs	r6, r6, #2
 8006bf8:	d008      	beq.n	8006c0c <__libc_init_array+0x3c>
 8006bfa:	3d04      	subs	r5, #4
 8006bfc:	2400      	movs	r4, #0
 8006bfe:	3401      	adds	r4, #1
 8006c00:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8006c04:	4798      	blx	r3
 8006c06:	42a6      	cmp	r6, r4
 8006c08:	d1f9      	bne.n	8006bfe <__libc_init_array+0x2e>
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	bd70      	pop	{r4, r5, r6, pc}
 8006c0e:	bf00      	nop
 8006c10:	080076b8 	.word	0x080076b8
 8006c14:	080076b8 	.word	0x080076b8
 8006c18:	080076c0 	.word	0x080076c0
 8006c1c:	080076b8 	.word	0x080076b8

08006c20 <memcmp>:
 8006c20:	2a03      	cmp	r2, #3
 8006c22:	b470      	push	{r4, r5, r6}
 8006c24:	d928      	bls.n	8006c78 <memcmp+0x58>
 8006c26:	ea40 0301 	orr.w	r3, r0, r1
 8006c2a:	079b      	lsls	r3, r3, #30
 8006c2c:	d013      	beq.n	8006c56 <memcmp+0x36>
 8006c2e:	7805      	ldrb	r5, [r0, #0]
 8006c30:	780c      	ldrb	r4, [r1, #0]
 8006c32:	42a5      	cmp	r5, r4
 8006c34:	d124      	bne.n	8006c80 <memcmp+0x60>
 8006c36:	3a01      	subs	r2, #1
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e005      	b.n	8006c48 <memcmp+0x28>
 8006c3c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006c40:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006c44:	42a5      	cmp	r5, r4
 8006c46:	d11b      	bne.n	8006c80 <memcmp+0x60>
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	f103 0301 	add.w	r3, r3, #1
 8006c4e:	d1f5      	bne.n	8006c3c <memcmp+0x1c>
 8006c50:	2000      	movs	r0, #0
 8006c52:	bc70      	pop	{r4, r5, r6}
 8006c54:	4770      	bx	lr
 8006c56:	460c      	mov	r4, r1
 8006c58:	4603      	mov	r3, r0
 8006c5a:	6825      	ldr	r5, [r4, #0]
 8006c5c:	681e      	ldr	r6, [r3, #0]
 8006c5e:	42ae      	cmp	r6, r5
 8006c60:	4621      	mov	r1, r4
 8006c62:	4618      	mov	r0, r3
 8006c64:	f104 0404 	add.w	r4, r4, #4
 8006c68:	f103 0304 	add.w	r3, r3, #4
 8006c6c:	d104      	bne.n	8006c78 <memcmp+0x58>
 8006c6e:	3a04      	subs	r2, #4
 8006c70:	2a03      	cmp	r2, #3
 8006c72:	4618      	mov	r0, r3
 8006c74:	4621      	mov	r1, r4
 8006c76:	d8f0      	bhi.n	8006c5a <memcmp+0x3a>
 8006c78:	2a00      	cmp	r2, #0
 8006c7a:	d1d8      	bne.n	8006c2e <memcmp+0xe>
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	e7e8      	b.n	8006c52 <memcmp+0x32>
 8006c80:	1b28      	subs	r0, r5, r4
 8006c82:	bc70      	pop	{r4, r5, r6}
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop

08006c88 <memset>:
 8006c88:	b4f0      	push	{r4, r5, r6, r7}
 8006c8a:	0784      	lsls	r4, r0, #30
 8006c8c:	d043      	beq.n	8006d16 <memset+0x8e>
 8006c8e:	1e54      	subs	r4, r2, #1
 8006c90:	2a00      	cmp	r2, #0
 8006c92:	d03e      	beq.n	8006d12 <memset+0x8a>
 8006c94:	b2cd      	uxtb	r5, r1
 8006c96:	4603      	mov	r3, r0
 8006c98:	e003      	b.n	8006ca2 <memset+0x1a>
 8006c9a:	1e62      	subs	r2, r4, #1
 8006c9c:	2c00      	cmp	r4, #0
 8006c9e:	d038      	beq.n	8006d12 <memset+0x8a>
 8006ca0:	4614      	mov	r4, r2
 8006ca2:	f803 5b01 	strb.w	r5, [r3], #1
 8006ca6:	079a      	lsls	r2, r3, #30
 8006ca8:	d1f7      	bne.n	8006c9a <memset+0x12>
 8006caa:	2c03      	cmp	r4, #3
 8006cac:	d92a      	bls.n	8006d04 <memset+0x7c>
 8006cae:	b2cd      	uxtb	r5, r1
 8006cb0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8006cb4:	2c0f      	cmp	r4, #15
 8006cb6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8006cba:	d915      	bls.n	8006ce8 <memset+0x60>
 8006cbc:	f1a4 0710 	sub.w	r7, r4, #16
 8006cc0:	093f      	lsrs	r7, r7, #4
 8006cc2:	f103 0610 	add.w	r6, r3, #16
 8006cc6:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8006cca:	461a      	mov	r2, r3
 8006ccc:	6015      	str	r5, [r2, #0]
 8006cce:	6055      	str	r5, [r2, #4]
 8006cd0:	6095      	str	r5, [r2, #8]
 8006cd2:	60d5      	str	r5, [r2, #12]
 8006cd4:	3210      	adds	r2, #16
 8006cd6:	42b2      	cmp	r2, r6
 8006cd8:	d1f8      	bne.n	8006ccc <memset+0x44>
 8006cda:	f004 040f 	and.w	r4, r4, #15
 8006cde:	3701      	adds	r7, #1
 8006ce0:	2c03      	cmp	r4, #3
 8006ce2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8006ce6:	d90d      	bls.n	8006d04 <memset+0x7c>
 8006ce8:	461e      	mov	r6, r3
 8006cea:	4622      	mov	r2, r4
 8006cec:	3a04      	subs	r2, #4
 8006cee:	2a03      	cmp	r2, #3
 8006cf0:	f846 5b04 	str.w	r5, [r6], #4
 8006cf4:	d8fa      	bhi.n	8006cec <memset+0x64>
 8006cf6:	1f22      	subs	r2, r4, #4
 8006cf8:	f022 0203 	bic.w	r2, r2, #3
 8006cfc:	3204      	adds	r2, #4
 8006cfe:	4413      	add	r3, r2
 8006d00:	f004 0403 	and.w	r4, r4, #3
 8006d04:	b12c      	cbz	r4, 8006d12 <memset+0x8a>
 8006d06:	b2c9      	uxtb	r1, r1
 8006d08:	441c      	add	r4, r3
 8006d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	d1fb      	bne.n	8006d0a <memset+0x82>
 8006d12:	bcf0      	pop	{r4, r5, r6, r7}
 8006d14:	4770      	bx	lr
 8006d16:	4614      	mov	r4, r2
 8006d18:	4603      	mov	r3, r0
 8006d1a:	e7c6      	b.n	8006caa <memset+0x22>

08006d1c <strlen>:
 8006d1c:	f020 0103 	bic.w	r1, r0, #3
 8006d20:	f010 0003 	ands.w	r0, r0, #3
 8006d24:	f1c0 0000 	rsb	r0, r0, #0
 8006d28:	f851 3b04 	ldr.w	r3, [r1], #4
 8006d2c:	f100 0c04 	add.w	ip, r0, #4
 8006d30:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006d34:	f06f 0200 	mvn.w	r2, #0
 8006d38:	bf1c      	itt	ne
 8006d3a:	fa22 f20c 	lsrne.w	r2, r2, ip
 8006d3e:	4313      	orrne	r3, r2
 8006d40:	f04f 0c01 	mov.w	ip, #1
 8006d44:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8006d48:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8006d4c:	eba3 020c 	sub.w	r2, r3, ip
 8006d50:	ea22 0203 	bic.w	r2, r2, r3
 8006d54:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8006d58:	bf04      	itt	eq
 8006d5a:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006d5e:	3004      	addeq	r0, #4
 8006d60:	d0f4      	beq.n	8006d4c <strlen+0x30>
 8006d62:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006d66:	bf1f      	itttt	ne
 8006d68:	3001      	addne	r0, #1
 8006d6a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8006d6e:	3001      	addne	r0, #1
 8006d70:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8006d74:	bf18      	it	ne
 8006d76:	3001      	addne	r0, #1
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop

08006d7c <strncmp>:
 8006d7c:	b430      	push	{r4, r5}
 8006d7e:	2a00      	cmp	r2, #0
 8006d80:	d04a      	beq.n	8006e18 <strncmp+0x9c>
 8006d82:	ea40 0301 	orr.w	r3, r0, r1
 8006d86:	f013 0303 	ands.w	r3, r3, #3
 8006d8a:	d12d      	bne.n	8006de8 <strncmp+0x6c>
 8006d8c:	2a03      	cmp	r2, #3
 8006d8e:	d92b      	bls.n	8006de8 <strncmp+0x6c>
 8006d90:	6804      	ldr	r4, [r0, #0]
 8006d92:	680d      	ldr	r5, [r1, #0]
 8006d94:	42ac      	cmp	r4, r5
 8006d96:	d127      	bne.n	8006de8 <strncmp+0x6c>
 8006d98:	3a04      	subs	r2, #4
 8006d9a:	d03d      	beq.n	8006e18 <strncmp+0x9c>
 8006d9c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8006da0:	ea25 0404 	bic.w	r4, r5, r4
 8006da4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8006da8:	d13c      	bne.n	8006e24 <strncmp+0xa8>
 8006daa:	460c      	mov	r4, r1
 8006dac:	4603      	mov	r3, r0
 8006dae:	e00e      	b.n	8006dce <strncmp+0x52>
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	6864      	ldr	r4, [r4, #4]
 8006db4:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	ea25 0503 	bic.w	r5, r5, r3
 8006dbe:	d113      	bne.n	8006de8 <strncmp+0x6c>
 8006dc0:	3a04      	subs	r2, #4
 8006dc2:	d029      	beq.n	8006e18 <strncmp+0x9c>
 8006dc4:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8006dc8:	d129      	bne.n	8006e1e <strncmp+0xa2>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	460c      	mov	r4, r1
 8006dce:	2a03      	cmp	r2, #3
 8006dd0:	f100 0004 	add.w	r0, r0, #4
 8006dd4:	f101 0104 	add.w	r1, r1, #4
 8006dd8:	d8ea      	bhi.n	8006db0 <strncmp+0x34>
 8006dda:	1e55      	subs	r5, r2, #1
 8006ddc:	b92a      	cbnz	r2, 8006dea <strncmp+0x6e>
 8006dde:	7918      	ldrb	r0, [r3, #4]
 8006de0:	7922      	ldrb	r2, [r4, #4]
 8006de2:	1a80      	subs	r0, r0, r2
 8006de4:	bc30      	pop	{r4, r5}
 8006de6:	4770      	bx	lr
 8006de8:	1e55      	subs	r5, r2, #1
 8006dea:	7803      	ldrb	r3, [r0, #0]
 8006dec:	780a      	ldrb	r2, [r1, #0]
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d11a      	bne.n	8006e28 <strncmp+0xac>
 8006df2:	b1dd      	cbz	r5, 8006e2c <strncmp+0xb0>
 8006df4:	b1b3      	cbz	r3, 8006e24 <strncmp+0xa8>
 8006df6:	1c6c      	adds	r4, r5, #1
 8006df8:	440c      	add	r4, r1
 8006dfa:	1c8b      	adds	r3, r1, #2
 8006dfc:	4601      	mov	r1, r0
 8006dfe:	e004      	b.n	8006e0a <strncmp+0x8e>
 8006e00:	42a3      	cmp	r3, r4
 8006e02:	d00c      	beq.n	8006e1e <strncmp+0xa2>
 8006e04:	3301      	adds	r3, #1
 8006e06:	2800      	cmp	r0, #0
 8006e08:	d0ec      	beq.n	8006de4 <strncmp+0x68>
 8006e0a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006e0e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8006e12:	4290      	cmp	r0, r2
 8006e14:	d0f4      	beq.n	8006e00 <strncmp+0x84>
 8006e16:	e7e4      	b.n	8006de2 <strncmp+0x66>
 8006e18:	4610      	mov	r0, r2
 8006e1a:	bc30      	pop	{r4, r5}
 8006e1c:	4770      	bx	lr
 8006e1e:	2000      	movs	r0, #0
 8006e20:	bc30      	pop	{r4, r5}
 8006e22:	4770      	bx	lr
 8006e24:	4618      	mov	r0, r3
 8006e26:	e7dd      	b.n	8006de4 <strncmp+0x68>
 8006e28:	4618      	mov	r0, r3
 8006e2a:	e7da      	b.n	8006de2 <strncmp+0x66>
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	e7d9      	b.n	8006de4 <strncmp+0x68>

08006e30 <strncpy>:
 8006e30:	ea40 0301 	orr.w	r3, r0, r1
 8006e34:	079b      	lsls	r3, r3, #30
 8006e36:	b470      	push	{r4, r5, r6}
 8006e38:	d12a      	bne.n	8006e90 <strncpy+0x60>
 8006e3a:	2a03      	cmp	r2, #3
 8006e3c:	d928      	bls.n	8006e90 <strncpy+0x60>
 8006e3e:	460c      	mov	r4, r1
 8006e40:	4603      	mov	r3, r0
 8006e42:	4621      	mov	r1, r4
 8006e44:	f854 5b04 	ldr.w	r5, [r4], #4
 8006e48:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
 8006e4c:	ea26 0605 	bic.w	r6, r6, r5
 8006e50:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 8006e54:	d105      	bne.n	8006e62 <strncpy+0x32>
 8006e56:	3a04      	subs	r2, #4
 8006e58:	2a03      	cmp	r2, #3
 8006e5a:	f843 5b04 	str.w	r5, [r3], #4
 8006e5e:	4621      	mov	r1, r4
 8006e60:	d8ef      	bhi.n	8006e42 <strncpy+0x12>
 8006e62:	b19a      	cbz	r2, 8006e8c <strncpy+0x5c>
 8006e64:	780c      	ldrb	r4, [r1, #0]
 8006e66:	701c      	strb	r4, [r3, #0]
 8006e68:	3a01      	subs	r2, #1
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	b13c      	cbz	r4, 8006e7e <strncpy+0x4e>
 8006e6e:	b16a      	cbz	r2, 8006e8c <strncpy+0x5c>
 8006e70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e74:	f803 4b01 	strb.w	r4, [r3], #1
 8006e78:	3a01      	subs	r2, #1
 8006e7a:	2c00      	cmp	r4, #0
 8006e7c:	d1f7      	bne.n	8006e6e <strncpy+0x3e>
 8006e7e:	b12a      	cbz	r2, 8006e8c <strncpy+0x5c>
 8006e80:	441a      	add	r2, r3
 8006e82:	2100      	movs	r1, #0
 8006e84:	f803 1b01 	strb.w	r1, [r3], #1
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d1fb      	bne.n	8006e84 <strncpy+0x54>
 8006e8c:	bc70      	pop	{r4, r5, r6}
 8006e8e:	4770      	bx	lr
 8006e90:	4603      	mov	r3, r0
 8006e92:	e7e6      	b.n	8006e62 <strncpy+0x32>

08006e94 <_strtol_r>:
 8006e94:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006e98:	4c42      	ldr	r4, [pc, #264]	; (8006fa4 <_strtol_r+0x110>)
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	f8d4 c000 	ldr.w	ip, [r4]
 8006ea0:	9001      	str	r0, [sp, #4]
 8006ea2:	460e      	mov	r6, r1
 8006ea4:	e000      	b.n	8006ea8 <_strtol_r+0x14>
 8006ea6:	4626      	mov	r6, r4
 8006ea8:	4634      	mov	r4, r6
 8006eaa:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006eae:	eb0c 0005 	add.w	r0, ip, r5
 8006eb2:	7840      	ldrb	r0, [r0, #1]
 8006eb4:	f000 0008 	and.w	r0, r0, #8
 8006eb8:	f000 0aff 	and.w	sl, r0, #255	; 0xff
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	d1f2      	bne.n	8006ea6 <_strtol_r+0x12>
 8006ec0:	2d2d      	cmp	r5, #45	; 0x2d
 8006ec2:	d05b      	beq.n	8006f7c <_strtol_r+0xe8>
 8006ec4:	2d2b      	cmp	r5, #43	; 0x2b
 8006ec6:	bf04      	itt	eq
 8006ec8:	7875      	ldrbeq	r5, [r6, #1]
 8006eca:	1cb4      	addeq	r4, r6, #2
 8006ecc:	f033 0010 	bics.w	r0, r3, #16
 8006ed0:	d03c      	beq.n	8006f4c <_strtol_r+0xb8>
 8006ed2:	4699      	mov	r9, r3
 8006ed4:	f1ba 0f00 	cmp.w	sl, #0
 8006ed8:	bf0c      	ite	eq
 8006eda:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
 8006ede:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
 8006ee2:	fbbb f8f9 	udiv	r8, fp, r9
 8006ee6:	2700      	movs	r7, #0
 8006ee8:	fb09 bb18 	mls	fp, r9, r8, fp
 8006eec:	4638      	mov	r0, r7
 8006eee:	e00c      	b.n	8006f0a <_strtol_r+0x76>
 8006ef0:	3d30      	subs	r5, #48	; 0x30
 8006ef2:	42ab      	cmp	r3, r5
 8006ef4:	dd19      	ble.n	8006f2a <_strtol_r+0x96>
 8006ef6:	1c7e      	adds	r6, r7, #1
 8006ef8:	d005      	beq.n	8006f06 <_strtol_r+0x72>
 8006efa:	4540      	cmp	r0, r8
 8006efc:	d823      	bhi.n	8006f46 <_strtol_r+0xb2>
 8006efe:	d020      	beq.n	8006f42 <_strtol_r+0xae>
 8006f00:	fb09 5000 	mla	r0, r9, r0, r5
 8006f04:	2701      	movs	r7, #1
 8006f06:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006f0a:	eb0c 0605 	add.w	r6, ip, r5
 8006f0e:	7876      	ldrb	r6, [r6, #1]
 8006f10:	f016 0f04 	tst.w	r6, #4
 8006f14:	d1ec      	bne.n	8006ef0 <_strtol_r+0x5c>
 8006f16:	f016 0603 	ands.w	r6, r6, #3
 8006f1a:	d006      	beq.n	8006f2a <_strtol_r+0x96>
 8006f1c:	2e01      	cmp	r6, #1
 8006f1e:	bf14      	ite	ne
 8006f20:	2657      	movne	r6, #87	; 0x57
 8006f22:	2637      	moveq	r6, #55	; 0x37
 8006f24:	1bad      	subs	r5, r5, r6
 8006f26:	42ab      	cmp	r3, r5
 8006f28:	dce5      	bgt.n	8006ef6 <_strtol_r+0x62>
 8006f2a:	1c7b      	adds	r3, r7, #1
 8006f2c:	d015      	beq.n	8006f5a <_strtol_r+0xc6>
 8006f2e:	f1ba 0f00 	cmp.w	sl, #0
 8006f32:	d121      	bne.n	8006f78 <_strtol_r+0xe4>
 8006f34:	b10a      	cbz	r2, 8006f3a <_strtol_r+0xa6>
 8006f36:	b9ef      	cbnz	r7, 8006f74 <_strtol_r+0xe0>
 8006f38:	6011      	str	r1, [r2, #0]
 8006f3a:	b002      	add	sp, #8
 8006f3c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006f40:	4770      	bx	lr
 8006f42:	455d      	cmp	r5, fp
 8006f44:	dddc      	ble.n	8006f00 <_strtol_r+0x6c>
 8006f46:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006f4a:	e7dc      	b.n	8006f06 <_strtol_r+0x72>
 8006f4c:	2d30      	cmp	r5, #48	; 0x30
 8006f4e:	d01a      	beq.n	8006f86 <_strtol_r+0xf2>
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1be      	bne.n	8006ed2 <_strtol_r+0x3e>
 8006f54:	230a      	movs	r3, #10
 8006f56:	4699      	mov	r9, r3
 8006f58:	e7bc      	b.n	8006ed4 <_strtol_r+0x40>
 8006f5a:	9901      	ldr	r1, [sp, #4]
 8006f5c:	f1ba 0f00 	cmp.w	sl, #0
 8006f60:	f04f 0322 	mov.w	r3, #34	; 0x22
 8006f64:	bf0c      	ite	eq
 8006f66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8006f6a:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 8006f6e:	600b      	str	r3, [r1, #0]
 8006f70:	2a00      	cmp	r2, #0
 8006f72:	d0e2      	beq.n	8006f3a <_strtol_r+0xa6>
 8006f74:	1e61      	subs	r1, r4, #1
 8006f76:	e7df      	b.n	8006f38 <_strtol_r+0xa4>
 8006f78:	4240      	negs	r0, r0
 8006f7a:	e7db      	b.n	8006f34 <_strtol_r+0xa0>
 8006f7c:	1cb4      	adds	r4, r6, #2
 8006f7e:	7875      	ldrb	r5, [r6, #1]
 8006f80:	f04f 0a01 	mov.w	sl, #1
 8006f84:	e7a2      	b.n	8006ecc <_strtol_r+0x38>
 8006f86:	7820      	ldrb	r0, [r4, #0]
 8006f88:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006f8c:	2858      	cmp	r0, #88	; 0x58
 8006f8e:	d003      	beq.n	8006f98 <_strtol_r+0x104>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d19e      	bne.n	8006ed2 <_strtol_r+0x3e>
 8006f94:	2308      	movs	r3, #8
 8006f96:	e79c      	b.n	8006ed2 <_strtol_r+0x3e>
 8006f98:	2310      	movs	r3, #16
 8006f9a:	7865      	ldrb	r5, [r4, #1]
 8006f9c:	4699      	mov	r9, r3
 8006f9e:	3402      	adds	r4, #2
 8006fa0:	e798      	b.n	8006ed4 <_strtol_r+0x40>
 8006fa2:	bf00      	nop
 8006fa4:	2000045c 	.word	0x2000045c

08006fa8 <strtol>:
 8006fa8:	b430      	push	{r4, r5}
 8006faa:	4c04      	ldr	r4, [pc, #16]	; (8006fbc <strtol+0x14>)
 8006fac:	460d      	mov	r5, r1
 8006fae:	4613      	mov	r3, r2
 8006fb0:	4601      	mov	r1, r0
 8006fb2:	462a      	mov	r2, r5
 8006fb4:	6820      	ldr	r0, [r4, #0]
 8006fb6:	bc30      	pop	{r4, r5}
 8006fb8:	f7ff bf6c 	b.w	8006e94 <_strtol_r>
 8006fbc:	20000458 	.word	0x20000458

08006fc0 <register_fini>:
 8006fc0:	4b02      	ldr	r3, [pc, #8]	; (8006fcc <register_fini+0xc>)
 8006fc2:	b113      	cbz	r3, 8006fca <register_fini+0xa>
 8006fc4:	4802      	ldr	r0, [pc, #8]	; (8006fd0 <register_fini+0x10>)
 8006fc6:	f000 b805 	b.w	8006fd4 <atexit>
 8006fca:	4770      	bx	lr
 8006fcc:	00000000 	.word	0x00000000
 8006fd0:	08006fe1 	.word	0x08006fe1

08006fd4 <atexit>:
 8006fd4:	4601      	mov	r1, r0
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	4602      	mov	r2, r0
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f000 b818 	b.w	8007010 <__register_exitproc>

08006fe0 <__libc_fini_array>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4d09      	ldr	r5, [pc, #36]	; (8007008 <__libc_fini_array+0x28>)
 8006fe4:	4c09      	ldr	r4, [pc, #36]	; (800700c <__libc_fini_array+0x2c>)
 8006fe6:	1b64      	subs	r4, r4, r5
 8006fe8:	10a4      	asrs	r4, r4, #2
 8006fea:	bf18      	it	ne
 8006fec:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 8006ff0:	d005      	beq.n	8006ffe <__libc_fini_array+0x1e>
 8006ff2:	3c01      	subs	r4, #1
 8006ff4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006ff8:	4798      	blx	r3
 8006ffa:	2c00      	cmp	r4, #0
 8006ffc:	d1f9      	bne.n	8006ff2 <__libc_fini_array+0x12>
 8006ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007002:	f000 bb53 	b.w	80076ac <_fini>
 8007006:	bf00      	nop
 8007008:	080076c0 	.word	0x080076c0
 800700c:	080076c4 	.word	0x080076c4

08007010 <__register_exitproc>:
 8007010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007012:	4c27      	ldr	r4, [pc, #156]	; (80070b0 <__register_exitproc+0xa0>)
 8007014:	6826      	ldr	r6, [r4, #0]
 8007016:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 800701a:	b085      	sub	sp, #20
 800701c:	4607      	mov	r7, r0
 800701e:	2c00      	cmp	r4, #0
 8007020:	d041      	beq.n	80070a6 <__register_exitproc+0x96>
 8007022:	6865      	ldr	r5, [r4, #4]
 8007024:	2d1f      	cmp	r5, #31
 8007026:	dd1e      	ble.n	8007066 <__register_exitproc+0x56>
 8007028:	4822      	ldr	r0, [pc, #136]	; (80070b4 <__register_exitproc+0xa4>)
 800702a:	b918      	cbnz	r0, 8007034 <__register_exitproc+0x24>
 800702c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007030:	b005      	add	sp, #20
 8007032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007034:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8007038:	9103      	str	r1, [sp, #12]
 800703a:	9202      	str	r2, [sp, #8]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	f3af 8000 	nop.w
 8007042:	9903      	ldr	r1, [sp, #12]
 8007044:	9a02      	ldr	r2, [sp, #8]
 8007046:	9b01      	ldr	r3, [sp, #4]
 8007048:	4604      	mov	r4, r0
 800704a:	2800      	cmp	r0, #0
 800704c:	d0ee      	beq.n	800702c <__register_exitproc+0x1c>
 800704e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 8007052:	6025      	str	r5, [r4, #0]
 8007054:	2000      	movs	r0, #0
 8007056:	6060      	str	r0, [r4, #4]
 8007058:	4605      	mov	r5, r0
 800705a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800705e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 8007062:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 8007066:	b93f      	cbnz	r7, 8007078 <__register_exitproc+0x68>
 8007068:	1cab      	adds	r3, r5, #2
 800706a:	2000      	movs	r0, #0
 800706c:	3501      	adds	r5, #1
 800706e:	6065      	str	r5, [r4, #4]
 8007070:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8007074:	b005      	add	sp, #20
 8007076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007078:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 800707c:	f04f 0c01 	mov.w	ip, #1
 8007080:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8007084:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 8007088:	fa0c f205 	lsl.w	r2, ip, r5
 800708c:	4316      	orrs	r6, r2
 800708e:	2f02      	cmp	r7, #2
 8007090:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 8007094:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8007098:	d1e6      	bne.n	8007068 <__register_exitproc+0x58>
 800709a:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 800709e:	431a      	orrs	r2, r3
 80070a0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 80070a4:	e7e0      	b.n	8007068 <__register_exitproc+0x58>
 80070a6:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 80070aa:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 80070ae:	e7b8      	b.n	8007022 <__register_exitproc+0x12>
 80070b0:	08007598 	.word	0x08007598
 80070b4:	00000000 	.word	0x00000000
 80070b8:	ccbbaadd 	.word	0xccbbaadd
 80070bc:	00002211 	.word	0x00002211
 80070c0:	0800a8c0 	.word	0x0800a8c0
 80070c4:	00ffffff 	.word	0x00ffffff
 80070c8:	0100a8c0 	.word	0x0100a8c0
 80070cc:	6f746f6d 	.word	0x6f746f6d
 80070d0:	00000072 	.word	0x00000072
 80070d4:	6f746f6d 	.word	0x6f746f6d
 80070d8:	5b202072 	.word	0x5b202072
 80070dc:	6974706f 	.word	0x6974706f
 80070e0:	5d736e6f 	.word	0x5d736e6f
 80070e4:	705ba0c2 	.word	0x705ba0c2
 80070e8:	6d617261 	.word	0x6d617261
 80070ec:	72657465 	.word	0x72657465
 80070f0:	a0c25d73 	.word	0xa0c25d73
 80070f4:	6f43203a 	.word	0x6f43203a
 80070f8:	6f72746e 	.word	0x6f72746e
 80070fc:	6d20736c 	.word	0x6d20736c
 8007100:	726f746f 	.word	0x726f746f
 8007104:	65707320 	.word	0x65707320
 8007108:	202c6465 	.word	0x202c6465
 800710c:	2c6d7072 	.word	0x2c6d7072
 8007110:	63746520 	.word	0x63746520
 8007114:	2e202c2e 	.word	0x2e202c2e
 8007118:	0a0d202e 	.word	0x0a0d202e
 800711c:	00000000 	.word	0x00000000
 8007120:	65657073 	.word	0x65657073
 8007124:	00000064 	.word	0x00000064
 8007128:	72727245 	.word	0x72727245
 800712c:	3a20726f 	.word	0x3a20726f
 8007130:	0a642520 	.word	0x0a642520
 8007134:	0000000a 	.word	0x0000000a
 8007138:	00000000 	.word	0x00000000
 800713c:	65657053 	.word	0x65657053
 8007140:	75732064 	.word	0x75732064
 8007144:	65736363 	.word	0x65736363
 8007148:	6c756673 	.word	0x6c756673
 800714c:	7320796c 	.word	0x7320796c
 8007150:	0a2e7465 	.word	0x0a2e7465
 8007154:	0000000a 	.word	0x0000000a
 8007158:	6f727245 	.word	0x6f727245
 800715c:	65732072 	.word	0x65732072
 8007160:	6e69646e 	.word	0x6e69646e
 8007164:	75512067 	.word	0x75512067
 8007168:	21657565 	.word	0x21657565
 800716c:	00000a0a 	.word	0x00000a0a
 8007170:	6c756e28 	.word	0x6c756e28
 8007174:	0000296c 	.word	0x0000296c
 8007178:	6f746f6d 	.word	0x6f746f6d
 800717c:	00000072 	.word	0x00000072
 8007180:	6f746f6d 	.word	0x6f746f6d
 8007184:	5b202072 	.word	0x5b202072
 8007188:	6974706f 	.word	0x6974706f
 800718c:	5d736e6f 	.word	0x5d736e6f
 8007190:	705ba0c2 	.word	0x705ba0c2
 8007194:	6d617261 	.word	0x6d617261
 8007198:	72657465 	.word	0x72657465
 800719c:	a0c25d73 	.word	0xa0c25d73
 80071a0:	6f43203a 	.word	0x6f43203a
 80071a4:	6f72746e 	.word	0x6f72746e
 80071a8:	6d20736c 	.word	0x6d20736c
 80071ac:	726f746f 	.word	0x726f746f
 80071b0:	65707320 	.word	0x65707320
 80071b4:	202c6465 	.word	0x202c6465
 80071b8:	2c6d7072 	.word	0x2c6d7072
 80071bc:	63746520 	.word	0x63746520
 80071c0:	2e202c2e 	.word	0x2e202c2e
 80071c4:	0a0d202e 	.word	0x0a0d202e
 80071c8:	00000000 	.word	0x00000000
 80071cc:	4d544553 	.word	0x4d544553
 80071d0:	00004341 	.word	0x00004341
 80071d4:	74696e69 	.word	0x74696e69
 80071d8:	3235575f 	.word	0x3235575f
 80071dc:	00003030 	.word	0x00003030
 80071e0:	454c4449 	.word	0x454c4449
 80071e4:	00000000 	.word	0x00000000
 80071e8:	20726d54 	.word	0x20726d54
 80071ec:	00637653 	.word	0x00637653
 80071f0:	706c6568 	.word	0x706c6568
 80071f4:	00000000 	.word	0x00000000
 80071f8:	65680a0d 	.word	0x65680a0d
 80071fc:	0d3a706c 	.word	0x0d3a706c
 8007200:	694c200a 	.word	0x694c200a
 8007204:	20737473 	.word	0x20737473
 8007208:	206c6c61 	.word	0x206c6c61
 800720c:	20656874 	.word	0x20656874
 8007210:	69676572 	.word	0x69676572
 8007214:	72657473 	.word	0x72657473
 8007218:	63206465 	.word	0x63206465
 800721c:	616d6d6f 	.word	0x616d6d6f
 8007220:	0d73646e 	.word	0x0d73646e
 8007224:	000a0d0a 	.word	0x000a0d0a
 8007228:	6f636e49 	.word	0x6f636e49
 800722c:	63657272 	.word	0x63657272
 8007230:	6f632074 	.word	0x6f632074
 8007234:	6e616d6d 	.word	0x6e616d6d
 8007238:	61702064 	.word	0x61702064
 800723c:	656d6172 	.word	0x656d6172
 8007240:	28726574 	.word	0x28726574
 8007244:	202e2973 	.word	0x202e2973
 8007248:	746e4520 	.word	0x746e4520
 800724c:	22207265 	.word	0x22207265
 8007250:	706c6568 	.word	0x706c6568
 8007254:	6f742022 	.word	0x6f742022
 8007258:	65697620 	.word	0x65697620
 800725c:	20612077 	.word	0x20612077
 8007260:	7473696c 	.word	0x7473696c
 8007264:	20666f20 	.word	0x20666f20
 8007268:	69617661 	.word	0x69617661
 800726c:	6c62616c 	.word	0x6c62616c
 8007270:	6f632065 	.word	0x6f632065
 8007274:	6e616d6d 	.word	0x6e616d6d
 8007278:	0d2e7364 	.word	0x0d2e7364
 800727c:	000a0d0a 	.word	0x000a0d0a
 8007280:	6d6d6f43 	.word	0x6d6d6f43
 8007284:	20646e61 	.word	0x20646e61
 8007288:	20746f6e 	.word	0x20746f6e
 800728c:	6f636572 	.word	0x6f636572
 8007290:	73696e67 	.word	0x73696e67
 8007294:	202e6465 	.word	0x202e6465
 8007298:	746e4520 	.word	0x746e4520
 800729c:	27207265 	.word	0x27207265
 80072a0:	706c6568 	.word	0x706c6568
 80072a4:	6f742027 	.word	0x6f742027
 80072a8:	65697620 	.word	0x65697620
 80072ac:	20612077 	.word	0x20612077
 80072b0:	7473696c 	.word	0x7473696c
 80072b4:	20666f20 	.word	0x20666f20
 80072b8:	69617661 	.word	0x69617661
 80072bc:	6c62616c 	.word	0x6c62616c
 80072c0:	6f632065 	.word	0x6f632065
 80072c4:	6e616d6d 	.word	0x6e616d6d
 80072c8:	0d2e7364 	.word	0x0d2e7364
 80072cc:	000a0d0a 	.word	0x000a0d0a
 80072d0:	2f707041 	.word	0x2f707041
 80072d4:	334d5453 	.word	0x334d5453
 80072d8:	2d344632 	.word	0x2d344632
 80072dc:	63736944 	.word	0x63736944
 80072e0:	7265766f 	.word	0x7265766f
 80072e4:	694c2f79 	.word	0x694c2f79
 80072e8:	72617262 	.word	0x72617262
 80072ec:	2f736569 	.word	0x2f736569
 80072f0:	334d5453 	.word	0x334d5453
 80072f4:	78344632 	.word	0x78344632
 80072f8:	74535f78 	.word	0x74535f78
 80072fc:	72655064 	.word	0x72655064
 8007300:	5f687069 	.word	0x5f687069
 8007304:	76697244 	.word	0x76697244
 8007308:	732f7265 	.word	0x732f7265
 800730c:	6d2f6372 	.word	0x6d2f6372
 8007310:	2e637369 	.word	0x2e637369
 8007314:	00000063 	.word	0x00000063
 8007318:	2f707041 	.word	0x2f707041
 800731c:	334d5453 	.word	0x334d5453
 8007320:	2d344632 	.word	0x2d344632
 8007324:	63736944 	.word	0x63736944
 8007328:	7265766f 	.word	0x7265766f
 800732c:	694c2f79 	.word	0x694c2f79
 8007330:	72617262 	.word	0x72617262
 8007334:	2f736569 	.word	0x2f736569
 8007338:	334d5453 	.word	0x334d5453
 800733c:	78344632 	.word	0x78344632
 8007340:	74535f78 	.word	0x74535f78
 8007344:	72655064 	.word	0x72655064
 8007348:	5f687069 	.word	0x5f687069
 800734c:	76697244 	.word	0x76697244
 8007350:	732f7265 	.word	0x732f7265
 8007354:	732f6372 	.word	0x732f6372
 8007358:	32336d74 	.word	0x32336d74
 800735c:	78783466 	.word	0x78783466
 8007360:	616d645f 	.word	0x616d645f
 8007364:	0000632e 	.word	0x0000632e
 8007368:	2f707041 	.word	0x2f707041
 800736c:	334d5453 	.word	0x334d5453
 8007370:	2d344632 	.word	0x2d344632
 8007374:	63736944 	.word	0x63736944
 8007378:	7265766f 	.word	0x7265766f
 800737c:	694c2f79 	.word	0x694c2f79
 8007380:	72617262 	.word	0x72617262
 8007384:	2f736569 	.word	0x2f736569
 8007388:	334d5453 	.word	0x334d5453
 800738c:	78344632 	.word	0x78344632
 8007390:	74535f78 	.word	0x74535f78
 8007394:	72655064 	.word	0x72655064
 8007398:	5f687069 	.word	0x5f687069
 800739c:	76697244 	.word	0x76697244
 80073a0:	732f7265 	.word	0x732f7265
 80073a4:	732f6372 	.word	0x732f6372
 80073a8:	32336d74 	.word	0x32336d74
 80073ac:	78783466 	.word	0x78783466
 80073b0:	7478655f 	.word	0x7478655f
 80073b4:	00632e69 	.word	0x00632e69
 80073b8:	2f707041 	.word	0x2f707041
 80073bc:	334d5453 	.word	0x334d5453
 80073c0:	2d344632 	.word	0x2d344632
 80073c4:	63736944 	.word	0x63736944
 80073c8:	7265766f 	.word	0x7265766f
 80073cc:	694c2f79 	.word	0x694c2f79
 80073d0:	72617262 	.word	0x72617262
 80073d4:	2f736569 	.word	0x2f736569
 80073d8:	334d5453 	.word	0x334d5453
 80073dc:	78344632 	.word	0x78344632
 80073e0:	74535f78 	.word	0x74535f78
 80073e4:	72655064 	.word	0x72655064
 80073e8:	5f687069 	.word	0x5f687069
 80073ec:	76697244 	.word	0x76697244
 80073f0:	732f7265 	.word	0x732f7265
 80073f4:	732f6372 	.word	0x732f6372
 80073f8:	32336d74 	.word	0x32336d74
 80073fc:	78783466 	.word	0x78783466
 8007400:	6970675f 	.word	0x6970675f
 8007404:	00632e6f 	.word	0x00632e6f
 8007408:	2f707041 	.word	0x2f707041
 800740c:	334d5453 	.word	0x334d5453
 8007410:	2d344632 	.word	0x2d344632
 8007414:	63736944 	.word	0x63736944
 8007418:	7265766f 	.word	0x7265766f
 800741c:	694c2f79 	.word	0x694c2f79
 8007420:	72617262 	.word	0x72617262
 8007424:	2f736569 	.word	0x2f736569
 8007428:	334d5453 	.word	0x334d5453
 800742c:	78344632 	.word	0x78344632
 8007430:	74535f78 	.word	0x74535f78
 8007434:	72655064 	.word	0x72655064
 8007438:	5f687069 	.word	0x5f687069
 800743c:	76697244 	.word	0x76697244
 8007440:	732f7265 	.word	0x732f7265
 8007444:	732f6372 	.word	0x732f6372
 8007448:	32336d74 	.word	0x32336d74
 800744c:	78783466 	.word	0x78783466
 8007450:	6363725f 	.word	0x6363725f
 8007454:	0000632e 	.word	0x0000632e
 8007458:	2f707041 	.word	0x2f707041
 800745c:	334d5453 	.word	0x334d5453
 8007460:	2d344632 	.word	0x2d344632
 8007464:	63736944 	.word	0x63736944
 8007468:	7265766f 	.word	0x7265766f
 800746c:	694c2f79 	.word	0x694c2f79
 8007470:	72617262 	.word	0x72617262
 8007474:	2f736569 	.word	0x2f736569
 8007478:	334d5453 	.word	0x334d5453
 800747c:	78344632 	.word	0x78344632
 8007480:	74535f78 	.word	0x74535f78
 8007484:	72655064 	.word	0x72655064
 8007488:	5f687069 	.word	0x5f687069
 800748c:	76697244 	.word	0x76697244
 8007490:	732f7265 	.word	0x732f7265
 8007494:	732f6372 	.word	0x732f6372
 8007498:	32336d74 	.word	0x32336d74
 800749c:	78783466 	.word	0x78783466
 80074a0:	6970735f 	.word	0x6970735f
 80074a4:	0000632e 	.word	0x0000632e
 80074a8:	2f707041 	.word	0x2f707041
 80074ac:	334d5453 	.word	0x334d5453
 80074b0:	2d344632 	.word	0x2d344632
 80074b4:	63736944 	.word	0x63736944
 80074b8:	7265766f 	.word	0x7265766f
 80074bc:	694c2f79 	.word	0x694c2f79
 80074c0:	72617262 	.word	0x72617262
 80074c4:	2f736569 	.word	0x2f736569
 80074c8:	334d5453 	.word	0x334d5453
 80074cc:	78344632 	.word	0x78344632
 80074d0:	74535f78 	.word	0x74535f78
 80074d4:	72655064 	.word	0x72655064
 80074d8:	5f687069 	.word	0x5f687069
 80074dc:	76697244 	.word	0x76697244
 80074e0:	732f7265 	.word	0x732f7265
 80074e4:	732f6372 	.word	0x732f6372
 80074e8:	32336d74 	.word	0x32336d74
 80074ec:	78783466 	.word	0x78783466
 80074f0:	7379735f 	.word	0x7379735f
 80074f4:	2e676663 	.word	0x2e676663
 80074f8:	00000063 	.word	0x00000063
 80074fc:	2f707041 	.word	0x2f707041
 8007500:	334d5453 	.word	0x334d5453
 8007504:	2d344632 	.word	0x2d344632
 8007508:	63736944 	.word	0x63736944
 800750c:	7265766f 	.word	0x7265766f
 8007510:	694c2f79 	.word	0x694c2f79
 8007514:	72617262 	.word	0x72617262
 8007518:	2f736569 	.word	0x2f736569
 800751c:	334d5453 	.word	0x334d5453
 8007520:	78344632 	.word	0x78344632
 8007524:	74535f78 	.word	0x74535f78
 8007528:	72655064 	.word	0x72655064
 800752c:	5f687069 	.word	0x5f687069
 8007530:	76697244 	.word	0x76697244
 8007534:	732f7265 	.word	0x732f7265
 8007538:	732f6372 	.word	0x732f6372
 800753c:	32336d74 	.word	0x32336d74
 8007540:	78783466 	.word	0x78783466
 8007544:	6173755f 	.word	0x6173755f
 8007548:	632e7472 	.word	0x632e7472
 800754c:	00000000 	.word	0x00000000

08007550 <xMotorCommand1>:
 8007550:	08007178 08007180 0800171d 00000001     xq...q..........

08007560 <xMotorCommand2>:
 8007560:	08007178 08007180 08001739 00000001     xq...q..9.......

08007570 <ucExpectedStackBytes.8478>:
 8007570:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
 8007580:	a5a5a5a5                                ....

08007584 <xHelpCommand>:
 8007584:	080071f0 080071f8 0800423d 00000000     .q...q..=B......
 8007594:	00000043                                C...

08007598 <_global_impure_ptr>:
 8007598:	20000030                                0.. 

0800759c <_ctype_>:
 800759c:	20202000 20202020 28282020 20282828     .         ((((( 
 80075ac:	20202020 20202020 20202020 20202020                     
 80075bc:	10108820 10101010 10101010 10101010      ...............
 80075cc:	04040410 04040404 10040404 10101010     ................
 80075dc:	41411010 41414141 01010101 01010101     ..AAAAAA........
 80075ec:	01010101 01010101 01010101 10101010     ................
 80075fc:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800760c:	02020202 02020202 02020202 10101010     ................
 800761c:	00000020 00000000 00000000 00000000      ...............
 800762c:	00000000 00000000 00000000 00000000     ................
 800763c:	00000000 00000000 00000000 00000000     ................
 800764c:	00000000 00000000 00000000 00000000     ................
 800765c:	00000000 00000000 00000000 00000000     ................
 800766c:	00000000 00000000 00000000 00000000     ................
 800767c:	00000000 00000000 00000000 00000000     ................
 800768c:	00000000 00000000 00000000 00000000     ................
 800769c:	00000000                                ....

080076a0 <_init>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	bf00      	nop
 80076a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076a6:	bc08      	pop	{r3}
 80076a8:	469e      	mov	lr, r3
 80076aa:	4770      	bx	lr

080076ac <_fini>:
 80076ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ae:	bf00      	nop
 80076b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076b2:	bc08      	pop	{r3}
 80076b4:	469e      	mov	lr, r3
 80076b6:	4770      	bx	lr
