                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module TOP_SYS
TOP_SYS
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU
lappend search_path $PROJECT_PATH/RTL/FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO
lappend search_path $PROJECT_PATH/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL
lappend search_path $PROJECT_PATH/RTL/divmux
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux
lappend search_path $PROJECT_PATH/RTL/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX
lappend search_path $PROJECT_PATH/RTL/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX
lappend search_path $PROJECT_PATH/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format sync.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/sync.v
Presto compilation completed successfully.
1
analyze -format $file_format MEMO.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/MEMO.v
Presto compilation completed successfully.
1
analyze -format $file_format WFIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/WFIFO.v
Presto compilation completed successfully.
1
analyze -format $file_format RFIFO.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/RFIFO.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/FIFO_TOP.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format divmux.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux/divmux.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format CLK_Divider_Integer.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider/CLK_Divider_Integer.v
Warning:  /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider/CLK_Divider_Integer.v:16: the undeclared symbol 'odd' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATE.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating/CLK_GATE.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format bussynchro.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC/bussynchro.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format RegFile.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile/RegFile.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format PulseGene.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN/PulseGene.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format resetsynchro.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC/resetsynchro.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format uart_rx_top.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/uart_rx_top.v
Presto compilation completed successfully.
1
analyze -format $file_format finitestatemachine.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v
Presto compilation completed successfully.
1
analyze -format $file_format data_sampling.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/data_sampling.v
Presto compilation completed successfully.
1
analyze -format $file_format deserializer.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format stop_check.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/stop_check.v
Presto compilation completed successfully.
1
analyze -format $file_format edge_bit_counter.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/edge_bit_counter.v
Presto compilation completed successfully.
1
analyze -format $file_format parity_check.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/parity_check.v
Presto compilation completed successfully.
1
analyze -format $file_format start_check.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/start_check.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format top_tx.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/top_tx.v
Presto compilation completed successfully.
1
analyze -format $file_format fsm.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/fsm.v
Presto compilation completed successfully.
1
analyze -format $file_format mux.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/mux.v
Presto compilation completed successfully.
1
analyze -format $file_format serializer.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format parity.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/parity.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format TOPSYS.v
Running PRESTO HDLC
Compiling source file /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Top/TOPSYS.v
Presto compilation completed successfully.
1
elaborate -lib WORK TOP_SYS
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'TOP_SYS'.
Information: Building the design 'sysctrl'. (HDL-193)
Warning:  /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v:208: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 50 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |     no/auto      |
===============================================

Statistics for case statements in always block at line 170 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           172            |    auto/auto     |
|           178            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sysctrl line 36 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  sync_data_int_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sysctrl line 50 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
| address_storage_reg | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV'. (HDL-193)

Inferred memory devices in process
	in routine CLK_DIV line 27 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Divider/CLK_Divider_Integer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   o_div_clk1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Uart_Rx_Top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Pulse'. (HDL-193)

Inferred memory devices in process
	in routine Pulse line 10 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/PULSE_GEN/PulseGene.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      pulse_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC line 13 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/DATA_SYNC/bussynchro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       EN1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        O_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       EN_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC line 9 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RST_SYNC/resetsynchro.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       EN_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 16 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/Clock_Gating/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile'. (HDL-193)

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'divmux'. (HDL-193)

Statistics for case statements in always block at line 33 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux/divmux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine divmux line 12 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux/divmux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    int_Busy_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    int_Busy1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine divmux line 33 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/divmux/divmux.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    divratio_reg     | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer'. (HDL-193)

Inferred memory devices in process
	in routine serializer line 25 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       int_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     ser_dn_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     S_data_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 31 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 58 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 46 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity'. (HDL-193)

Inferred memory devices in process
	in routine parity line 8 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/parity.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      P_bit_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'edgebitcounter'. (HDL-193)

Inferred memory devices in process
	in routine edgebitcounter line 37 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edgebitcounter line 57 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 12 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp2_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 9 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fsmRX'. (HDL-193)

Statistics for case statements in always block at line 41 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 136 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsmRX line 123 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fsmRX line 254 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fsmRX line 278 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/UART_RX/finitestatemachine.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory'. (HDL-193)

Inferred memory devices in process
	in routine memory line 18 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/MEMO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      memo_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    memory/37     |   8    |    8    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'sync'. (HDL-193)

Inferred memory devices in process
	in routine sync line 10 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      O_Ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'WFIFO'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/WFIFO.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine WFIFO line 22 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/WFIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine WFIFO line 30 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/WFIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     g_wptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RFIFO'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/RFIFO.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine RFIFO line 22 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/RFIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RFIFO line 30 in file
		'/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/RTL/FIFO/RFIFO.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     g_rptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'TOP_SYS'.
{TOP_SYS}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'TOP_SYS'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (28 designs)              /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/TOP_SYS.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
Error: could not open output redirect file "reports/check_design.rpt" (CMD-015)
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
set CLK_NAME1 REF_CLK
set CLK_NAME2 UART_CLK
set CLK_PER1 20
set CLK_PER2 271.2967987
set CLK_PER_TX [expr $CLK_PER2 * 32]
set CLK_PER_RX [expr $CLK_PER2 * 1] 
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.1
set CLK_FALL 0.1
# 1. Master Clock Definitions 
create_clock -name $CLK_NAME1 -period $CLK_PER1 -waveform "0 [expr $CLK_PER1/2]" [get_ports REF_CLK]
create_clock -name $CLK_NAME2 -period $CLK_PER2 -waveform "0 [expr $CLK_PER2/2]" [get_ports UART_CLK]
# 2. Generated Clock Definitions
create_generated_clock -master_clock $CLK_NAME1 -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
create_generated_clock -master_clock $CLK_NAME2 -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port U0_CLK_DIV/o_div_clk]                        -divide_by 32
create_generated_clock -master_clock $CLK_NAME2 -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port U1_CLK_DIV/o_div_clk]                        -divide_by 1
# 3. Clock Latencies
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME1]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME2]
set_clock_latency $CLK_LAT [get_clocks ALU_CLK]
set_clock_latency $CLK_LAT [get_clocks TX_CLK]
set_clock_latency $CLK_LAT [get_clocks RX_CLK]
# 4. Clock Uncertainties
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME1]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME1]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME2]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME2]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
# 4. Clock Transitions
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME1]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME1]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME2]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME2]
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
####################################################################################
set_dont_touch_network {REF_CLK RST UART_CLK}
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK_NAME2 TX_CLK RX_CLK"] -group [get_clocks "ALU_CLK $CLK_NAME1"] 
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
#Constrain Input Paths
set in_delay  [expr 0.2*$CLK_PER_RX]
set_input_delay $in_delay -clock RX_CLK [get_port RX_IN]
#Constrain Output Paths
set out_delay [expr 0.2*$CLK_PER_TX]
set_output_delay $out_delay -clock TX_CLK [get_port TX_OUT]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port TX_OUT]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 35 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design TOP_SYS has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'divmux'
Information: The register 'divratio_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'divratio_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'divratio_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'divratio_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'divratio_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'RegFile'
  Processing 'ALU'
  Processing 'CLK_GATE'
  Processing 'CLK_DIV_0'
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
Warning: Sequential mapping has discovered reconvergent clock/data inputs on register 'o_div_clk1_reg' in design 'CLK_DIV_0'.  Simulation/synthesis mismatches could occur. (OPT-1216)
  Processing 'RST_SYNC_0'
  Processing 'RFIFO'
  Processing 'WFIFO'
  Processing 'sync_0'
  Processing 'memory'
  Processing 'FIFO'
  Processing 'DATA_SYNC'
  Processing 'Pulse'
  Processing 'fsmRX'
  Processing 'parity_check'
  Processing 'start_check'
  Processing 'stop_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edgebitcounter'
  Processing 'Uart_Rx_Top'
  Processing 'mux'
  Processing 'parity'
  Processing 'fsm'
  Processing 'serializer'
  Processing 'UART_TX'
  Processing 'sysctrl'
  Processing 'TOP_SYS'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_cmp6_0'
  Processing 'CLK_DIV_1_DW01_inc_0'
  Processing 'CLK_DIV_1_DW01_cmp6_1'
  Processing 'fsmRX_DW01_inc_0'
  Processing 'fsmRX_DW01_cmp6_0'
  Processing 'fsmRX_DW01_cmp6_1'
  Processing 'fsmRX_DW01_dec_0'
  Processing 'fsmRX_DW01_cmp6_2'
  Processing 'fsmRX_DW01_cmp6_3'
  Processing 'fsmRX_DW01_add_0'
  Processing 'fsmRX_DW01_cmp6_4'
  Processing 'fsmRX_DW01_add_1'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_add_0'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_3'
  Processing 'data_sampling_DW01_cmp6_4'
  Processing 'data_sampling_DW01_dec_1'
  Processing 'edgebitcounter_DW01_inc_0'
  Processing 'edgebitcounter_DW01_cmp6_0'
  Processing 'edgebitcounter_DW01_dec_0'
  Processing 'CLK_DIV_0_DW01_cmp6_0'
  Processing 'CLK_DIV_0_DW01_inc_0'
  Processing 'CLK_DIV_0_DW01_cmp6_1'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
  Processing 'CLK_DIV_1_DW01_inc_1'
  Processing 'CLK_DIV_1_DW02_mult_0'
  Processing 'CLK_DIV_0_DW01_inc_1'
  Processing 'CLK_DIV_0_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  815121.6      0.00       0.0      96.8                          
    0:00:21  815121.6      0.00       0.0      96.8                          
    0:00:21  815121.6      0.00       0.0      96.8                          
    0:00:22  815121.6      0.00       0.0      96.8                          
    0:00:22  815121.6      0.00       0.0      96.8                          
    0:00:25  788820.5     10.27      17.9      71.0                          
    0:00:26  789444.1      6.30       8.9      71.0                          
    0:00:27  789852.3      8.43      13.9      37.0                          
    0:00:28  789998.2      7.69      11.4      37.0                          
    0:00:28  790913.5      6.84       9.8      34.9                          
    0:00:28  790782.9      7.12      10.4      34.9                          
    0:00:29  791421.8      6.25       8.6      34.9                          
    0:00:29  791726.5      4.98       6.1      34.9                          
    0:00:29  791701.8      6.72       9.6      34.9                          
    0:00:29  791920.6      6.11       8.3      34.9                          
    0:00:29  792118.3      5.23       6.6      34.9                          
    0:00:29  792030.1      4.06       4.4      34.9                          
    0:00:30  792353.6      4.04       4.4      34.9                          
    0:00:30  792367.7      4.03       4.4      34.9                          
    0:00:30  792858.3      3.96       4.3      34.9                          
    0:00:30  793032.4      3.83       4.0      34.9                          
    0:00:30  793206.6      3.81       4.0      34.9                          
    0:00:31  793206.6      3.81       4.0      34.9                          
    0:00:31  793177.2      3.81       4.0      34.9                          
    0:00:31  793177.2      3.81       4.0      34.9                          
    0:00:31  795625.4      3.81       3.9      13.3                          
    0:00:31  796479.5      3.81       3.9       8.7                          
    0:00:31  796499.5      3.81       3.9       4.5                          
    0:00:31  796518.4      3.81       3.9       3.5                          
    0:00:31  796520.7      3.81       3.9       2.7                          
    0:00:31  796526.6      3.81       3.9       2.5                          
    0:00:31  796526.6      3.81       3.9       2.5                          
    0:00:31  796526.6      3.81       3.9       2.5                          
    0:00:31  796526.6      3.81       3.9       2.5                          
    0:00:32  798473.8      0.00       0.0       4.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  798473.8      0.00       0.0       4.3                          
    0:00:32  798473.8      0.00       0.0       4.3                          
    0:00:34  797517.3      0.00       0.0      28.7                          
    0:00:35  796659.7      0.00       0.0      32.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  796659.7      0.00       0.0      32.3                          
    0:00:36  799273.8      0.00       0.0       9.4 U0_Uart_Rx_Top/U0_fsmRX/count[0]
    0:00:37  799371.5      0.00       0.0       2.4 U0_RegFile/REG3[7]       
    0:00:38  799366.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38  799366.8      0.00       0.0       0.0                          
    0:00:38  799366.8      0.00       0.0       0.0                          
    0:00:38  791064.3      0.00       0.0       0.0                          
    0:00:38  787960.8      0.00       0.0       0.0                          
    0:00:39  787246.6      0.00       0.0       0.0                          
    0:00:39  786811.3      0.00       0.0       0.0                          
    0:00:39  786666.6      0.00       0.0       0.0                          
    0:00:39  786666.6      0.00       0.0       0.0                          
    0:00:39  786666.6      0.00       0.0       0.0                          
    0:00:39  786241.8      1.33       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786237.1      1.34       1.3       0.0                          
    0:00:39  786478.4      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Error: Can't open export file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/netlists/TOP_SYS.ddc'. (EXPT-4)
Error: Write command failed. (UID-25)
0
write_file -format verilog -hierarchy -output netlists/$top_module.v
Error: Can't open export file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/netlists/TOP_SYS.v'. (EXPT-4)
Error: Write command failed. (UID-25)
0
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/Projects/System/syn/sdf/TOP_SYS.sdf' file. (UID-29)
0
write_sdc  -nosplit sdc/$top_module.sdc
Error: Cannot write the 'sdc/TOP_SYS.sdc' script file. (UID-270)
0
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
Error: could not open output redirect file "reports/area.rpt" (CMD-015)
report_power -hierarchy > reports/power.rpt
Error: could not open output redirect file "reports/power.rpt" (CMD-015)
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
Error: could not open output redirect file "reports/hold.rpt" (CMD-015)
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
Error: could not open output redirect file "reports/setup.rpt" (CMD-015)
report_clock -attributes > reports/clocks.rpt
Error: could not open output redirect file "reports/clocks.rpt" (CMD-015)
report_constraint -all_violators -nosplit > reports/constraints.rpt
Error: could not open output redirect file "reports/constraints.rpt" (CMD-015)
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
350
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 