{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471574027109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471574027123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 19:33:46 2016 " "Processing started: Thu Aug 18 19:33:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471574027123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471574027123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471574027123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_85c_slow.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_85c_slow.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574028972 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_0c_slow.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_0c_slow.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_min_1200mv_0c_fast.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_min_1200mv_0c_fast.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_85c_v_slow.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_85c_v_slow.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_0c_v_slow.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_0c_v_slow.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_min_1200mv_0c_v_fast.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_min_1200mv_0c_v_fast.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574029924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_v.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_v.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471574030033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471574030248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 19:33:50 2016 " "Processing ended: Thu Aug 18 19:33:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471574030248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471574030248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471574030248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1471574030248 ""}
