ARM GAS  /tmp/ccIMZEE7.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccIMZEE7.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50              		.loc 1 43 18 is_stmt 0 view .LVU6
  51 0012 1648     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 999;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 24 is_stmt 0 view .LVU8
  56 001a 40F2E732 		movw	r2, #999
  57 001e 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 45 3 is_stmt 1 view .LVU9
  59              		.loc 1 45 26 is_stmt 0 view .LVU10
  60 0020 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 7199;
  61              		.loc 1 46 3 is_stmt 1 view .LVU11
  62              		.loc 1 46 21 is_stmt 0 view .LVU12
  63 0022 41F61F42 		movw	r2, #7199
  64 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 47 3 is_stmt 1 view .LVU13
  66              		.loc 1 47 28 is_stmt 0 view .LVU14
  67 0028 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccIMZEE7.s 			page 3


  68              		.loc 1 48 3 is_stmt 1 view .LVU15
  69              		.loc 1 48 32 is_stmt 0 view .LVU16
  70 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 49 3 is_stmt 1 view .LVU17
  72              		.loc 1 49 7 is_stmt 0 view .LVU18
  73 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 49 6 view .LVU19
  76 0030 90B9     		cbnz	r0, .L6
  77              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 53 3 is_stmt 1 view .LVU20
  79              		.loc 1 53 34 is_stmt 0 view .LVU21
  80 0032 4FF48053 		mov	r3, #4096
  81 0036 0293     		str	r3, [sp, #8]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 54 3 is_stmt 1 view .LVU22
  83              		.loc 1 54 7 is_stmt 0 view .LVU23
  84 0038 02A9     		add	r1, sp, #8
  85 003a 0C48     		ldr	r0, .L9
  86 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 54 6 view .LVU24
  89 0040 68B9     		cbnz	r0, .L7
  90              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 58 3 is_stmt 1 view .LVU25
  92              		.loc 1 58 37 is_stmt 0 view .LVU26
  93 0042 0023     		movs	r3, #0
  94 0044 0093     		str	r3, [sp]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 59 3 is_stmt 1 view .LVU27
  96              		.loc 1 59 33 is_stmt 0 view .LVU28
  97 0046 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 60 3 is_stmt 1 view .LVU29
  99              		.loc 1 60 7 is_stmt 0 view .LVU30
 100 0048 6946     		mov	r1, sp
 101 004a 0848     		ldr	r0, .L9
 102 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 60 6 view .LVU31
 105 0050 40B9     		cbnz	r0, .L8
 106              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  /tmp/ccIMZEE7.s 			page 4


  67:Core/Src/tim.c **** 
  68:Core/Src/tim.c **** }
 107              		.loc 1 68 1 view .LVU32
 108 0052 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0054 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 117              		.loc 1 51 5 is_stmt 1 view .LVU33
 118 0058 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005c E9E7     		b	.L2
 121              	.L7:
  56:Core/Src/tim.c ****   }
 122              		.loc 1 56 5 view .LVU34
 123 005e FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0062 EEE7     		b	.L3
 126              	.L8:
  62:Core/Src/tim.c ****   }
 127              		.loc 1 62 5 view .LVU35
 128 0064 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 68 1 is_stmt 0 view .LVU36
 131 0068 F3E7     		b	.L1
 132              	.L10:
 133 006a 00BF     		.align	2
 134              	.L9:
 135 006c 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Base_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	HAL_TIM_Base_MspInit:
 148              	.LVL6:
 149              	.LFB66:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 150              		.loc 1 71 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 8
 153              		@ frame_needed = 0, uses_anonymous_args = 0
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 154              		.loc 1 73 3 view .LVU38
 155              		.loc 1 73 20 is_stmt 0 view .LVU39
ARM GAS  /tmp/ccIMZEE7.s 			page 5


 156 0000 0368     		ldr	r3, [r0]
 157              		.loc 1 73 5 view .LVU40
 158 0002 B3F1804F 		cmp	r3, #1073741824
 159 0006 00D0     		beq	.L17
 160 0008 7047     		bx	lr
 161              	.L17:
  71:Core/Src/tim.c **** 
 162              		.loc 1 71 1 view .LVU41
 163 000a 00B5     		push	{lr}
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 000c 83B0     		sub	sp, sp, #12
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 16
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 170              		.loc 1 79 5 is_stmt 1 view .LVU42
 171              	.LBB2:
 172              		.loc 1 79 5 view .LVU43
 173              		.loc 1 79 5 view .LVU44
 174 000e 03F50433 		add	r3, r3, #135168
 175 0012 DA69     		ldr	r2, [r3, #28]
 176 0014 42F00102 		orr	r2, r2, #1
 177 0018 DA61     		str	r2, [r3, #28]
 178              		.loc 1 79 5 view .LVU45
 179 001a DB69     		ldr	r3, [r3, #28]
 180 001c 03F00103 		and	r3, r3, #1
 181 0020 0193     		str	r3, [sp, #4]
 182              		.loc 1 79 5 view .LVU46
 183 0022 019B     		ldr	r3, [sp, #4]
 184              	.LBE2:
 185              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****     /* TIM2 interrupt Init */
  82:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 186              		.loc 1 82 5 view .LVU48
 187 0024 0022     		movs	r2, #0
 188 0026 1146     		mov	r1, r2
 189 0028 1C20     		movs	r0, #28
 190              	.LVL7:
 191              		.loc 1 82 5 is_stmt 0 view .LVU49
 192 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 193              	.LVL8:
  83:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 194              		.loc 1 83 5 is_stmt 1 view .LVU50
 195 002e 1C20     		movs	r0, #28
 196 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 197              	.LVL9:
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  87:Core/Src/tim.c ****   }
ARM GAS  /tmp/ccIMZEE7.s 			page 6


  88:Core/Src/tim.c **** }
 198              		.loc 1 88 1 is_stmt 0 view .LVU51
 199 0034 03B0     		add	sp, sp, #12
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 4
 202              		@ sp needed
 203 0036 5DF804FB 		ldr	pc, [sp], #4
 204              		.cfi_endproc
 205              	.LFE66:
 207              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_TIM_Base_MspDeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	HAL_TIM_Base_MspDeInit:
 216              	.LVL10:
 217              	.LFB67:
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  91:Core/Src/tim.c **** {
 218              		.loc 1 91 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 91 1 is_stmt 0 view .LVU53
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI7:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 228              		.loc 1 93 3 is_stmt 1 view .LVU54
 229              		.loc 1 93 20 is_stmt 0 view .LVU55
 230 0002 0368     		ldr	r3, [r0]
 231              		.loc 1 93 5 view .LVU56
 232 0004 B3F1804F 		cmp	r3, #1073741824
 233 0008 00D0     		beq	.L21
 234              	.LVL11:
 235              	.L18:
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  98:Core/Src/tim.c ****     /* Peripheral clock disable */
  99:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 102:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c **** }
 236              		.loc 1 107 1 view .LVU57
ARM GAS  /tmp/ccIMZEE7.s 			page 7


 237 000a 08BD     		pop	{r3, pc}
 238              	.LVL12:
 239              	.L21:
  99:Core/Src/tim.c **** 
 240              		.loc 1 99 5 is_stmt 1 view .LVU58
 241 000c 044A     		ldr	r2, .L22
 242 000e D369     		ldr	r3, [r2, #28]
 243 0010 23F00103 		bic	r3, r3, #1
 244 0014 D361     		str	r3, [r2, #28]
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 245              		.loc 1 102 5 view .LVU59
 246 0016 1C20     		movs	r0, #28
 247              	.LVL13:
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 248              		.loc 1 102 5 is_stmt 0 view .LVU60
 249 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 250              	.LVL14:
 251              		.loc 1 107 1 view .LVU61
 252 001c F5E7     		b	.L18
 253              	.L23:
 254 001e 00BF     		.align	2
 255              	.L22:
 256 0020 00100240 		.word	1073876992
 257              		.cfi_endproc
 258              	.LFE67:
 260              		.global	htim2
 261              		.section	.bss.htim2,"aw",%nobits
 262              		.align	2
 263              		.set	.LANCHOR0,. + 0
 266              	htim2:
 267 0000 00000000 		.space	72
 267      00000000 
 267      00000000 
 267      00000000 
 267      00000000 
 268              		.text
 269              	.Letext0:
 270              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 271              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 272              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 273              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 274              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 275              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 276              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 277              		.file 9 "Core/Inc/main.h"
 278              		.file 10 "Core/Inc/tim.h"
ARM GAS  /tmp/ccIMZEE7.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccIMZEE7.s:16     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccIMZEE7.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccIMZEE7.s:135    .text.MX_TIM2_Init:000000000000006c $d
     /tmp/ccIMZEE7.s:140    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccIMZEE7.s:147    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccIMZEE7.s:208    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccIMZEE7.s:215    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccIMZEE7.s:256    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccIMZEE7.s:266    .bss.htim2:0000000000000000 htim2
     /tmp/ccIMZEE7.s:262    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
