                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Nov_18_16:08:48_2021_+0800
top_name: ysyx_210407
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
266932.0  266932.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
24530  24530  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210407
Date   : Thu Nov 18 16:37:53 2021
****************************************
    
Number of ports:                         9672
Number of nets:                         33721
Number of cells:                        24742
Number of combinational cells:          20270
Number of sequential cells:              4260
Number of macros/black boxes:               0
Number of buf/inv:                       4228
Number of references:                       4
Combinational area:             158081.239473
Buf/Inv area:                    18919.991136
Noncombinational area:          108850.805290
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                266932.044764
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------------
ysyx_210407                       266932.0448    100.0     766.5360       0.0000  0.0000  ysyx_210407
u_ysyx_210407_axi                   6917.6513      2.6    3441.3432    3476.3081  0.0000  ysyx_210407_axi_0
u_ysyx_210407_rvcpu               259247.8575     97.1    3747.9576       0.0000  0.0000  ysyx_210407_rvcpu_0
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile
                                   54929.7013     20.6   27415.0927    3347.2073  0.0000  ysyx_210407_csrfile_0
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/ITtime_dff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_14
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mcause_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_51
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mcycle_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_56
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/medeleg_dff
                                    2435.4329      0.9     800.1560    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_30
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mepc_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_41
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_37
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mie_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_36
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/minstret_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_32
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mscratch_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_46
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mstatus_dff
                                    2092.5088      0.8     687.1928    1405.3160  0.0000  ysyx_210407_gen_en_dff_DW64_57
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mtvec_dff
                                    2358.7793      0.9     774.6048    1584.1745  0.0000  ysyx_210407_gen_en_dff_DW64_52
u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/sstatus_dff
                                     199.0304      0.1      71.2744     127.7560  0.0000  ysyx_210407_gen_en_dff_DW64_33
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl
                                    7837.4945      2.9    2501.3280      25.5512  0.0000  ysyx_210407_ctrl_0
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/IRQretW_dff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_11
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/IRQret_dff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_17
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/IRQtypeW_dff
                                      86.0672      0.0      34.9648      51.1024  0.0000  ysyx_210407_gen_en_dff_DW2_5
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/IRQtype_dff
                                      90.1016      0.0      38.9992      51.1024  0.0000  ysyx_210407_gen_en_dff_DW2_7
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff
                                      90.1016      0.0      38.9992      51.1024  0.0000  ysyx_210407_gen_en_dff_DW2_4
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect2_dff
                                      90.1016      0.0      38.9992      51.1024  0.0000  ysyx_210407_gen_en_dff_DW2_6
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/mepcWriteDataW_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_47
u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/mepcWriteData_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_42
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage
                                   53135.7379     19.9   34799.3895       0.0000  0.0000  ysyx_210407_ex_stage_0
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/BusReadAddrM_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_49
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/BusReadEnableM_clk_diff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_21
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/BusWriteAddrM_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_54
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/BusWriteDataM_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_35
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/BusWriteEnableM_clk_diff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_18
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/csrWriteAddrM_clk_diff
                                     462.6112      0.2     155.9968     306.6144  0.0000  ysyx_210407_gen_en_dff_DW12_7
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/csrWriteDataM_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_44
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/csrWriteEnableM_clk_diff
                                      47.0680      0.0      21.5168      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_13
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/jalbranch_dff
                                      38.9992      0.0      13.4480      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_16
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/jumpAddr_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_40
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/memFuncM_clk_diff
                                     424.9568      0.2     143.8936     281.0632  0.0000  ysyx_210407_gen_en_dff_DW11_3
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/pcM_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_50
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff
                                    2435.4329      0.9     800.1560    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_45
u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rd_r_clk_diff
                                     236.6848      0.1      83.3776     153.3072  0.0000  ysyx_210407_gen_en_dff_DW6_5
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage
                                   15734.1603      5.9    1186.1136       0.0000  0.0000  ysyx_210407_id_stage_0
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/BusReadEnableE_dff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_15
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/BusWriteEnableE_dff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_19
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/csrFuncE_dff
                                     236.6848      0.1      83.3776     153.3072  0.0000  ysyx_210407_gen_en_dff_DW6_3
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/csrReadDataE_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_48
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/csrWriteAddrE_dff
                                     462.6112      0.2     155.9968     306.6144  0.0000  ysyx_210407_gen_en_dff_DW12_4
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/imm_dff
                                    2364.1585      0.9     728.8816    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_53
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/instFuncE_dff
                                     537.9200      0.2     180.2032     357.7168  0.0000  ysyx_210407_gen_en_dff_DW14_0
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/instTypeE_dff
                                     462.6112      0.2     155.9968     306.6144  0.0000  ysyx_210407_gen_en_dff_DW12_5
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/memFuncE_dff
                                     424.9568      0.2     143.8936     281.0632  0.0000  ysyx_210407_gen_en_dff_DW11_2
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_43
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/rd_dff
                                     236.6848      0.1      83.3776     153.3072  0.0000  ysyx_210407_gen_en_dff_DW6_4
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/rs1DataE_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_34
u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/rs2DataE_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_39
u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage
                                    8850.1289      3.3    3556.9960    1635.2769  0.0000  ysyx_210407_if_stage_0
u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/instD_dff
                                    1223.7680      0.5     406.1296     817.6384  0.0000  ysyx_210407_gen_en_dff_DW32_0
u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/pcD_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_38
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage
                                   13316.2098      5.0    5266.2368       0.0000  0.0000  ysyx_210407_me_stage_0
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff
                                     462.6112      0.2     155.9968     306.6144  0.0000  ysyx_210407_gen_en_dff_DW12_6
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteDataW_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_31
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteEnableW_clk_diff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_12
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/pcW_dff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_9
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/rdWriteAddrW_clk_diff
                                     199.0304      0.1      71.2744     127.7560  0.0000  ysyx_210407_gen_en_dff_DW5_0
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/rdWriteDataW_clk_diff
                                    2434.0881      0.9     798.8112    1635.2769  0.0000  ysyx_210407_gen_en_dff_DW64_55
u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/rdWriteEnableW_clk_diff
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210407_gen_en_dff_DW1_20
u_ysyx_210407_rvcpu/u_ysyx_210407_regfile
                                  101696.4671     38.1   51001.5398   50694.9273  0.0000  ysyx_210407_regfile_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------------
Total                                                   158081.2395  108850.8053  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210407
Date   : Thu Nov 18 16:37:51 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff/qout_r_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/qout_r_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff/qout_r_reg_1_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff/qout_r_reg_1_/Q (LVT_DQHDV2)
                                                        0.1699    0.3038     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff/qout[1] (net)
                                                8                 0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1_dff/qout[1] (ysyx_210407_gen_en_dff_DW2_4)
                                                                  0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1[1] (net)       0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/Redirect1[1] (ysyx_210407_ctrl_0)
                                                                  0.0000     0.3038 r
  u_ysyx_210407_rvcpu/Redirect1[1] (net)                          0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/Redirect1[1] (ysyx_210407_ex_stage_0)
                                                                  0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/Redirect1[1] (net)   0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U991/I (LVT_INHDV2)
                                                        0.1699    0.0000     0.3038 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U991/ZN (LVT_INHDV2)
                                                        0.1009    0.0891     0.3928 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n44 (net)
                                                2                 0.0000     0.3928 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U17/I (LVT_INHDV6)
                                                        0.1009    0.0000     0.3928 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U17/ZN (LVT_INHDV6)
                                                        0.3177    0.1999     0.5928 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n284 (net)
                                               59                 0.0000     0.5928 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1000/A2 (LVT_NOR2HDV2)
                                                        0.3177    0.0000     0.5928 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1000/ZN (LVT_NOR2HDV2)
                                                        0.1446    0.1215     0.7143 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n60 (net)
                                                5                 0.0000     0.7143 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U77/I (LVT_BUFHDV8)
                                                        0.1446    0.0000     0.7143 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U77/Z (LVT_BUFHDV8)
                                                        0.1765    0.2027     0.9170 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n12 (net)
                                               60                 0.0000     0.9170 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U806/A1 (LVT_NAND2HDV1)
                                                        0.1765    0.0000     0.9170 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U806/ZN (LVT_NAND2HDV1)
                                                        0.0890    0.0756     0.9925 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n263 (net)
                                                1                 0.0000     0.9925 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U804/B (LVT_OAI211HDV2)
                                                        0.0890    0.0000     0.9925 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U804/ZN (LVT_OAI211HDV2)
                                                        0.1444    0.0988     1.0913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4777 (net)
                                                3                 0.0000     1.0913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U181/A1 (LVT_NAND2HDV1)
                                                        0.1444    0.0000     1.0913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U181/ZN (LVT_NAND2HDV1)
                                                        0.1158    0.0691     1.1604 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n265 (net)
                                                1                 0.0000     1.1604 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1337/A1 (LVT_NAND2HDV2)
                                                        0.1158    0.0000     1.1604 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1337/ZN (LVT_NAND2HDV2)
                                                        0.3204    0.2167     1.3771 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4253 (net)
                                               15                 0.0000     1.3771 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1340/A1 (LVT_NAND2HDV1)
                                                        0.3204    0.0000     1.3771 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1340/ZN (LVT_NAND2HDV1)
                                                        0.1310    0.1068     1.4839 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n1569 (net)
                                                2                 0.0000     1.4839 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1341/I (LVT_INHDV1)
                                                        0.1310    0.0000     1.4839 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1341/ZN (LVT_INHDV1)
                                                        0.0601    0.0521     1.5360 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n2275 (net)
                                                2                 0.0000     1.5360 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1344/A2 (LVT_OAI21HDV1)
                                                        0.0601    0.0000     1.5360 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U1344/ZN (LVT_OAI21HDV1)
                                                        0.1939    0.1352     1.6712 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n2391 (net)
                                                2                 0.0000     1.6712 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U55/C (LVT_OAI211HDV1)
                                                        0.1939    0.0000     1.6712 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U55/ZN (LVT_OAI211HDV1)
                                                        0.1620    0.1201     1.7913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n272 (net)
                                                1                 0.0000     1.7913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U85/C (LVT_OAI211HDV2)
                                                        0.1620    0.0000     1.7913 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U85/ZN (LVT_OAI211HDV2)
                                                        0.3245    0.1250     1.9163 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n1340 (net)
                                                5                 0.0000     1.9163 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2385/I (LVT_INHDV1)
                                                        0.3245    0.0000     1.9163 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2385/ZN (LVT_INHDV1)
                                                        0.0784    0.0500     1.9663 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n1644 (net)
                                                1                 0.0000     1.9663 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2395/A1 (LVT_OAI21HDV1)
                                                        0.0784    0.0000     1.9663 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2395/ZN (LVT_OAI21HDV1)
                                                        0.2053    0.1369     2.1032 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n1436 (net)
                                                2                 0.0000     2.1032 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2509/A1 (LVT_AOI21HDV2)
                                                        0.2053    0.0000     2.1032 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U2509/ZN (LVT_AOI21HDV2)
                                                        0.1118    0.0988     2.2020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3245 (net)
                                                2                 0.0000     2.2020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4168/A2 (LVT_OAI21HDV2)
                                                        0.1118    0.0000     2.2020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4168/ZN (LVT_OAI21HDV2)
                                                        0.2064    0.1488     2.3508 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4434 (net)
                                                2                 0.0000     2.3508 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4181/A1 (LVT_AOI21HDV4)
                                                        0.2064    0.0000     2.3508 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4181/ZN (LVT_AOI21HDV4)
                                                        0.1029    0.0907     2.4415 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3506 (net)
                                                2                 0.0000     2.4415 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4183/A1 (LVT_OAI21HDV4)
                                                        0.1029    0.0000     2.4415 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4183/ZN (LVT_OAI21HDV4)
                                                        0.1322    0.1017     2.5433 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3581 (net)
                                                2                 0.0000     2.5433 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U49/A1 (LVT_AOI21HDV2)
                                                        0.1322    0.0000     2.5433 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U49/ZN (LVT_AOI21HDV2)
                                                        0.1033    0.0896     2.6328 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3608 (net)
                                                2                 0.0000     2.6328 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4184/A1 (LVT_OAI21HDV2)
                                                        0.1033    0.0000     2.6328 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4184/ZN (LVT_OAI21HDV2)
                                                        0.1839    0.1306     2.7635 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3539 (net)
                                                2                 0.0000     2.7635 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4186/A1 (LVT_AOI21HDV2)
                                                        0.1839    0.0000     2.7635 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4186/ZN (LVT_AOI21HDV2)
                                                        0.1082    0.0968     2.8603 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3494 (net)
                                                2                 0.0000     2.8603 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4187/A1 (LVT_OAI21HDV1)
                                                        0.1082    0.0000     2.8603 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4187/ZN (LVT_OAI21HDV1)
                                                        0.1817    0.1308     2.9911 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3327 (net)
                                                2                 0.0000     2.9911 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4229/A1 (LVT_AOI21HDV1)
                                                        0.1817    0.0000     2.9911 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4229/ZN (LVT_AOI21HDV1)
                                                        0.1273    0.1124     3.1035 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3366 (net)
                                                2                 0.0000     3.1035 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4260/A1 (LVT_OAI21HDV1)
                                                        0.1273    0.0000     3.1035 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4260/ZN (LVT_OAI21HDV1)
                                                        0.2157    0.1545     3.2580 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3724 (net)
                                                2                 0.0000     3.2580 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4262/A1 (LVT_AOI21HDV1)
                                                        0.2157    0.0000     3.2580 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4262/ZN (LVT_AOI21HDV1)
                                                        0.1414    0.1233     3.3813 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3687 (net)
                                                2                 0.0000     3.3813 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U258/A1 (LVT_OAI21HDV2)
                                                        0.1414    0.0000     3.3813 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U258/ZN (LVT_OAI21HDV2)
                                                        0.1769    0.1350     3.5164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3420 (net)
                                                2                 0.0000     3.5164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4308/A1 (LVT_AOI21HDV1)
                                                        0.1769    0.0000     3.5164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4308/ZN (LVT_AOI21HDV1)
                                                        0.1331    0.1169     3.6332 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3640 (net)
                                                2                 0.0000     3.6332 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U12/A1 (LVT_OAI21HDV2)
                                                        0.1331    0.0000     3.6332 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U12/ZN (LVT_OAI21HDV2)
                                                        0.1774    0.1329     3.7661 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3773 (net)
                                                2                 0.0000     3.7661 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4532/A1 (LVT_AOI21HDV1)
                                                        0.1774    0.0000     3.7661 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4532/ZN (LVT_AOI21HDV1)
                                                        0.1561    0.1332     3.8993 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3818 (net)
                                                2                 0.0000     3.8993 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4558/A1 (LVT_OAI21HDV4)
                                                        0.1561    0.0000     3.8993 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4558/ZN (LVT_OAI21HDV4)
                                                        0.1351    0.1124     4.0118 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3867 (net)
                                                2                 0.0000     4.0118 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4589/A1 (LVT_AOI21HDV1)
                                                        0.1351    0.0000     4.0118 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4589/ZN (LVT_AOI21HDV1)
                                                        0.1271    0.1067     4.1185 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3924 (net)
                                                2                 0.0000     4.1185 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U47/A1 (LVT_OAI21HDV2)
                                                        0.1271    0.0000     4.1185 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U47/ZN (LVT_OAI21HDV2)
                                                        0.1852    0.1369     4.2554 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n3978 (net)
                                                2                 0.0000     4.2554 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U46/A1 (LVT_AOI21HDV2)
                                                        0.1852    0.0000     4.2554 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U46/ZN (LVT_AOI21HDV2)
                                                        0.1129    0.1009     4.3563 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4022 (net)
                                                2                 0.0000     4.3563 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U998/A1 (LVT_OAI21HDV2)
                                                        0.1129    0.0000     4.3563 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U998/ZN (LVT_OAI21HDV2)
                                                        0.1743    0.1276     4.4840 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4064 (net)
                                                2                 0.0000     4.4840 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4685/A1 (LVT_AOI21HDV1)
                                                        0.1743    0.0000     4.4840 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4685/ZN (LVT_AOI21HDV1)
                                                        0.1328    0.1162     4.6002 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4113 (net)
                                                2                 0.0000     4.6002 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U44/A1 (LVT_OAI21HDV2)
                                                        0.1328    0.0000     4.6002 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U44/ZN (LVT_OAI21HDV2)
                                                        0.1857    0.1383     4.7385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4165 (net)
                                                2                 0.0000     4.7385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U43/A1 (LVT_AOI21HDV2)
                                                        0.1857    0.0000     4.7385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U43/ZN (LVT_AOI21HDV2)
                                                        0.1130    0.1010     4.8395 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4204 (net)
                                                2                 0.0000     4.8395 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4743/A1 (LVT_OAI21HDV2)
                                                        0.1130    0.0000     4.8395 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4743/ZN (LVT_OAI21HDV2)
                                                        0.1472    0.1122     4.9517 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4246 (net)
                                                1                 0.0000     4.9517 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4758/CI (LVT_AD1HDV1)
                                                        0.1472    0.0000     4.9517 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4758/CO (LVT_AD1HDV1)
                                                        0.1248    0.2015     5.1532 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4296 (net)
                                                1                 0.0000     5.1532 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4774/CI (LVT_AD1HDV1)
                                                        0.1248    0.0000     5.1532 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U4774/CO (LVT_AD1HDV1)
                                                        0.1237    0.1969     5.3502 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4658 (net)
                                                1                 0.0000     5.3502 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5002/CI (LVT_AD1HDV1)
                                                        0.1237    0.0000     5.3502 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5002/CO (LVT_AD1HDV1)
                                                        0.1287    0.1992     5.5493 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4662 (net)
                                                1                 0.0000     5.5493 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5004/A1 (LVT_XOR2HDV2)
                                                        0.1287    0.0000     5.5493 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5004/Z (LVT_XOR2HDV2)
                                                        0.0644    0.1456     5.6949 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4663 (net)
                                                1                 0.0000     5.6949 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U41/A1 (LVT_NAND2HDV1)
                                                        0.0644    0.0000     5.6949 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U41/ZN (LVT_NAND2HDV1)
                                                        0.0974    0.0480     5.7429 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4693 (net)
                                                1                 0.0000     5.7429 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5013/A1 (LVT_AOI31HDV1)
                                                        0.0974    0.0000     5.7429 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5013/ZN (LVT_AOI31HDV1)
                                                        0.1465    0.0979     5.8408 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4709 (net)
                                                1                 0.0000     5.8408 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5019/B (LVT_AOI211HDV2)
                                                        0.1465    0.0000     5.8408 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5019/ZN (LVT_AOI211HDV2)
                                                        0.2118    0.1580     5.9988 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/n4712 (net)
                                                1                 0.0000     5.9988 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5020/B (LVT_IOA21HDV2)
                                                        0.2118    0.0000     5.9988 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/U5020/ZN (LVT_IOA21HDV2)
                                                        0.0743    0.0653     6.0641 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataM_r[63] (net)
                                                1                 0.0000     6.0641 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/din[63] (ysyx_210407_gen_en_dff_DW64_45)
                                                                  0.0000     6.0641 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/din[63] (net)
                                                                  0.0000     6.0641 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/U18/B1 (LVT_AO22HDV4)
                                                        0.0743    0.0000     6.0641 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/U18/Z (LVT_AO22HDV4)
                                                        0.0492    0.1418     6.2059 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/n67 (net)
                                                1                 0.0000     6.2059 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/qout_r_reg_63_/D (LVT_DQHDV1)
                                                        0.0492    0.0000     6.2059 f
  data arrival time                                                          6.2059
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_ysyx_210407_rvcpu/u_ysyx_210407_ex_stage/rdWriteDataE_clk_diff/qout_r_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1436     6.2064
  data required time                                                         6.2064
  ------------------------------------------------------------------------------------
  data required time                                                         6.2064
  data arrival time                                                         -6.2059
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0005
  Startpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff/qout_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/qout_r_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff/qout_r_reg_3_/CK (LVT_DQHDV2)
                                                        0.0000    0.0000 #   0.0000 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff/qout_r_reg_3_/Q (LVT_DQHDV2)
                                                        0.1081    0.2583     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff/qout[3] (net)
                                                4                 0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW_clk_diff/qout[3] (ysyx_210407_gen_en_dff_DW12_6)
                                                                  0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW[3] (net)
                                                                  0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_me_stage/csrWriteAddrW[3] (ysyx_210407_me_stage_0)
                                                                  0.0000     0.2583 f
  u_ysyx_210407_rvcpu/csrWriteAddrW[3] (net)                      0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/WriteCSR[3] (ysyx_210407_csrfile_0)
                                                                  0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/WriteCSR[3] (net)     0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U85/A2 (LVT_NOR2HDV2)
                                                        0.1081    0.0000     0.2583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U85/ZN (LVT_NOR2HDV2)
                                                        0.1031    0.0835     0.3418 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1299 (net)
                                                1                 0.0000     0.3418 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U81/A4 (LVT_NAND4HDV2)
                                                        0.1031    0.0000     0.3418 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U81/ZN (LVT_NAND4HDV2)
                                                        0.1492    0.1271     0.4689 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1629 (net)
                                                2                 0.0000     0.4689 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U80/A1 (LVT_NOR2HDV2)
                                                        0.1492    0.0000     0.4689 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U80/ZN (LVT_NOR2HDV2)
                                                        0.1379    0.1064     0.5753 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1419 (net)
                                                2                 0.0000     0.5753 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U553/A1 (LVT_NAND3HDV1)
                                                        0.1379    0.0000     0.5753 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U553/ZN (LVT_NAND3HDV1)
                                                        0.1319    0.1046     0.6799 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1658 (net)
                                                2                 0.0000     0.6799 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U199/A1 (LVT_NOR2HDV1)
                                                        0.1319    0.0000     0.6799 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U199/ZN (LVT_NOR2HDV1)
                                                        0.1892    0.1363     0.8162 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1305 (net)
                                                2                 0.0000     0.8162 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U70/A1 (LVT_AND2HDV4)
                                                        0.1892    0.0000     0.8162 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U70/Z (LVT_AND2HDV4)
                                                        0.1257    0.1661     0.9823 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1320 (net)
                                                4                 0.0000     0.9823 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U65/I (LVT_INHDV4)
                                                        0.1257    0.0000     0.9823 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U65/ZN (LVT_INHDV4)
                                                        0.0872    0.0760     1.0583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1294 (net)
                                               13                 0.0000     1.0583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U20/B1 (LVT_IOA22HDV2)
                                                        0.0872    0.0000     1.0583 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U20/ZN (LVT_IOA22HDV2)
                                                        0.2403    0.1546     1.2129 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2322 (net)
                                                3                 0.0000     1.2129 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U19/A2 (LVT_NAND2HDV1)
                                                        0.2403    0.0000     1.2129 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U19/ZN (LVT_NAND2HDV1)
                                                        0.1118    0.0896     1.3025 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2326 (net)
                                                2                 0.0000     1.3025 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U690/A2 (LVT_NOR2HDV1)
                                                        0.1118    0.0000     1.3025 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U690/ZN (LVT_NOR2HDV1)
                                                        0.1590    0.1177     1.4202 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2335 (net)
                                                2                 0.0000     1.4202 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U691/A2 (LVT_NAND2HDV1)
                                                        0.1590    0.0000     1.4202 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U691/ZN (LVT_NAND2HDV1)
                                                        0.0934    0.0818     1.5020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2353 (net)
                                                2                 0.0000     1.5020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U692/A2 (LVT_NOR2HDV1)
                                                        0.0934    0.0000     1.5020 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U692/ZN (LVT_NOR2HDV1)
                                                        0.1571    0.1147     1.6167 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2392 (net)
                                                2                 0.0000     1.6167 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U693/A2 (LVT_NAND2HDV1)
                                                        0.1571    0.0000     1.6167 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U693/ZN (LVT_NAND2HDV1)
                                                        0.0975    0.0847     1.7014 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2469 (net)
                                                2                 0.0000     1.7014 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U233/A1 (LVT_NOR2HDV2)
                                                        0.0975    0.0000     1.7014 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U233/ZN (LVT_NOR2HDV2)
                                                        0.1346    0.0967     1.7981 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2483 (net)
                                                1                 0.0000     1.7981 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2106/B (LVT_ADH1HDV1)
                                                        0.1346    0.0000     1.7981 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2106/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1478     1.9459 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2486 (net)
                                                1                 0.0000     1.9459 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2108/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     1.9459 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2108/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.0854 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2489 (net)
                                                1                 0.0000     2.0854 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U547/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.0854 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U547/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.2249 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2492 (net)
                                                1                 0.0000     2.2249 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2111/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.2249 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2111/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.3644 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2495 (net)
                                                1                 0.0000     2.3644 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U243/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.3644 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U243/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.5040 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2498 (net)
                                                1                 0.0000     2.5040 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2114/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.5040 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2114/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.6435 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2501 (net)
                                                1                 0.0000     2.6435 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U246/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.6435 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U246/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.7830 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2504 (net)
                                                1                 0.0000     2.7830 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2117/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.7830 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2117/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     2.9225 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2507 (net)
                                                1                 0.0000     2.9225 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U251/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     2.9225 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U251/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.0620 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2510 (net)
                                                1                 0.0000     3.0620 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2120/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.0620 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2120/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.2015 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2513 (net)
                                                1                 0.0000     3.2015 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U256/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.2015 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U256/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.3410 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2516 (net)
                                                1                 0.0000     3.3410 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2123/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.3410 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2123/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.4805 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2519 (net)
                                                1                 0.0000     3.4805 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U261/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.4805 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U261/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.6201 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2522 (net)
                                                1                 0.0000     3.6201 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2126/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.6201 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2126/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.7596 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2525 (net)
                                                1                 0.0000     3.7596 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U33/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.7596 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U33/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     3.8991 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2528 (net)
                                                1                 0.0000     3.8991 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2129/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     3.8991 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2129/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.0386 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2531 (net)
                                                1                 0.0000     4.0386 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U266/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.0386 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U266/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.1781 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2534 (net)
                                                1                 0.0000     4.1781 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2130/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.1781 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2130/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.3176 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2537 (net)
                                                1                 0.0000     4.3176 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U271/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.3176 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U271/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.4571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2540 (net)
                                                1                 0.0000     4.4571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2131/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.4571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2131/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.5966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n2543 (net)
                                                1                 0.0000     4.5966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2132/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.5966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U2132/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.7361 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1600 (net)
                                                1                 0.0000     4.7361 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U888/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.7361 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U888/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     4.8757 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1597 (net)
                                                1                 0.0000     4.8757 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U887/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     4.8757 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U887/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     5.0152 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1594 (net)
                                                1                 0.0000     5.0152 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U886/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     5.0152 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U886/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     5.1547 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1391 (net)
                                                1                 0.0000     5.1547 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U700/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     5.1547 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U700/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     5.2942 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1603 (net)
                                                1                 0.0000     5.2942 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U278/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     5.2942 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U278/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     5.4337 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1606 (net)
                                                1                 0.0000     5.4337 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U889/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     5.4337 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U889/CO (LVT_ADH1HDV1)
                                                        0.0932    0.1395     5.5732 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1609 (net)
                                                1                 0.0000     5.5732 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U890/B (LVT_ADH1HDV1)
                                                        0.0932    0.0000     5.5732 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U890/CO (LVT_ADH1HDV1)
                                                        0.0742    0.1275     5.7007 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1388 (net)
                                                1                 0.0000     5.7007 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U492/A1 (LVT_XOR2HDV1)
                                                        0.0742    0.0000     5.7007 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U492/Z (LVT_XOR2HDV1)
                                                        0.0734    0.1427     5.8434 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1389 (net)
                                                1                 0.0000     5.8434 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U491/B1 (LVT_AO22HDV2)
                                                        0.0734    0.0000     5.8434 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/U491/Z (LVT_AO22HDV2)
                                                        0.0619    0.1681     6.0115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/n1206 (net)
                                                1                 0.0000     6.0115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/din[63] (ysyx_210407_gen_en_dff_DW64_37)
                                                                  0.0000     6.0115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/din[63] (net)
                                                                  0.0000     6.0115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/U9/B1 (LVT_AO22HDV1)
                                                        0.0619    0.0000     6.0115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/U9/Z (LVT_AO22HDV1)
                                                        0.0737    0.1885     6.2000 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/n67 (net)
                                                1                 0.0000     6.2000 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/qout_r_reg_63_/D (LVT_DQHDV1)
                                                        0.0737    0.0000     6.2000 f
  data arrival time                                                          6.2000
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_ysyx_210407_rvcpu/u_ysyx_210407_csrfile/mideleg_dff/qout_r_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1487     6.2013
  data required time                                                         6.2013
  ------------------------------------------------------------------------------------
  data required time                                                         6.2013
  data arrival time                                                         -6.2000
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0013
  Startpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff/qout_r_reg_4_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff/qout_r_reg_4_/CK (LVT_DQHDV1)
                                                        0.0000    0.0000 #   0.0000 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff/qout_r_reg_4_/Q (LVT_DQHDV1)
                                                        0.1738    0.3169     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff/qout[4] (net)
                                                8                 0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE_dff/qout[4] (ysyx_210407_gen_en_dff_DW64_43)
                                                                  0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE[4] (net)         0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_id_stage/pcE[4] (ysyx_210407_id_stage_0)
                                                                  0.0000     0.3169 f
  u_ysyx_210407_rvcpu/pcE[4] (net)                                0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/pcE[4] (ysyx_210407_ctrl_0)
                                                                  0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/pcE[4] (net)             0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U86/A2 (LVT_NOR2HDV1)
                                                        0.1738    0.0000     0.3169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U86/ZN (LVT_NOR2HDV1)
                                                        0.1220    0.0992     0.4161 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n41 (net)
                                                1                 0.0000     0.4161 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U87/A4 (LVT_NAND4HDV1)
                                                        0.1220    0.0000     0.4161 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U87/ZN (LVT_NAND4HDV1)
                                                        0.1379    0.1221     0.5382 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n45 (net)
                                                1                 0.0000     0.5382 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U35/A2 (LVT_NOR2HDV1)
                                                        0.1379    0.0000     0.5382 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U35/ZN (LVT_NOR2HDV1)
                                                        0.1167    0.0940     0.6321 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n47 (net)
                                                1                 0.0000     0.6321 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U15/A4 (LVT_NAND4HDV1)
                                                        0.1167    0.0000     0.6321 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U15/ZN (LVT_NAND4HDV1)
                                                        0.1377    0.1220     0.7541 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n51 (net)
                                                1                 0.0000     0.7541 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U13/A1 (LVT_NAND2HDV1)
                                                        0.1377    0.0000     0.7541 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U13/ZN (LVT_NAND2HDV1)
                                                        0.0943    0.0792     0.8333 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n233 (net)
                                                2                 0.0000     0.8333 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U12/A1 (LVT_NOR2HDV2)
                                                        0.0943    0.0000     0.8333 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U12/ZN (LVT_NOR2HDV2)
                                                        0.0997    0.0609     0.8942 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/IRQtype_r[0] (net)
                                                4                 0.0000     0.8942 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U38/A1 (LVT_NOR2HDV2)
                                                        0.0997    0.0000     0.8942 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U38/ZN (LVT_NOR2HDV2)
                                                        0.3991    0.2403     1.1346 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/n119 (net)
                                               10                 0.0000     1.1346 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U8/A1 (LVT_AND2HDV2)
                                                        0.3991    0.0000     1.1346 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/U8/Z (LVT_AND2HDV2)
                                                        0.1067    0.1818     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/jump_BAR (net)
                                                5                 0.0000     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_ctrl/jump_BAR (ysyx_210407_ctrl_0)
                                                                  0.0000     1.3164 r
  u_ysyx_210407_rvcpu/jump (net)                                  0.0000     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/jump_BAR (ysyx_210407_if_stage_0)
                                                                  0.0000     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/jump_BAR (net)       0.0000     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U3/A1 (LVT_AND2HDV2)
                                                        0.1067    0.0000     1.3164 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U3/Z (LVT_AND2HDV2)
                                                        0.1584    0.1776     1.4940 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n234 (net)
                                                3                 0.0000     1.4940 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U368/B1 (LVT_INAND2HDV4)
                                                        0.1584    0.0000     1.4940 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U368/ZN (LVT_INAND2HDV4)
                                                        0.3128    0.2205     1.7145 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n303 (net)
                                               36                 0.0000     1.7145 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U393/A1 (LVT_OAI21HDV1)
                                                        0.3128    0.0000     1.7145 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U393/ZN (LVT_OAI21HDV1)
                                                        0.2604    0.2118     1.9263 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n584 (net)
                                                3                 0.0000     1.9263 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U394/A2 (LVT_NAND2HDV1)
                                                        0.2604    0.0000     1.9263 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U394/ZN (LVT_NAND2HDV1)
                                                        0.1110    0.0912     2.0175 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n571 (net)
                                                2                 0.0000     2.0175 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U17/A2 (LVT_NOR2HDV1)
                                                        0.1110    0.0000     2.0175 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U17/ZN (LVT_NOR2HDV1)
                                                        0.1589    0.1176     2.1351 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n553 (net)
                                                2                 0.0000     2.1351 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U16/A2 (LVT_NAND2HDV1)
                                                        0.1589    0.0000     2.1351 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U16/ZN (LVT_NAND2HDV1)
                                                        0.0934    0.0818     2.2169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n514 (net)
                                                2                 0.0000     2.2169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U56/A2 (LVT_NOR2HDV1)
                                                        0.0934    0.0000     2.2169 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U56/ZN (LVT_NOR2HDV1)
                                                        0.1571    0.1147     2.3316 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n319 (net)
                                                2                 0.0000     2.3316 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U14/A2 (LVT_NAND2HDV1)
                                                        0.1571    0.0000     2.3316 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U14/ZN (LVT_NAND2HDV1)
                                                        0.0907    0.0799     2.4115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n430 (net)
                                                2                 0.0000     2.4115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U21/A1 (LVT_NOR2HDV1)
                                                        0.0907    0.0000     2.4115 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U21/ZN (LVT_NOR2HDV1)
                                                        0.1720    0.1170     2.5285 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n426 (net)
                                                1                 0.0000     2.5285 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U456/B (LVT_ADH1HDV1)
                                                        0.1720    0.0000     2.5285 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U456/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1553     2.6838 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n422 (net)
                                                1                 0.0000     2.6838 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U455/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     2.6838 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U455/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     2.8232 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n418 (net)
                                                1                 0.0000     2.8232 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U454/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     2.8232 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U454/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     2.9627 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n414 (net)
                                                1                 0.0000     2.9627 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U453/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     2.9627 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U453/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.1021 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n410 (net)
                                                1                 0.0000     3.1021 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U452/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.1021 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U452/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.2416 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n406 (net)
                                                1                 0.0000     3.2416 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U451/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.2416 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U451/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.3810 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n402 (net)
                                                1                 0.0000     3.3810 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U450/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.3810 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U450/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.5205 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n398 (net)
                                                1                 0.0000     3.5205 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U449/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.5205 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U449/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.6599 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n394 (net)
                                                1                 0.0000     3.6599 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U448/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.6599 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U448/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.7994 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n390 (net)
                                                1                 0.0000     3.7994 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U447/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.7994 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U447/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     3.9388 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n386 (net)
                                                1                 0.0000     3.9388 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U446/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     3.9388 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U446/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.0782 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n382 (net)
                                                1                 0.0000     4.0782 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U445/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.0782 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U445/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.2177 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n378 (net)
                                                1                 0.0000     4.2177 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U444/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.2177 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U444/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.3571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n374 (net)
                                                1                 0.0000     4.3571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U443/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.3571 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U443/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.4966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n370 (net)
                                                1                 0.0000     4.4966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U442/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.4966 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U442/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.6360 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n366 (net)
                                                1                 0.0000     4.6360 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U441/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.6360 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U441/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.7755 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n362 (net)
                                                1                 0.0000     4.7755 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U440/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.7755 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U440/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     4.9149 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n358 (net)
                                                1                 0.0000     4.9149 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U439/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     4.9149 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U439/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.0543 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n354 (net)
                                                1                 0.0000     5.0543 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U438/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.0543 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U438/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.1938 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n350 (net)
                                                1                 0.0000     5.1938 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U437/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.1938 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U437/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.3332 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n346 (net)
                                                1                 0.0000     5.3332 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U436/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.3332 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U436/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.4727 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n342 (net)
                                                1                 0.0000     5.4727 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U435/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.4727 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U435/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.6121 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n338 (net)
                                                1                 0.0000     5.6121 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U434/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.6121 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U434/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.7516 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n334 (net)
                                                1                 0.0000     5.7516 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U433/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.7516 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U433/CO (LVT_ADH1HDV1)
                                                        0.0929    0.1394     5.8910 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n330 (net)
                                                1                 0.0000     5.8910 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U432/B (LVT_ADH1HDV1)
                                                        0.0929    0.0000     5.8910 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U432/CO (LVT_ADH1HDV1)
                                                        0.0738    0.1274     6.0184 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n328 (net)
                                                1                 0.0000     6.0184 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U109/A1 (LVT_XNOR2HDV1)
                                                        0.0738    0.0000     6.0184 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U109/ZN (LVT_XNOR2HDV1)
                                                        0.0670    0.1201     6.1385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n169 (net)
                                                1                 0.0000     6.1385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U6/B (LVT_OAI21HDV1)
                                                        0.0670    0.0000     6.1385 r
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/U6/ZN (LVT_OAI21HDV1)
                                                        0.0951    0.0564     6.1949 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/n69 (net)
                                                1                 0.0000     6.1949 f
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/pc_reg_63_/D (LVT_DQHDV1)
                                                        0.0951    0.0000     6.1949 f
  data arrival time                                                          6.1949
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_ysyx_210407_rvcpu/u_ysyx_210407_if_stage/pc_reg_63_/CK (LVT_DQHDV1)
                                                                  0.0000     6.3500 r
  library setup time                                             -0.1532     6.1968
  data required time                                                         6.1968
  ------------------------------------------------------------------------------------
  data required time                                                         6.1968
  data arrival time                                                         -6.1949
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0019
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    523
    Unconnected ports (LINT-28)                                   177
    Feedthrough (LINT-29)                                          92
    Shorted outputs (LINT-31)                                     142
    Constant outputs (LINT-52)                                    112
Cells                                                             214
    Cells do not drive (LINT-1)                                    12
    Connected to power or ground (LINT-32)                        134
    Nets connected to multiple pins on same cell (LINT-33)         68
Nets                                                               32
    Unloaded nets (LINT-2)                                         32
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210407_if_stage', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_if_stage', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_regfile', cell 'C4517' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_regfile', cell 'C4528' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3398' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3513' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3529' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3545' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'B_61' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3561' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407_csrfile', cell 'C3590' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210407', net 'if_addr[32]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[33]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[34]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[35]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[36]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[37]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[38]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[39]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[40]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[41]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[42]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[43]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[44]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[45]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[46]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[47]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[48]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[49]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[50]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[51]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[52]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[53]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[54]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[55]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[56]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[57]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[58]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[59]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[60]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[61]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[62]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', net 'if_addr[63]' driven by pin 'u_ysyx_210407_rvcpu/if_addr[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210407', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[7]' is connected directly to output port 'axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[6]' is connected directly to output port 'axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[5]' is connected directly to output port 'axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[4]' is connected directly to output port 'axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[3]' is connected directly to output port 'axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[2]' is connected directly to output port 'axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[1]' is connected directly to output port 'axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'data_write_mask_i[0]' is connected directly to output port 'axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[2]' is connected directly to output port 'axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[1]' is connected directly to output port 'axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_addr_i[0]' is connected directly to output port 'axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[2]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[2]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[1]' is connected directly to output port 'axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210407_axi', input port 'rw_size_i[0]' is connected directly to output port 'axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[31]' is connected directly to output port 'csrReadAddr[11]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[30]' is connected directly to output port 'csrReadAddr[10]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[29]' is connected directly to output port 'csrReadAddr[9]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[28]' is connected directly to output port 'csrReadAddr[8]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[27]' is connected directly to output port 'csrReadAddr[7]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[26]' is connected directly to output port 'csrReadAddr[6]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[25]' is connected directly to output port 'csrReadAddr[5]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[24]' is connected directly to output port 'csrReadAddr[4]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[23]' is connected directly to output port 'csrReadAddr[3]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[22]' is connected directly to output port 'csrReadAddr[2]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[21]' is connected directly to output port 'csrReadAddr[1]'. (LINT-29)
Warning: In design 'ysyx_210407_id_stage', input port 'instD[20]' is connected directly to output port 'csrReadAddr[0]'. (LINT-29)
Warning: In design 'ysyx_210407_ex_stage', input port 'instTypeE[11]' is connected directly to output port 'mret'. (LINT-29)
Warning: In design 'ysyx_210407_ex_stage', input port 'instTypeE[10]' is connected directly to output port 'mecall'. (LINT-29)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[2]' is connected directly to output port 'axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[1]' is connected directly to output port 'axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_addr_o[0]' is connected directly to output port 'axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_size_o[2]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_size_o[1]' is connected directly to output port 'axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_size_o[0]' is connected directly to output port 'axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[10]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[9]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[8]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[6]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[5]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[4]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[2]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[1]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[0]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[62]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[61]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[60]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[59]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[58]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[57]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[56]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[55]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[54]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[53]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[52]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[51]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[50]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[49]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[48]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[47]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[46]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[45]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[44]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[43]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[42]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[41]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[40]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[39]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[38]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[37]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[36]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[35]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[34]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[33]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[32]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[31]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[30]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[29]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[28]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[27]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[26]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[25]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[24]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[23]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[22]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[21]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[20]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[19]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[18]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[17]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[12]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[11]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[10]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[9]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[8]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[7]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[6]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[5]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[4]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[3]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[2]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[1]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'sstatus_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[0]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mtvec_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[1]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mtvec_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[0]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[63]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[62]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[61]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[60]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[59]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[58]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[57]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[56]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[55]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[54]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[53]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[52]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[51]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[50]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[49]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[48]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[47]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[46]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[45]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[44]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[43]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[42]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[41]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[40]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[39]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[38]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[37]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[36]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[35]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[34]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[33]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[32]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[31]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[30]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[29]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[28]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[27]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[26]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[25]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[24]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[23]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[22]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[21]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[20]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[19]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[18]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[17]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[16]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[15]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[14]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[13]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[12]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[11]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[10]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[9]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[8]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[7]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[6]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[5]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[4]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[3]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[2]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[1]' is connected to logic 0. 
Warning: In design 'ysyx_210407_csrfile', a pin on submodule 'mip_dff' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'din[0]' is connected to logic 0. 
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[63]' is connected to pins 'rdWriteDataPre1[63]', 'rdWriteDataM[63]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[62]' is connected to pins 'rdWriteDataPre1[62]', 'rdWriteDataM[62]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[61]' is connected to pins 'rdWriteDataPre1[61]', 'rdWriteDataM[61]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[60]' is connected to pins 'rdWriteDataPre1[60]', 'rdWriteDataM[60]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[59]' is connected to pins 'rdWriteDataPre1[59]', 'rdWriteDataM[59]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[58]' is connected to pins 'rdWriteDataPre1[58]', 'rdWriteDataM[58]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[57]' is connected to pins 'rdWriteDataPre1[57]', 'rdWriteDataM[57]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[56]' is connected to pins 'rdWriteDataPre1[56]', 'rdWriteDataM[56]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[55]' is connected to pins 'rdWriteDataPre1[55]', 'rdWriteDataM[55]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[54]' is connected to pins 'rdWriteDataPre1[54]', 'rdWriteDataM[54]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[53]' is connected to pins 'rdWriteDataPre1[53]', 'rdWriteDataM[53]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[52]' is connected to pins 'rdWriteDataPre1[52]', 'rdWriteDataM[52]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[51]' is connected to pins 'rdWriteDataPre1[51]', 'rdWriteDataM[51]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[50]' is connected to pins 'rdWriteDataPre1[50]', 'rdWriteDataM[50]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[49]' is connected to pins 'rdWriteDataPre1[49]', 'rdWriteDataM[49]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[48]' is connected to pins 'rdWriteDataPre1[48]', 'rdWriteDataM[48]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[47]' is connected to pins 'rdWriteDataPre1[47]', 'rdWriteDataM[47]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[46]' is connected to pins 'rdWriteDataPre1[46]', 'rdWriteDataM[46]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[45]' is connected to pins 'rdWriteDataPre1[45]', 'rdWriteDataM[45]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[44]' is connected to pins 'rdWriteDataPre1[44]', 'rdWriteDataM[44]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[43]' is connected to pins 'rdWriteDataPre1[43]', 'rdWriteDataM[43]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[42]' is connected to pins 'rdWriteDataPre1[42]', 'rdWriteDataM[42]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[41]' is connected to pins 'rdWriteDataPre1[41]', 'rdWriteDataM[41]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[40]' is connected to pins 'rdWriteDataPre1[40]', 'rdWriteDataM[40]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[39]' is connected to pins 'rdWriteDataPre1[39]', 'rdWriteDataM[39]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[38]' is connected to pins 'rdWriteDataPre1[38]', 'rdWriteDataM[38]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[37]' is connected to pins 'rdWriteDataPre1[37]', 'rdWriteDataM[37]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[36]' is connected to pins 'rdWriteDataPre1[36]', 'rdWriteDataM[36]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[35]' is connected to pins 'rdWriteDataPre1[35]', 'rdWriteDataM[35]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[34]' is connected to pins 'rdWriteDataPre1[34]', 'rdWriteDataM[34]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[33]' is connected to pins 'rdWriteDataPre1[33]', 'rdWriteDataM[33]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[32]' is connected to pins 'rdWriteDataPre1[32]', 'rdWriteDataM[32]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[31]' is connected to pins 'rdWriteDataPre1[31]', 'rdWriteDataM[31]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[30]' is connected to pins 'rdWriteDataPre1[30]', 'rdWriteDataM[30]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[29]' is connected to pins 'rdWriteDataPre1[29]', 'rdWriteDataM[29]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[28]' is connected to pins 'rdWriteDataPre1[28]', 'rdWriteDataM[28]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[27]' is connected to pins 'rdWriteDataPre1[27]', 'rdWriteDataM[27]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[26]' is connected to pins 'rdWriteDataPre1[26]', 'rdWriteDataM[26]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[25]' is connected to pins 'rdWriteDataPre1[25]', 'rdWriteDataM[25]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[24]' is connected to pins 'rdWriteDataPre1[24]', 'rdWriteDataM[24]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[23]' is connected to pins 'rdWriteDataPre1[23]', 'rdWriteDataM[23]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[22]' is connected to pins 'rdWriteDataPre1[22]', 'rdWriteDataM[22]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[21]' is connected to pins 'rdWriteDataPre1[21]', 'rdWriteDataM[21]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[20]' is connected to pins 'rdWriteDataPre1[20]', 'rdWriteDataM[20]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[19]' is connected to pins 'rdWriteDataPre1[19]', 'rdWriteDataM[19]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[18]' is connected to pins 'rdWriteDataPre1[18]', 'rdWriteDataM[18]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[17]' is connected to pins 'rdWriteDataPre1[17]', 'rdWriteDataM[17]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[16]' is connected to pins 'rdWriteDataPre1[16]', 'rdWriteDataM[16]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[15]' is connected to pins 'rdWriteDataPre1[15]', 'rdWriteDataM[15]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[14]' is connected to pins 'rdWriteDataPre1[14]', 'rdWriteDataM[14]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[13]' is connected to pins 'rdWriteDataPre1[13]', 'rdWriteDataM[13]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[12]' is connected to pins 'rdWriteDataPre1[12]', 'rdWriteDataM[12]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[11]' is connected to pins 'rdWriteDataPre1[11]', 'rdWriteDataM[11]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[10]' is connected to pins 'rdWriteDataPre1[10]', 'rdWriteDataM[10]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[9]' is connected to pins 'rdWriteDataPre1[9]', 'rdWriteDataM[9]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[8]' is connected to pins 'rdWriteDataPre1[8]', 'rdWriteDataM[8]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[7]' is connected to pins 'rdWriteDataPre1[7]', 'rdWriteDataM[7]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[6]' is connected to pins 'rdWriteDataPre1[6]', 'rdWriteDataM[6]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[5]' is connected to pins 'rdWriteDataPre1[5]', 'rdWriteDataM[5]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[4]' is connected to pins 'rdWriteDataPre1[4]', 'rdWriteDataM[4]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[3]' is connected to pins 'rdWriteDataPre1[3]', 'rdWriteDataM[3]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[2]' is connected to pins 'rdWriteDataPre1[2]', 'rdWriteDataM[2]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[1]' is connected to pins 'rdWriteDataPre1[1]', 'rdWriteDataM[1]''.
Warning: In design 'ysyx_210407_rvcpu', the same net is connected to more than one pin on submodule 'u_ysyx_210407_ex_stage'. (LINT-33)
   Net 'rdWriteDataM[0]' is connected to pins 'rdWriteDataPre1[0]', 'rdWriteDataM[0]''.
Warning: In design 'ysyx_210407_csrfile', the same net is connected to more than one pin on submodule 'mstatus_dff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'din[10]', 'din[9]'', 'din[8]', 'din[6]', 'din[5]', 'din[4]', 'din[2]', 'din[1]', 'din[0]'.
Warning: In design 'ysyx_210407_csrfile', the same net is connected to more than one pin on submodule 'sstatus_dff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'din[62]', 'din[61]'', 'din[60]', 'din[59]', 'din[58]', 'din[57]', 'din[56]', 'din[55]', 'din[54]', 'din[53]', 'din[52]', 'din[51]', 'din[50]', 'din[49]', 'din[48]', 'din[47]', 'din[46]', 'din[45]', 'din[44]', 'din[43]', 'din[42]', 'din[41]', 'din[40]', 'din[39]', 'din[38]', 'din[37]', 'din[36]', 'din[35]', 'din[34]', 'din[33]', 'din[32]', 'din[31]', 'din[30]', 'din[29]', 'din[28]', 'din[27]', 'din[26]', 'din[25]', 'din[24]', 'din[23]', 'din[22]', 'din[21]', 'din[20]', 'din[19]', 'din[18]', 'din[17]', 'din[12]', 'din[11]', 'din[10]', 'din[9]', 'din[8]', 'din[7]', 'din[6]', 'din[5]', 'din[4]', 'din[3]', 'din[2]', 'din[1]', 'din[0]'.
Warning: In design 'ysyx_210407_csrfile', the same net is connected to more than one pin on submodule 'mtvec_dff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'din[1]', 'din[0]''.
Warning: In design 'ysyx_210407_csrfile', the same net is connected to more than one pin on submodule 'mip_dff'. (LINT-33)
   Net '*Logic0*' is connected to pins 'din[63]', 'din[62]'', 'din[61]', 'din[60]', 'din[59]', 'din[58]', 'din[57]', 'din[56]', 'din[55]', 'din[54]', 'din[53]', 'din[52]', 'din[51]', 'din[50]', 'din[49]', 'din[48]', 'din[47]', 'din[46]', 'din[45]', 'din[44]', 'din[43]', 'din[42]', 'din[41]', 'din[40]', 'din[39]', 'din[38]', 'din[37]', 'din[36]', 'din[35]', 'din[34]', 'din[33]', 'din[32]', 'din[31]', 'din[30]', 'din[29]', 'din[28]', 'din[27]', 'din[26]', 'din[25]', 'din[24]', 'din[23]', 'din[22]', 'din[21]', 'din[20]', 'din[19]', 'din[18]', 'din[17]', 'din[16]', 'din[15]', 'din[14]', 'din[13]', 'din[12]', 'din[11]', 'din[10]', 'din[9]', 'din[8]', 'din[7]', 'din[6]', 'din[5]', 'din[4]', 'din[3]', 'din[2]', 'din[1]', 'din[0]'.
Warning: In design 'ysyx_210407', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_len_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_axi', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210407_me_stage', output port 'BusSize[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210407_ctrl', output port 'flushM' is connected directly to 'logic 0'. (LINT-52)
1
