{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@108:118@HdlStmAssign", "wire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\nassign sync_id_ret = sync_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n\t.clk(m_axi_aclk),\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_axi_mm.v@107:117", "wire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\nassign sync_id_ret = sync_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n"], ["hdl/library/axi_dmac/src_axi_mm.v@98:108", "wire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n"], ["hdl/library/axi_dmac/src_axi_mm.v@99:109", "wire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nassign sync_id_ret = sync_id;\nassign response_id = data_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n) i_req_splitter (\n\t.clk(m_axi_aclk),\n"], ["hdl/library/axi_dmac/dest_axi_mm.v@106:116", "wire address_req_valid;\nwire address_req_ready;\nwire data_req_valid;\nwire data_req_ready;\n\nwire address_enabled;\nwire data_enabled;\nassign sync_id_ret = sync_id;\n\nsplitter #(\n\t.C_NUM_M(2)\n"]], "Diff Content": {"Delete": [], "Add": [[113, "wire _fifo_ready;\n"], [113, "assign fifo_ready = _fifo_ready | ~enabled;\n"]]}}