# async_fifo
Verilog implementaiton of Asynchronous FIFO 

crearted by - Deepak Sharda 
              dshardan007@gmail.com

![image](https://github.com/dpks2003/async_fifo/assets/98106736/825ae00a-84af-4bd2-8c67-8260f687893c)

This is the put put I am getting if reading clock is faster than the writtin clock .

