// Seed: 3652652599
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
    , id_6,
    input logic id_3,
    input id_4,
    input id_5
);
  assign id_6 = id_4;
  type_9(
      1, id_4, 1
  );
  always @(negedge 1'b0) @(id_2 && 1);
endmodule
`endcelldefine
