

================================================================
== Vitis HLS Report for 'tensor_slice_test'
================================================================
* Date:           Fri Jan 30 10:00:12 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        proj_tensor_slice_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b_data"   --->   Operation 5 'read' 'b_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_data"   --->   Operation 6 'read' 'a_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_data_out = alloca i64 1" [tensor_slice_test.cpp:22]   --->   Operation 7 'alloca' 'c_data_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [3/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 8 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 9 [2/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 9 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 10 [1/3] (3.65ns)   --->   "%call_ln24 = call void @tensor_slice_wrapper, i64 %a_data_read, i64 %b_data_read, i128 %c_data_out" [tensor_slice_test.cpp:24]   --->   Operation 10 'call' 'call_ln24' <Predicate = true> <Delay = 3.65> <CoreInst = "BlackBox">   --->   Core 118 'BlackBox' <Latency = 2> <II = 1> <Delay = 0.00> <IPBlock> <Opcode : 'call' 'blackbox'> <InPorts = 0> <OutPorts = 0> <Async> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [tensor_slice_test.cpp:18]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_data"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_data"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%c_data_out_load = load i128 %c_data_out" [tensor_slice_test.cpp:25]   --->   Operation 17 'load' 'c_data_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i128 %c_data_out_load" [tensor_slice_test.cpp:25]   --->   Operation 18 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.650ns
The critical path consists of the following:
	wire read operation ('b_data') on port 'b_data' [9]  (0.000 ns)
	'call' operation 0 bit ('call_ln24', tensor_slice_test.cpp:24) to 'tensor_slice_wrapper' [12]  (3.650 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln24', tensor_slice_test.cpp:24) to 'tensor_slice_wrapper' [12]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln24', tensor_slice_test.cpp:24) to 'tensor_slice_wrapper' [12]  (3.650 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
