Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:58:33.460241] Configured Lic search path (21.01-s002): 27001@192.168.1.10

Version: 21.18-s082_1, built Tue Jul 18 09:08:41 PDT 2023
Options: -abort_on_error -overwrite -logs /home/ci_inovador/Documentos/inge4-workspace/logs/genus.log /dev/null -files /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl 
Date:    Wed Oct 08 16:58:33 2025
Host:    eltonsilva (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*1physical cpu*13th Gen Intel(R) Core(TM) i5-13500 24576KB) (32333800KB)
PID:     275361
OS:      Rocky Linux release 8.10 (Green Obsidian)


[16:58:33.207017] Periodic Lic check successful
[16:58:33.207025] Feature usage summary:
[16:58:33.207025] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (5 seconds elapsed).

#@ Processing -files option
@genus 1> source /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl
#@ Begin verbose source /home/ci_inovador/Documentos/inge4-workspace/scripts/logic_synt.tcl
@file(logic_synt.tcl) 4: gui_show
@file(logic_synt.tcl) 6: set ROOT $env(ROOT)
@file(logic_synt.tcl) 7: set PDK_PATH $env(PDK_PATH)
@file(logic_synt.tcl) 9: set lyt $env(lyt)
@file(logic_synt.tcl) 10: set logs $env(logs)
@file(logic_synt.tcl) 11: set scr $env(scr)
@file(logic_synt.tcl) 12: set src $env(src)
@file(logic_synt.tcl) 13: set tests $env(tests)
@file(logic_synt.tcl) 14: set syn $env(syn)
@file(logic_synt.tcl) 15: set rpt $env(rpt)
@file(logic_synt.tcl) 16: set cons $env(cons)
@file(logic_synt.tcl) 18: set design $env(design)
@file(logic_synt.tcl) 20: if {![file exists ${syn}/${design}]} {
    file mkdir ${syn}/${design}
}
@file(logic_synt.tcl) 25: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(logic_synt.tcl) 28: switch $design {
   "inter_spartan_spi" {
      read_hdl -sv ../ascon/inter_spartan_spi.sv
    }
    default {
      read_hdl -sv ${src}/${design}.sv
    }
}
@file(logic_synt.tcl) 38: read_lib $PDK_PATH/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(logic_synt.tcl) 40: elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'gf_multiplier' from file '../src/bch_31_modules.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'gf_multiplier_$unit_1_log_table_$unit_1' in file '../src/bch_31_tables.sv' on line 41.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'gf_multiplier'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'gf_divider' from file '../src/bch_31_modules.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'gf_divider_$unit_1_log_table_$unit_1' in file '../src/bch_31_tables.sv' on line 41.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'gf_divider'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'gf_power' from file '../src/bch_31_modules.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'gf_power'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'xor_5' from file '../src/bch_31_modules.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'xor_5'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ff_5' from file '../src/bch_31_modules.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ff_5'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bch_31_corrector' from file '../src/bch_31_modules.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bch_31_corrector'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ff_31' from file '../src/bch_31_modules.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ff_31'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'bch_31_chien' from file '/home/ci_inovador/Documentos/inge4-workspace/src/bch_31_chien.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'bch_31_chien_$unit_1_log_table_$unit_1' in file '../src/bch_31_tables.sv' on line 41.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'bch_31_chien'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: gf_multiplier, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: gf_multiplier, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: gf_divider, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: gf_divider, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: gf_power, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: gf_power, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: xor_5, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: xor_5, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ff_5, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ff_5, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: bch_31_corrector, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: bch_31_corrector, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ff_31, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ff_31, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: bch_31_chien, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: bch_31_chien, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         1.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(logic_synt.tcl) 42: set_top_module ${design}
@file(logic_synt.tcl) 44: switch $design {
   "inter_spartan_spi" {
      read_sdc $cons/ascon.sdc
    }
    default {
      read_sdc $cons/basic.sdc
    }
}
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(logic_synt.tcl) 53: foreach lc [get_db base_cells -if {.name == "SDF*"}] {
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'SDFFHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFXL': 'dont_use' = true
@file(logic_synt.tcl) 57: foreach lc [get_db base_cells -if {.name == "CLKBUF*"}] {
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'CLKBUFX12': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX16': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX2': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX20': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX3': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX4': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX6': 'dont_use' = true
  Setting attribute of base_cell 'CLKBUFX8': 'dont_use' = true
@file(logic_synt.tcl) 61: syn_generic
  Library has 316 usable logic and 84 usable sequential lib-cells.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 32.0 ps std_slew: 5.4 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bch_31_chien, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'bch_31_chien' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: bch_31_chien, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.015s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        15.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: bch_31_chien, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.069s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
Completed constant-data mux optimization (accepts: 184, rejects: 0, runtime: 41.776s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.113s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.015s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.029s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.008s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed clip mux common data inputs (accepts: 60, rejects: 0, runtime: 0.163s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: bch_31_chien, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |        69.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         2.00 | 
| hlo_constant_mux_opt      |     184 |       0 |     41776.00 | 
| hlo_inequality_transform  |       0 |       0 |       113.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         8.00 | 
| hlo_common_select_muxopto |       0 |       2 |        15.00 | 
| hlo_identity_transform    |       0 |       0 |        29.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         8.00 | 
| hlo_optimize_datapath     |       0 |       0 |         1.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |      60 |       0 |       163.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 62
gf_mult_20_21_I1:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I2:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I3:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I4:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I5:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I6:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I7:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I8:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I9:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I10:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I11:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I12:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I13:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I14:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I15:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I16:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I17:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I18:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I19:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I20:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I21:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I22:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I23:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I24:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I25:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I26:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I27:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I28:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I29:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I30:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I31:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_20_21_I1:mux_gf_mult_82_2010245 gf_mult_20_21_I2:mux_gf_mult_82_2010247 gf_mult_20_21_I3:mux_gf_mult_82_2010249 gf_mult_20_21_I4:mux_gf_mult_82_2010251 gf_mult_20_21_I5:mux_gf_mult_82_2010253 gf_mult_20_21_I6:mux_gf_mult_82_2010255 gf_mult_20_21_I7:mux_gf_mult_82_2010257 gf_mult_20_21_I8:mux_gf_mult_82_2010259 gf_mult_20_21_I9:mux_gf_mult_82_2010261 gf_mult_20_21_I10:mux_gf_mult_82_2010263 gf_mult_20_21_I11:mux_gf_mult_82_2010265 gf_mult_20_21_I12:mux_gf_mult_82_2010267 gf_mult_20_21_I13:mux_gf_mult_82_2010269 gf_mult_20_21_I14:mux_gf_mult_82_2010271 gf_mult_20_21_I15:mux_gf_mult_82_2010273 gf_mult_20_21_I16:mux_gf_mult_82_2010275 gf_mult_20_21_I17:mux_gf_mult_82_2010277 gf_mult_20_21_I18:mux_gf_mult_82_2010279 gf_mult_20_21_I19:mux_gf_mult_82_2010281 gf_mult_20_21_I20:mux_gf_mult_82_2010283 gf_mult_20_21_I21:mux_gf_mult_82_2010285 gf_mult_20_21_I22:mux_gf_mult_82_2010287 gf_mult_20_21_I23:mux_gf_mult_82_2010289 gf_mult_20_21_I24:mux_gf_mult_82_2010291 gf_mult_20_21_I25:mux_gf_mult_82_2010293 gf_mult_20_21_I26:mux_gf_mult_82_2010295 gf_mult_20_21_I27:mux_gf_mult_82_2010297 gf_mult_20_21_I28:mux_gf_mult_82_2010299 gf_mult_20_21_I29:mux_gf_mult_82_2010301 gf_mult_20_21_I30:mux_gf_mult_82_2010303 gf_mult_20_21_I31:mux_gf_mult_82_2010305 
SOP DEBUG : Module= bch_31_chien, Cluster= ctl_idx_3_11, ctl= 62, Non-ctl= 62
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_3_11.
Number of non-ctl's : 62
gf_mult_21_21_I1:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I2:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I3:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I4:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I5:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I6:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I7:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I8:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I9:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I10:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I11:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I12:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I13:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I14:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I15:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I16:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I17:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I18:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I19:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I20:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I21:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I22:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I23:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I24:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I25:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I26:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I27:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I28:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I29:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I30:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I31:antilog_table_87_23:mux_antilog_table_3_11 gf_mult_21_21_I1:mux_gf_mult_82_2010369 gf_mult_21_21_I2:mux_gf_mult_82_2010371 gf_mult_21_21_I3:mux_gf_mult_82_2010373 gf_mult_21_21_I4:mux_gf_mult_82_2010375 gf_mult_21_21_I5:mux_gf_mult_82_2010377 gf_mult_21_21_I6:mux_gf_mult_82_2010379 gf_mult_21_21_I7:mux_gf_mult_82_2010381 gf_mult_21_21_I8:mux_gf_mult_82_2010383 gf_mult_21_21_I9:mux_gf_mult_82_2010385 gf_mult_21_21_I10:mux_gf_mult_82_2010387 gf_mult_21_21_I11:mux_gf_mult_82_2010389 gf_mult_21_21_I12:mux_gf_mult_82_2010391 gf_mult_21_21_I13:mux_gf_mult_82_2010393 gf_mult_21_21_I14:mux_gf_mult_82_2010395 gf_mult_21_21_I15:mux_gf_mult_82_2010397 gf_mult_21_21_I16:mux_gf_mult_82_2010399 gf_mult_21_21_I17:mux_gf_mult_82_2010401 gf_mult_21_21_I18:mux_gf_mult_82_2010403 gf_mult_21_21_I19:mux_gf_mult_82_2010405 gf_mult_21_21_I20:mux_gf_mult_82_2010407 gf_mult_21_21_I21:mux_gf_mult_82_2010409 gf_mult_21_21_I22:mux_gf_mult_82_2010411 gf_mult_21_21_I23:mux_gf_mult_82_2010413 gf_mult_21_21_I24:mux_gf_mult_82_2010415 gf_mult_21_21_I25:mux_gf_mult_82_2010417 gf_mult_21_21_I26:mux_gf_mult_82_2010419 gf_mult_21_21_I27:mux_gf_mult_82_2010421 gf_mult_21_21_I28:mux_gf_mult_82_2010423 gf_mult_21_21_I29:mux_gf_mult_82_2010425 gf_mult_21_21_I30:mux_gf_mult_82_2010427 gf_mult_21_21_I31:mux_gf_mult_82_2010429 
SOP DEBUG : Module= bch_31_chien, Cluster= ctl_idx_3_832, ctl= 62, Non-ctl= 62
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_idx_3_832.
Number of non-ctl's : 124
cmo_mux_0 cmo_mux_7458 cmo_mux_40504 cmo_mux_53772 cmo_mux_59848 cmo_mux_106162 cmo_mux_119430 cmo_mux_125506 cmo_mux_171820 cmo_mux_185088 cmo_mux_191164 cmo_mux_237478 cmo_mux_250746 cmo_mux_256822 cmo_mux_303136 cmo_mux_316404 cmo_mux_322480 cmo_mux_368794 cmo_mux_382062 cmo_mux_388138 cmo_mux_434452 cmo_mux_447720 cmo_mux_453796 cmo_mux_500110 cmo_mux_513378 cmo_mux_519454 cmo_mux_565768 cmo_mux_579036 cmo_mux_585112 cmo_mux_631426 cmo_mux_644694 cmo_mux_650770 cmo_mux_697084 cmo_mux_710352 cmo_mux_716428 cmo_mux_762742 cmo_mux_776010 cmo_mux_782086 cmo_mux_828400 cmo_mux_841668 cmo_mux_847744 cmo_mux_894058 cmo_mux_907326 cmo_mux_913402 cmo_mux_959716 cmo_mux_972984 cmo_mux_979060 cmo_mux_1025374 cmo_mux_1038642 cmo_mux_1044718 cmo_mux_1091032 cmo_mux_1104300 cmo_mux_1110376 cmo_mux_1156690 cmo_mux_1169958 cmo_mux_1176034 cmo_mux_1222348 cmo_mux_1235616 cmo_mux_1241692 cmo_mux_1288006 cmo_mux_1301274 cmo_mux_1307350 cmo_mux_1353664 cmo_mux_1366932 cmo_mux_1373008 cmo_mux_1419322 cmo_mux_1432590 cmo_mux_1438666 cmo_mux_1484980 cmo_mux_1498248 cmo_mux_1504324 cmo_mux_1550638 cmo_mux_1563906 cmo_mux_1569982 cmo_mux_1616296 cmo_mux_1629564 cmo_mux_1635640 cmo_mux_1681954 cmo_mux_1695222 cmo_mux_1701298 cmo_mux_1747612 cmo_mux_1760880 cmo_mux_1766956 cmo_mux_1813270 cmo_mux_1826538 cmo_mux_1832614 cmo_mux_1878928 cmo_mux_1892196 cmo_mux_1898272 cmo_mux_1944586 cmo_mux_1957854 cmo_mux_1963930 gf_mult_20_21_I1:log_table_85_19:mux_log_table_41_11 gf_mult_20_21_I1:mux_sum_86_2010307 gf_mult_20_21_I2:mux_sum_86_2010309 gf_mult_20_21_I3:mux_sum_86_2010311 gf_mult_20_21_I4:mux_sum_86_2010313 gf_mult_20_21_I5:mux_sum_86_2010315 gf_mult_20_21_I6:mux_sum_86_2010317 gf_mult_20_21_I7:mux_sum_86_2010319 gf_mult_20_21_I8:mux_sum_86_2010321 gf_mult_20_21_I9:mux_sum_86_2010323 gf_mult_20_21_I10:mux_sum_86_2010325 gf_mult_20_21_I11:mux_sum_86_2010327 gf_mult_20_21_I12:mux_sum_86_2010329 gf_mult_20_21_I13:mux_sum_86_2010331 gf_mult_20_21_I14:mux_sum_86_2010333 gf_mult_20_21_I15:mux_sum_86_2010335 gf_mult_20_21_I16:mux_sum_86_2010337 gf_mult_20_21_I17:mux_sum_86_2010339 gf_mult_20_21_I18:mux_sum_86_2010341 gf_mult_20_21_I19:mux_sum_86_2010343 gf_mult_20_21_I20:mux_sum_86_2010345 gf_mult_20_21_I21:mux_sum_86_2010347 gf_mult_20_21_I22:mux_sum_86_2010349 gf_mult_20_21_I23:mux_sum_86_2010351 gf_mult_20_21_I24:mux_sum_86_2010353 gf_mult_20_21_I25:mux_sum_86_2010355 gf_mult_20_21_I26:mux_sum_86_2010357 gf_mult_20_21_I27:mux_sum_86_2010359 gf_mult_20_21_I28:mux_sum_86_2010361 gf_mult_20_21_I29:mux_sum_86_2010363 gf_mult_20_21_I30:mux_sum_86_2010365 gf_mult_20_21_I31:mux_sum_86_2010367 
SOP DEBUG : Module= bch_31_chien, Cluster= ctl_val_41_11, ctl= 62, Non-ctl= 124
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_val_41_11.
Number of non-ctl's : 124
cmo_mux_20943 cmo_mux_27019 cmo_mux_73333 cmo_mux_86601 cmo_mux_92677 cmo_mux_138991 cmo_mux_152259 cmo_mux_158335 cmo_mux_204649 cmo_mux_217917 cmo_mux_223993 cmo_mux_270307 cmo_mux_283575 cmo_mux_289651 cmo_mux_335965 cmo_mux_349233 cmo_mux_355309 cmo_mux_401623 cmo_mux_414891 cmo_mux_420967 cmo_mux_467281 cmo_mux_480549 cmo_mux_486625 cmo_mux_532939 cmo_mux_546207 cmo_mux_552283 cmo_mux_598597 cmo_mux_611865 cmo_mux_617941 cmo_mux_664255 cmo_mux_677523 cmo_mux_683599 cmo_mux_729913 cmo_mux_743181 cmo_mux_749257 cmo_mux_795571 cmo_mux_808839 cmo_mux_814915 cmo_mux_861229 cmo_mux_874497 cmo_mux_880573 cmo_mux_926887 cmo_mux_940155 cmo_mux_946231 cmo_mux_992545 cmo_mux_1005813 cmo_mux_1011889 cmo_mux_1058203 cmo_mux_1071471 cmo_mux_1077547 cmo_mux_1123861 cmo_mux_1137129 cmo_mux_1143205 cmo_mux_1189519 cmo_mux_1202787 cmo_mux_1208863 cmo_mux_1255177 cmo_mux_1268445 cmo_mux_1274521 cmo_mux_1320835 cmo_mux_1334103 cmo_mux_1340179 cmo_mux_1386493 cmo_mux_1399761 cmo_mux_1405837 cmo_mux_1452151 cmo_mux_1465419 cmo_mux_1471495 cmo_mux_1517809 cmo_mux_1531077 cmo_mux_1537153 cmo_mux_1583467 cmo_mux_1596735 cmo_mux_1602811 cmo_mux_1649125 cmo_mux_1662393 cmo_mux_1668469 cmo_mux_1714783 cmo_mux_1728051 cmo_mux_1734127 cmo_mux_1780441 cmo_mux_1793709 cmo_mux_1799785 cmo_mux_1846099 cmo_mux_1859367 cmo_mux_1865443 cmo_mux_1911757 cmo_mux_1925025 cmo_mux_1931101 cmo_mux_1977415 cmo_mux_1990683 cmo_mux_1996759 gf_mult_21_21_I1:log_table_85_19:mux_log_table_41_11 gf_mult_21_21_I1:mux_sum_86_2010431 gf_mult_21_21_I2:mux_sum_86_2010433 gf_mult_21_21_I3:mux_sum_86_2010435 gf_mult_21_21_I4:mux_sum_86_2010437 gf_mult_21_21_I5:mux_sum_86_2010439 gf_mult_21_21_I6:mux_sum_86_2010441 gf_mult_21_21_I7:mux_sum_86_2010443 gf_mult_21_21_I8:mux_sum_86_2010445 gf_mult_21_21_I9:mux_sum_86_2010447 gf_mult_21_21_I10:mux_sum_86_2010449 gf_mult_21_21_I11:mux_sum_86_2010451 gf_mult_21_21_I12:mux_sum_86_2010453 gf_mult_21_21_I13:mux_sum_86_2010455 gf_mult_21_21_I14:mux_sum_86_2010457 gf_mult_21_21_I15:mux_sum_86_2010459 gf_mult_21_21_I16:mux_sum_86_2010461 gf_mult_21_21_I17:mux_sum_86_2010463 gf_mult_21_21_I18:mux_sum_86_2010465 gf_mult_21_21_I19:mux_sum_86_2010467 gf_mult_21_21_I20:mux_sum_86_2010469 gf_mult_21_21_I21:mux_sum_86_2010471 gf_mult_21_21_I22:mux_sum_86_2010473 gf_mult_21_21_I23:mux_sum_86_2010475 gf_mult_21_21_I24:mux_sum_86_2010477 gf_mult_21_21_I25:mux_sum_86_2010479 gf_mult_21_21_I26:mux_sum_86_2010481 gf_mult_21_21_I27:mux_sum_86_2010483 gf_mult_21_21_I28:mux_sum_86_2010485 gf_mult_21_21_I29:mux_sum_86_2010487 gf_mult_21_21_I30:mux_sum_86_2010489 gf_mult_21_21_I31:mux_sum_86_2010491 
SOP DEBUG : Module= bch_31_chien, Cluster= ctl_val_41_830, ctl= 62, Non-ctl= 124
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_val_41_830.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'bch_31_chien':
          sop(4) 
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'bch_31_chien'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: bch_31_chien, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: bch_31_chien, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: bch_31_chien, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.079s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        79.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                Message Text                                                                                  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |    3 |Processing multi-dimensional arrays.                                                                                                                                          |
| CDFG-359 |Info    |    1 |Building ChipWare component.                                                                                                                                                  |
| CDFG-372 |Info    |  170 |Bitwidth mismatch in assignment.                                                                                                                                              |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit        |
|          |        |      | assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the    |
|          |        |      | warning for any bitwidth mismatch that appears in this implicit assignment.                                                                                                  |
| CDFG-472 |Warning |    3 |Unreachable statements for case item.                                                                                                                                         |
| CDFG-738 |Info    |    1 |Common subexpression eliminated.                                                                                                                                              |
| CDFG-739 |Info    |    1 |Common subexpression kept.                                                                                                                                                    |
| CDFG-769 |Info    |    7 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                          |
| CWD-19   |Info    |  294 |An implementation was inferred.                                                                                                                                               |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                                                                                                                                               |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                 |
| ELAB-1   |Info    |    8 |Elaborating Design.                                                                                                                                                           |
| ELAB-2   |Info    |    1 |Elaborating Subdesign.                                                                                                                                                        |
| ELAB-3   |Info    |    8 |Done Elaborating Design.                                                                                                                                                      |
| GB-6     |Info    |    2 |A datapath component has been ungrouped.                                                                                                                                      |
| GLO-34   |Info    |  124 |Deleting instances not driving any primary outputs.                                                                                                                           |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see   |
|          |        |      | the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false   |
|          |        |      | to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.      |
| LBR-9    |Warning |   20 |Library cell has no output pins defined.                                                                                                                                      |
|          |        |      |Add the missing output pin(s)                                                                                                                                                 |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there |
|          |        |      | is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping |
|          |        |      | and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output        |
|          |        |      | pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group            |
|          |        |      | (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                              |
| LBR-41   |Info    |    1 |An output library pin lacks a function attribute.                                                                                                                             |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.   |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                      |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                                               |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                    |
| LBR-162  |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                       |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                      |
| LBR-412  |Info    |    1 |Created nominal operating condition.                                                                                                                                          |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                              |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                                    |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 61, CPU_Time 61.794134
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) | 100.0(100.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) | 100.0(100.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     79578    245131       624
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2099      5508      1491
##>G:Misc                              61
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       62
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'bch_31_chien' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(logic_synt.tcl) 62: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 32.0 ps std_slew: 5.4 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'bch_31_chien' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  98.4( 98.4) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.6(  1.6) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  98.4( 98.4) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.6(  1.6) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 316 combo usable cells and 84 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 20 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 1797        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                1749        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.205478999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  95.1( 93.8) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.4(  4.6) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/bch_31_chien/fv_map.fv.json' for netlist 'fv/bch_31_chien/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/bch_31_chien/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  93.6( 93.8) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.3(  4.6) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006529000000000451
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  93.6( 93.8) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.3(  4.6) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:bch_31_chien ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  93.6( 92.4) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.3(  4.5) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.5) |   16:59:51 (Oct08) |   1.49 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.006804000000002475
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  93.6( 92.4) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.3(  4.5) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.5) |   16:59:51 (Oct08) |   1.49 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:51 (Oct08) |   1.49 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:58:45 (Oct08) |  624.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:01:01(00:01:01) |  93.6( 92.4) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:46 (Oct08) |   1.49 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:01(00:00:01) |   1.5(  1.5) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:47 (Oct08) |   1.49 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:01:14) |  00:00:02(00:00:03) |   3.3(  4.5) |   16:59:50 (Oct08) |   1.49 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:01(00:00:00) |   1.5(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:14) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:50 (Oct08) |   1.49 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:01) |   0.0(  1.5) |   16:59:51 (Oct08) |   1.49 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:59:51 (Oct08) |   1.49 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:16(00:01:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:59:51 (Oct08) |   1.49 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2099      5508      1491
##>M:Pre Cleanup                        0         -         -      2099      5508      1491
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -      1308      1748      1487
##>M:Const Prop                         0         -         0      1308      1748      1487
##>M:Cleanup                            0         -         0      1308      1748      1487
##>M:MBCI                               0         -         -      1308      1748      1487
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'bch_31_chien'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(logic_synt.tcl) 63: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'bch_31_chien' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  1749        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1749        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1749        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1749        0         0         0        0
 io_phase                   1741        0         0         0        0
 gate_comp                  1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        51  (       51 /       51 )  0.09
       gate_comp        11  (        8 /        8 )  0.08
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        20  (        0 /       20 )  0.01
       area_down        10  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         3  (        0 /        0 )  0.07
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        20  (        0 /       20 )  0.01
       area_down        10  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1741        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'bch_31_chien'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(logic_synt.tcl) 65: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:design:bch_31_chien 1> resume

Resuming...@file(logic_synt.tcl) 66: report_area >> ${syn}/${design}/reports/${design}_area.txt
@file(logic_synt.tcl) 67: report_gates >> ${syn}/${design}/reports/${design}_gates.txt
@file(logic_synt.tcl) 68: report_power >> ${syn}/${design}/reports/${design}_power.txt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : bch_31_chien
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /home/ci_inovador/Documentos/inge4-workspace/synthesis/bch_31_chien/reports/bch_31_chien_power.txt
@file(logic_synt.tcl) 69: report_timing -unconstrained >> ${syn}/${design}/reports/${design}_time.txt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'bch_31_chien'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(logic_synt.tcl) 70: write_hdl ${design} > ${syn}/${design}/${design}.v
@file(logic_synt.tcl) 71: write_sdf -edge check_edge -setuphold merge_always -nonegchecks -recrem split -version 3.0 -design ${design} > ${syn}/${design}/${design}.sdf
@file(logic_synt.tcl) 72: exit

Lic Summary:
[17:00:17.434786] Cdslmd servers: gmicro0
[17:00:17.434792] Feature usage summary:
[17:00:17.434792] Genus_Synthesis

Normal exit.