{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665690936537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665690936537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:55:36 2022 " "Processing started: Thu Oct 13 16:55:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665690936537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690936537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microwave -c microwave " "Command: quartus_map --read_settings_files=on --write_settings_files=off microwave -c microwave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690936537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665690936896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665690936896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/contador_7_n_reciclavel.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/contador_7_n_reciclavel.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_7_n_reciclavel " "Found entity 1: contador_7_n_reciclavel" {  } { { "encoder/nivel3/contador_7_n_reciclavel.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/contador_7_n_reciclavel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/divide_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/divide_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_freq " "Found entity 1: divide_freq" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "encoder/nivel3/mux_2_to_1.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/nivel3/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/nivel3/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder/encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder_7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder/decoder_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7 " "Found entity 1: decoder_7" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_6.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_6 " "Found entity 1: Counter_mod_6" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_10.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_10 " "Found entity 1: Counter_mod_10" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/nivel3/counter_mod_10_min.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/nivel3/counter_mod_10_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_mod_10_min " "Found entity 1: Counter_mod_10_min" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer/timer.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/nivel3/latch_sr.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/nivel3/latch_sr.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_SR " "Found entity 1: latch_SR" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/logica_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/logica_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 logica_mag " "Found entity 1: logica_mag" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnetron/controle_magnetron.v 1 1 " "Found 1 design units, including 1 entities, in source file magnetron/controle_magnetron.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_magnetron " "Found entity 1: controle_magnetron" {  } { { "magnetron/controle_magnetron.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microwave.v 1 1 " "Found 1 design units, including 1 entities, in source file microwave.v" { { "Info" "ISGN_ENTITY_NAME" "1 microwave " "Found entity 1: microwave" {  } { { "microwave.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665690947022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947022 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hz_1_clock encoder.v(13) " "Verilog HDL Implicit Net warning at encoder.v(13): created implicit net for \"Hz_1_clock\"" {  } { { "encoder/encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microwave " "Elaborating entity \"microwave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665690947049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_magnetron controle_magnetron:controller " "Elaborating entity \"controle_magnetron\" for hierarchy \"controle_magnetron:controller\"" {  } { { "microwave.v" "controller" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_mag controle_magnetron:controller\|logica_mag:logica " "Elaborating entity \"logica_mag\" for hierarchy \"controle_magnetron:controller\|logica_mag:logica\"" {  } { { "magnetron/controle_magnetron.v" "logica" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947064 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S logica_mag.v(6) " "Verilog HDL Always Construct warning at logica_mag.v(6): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R logica_mag.v(6) " "Verilog HDL Always Construct warning at logica_mag.v(6): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R logica_mag.v(13) " "Inferred latch for \"R\" at logica_mag.v(13)" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S logica_mag.v(13) " "Inferred latch for \"S\" at logica_mag.v(13)" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 "|microwave|controle_magnetron:controller|logica_mag:logica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_SR controle_magnetron:controller\|latch_SR:latch " "Elaborating entity \"latch_SR\" for hierarchy \"controle_magnetron:controller\|latch_SR:latch\"" {  } { { "magnetron/controle_magnetron.v" "latch" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/controle_magnetron.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q latch_SR.v(12) " "Verilog HDL Always Construct warning at latch_SR.v(12): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665690947065 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q latch_SR.v(9) " "Verilog HDL Always Construct warning at latch_SR.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665690947066 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q latch_SR.v(9) " "Inferred latch for \"Q\" at latch_SR.v(9)" {  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947066 "|microwave|controle_magnetron:controller|latch_SR:latch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:enc " "Elaborating entity \"encoder\" for hierarchy \"encoder:enc\"" {  } { { "microwave.v" "enc" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder encoder:enc\|priority_encoder:codificador_prioritario " "Elaborating entity \"priority_encoder\" for hierarchy \"encoder:enc\|priority_encoder:codificador_prioritario\"" {  } { { "encoder/encoder.v" "codificador_prioritario" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947067 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enablen priority_encoder.v(25) " "Verilog HDL Always Construct warning at priority_encoder.v(25): variable \"enablen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1665690947067 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saidaBCD priority_encoder.v(23) " "Verilog HDL Always Construct warning at priority_encoder.v(23): inferring latch(es) for variable \"saidaBCD\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665690947067 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[0\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[0\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[1\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[1\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[2\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[2\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaBCD\[3\] priority_encoder.v(25) " "Inferred latch for \"saidaBCD\[3\]\" at priority_encoder.v(25)" {  } { { "encoder/nivel3/priority_encoder.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/priority_encoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|priority_encoder:codificador_prioritario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_freq encoder:enc\|divide_freq:dividido_por_100 " "Elaborating entity \"divide_freq\" for hierarchy \"encoder:enc\|divide_freq:dividido_por_100\"" {  } { { "encoder/encoder.v" "dividido_por_100" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 7 divide_freq.v(4) " "Verilog HDL assignment warning at divide_freq.v(4): truncated value with size 26 to match size of target (7)" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|divide_freq:dividido_por_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 divide_freq.v(13) " "Verilog HDL assignment warning at divide_freq.v(13): truncated value with size 32 to match size of target (7)" {  } { { "encoder/nivel3/divide_freq.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/divide_freq.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947068 "|microwave|encoder:enc|divide_freq:dividido_por_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_7_n_reciclavel encoder:enc\|contador_7_n_reciclavel:Atraso " "Elaborating entity \"contador_7_n_reciclavel\" for hierarchy \"encoder:enc\|contador_7_n_reciclavel:Atraso\"" {  } { { "encoder/encoder.v" "Atraso" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_7_n_reciclavel.v(25) " "Verilog HDL assignment warning at contador_7_n_reciclavel.v(25): truncated value with size 32 to match size of target (3)" {  } { { "encoder/nivel3/contador_7_n_reciclavel.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/nivel3/contador_7_n_reciclavel.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947069 "|microwave|encoder:enc|contador_7_n_reciclavel:Atraso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 encoder:enc\|mux_2_to_1:MUX " "Elaborating entity \"mux_2_to_1\" for hierarchy \"encoder:enc\|mux_2_to_1:MUX\"" {  } { { "encoder/encoder.v" "MUX" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/encoder/encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "microwave.v" "timer" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_10 timer:timer\|Counter_mod_10:sec_unit " "Elaborating entity \"Counter_mod_10\" for hierarchy \"timer:timer\|Counter_mod_10:sec_unit\"" {  } { { "timer/timer.v" "sec_unit" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10.v(10) " "Verilog HDL assignment warning at Counter_mod_10.v(10): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947072 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10.v(12) " "Verilog HDL assignment warning at Counter_mod_10.v(12): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947072 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10.v(29) " "Verilog HDL assignment warning at Counter_mod_10.v(29): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947072 "|microwave|timer:timer|Counter_mod_10:sec_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_6 timer:timer\|Counter_mod_6:dez_unit " "Elaborating entity \"Counter_mod_6\" for hierarchy \"timer:timer\|Counter_mod_6:dez_unit\"" {  } { { "timer/timer.v" "dez_unit" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_6.v(16) " "Verilog HDL assignment warning at Counter_mod_6.v(16): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947074 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_6.v(18) " "Verilog HDL assignment warning at Counter_mod_6.v(18): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947074 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_6.v(31) " "Verilog HDL assignment warning at Counter_mod_6.v(31): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947074 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_6.v(45) " "Verilog HDL assignment warning at Counter_mod_6.v(45): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_6.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_6.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947074 "|microwave|timer:timer|Counter_mod_6:dez_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_mod_10_min timer:timer\|Counter_mod_10_min:minutes " "Elaborating entity \"Counter_mod_10_min\" for hierarchy \"timer:timer\|Counter_mod_10_min:minutes\"" {  } { { "timer/timer.v" "minutes" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/timer.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10_min.v(10) " "Verilog HDL assignment warning at Counter_mod_10_min.v(10): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947075 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter_mod_10_min.v(11) " "Verilog HDL assignment warning at Counter_mod_10_min.v(11): truncated value with size 32 to match size of target (1)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947075 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10_min.v(24) " "Verilog HDL assignment warning at Counter_mod_10_min.v(24): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947075 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_mod_10_min.v(36) " "Verilog HDL assignment warning at Counter_mod_10_min.v(36): truncated value with size 32 to match size of target (4)" {  } { { "timer/nivel3/Counter_mod_10_min.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/timer/nivel3/Counter_mod_10_min.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947075 "|microwave|timer:timer|Counter_mod_10_min:minutes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7 decoder_7:dec " "Elaborating entity \"decoder_7\" for hierarchy \"decoder_7:dec\"" {  } { { "microwave.v" "dec" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/microwave.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690947075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(13) " "Verilog HDL assignment warning at decoder_7.v(13): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947076 "|microwave|decoder_7:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(26) " "Verilog HDL assignment warning at decoder_7.v(26): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947076 "|microwave|decoder_7:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 decoder_7.v(38) " "Verilog HDL assignment warning at decoder_7.v(38): truncated value with size 8 to match size of target (7)" {  } { { "decoder/decoder_7.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/decoder/decoder_7.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665690947076 "|microwave|decoder_7:dec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controle_magnetron:controller\|latch_SR:latch\|Q " "Latch controle_magnetron:controller\|latch_SR:latch\|Q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controle_magnetron:controller\|logica_mag:logica\|R " "Ports D and ENA on the latch are fed by the same signal controle_magnetron:controller\|logica_mag:logica\|R" {  } { { "magnetron/logica_mag.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/logica_mag.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665690947484 ""}  } { { "magnetron/nivel3/latch_SR.v" "" { Text "C:/Users/mathe/OneDrive - UFPE/Documentos/Faculdade/2o periodo/SD/monitoria/quartus/magnetron/nivel3/latch_SR.v" 2 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665690947484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665690947594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665690948049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665690948049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665690948112 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665690948112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665690948112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665690948112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665690948144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:55:48 2022 " "Processing ended: Thu Oct 13 16:55:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665690948144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665690948144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665690948144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665690948144 ""}
