// Seed: 2442498802
module module_0 (
    id_1
);
  inout wire id_1;
  always return id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  wand  id_2,
    output uwire id_3,
    output wor   id_4,
    input  uwire id_5
);
  wire id_7;
  ;
  always $clog2(17);
  ;
  module_0 modCall_1 (id_7);
  assign id_4 = id_2(-1);
  assign id_3 = id_7;
  assign id_4 = id_5;
  assign id_3 = 1;
  for (
      id_8 = id_0 + 1 ==? id_2 - (id_7 != id_5);
      id_8;
      id_8 = id_8#(
          .id_2(1),
          .id_1(-1),
          .id_7(1),
          .id_7(1),
          .id_0(-1)
      )
  )
  `define pp_9 0
endmodule
