
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_SDF_Top_0_0' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_SDF_Top_0_0_stub.vhdl:5' bound to instance 'SDF_Top_0' of component 'design_1_SDF_Top_0_0' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_SDF_Top_0_0' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_SDF_Top_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_100M_0' declared at 'C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_100M' of component 'design_1_rst_clk_wiz_100M_0' [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_100M_0' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.runs/synth_1/.Xil/Vivado-25132-GdF-intercettazioni/realtime/design_1_rst_clk_wiz_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [c:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
ERROR: [Synth 8-549] port width mismatch for port 'Im_Data_in_0': port width = 16, actual width = 8 [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:39]
ERROR: [Synth 8-549] port width mismatch for port 'Re_Data_in_0': port width = 16, actual width = 8 [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:39]
ERROR: [Synth 8-549] port width mismatch for port 'Re_Data_out_0': port width = 16, actual width = 8 [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:34]
ERROR: [Synth 8-549] port width mismatch for port 'Im_Data_out_0': port width = 16, actual width = 8 [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:35]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [C:/Users/donat/Desktop/NL2_FFT/Git_FFFT/FFFT/SDF_proj_v3.xpr/SDF_proj_v3/SDF_proj_v3.srcs/sources_1/imports/design_1_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.699 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec 29 19:36:01 2022...
