<stg><name>case_4</name>


<trans_list>

<trans id="601" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:98 %in7 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="in7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:102 %in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="in_data_13_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:103 %in14 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="in14"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:111 %in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18

]]></Node>
<StgValue><ssdm name="in_data_18_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:112 %in19 = trunc i16 %in_data_18_read

]]></Node>
<StgValue><ssdm name="in19"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:119 %in_data_26_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_26

]]></Node>
<StgValue><ssdm name="in_data_26_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:120 %in27 = trunc i16 %in_data_26_read

]]></Node>
<StgValue><ssdm name="in27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:122 %in_data_28_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_28

]]></Node>
<StgValue><ssdm name="in_data_28_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:123 %in29 = trunc i16 %in_data_28_read

]]></Node>
<StgValue><ssdm name="in29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:133 %trunc_ln171 = trunc i16 %in_data_28_read

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:141 %trunc_ln173 = trunc i16 %in7

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:142 %zext_ln173 = zext i7 %trunc_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:143 %sext_ln173 = sext i4 %in19

]]></Node>
<StgValue><ssdm name="sext_ln173"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:144 %mul_ln173 = mul i11 %zext_ln173, i11 %sext_ln173

]]></Node>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:145 %trunc_ln174 = trunc i11 %mul_ln173

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:146 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln173, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:147 %m36 = trunc i11 %mul_ln173

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:151 %sext_ln175 = sext i3 %in27

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:152 %sext_ln175_1 = sext i4 %in19

]]></Node>
<StgValue><ssdm name="sext_ln175_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:153 %m38 = add i5 %sext_ln175_1, i5 %sext_ln175

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:165 %trunc_ln178 = trunc i5 %m38

]]></Node>
<StgValue><ssdm name="trunc_ln178"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:167 %sext_ln179 = sext i5 %in14

]]></Node>
<StgValue><ssdm name="sext_ln179"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:168 %m42 = add i12 %in29, i12 %sext_ln179

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:183 %trunc_ln183 = trunc i12 %m42

]]></Node>
<StgValue><ssdm name="trunc_ln183"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:99 %in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="in_data_9_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:100 %in10 = trunc i16 %in_data_9_read

]]></Node>
<StgValue><ssdm name="in10"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:104 %in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="in_data_14_read"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:105 %in15 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="in15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:106 %in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="in_data_15_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:107 %in16 = trunc i16 %in_data_15_read

]]></Node>
<StgValue><ssdm name="in16"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:108 %in_data_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="in_data_16_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:109 %in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="in_data_17_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:110 %in18 = trunc i16 %in_data_17_read

]]></Node>
<StgValue><ssdm name="in18"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:117 %in_data_22_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_22

]]></Node>
<StgValue><ssdm name="in_data_22_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:118 %in23 = trunc i16 %in_data_22_read

]]></Node>
<StgValue><ssdm name="in23"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:124 %trunc_ln168 = trunc i16 %in_data_22_read

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:125 %m31 = mul i2 %trunc_ln168, i2 %in10

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:129 %trunc_ln170 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:130 %sext_ln177 = sext i2 %in18

]]></Node>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:131 %m33 = mul i5 %trunc_ln170, i5 %sext_ln177

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:132 %sext_ln171 = sext i2 %m31

]]></Node>
<StgValue><ssdm name="sext_ln171"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:134 %m34 = mul i8 %trunc_ln171, i8 %sext_ln171

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:149 %sext_ln174 = sext i2 %in18

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:150 %m37 = add i7 %trunc_ln174, i7 %sext_ln174

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:156 %sext_ln176_1 = sext i5 %m38

]]></Node>
<StgValue><ssdm name="sext_ln176_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:157 %zext_ln176 = zext i9 %in15

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:158 %mul_ln176 = mul i14 %zext_ln176, i14 %sext_ln176_1

]]></Node>
<StgValue><ssdm name="mul_ln176"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:159 %m39 = trunc i14 %mul_ln176

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:160 %specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln176, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln9"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:164 %sext_ln178 = sext i2 %m31

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:166 %m41 = add i4 %trunc_ln178, i4 %sext_ln178

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:171 %sext_ln181 = sext i4 %in16

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:173 %sext_ln181_2 = sext i2 %m31

]]></Node>
<StgValue><ssdm name="sext_ln181_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:174 %mul_ln181 = mul i6 %sext_ln181, i6 %sext_ln181_2

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:175 %specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln181, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:176 %m44 = trunc i6 %mul_ln181

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:184 %trunc_ln183_1 = trunc i16 %in_data_22_read

]]></Node>
<StgValue><ssdm name="trunc_ln183_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:185 %m46 = add i5 %trunc_ln183, i5 %trunc_ln183_1

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:187 %zext_ln184 = zext i6 %m36

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:188 %trunc_ln184 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:189 %zext_ln184_1 = zext i6 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:190 %mul_ln184 = mul i12 %zext_ln184_1, i12 %zext_ln184

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:191 %m47 = trunc i12 %mul_ln184

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:192 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln184, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:195 %zext_ln185 = zext i12 %m42

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:196 %sext_ln185 = sext i7 %in23

]]></Node>
<StgValue><ssdm name="sext_ln185"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:197 %mul_ln185 = mul i19 %zext_ln185, i19 %sext_ln185

]]></Node>
<StgValue><ssdm name="mul_ln185"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:198 %m48 = trunc i19 %mul_ln185

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:199 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln185, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:216 %trunc_ln188 = trunc i8 %m34

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:275 %trunc_ln198 = trunc i19 %mul_ln185

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:278 %trunc_ln229 = trunc i12 %mul_ln184

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:543 %sext_ln258 = sext i4 %m41

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:559 %write_ln258 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln258

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:97 %in_data_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in_data_2_read"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:101 %in_data_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="in_data_10_read"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:116 %in_data_20_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_20

]]></Node>
<StgValue><ssdm name="in_data_20_read"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:126 %trunc_ln169 = trunc i16 %in_data_20_read

]]></Node>
<StgValue><ssdm name="trunc_ln169"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:127 %trunc_ln169_1 = trunc i16 %in_data_2_read

]]></Node>
<StgValue><ssdm name="trunc_ln169_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:128 %m32 = mul i5 %trunc_ln169, i5 %trunc_ln169_1

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:135 %sext_ln172 = sext i8 %m34

]]></Node>
<StgValue><ssdm name="sext_ln172"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:136 %trunc_ln172 = trunc i16 %in_data_10_read

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:137 %zext_ln172 = zext i9 %trunc_ln172

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:138 %mul_ln172 = mul i10 %zext_ln172, i10 %sext_ln172

]]></Node>
<StgValue><ssdm name="mul_ln172"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:139 %m35 = trunc i10 %mul_ln172

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:203 %sext_ln186 = sext i6 %m47

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:204 %zext_ln186 = zext i9 %m39

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:205 %mul_ln186 = mul i15 %zext_ln186, i15 %sext_ln186

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:206 %m49 = trunc i15 %mul_ln186

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:207 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln186, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:217 %sext_ln188 = sext i2 %m31

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:218 %add_ln188 = add i7 %trunc_ln188, i7 %sext_ln188

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:227 %m53 = add i5 %trunc_ln183, i5 %m46

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:228 %trunc_ln100 = trunc i5 %m53

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:238 %zext_ln192 = zext i7 %m37

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:239 %zext_ln192_1 = zext i8 %m34

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:240 %mul_ln192 = mul i15 %zext_ln192_1, i15 %zext_ln192

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:241 %m55 = trunc i15 %mul_ln192

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:242 %specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln192, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln25"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:257 %sext_ln195 = sext i4 %m44

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:264 %zext_ln196 = zext i5 %m53

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:265 %mul_ln196 = mul i9 %zext_ln196, i9 %sext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:266 %m59 = trunc i9 %mul_ln196

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:267 %specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln196, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln29"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:276 %trunc_ln198_1 = trunc i10 %mul_ln172

]]></Node>
<StgValue><ssdm name="trunc_ln198_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:277 %m61 = mul i5 %trunc_ln198, i5 %trunc_ln198_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:343 %trunc_ln216 = trunc i15 %mul_ln186

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:113 %in_data_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_19

]]></Node>
<StgValue><ssdm name="in_data_19_read"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:114 %in20 = trunc i16 %in_data_19_read

]]></Node>
<StgValue><ssdm name="in20"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:115 %zext_ln55 = zext i7 %in20

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:121 %in_data_27_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_27

]]></Node>
<StgValue><ssdm name="in_data_27_read"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:155 %sext_ln176 = sext i5 %m38

]]></Node>
<StgValue><ssdm name="sext_ln176"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:162 %trunc_ln177 = trunc i16 %in_data_27_read

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:163 %m40 = mul i5 %trunc_ln177, i5 %m33

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:169 %m43 = mul i5 %trunc_ln177, i5 %sext_ln175

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.54:172 %sext_ln181_1 = sext i2 %m31

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:179 %mul_ln182 = mul i9 %zext_ln55, i9 %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:180 %m45 = trunc i9 %mul_ln182

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:181 %specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln182, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln15"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:210 %zext_ln187 = zext i5 %m33

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:211 %zext_ln187_1 = zext i5 %m32

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:212 %mul_ln187 = mul i10 %zext_ln187_1, i10 %zext_ln187

]]></Node>
<StgValue><ssdm name="mul_ln187"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:213 %m50 = trunc i10 %mul_ln187

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:214 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln187, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:230 %zext_ln191 = zext i9 %m35

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:231 %zext_ln191_1 = zext i9 %m49

]]></Node>
<StgValue><ssdm name="zext_ln191_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:232 %zext_ln191_2 = zext i9 %m49

]]></Node>
<StgValue><ssdm name="zext_ln191_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:233 %mul_ln191 = mul i18 %zext_ln191_2, i18 %zext_ln191

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:234 %m54 = trunc i18 %mul_ln191

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:235 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln191, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="19" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:245 %sext_ln193 = sext i7 %m55

]]></Node>
<StgValue><ssdm name="sext_ln193"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:246 %mul_ln193 = mul i19 %zext_ln185, i19 %sext_ln193

]]></Node>
<StgValue><ssdm name="mul_ln193"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:247 %m56 = trunc i19 %mul_ln193

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:248 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln193, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:251 %zext_ln194 = zext i7 %add_ln188

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:252 %mul_ln194 = mul i12 %zext_ln194, i12 %sext_ln176

]]></Node>
<StgValue><ssdm name="mul_ln194"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:253 %m57 = trunc i12 %mul_ln194

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:254 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln194, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:258 %sext_ln195_1 = sext i4 %m44

]]></Node>
<StgValue><ssdm name="sext_ln195_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:259 %mul_ln195 = mul i13 %zext_ln191_1, i13 %sext_ln195_1

]]></Node>
<StgValue><ssdm name="mul_ln195"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:260 %m58 = trunc i13 %mul_ln195

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:261 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln195, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:270 %zext_ln197 = zext i5 %m59

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:271 %mul_ln197 = mul i10 %zext_ln197, i10 %zext_ln187

]]></Node>
<StgValue><ssdm name="mul_ln197"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:272 %m60 = trunc i10 %mul_ln197

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:273 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln197, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:277 %m61 = mul i5 %trunc_ln198, i5 %trunc_ln198_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:280 %sext_ln200 = sext i5 %m43

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:281 %sext_ln200_1 = sext i6 %m47

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:282 %add_ln200 = add i7 %sext_ln200_1, i7 %sext_ln200

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:284 %trunc_ln202 = trunc i18 %mul_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:346 %trunc_ln217 = trunc i19 %mul_ln193

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:382 %trunc_ln224 = trunc i10 %mul_ln197

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="3" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:383 %trunc_ln224_1 = trunc i13 %mul_ln195

]]></Node>
<StgValue><ssdm name="trunc_ln224_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:202 %sext_ln201 = sext i6 %m47

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:221 %zext_ln189_1 = zext i7 %m45

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:222 %zext_ln189_2 = zext i5 %m40

]]></Node>
<StgValue><ssdm name="zext_ln189_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:223 %mul_ln189 = mul i11 %zext_ln189_1, i11 %zext_ln189_2

]]></Node>
<StgValue><ssdm name="mul_ln189"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:224 %m52 = trunc i11 %mul_ln189

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:225 %specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln189, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln22"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:277 %m61 = mul i5 %trunc_ln198, i5 %trunc_ln198_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:283 %m64 = mul i10 %m56, i10 %sext_ln201

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:285 %trunc_ln202_1 = trunc i10 %m64

]]></Node>
<StgValue><ssdm name="trunc_ln202_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:286 %m65 = mul i4 %trunc_ln202_1, i4 %trunc_ln202

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:288 %sext_ln203 = sext i5 %m43

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:289 %zext_ln203 = zext i5 %m43

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:290 %sext_ln203_1 = sext i7 %add_ln200

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:291 %mul_ln203 = mul i7 %add_ln200, i7 %zext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:292 %m66 = trunc i7 %mul_ln203

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:293 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln203, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:295 %m67 = add i5 %m59, i5 %m61

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:297 %sext_ln205 = sext i5 %m60

]]></Node>
<StgValue><ssdm name="sext_ln205"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:298 %mul_ln205 = mul i12 %sext_ln203_1, i12 %sext_ln205

]]></Node>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:299 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln205, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:300 %m68 = trunc i12 %mul_ln205

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:302 %m69 = add i4 %trunc_ln202_1, i4 %trunc_ln100

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:304 %sext_ln207 = sext i8 %m58

]]></Node>
<StgValue><ssdm name="sext_ln207"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:305 %mul_ln207 = mul i13 %sext_ln207, i13 %sext_ln203

]]></Node>
<StgValue><ssdm name="mul_ln207"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:306 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln207, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:307 %m70 = trunc i13 %mul_ln207

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:309 %sext_ln219_1 = sext i9 %m54

]]></Node>
<StgValue><ssdm name="sext_ln219_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:310 %sext_ln219_2 = sext i7 %add_ln200

]]></Node>
<StgValue><ssdm name="sext_ln219_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:311 %mul_ln219 = mul i13 %sext_ln219_1, i13 %sext_ln219_2

]]></Node>
<StgValue><ssdm name="mul_ln219"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:314 %trunc_ln210 = trunc i12 %mul_ln205

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:384 %m87 = mul i3 %trunc_ln224, i3 %trunc_ln224_1

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:387 %trunc_ln226 = trunc i12 %mul_ln205

]]></Node>
<StgValue><ssdm name="trunc_ln226"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:388 %m89 = mul i5 %trunc_ln226, i5 %m59

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:544 %sext_ln259 = sext i3 %m66

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:560 %write_ln259 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln259

]]></Node>
<StgValue><ssdm name="write_ln259"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:220 %zext_ln189 = zext i7 %m45

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:279 %m62 = mul i5 %m52, i5 %trunc_ln229

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:295 %m67 = add i5 %m59, i5 %m61

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:313 %sext_ln210 = sext i5 %m46

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:315 %m73 = add i11 %trunc_ln210, i11 %sext_ln210

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:316 %sext_ln211 = sext i4 %m65

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:317 %m74 = mul i11 %trunc_ln210, i11 %sext_ln211

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:320 %zext_ln212 = zext i10 %m64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:321 %mul_ln212 = mul i15 %zext_ln189, i15 %zext_ln212

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:322 %trunc_ln233 = trunc i15 %mul_ln212

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:323 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln212, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:324 %m75 = trunc i15 %mul_ln212

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:329 %zext_ln214 = zext i4 %m69

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:331 %sext_ln214_1 = sext i4 %m65

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:332 %mul_ln214 = mul i8 %zext_ln214, i8 %sext_ln214_1

]]></Node>
<StgValue><ssdm name="mul_ln214"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:333 %m77 = trunc i8 %mul_ln214

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:334 %specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln214, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln47"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:344 %mul_ln244 = mul i8 %trunc_ln216, i8 %sext_ln214_1

]]></Node>
<StgValue><ssdm name="mul_ln244"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:345 %m79 = trunc i8 %mul_ln244

]]></Node>
<StgValue><ssdm name="m79"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:347 %m80 = mul i5 %m67, i5 %trunc_ln217

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:350 %sext_ln219 = sext i8 %m70

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:351 %m82 = mul i13 %mul_ln219, i13 %sext_ln219

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="5" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:374 %trunc_ln223 = trunc i13 %m82

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:385 %trunc_ln225 = trunc i5 %m67

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:386 %m88 = mul i4 %m65, i4 %trunc_ln225

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:388 %m89 = mul i5 %trunc_ln226, i5 %m59

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:389 %trunc_ln227 = trunc i13 %m82

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:392 %m92 = mul i5 %trunc_ln226, i5 %m62

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:468 %trunc_ln243 = trunc i13 %m82

]]></Node>
<StgValue><ssdm name="trunc_ln243"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:545 %sext_ln260 = sext i11 %m73

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:548 %sext_ln263 = sext i4 %m88

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:561 %write_ln260 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln260

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:564 %write_ln263 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln263

]]></Node>
<StgValue><ssdm name="write_ln263"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="236" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:312 %add_ln209 = add i5 %m52, i5 %m50

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="23" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:319 %sext_ln212 = sext i10 %m64

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:326 %sext_ln213 = sext i11 %m74

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:327 %m76 = add i12 %m48, i12 %sext_ln213

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:330 %sext_ln214 = sext i4 %m65

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:337 %zext_ln215 = zext i5 %m50

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:338 %zext_ln215_1 = zext i5 %m67

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:339 %mul_ln215 = mul i7 %zext_ln215_1, i7 %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:340 %m78 = trunc i7 %mul_ln215

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:341 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln215, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:348 %sext_ln218 = sext i3 %m78

]]></Node>
<StgValue><ssdm name="sext_ln218"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:353 %sext_ln220 = sext i7 %m57

]]></Node>
<StgValue><ssdm name="sext_ln220"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:355 %sext_ln220_2 = sext i11 %m74

]]></Node>
<StgValue><ssdm name="sext_ln220_2"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="18" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:356 %sext_ln220_3 = sext i11 %m74

]]></Node>
<StgValue><ssdm name="sext_ln220_3"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:357 %mul_ln220 = mul i18 %sext_ln220_3, i18 %sext_ln220

]]></Node>
<StgValue><ssdm name="mul_ln220"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:358 %specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln220, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln53"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:359 %m83 = trunc i18 %mul_ln220

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:362 %zext_ln221 = zext i5 %add_ln209

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:363 %zext_ln221_1 = zext i5 %m62

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:364 %mul_ln221 = mul i10 %zext_ln221, i10 %zext_ln221_1

]]></Node>
<StgValue><ssdm name="mul_ln221"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:365 %m84 = trunc i10 %mul_ln221

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:366 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln221, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:369 %mul_ln222 = mul i15 %sext_ln220_2, i15 %sext_ln214

]]></Node>
<StgValue><ssdm name="mul_ln222"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:370 %specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln55"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:371 %m85 = trunc i15 %mul_ln222

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="23" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:377 %zext_ln223_2 = zext i13 %m82

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.54:378 %mul_ln223 = mul i23 %zext_ln223_2, i23 %sext_ln212

]]></Node>
<StgValue><ssdm name="mul_ln223"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.54:379 %m86 = trunc i23 %mul_ln223

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:380 %specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln223, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln56"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:388 %m89 = mul i5 %trunc_ln226, i5 %m59

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:390 %m90 = add i7 %trunc_ln227, i7 %m68

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:391 %m91 = add i5 %m89, i5 %sext_ln218

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:415 %sext_ln233 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:416 %m96 = add i7 %trunc_ln233, i7 %sext_ln233

]]></Node>
<StgValue><ssdm name="m96"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:457 %trunc_ln241 = trunc i7 %m96

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:461 %zext_ln242 = zext i6 %m75

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:463 %sext_ln242_1 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln242_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:464 %mul_ln242 = mul i11 %zext_ln242, i11 %sext_ln242_1

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:465 %m105 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:466 %specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln75"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:469 %sext_ln243 = sext i7 %m96

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:470 %m106 = add i9 %trunc_ln243, i9 %sext_ln243

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:471 %sext_ln244 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:472 %m107 = mul i8 %mul_ln244, i8 %sext_ln244

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:474 %zext_ln245 = zext i5 %m79

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:475 %sext_ln245 = sext i3 %m87

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:476 %mul_ln245 = mul i8 %zext_ln245, i8 %sext_ln245

]]></Node>
<StgValue><ssdm name="mul_ln245"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:477 %m108 = trunc i8 %mul_ln245

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:478 %specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln245, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln78"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:521 %trunc_ln253_1 = trunc i7 %m90

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:546 %sext_ln261 = sext i14 %m85

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:547 %sext_ln262 = sext i13 %m86

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.54:552 %sext_ln267 = sext i9 %m106

]]></Node>
<StgValue><ssdm name="sext_ln267"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:553 %sext_ln268 = sext i8 %m107

]]></Node>
<StgValue><ssdm name="sext_ln268"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:554 %sext_ln269 = sext i5 %m108

]]></Node>
<StgValue><ssdm name="sext_ln269"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:562 %write_ln261 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln261

]]></Node>
<StgValue><ssdm name="write_ln261"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:563 %write_ln262 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln262

]]></Node>
<StgValue><ssdm name="write_ln262"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:568 %write_ln267 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln267

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:569 %write_ln268 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln268

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:570 %write_ln269 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln269

]]></Node>
<StgValue><ssdm name="write_ln269"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="296" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:349 %m81 = mul i5 %trunc_ln217, i5 %sext_ln218

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:354 %sext_ln220_1 = sext i11 %m74

]]></Node>
<StgValue><ssdm name="sext_ln220_1"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="18" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:376 %zext_ln223_1 = zext i13 %m82

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:391 %m91 = add i5 %m89, i5 %sext_ln218

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:395 %zext_ln230_1 = zext i12 %m76

]]></Node>
<StgValue><ssdm name="zext_ln230_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:397 %zext_ln230_3 = zext i7 %m90

]]></Node>
<StgValue><ssdm name="zext_ln230_3"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:399 %mul_ln230 = mul i15 %zext_ln230_3, i15 %zext_ln230_1

]]></Node>
<StgValue><ssdm name="mul_ln230"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.54:400 %m93 = trunc i15 %mul_ln230

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:401 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln230, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:404 %sext_ln231 = sext i5 %m84

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:405 %mul_ln231 = mul i18 %zext_ln223_1, i18 %sext_ln231

]]></Node>
<StgValue><ssdm name="mul_ln231"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:406 %m94 = trunc i18 %mul_ln231

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:407 %specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln231, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln64"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:410 %sext_ln232 = sext i13 %m83

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.54:411 %mul_ln232 = mul i24 %sext_ln232, i24 %sext_ln220_1

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:412 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.54:413 %m95 = trunc i24 %mul_ln232

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.54:417 %trunc_ln234 = trunc i24 %mul_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.54:440 %trunc_ln238 = trunc i24 %mul_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:444 %zext_ln239_1 = zext i5 %m92

]]></Node>
<StgValue><ssdm name="zext_ln239_1"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:445 %sext_ln239 = sext i3 %m78

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:446 %mul_ln239 = mul i7 %zext_ln239_1, i7 %sext_ln239

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:447 %m102 = trunc i7 %mul_ln239

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:448 %specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln239, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln72"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.54:458 %trunc_ln241_1 = trunc i18 %mul_ln231

]]></Node>
<StgValue><ssdm name="trunc_ln241_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:493 %zext_ln248 = zext i6 %m105

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:494 %mul_ln248 = mul i12 %zext_ln248, i12 %zext_ln248

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:495 %m111 = trunc i12 %mul_ln248

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:496 %specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln248, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln81"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:549 %sext_ln264 = sext i7 %m93

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:555 %sext_ln270 = sext i6 %m111

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:565 %write_ln264 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln264

]]></Node>
<StgValue><ssdm name="write_ln264"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:571 %write_ln270 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln270

]]></Node>
<StgValue><ssdm name="write_ln270"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:375 %zext_ln223 = zext i5 %trunc_ln223

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="25" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:394 %zext_ln230 = zext i12 %m76

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:396 %zext_ln230_2 = zext i7 %m90

]]></Node>
<StgValue><ssdm name="zext_ln230_2"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:398 %zext_ln230_4 = zext i7 %m90

]]></Node>
<StgValue><ssdm name="zext_ln230_4"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.54:418 %sext_ln234 = sext i8 %m70

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:419 %m97 = add i11 %trunc_ln234, i11 %sext_ln234

]]></Node>
<StgValue><ssdm name="m97"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="19" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:421 %sext_ln235 = sext i14 %m95

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="25" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:422 %zext_ln235 = zext i14 %m95

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.54:423 %mul_ln235 = mul i25 %zext_ln235, i25 %zext_ln230

]]></Node>
<StgValue><ssdm name="mul_ln235"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.54:424 %m98 = trunc i25 %mul_ln235

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:425 %specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln235, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln68"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:428 %zext_ln236 = zext i5 %m81

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:429 %mul_ln236 = mul i10 %zext_ln223, i10 %zext_ln236

]]></Node>
<StgValue><ssdm name="mul_ln236"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:430 %m99 = trunc i10 %mul_ln236

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:431 %specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln236, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln69"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:434 %sext_ln237 = sext i4 %m77

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:435 %mul_ln237 = mul i11 %zext_ln230_4, i11 %sext_ln237

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:436 %m100 = trunc i11 %mul_ln237

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:437 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.54:439 %sext_ln238 = sext i4 %m77

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:441 %m101 = mul i7 %trunc_ln238, i7 %sext_ln238

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:443 %zext_ln239 = zext i5 %m92

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:452 %sext_ln240_1 = sext i3 %m102

]]></Node>
<StgValue><ssdm name="sext_ln240_1"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:453 %mul_ln240 = mul i10 %zext_ln230_2, i10 %sext_ln240_1

]]></Node>
<StgValue><ssdm name="mul_ln240"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:454 %m103 = trunc i10 %mul_ln240

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:455 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln240, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:459 %m104 = mul i5 %trunc_ln241_1, i5 %trunc_ln241

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="19" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:462 %sext_ln242 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:488 %mul_ln247 = mul i19 %sext_ln235, i19 %sext_ln242

]]></Node>
<StgValue><ssdm name="mul_ln247"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:489 %specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln247, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln80"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="14" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.54:490 %m110 = trunc i19 %mul_ln247

]]></Node>
<StgValue><ssdm name="m110"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:498 %sext_ln249 = sext i7 %m100

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:499 %m112 = mul i11 %m97, i11 %sext_ln249

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:515 %zext_ln252 = zext i5 %m91

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:516 %mul_ln252 = mul i10 %zext_ln239, i10 %zext_ln252

]]></Node>
<StgValue><ssdm name="mul_ln252"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:517 %m115 = trunc i10 %mul_ln252

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:518 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln252, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:520 %trunc_ln253 = trunc i11 %mul_ln237

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.54:550 %sext_ln265 = sext i12 %m98

]]></Node>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:551 %sext_ln266 = sext i7 %m101

]]></Node>
<StgValue><ssdm name="sext_ln266"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:566 %write_ln265 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln265

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:567 %write_ln266 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln266

]]></Node>
<StgValue><ssdm name="write_ln266"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:481 %zext_ln246 = zext i5 %m103

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:482 %zext_ln246_1 = zext i5 %m104

]]></Node>
<StgValue><ssdm name="zext_ln246_1"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:483 %mul_ln246 = mul i10 %zext_ln246_1, i10 %zext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:484 %m109 = trunc i10 %mul_ln246

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:485 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:499 %m112 = mul i11 %m97, i11 %sext_ln249

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="27" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:501 %sext_ln250 = sext i14 %m110

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="27" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.54:509 %sext_ln251 = sext i13 %m94

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.54:510 %mul_ln251 = mul i27 %sext_ln250, i27 %sext_ln251

]]></Node>
<StgValue><ssdm name="mul_ln251"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:511 %specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln251, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln84"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="27">
<![CDATA[
fpga_resource_hint.entry.54:512 %trunc_ln251 = trunc i27 %mul_ln251

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:522 %m116 = mul i6 %trunc_ln253, i6 %trunc_ln253_1

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:524 %zext_ln254 = zext i5 %m115

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:525 %zext_ln254_1 = zext i5 %m99

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:526 %mul_ln254 = mul i10 %zext_ln254_1, i10 %zext_ln254

]]></Node>
<StgValue><ssdm name="mul_ln254"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:527 %m117 = trunc i10 %mul_ln254

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:528 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln254, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.54:556 %sext_ln273 = sext i6 %m116

]]></Node>
<StgValue><ssdm name="sext_ln273"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:573 %write_ln272 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %trunc_ln251

]]></Node>
<StgValue><ssdm name="write_ln272"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:574 %write_ln273 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln273

]]></Node>
<StgValue><ssdm name="write_ln273"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:451 %sext_ln240 = sext i3 %m102

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:499 %m112 = mul i11 %m97, i11 %sext_ln249

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:531 %zext_ln255 = zext i5 %m117

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:532 %mul_ln255 = mul i7 %zext_ln255, i7 %sext_ln240

]]></Node>
<StgValue><ssdm name="mul_ln255"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.54:533 %m118 = trunc i7 %mul_ln255

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:534 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln255, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:537 %zext_ln256 = zext i5 %m117

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:538 %zext_ln256_1 = zext i5 %m109

]]></Node>
<StgValue><ssdm name="zext_ln256_1"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:539 %mul_ln256 = mul i10 %zext_ln256, i10 %zext_ln256_1

]]></Node>
<StgValue><ssdm name="mul_ln256"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.54:540 %m119 = trunc i10 %mul_ln256

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:541 %specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln256, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln89"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.54:557 %sext_ln274 = sext i3 %m118

]]></Node>
<StgValue><ssdm name="sext_ln274"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.54:558 %sext_ln275 = sext i5 %m119

]]></Node>
<StgValue><ssdm name="sext_ln275"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:575 %write_ln274 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln274

]]></Node>
<StgValue><ssdm name="write_ln274"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:576 %write_ln275 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln275

]]></Node>
<StgValue><ssdm name="write_ln275"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="406" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:499 %m112 = mul i11 %m97, i11 %sext_ln249

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_34

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_21, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_22, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_23, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_24, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_25, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_26, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_27, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_28, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_29, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_43, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_44, void @empty_44, void @empty_44, i32 0, i32 0, i32 0, i32 0, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:140 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:148 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:154 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:161 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:170 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:177 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:178 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:182 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:186 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:193 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:194 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:200 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:201 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:208 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:209 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:215 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:219 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:226 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:229 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:236 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:237 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:243 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:244 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:249 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:250 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:255 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:256 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:262 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:263 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:268 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:269 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:274 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:287 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:294 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:296 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:301 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:303 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:308 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:318 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:325 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:328 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:335 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:336 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:342 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:352 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:360 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:361 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:367 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:368 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:372 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:373 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:381 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:393 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:402 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:403 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:408 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:409 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:414 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:420 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:426 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:427 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:432 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:433 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:438 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:442 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:449 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:450 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:456 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:460 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:467 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:473 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:479 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:480 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:486 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:487 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:491 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:492 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:497 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:500 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="25" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.54:502 %sext_ln250_1 = sext i14 %m110

]]></Node>
<StgValue><ssdm name="sext_ln250_1"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.54:503 %sext_ln250_2 = sext i11 %m112

]]></Node>
<StgValue><ssdm name="sext_ln250_2"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.54:504 %mul_ln250 = mul i25 %sext_ln250_1, i25 %sext_ln250_2

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.54:505 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln250, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.54:506 %trunc_ln250 = trunc i25 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:507 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:508 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:513 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:514 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:519 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:523 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:529 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:530 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:535 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.54:536 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.54:542 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.54:572 %write_ln271 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %trunc_ln250

]]></Node>
<StgValue><ssdm name="write_ln271"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0">
<![CDATA[
fpga_resource_hint.entry.54:577 %ret_ln278 = ret

]]></Node>
<StgValue><ssdm name="ret_ln278"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
