
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -226.42

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20.12

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.12

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.85   35.95   35.95 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.85    0.02   35.97 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.70    7.19   43.16 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.70    0.01   43.17 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.17   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.17   data arrival time
-----------------------------------------------------------------------------
                                 34.76   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.77   29.72   42.73   42.73 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.72    0.09   42.83 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.69   75.22   68.15  110.98 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.22    0.07  111.05 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.06   18.66   42.05  153.10 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.66    0.01  153.11 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.77   21.71  174.82 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.00  174.82 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   19.98  194.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.14  194.94 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.28   20.31  215.26 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.28    0.06  215.32 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.37   24.36  239.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.37    0.03  239.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.38   28.40  268.11 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.02  268.12 ^ resp_msg[13] (out)
                                268.12   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.12   data arrival time
-----------------------------------------------------------------------------
                                -20.12   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.77   29.72   42.73   42.73 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.72    0.09   42.83 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.69   75.22   68.15  110.98 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.22    0.07  111.05 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.06   18.66   42.05  153.10 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.66    0.01  153.11 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.77   21.71  174.82 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.00  174.82 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   19.98  194.80 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.33    0.14  194.94 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.28   20.31  215.26 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.28    0.06  215.32 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.37   24.36  239.68 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.37    0.03  239.71 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.89    9.38   28.40  268.11 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.38    0.02  268.12 ^ resp_msg[13] (out)
                                268.12   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.12   data arrival time
-----------------------------------------------------------------------------
                                -20.12   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.77e-04   2.70e-08   5.58e-04 100.0%
                          68.3%      31.7%       0.0%
