/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/adder_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/adder_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package adder_pkg

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb2.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Compiling entity AAC2M1H1_tb2
-- Compiling architecture Behavioral of AAC2M1H1_tb2

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/Input_ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/Input_ROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Input_ROM
-- Compiling architecture Behavioral of Input_ROM

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1.vhd {1 {vcom -work work -93 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package adder_pkg
-- Compiling entity FullAdd
-- Compiling architecture behavioral of FullAdd

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/Output_ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/Output_ROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Output_ROM
-- Compiling architecture Behavioral of Output_ROM

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb.vhd {1 {vcom -work work -93 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_textio
-- Loading package NUMERIC_STD
-- Compiling entity AAC2M1H1_tb
-- Compiling architecture Behavioral of AAC2M1H1_tb

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb.vhdp {0 {vcom -work work -93 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb.vhdp
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity AAC2M1H1_tb
-- Compiling architecture behavioral of AAC2M1H1_tb
** Fatal: Unexpected signal: 11.
** Error: /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1H1/AAC2M1H1_tb.vhdp(167): VHDL Compiler exiting

} {13.0 14.0} {}}
