$date
	Wed Oct 30 15:29:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CU_tb $end
$var wire 1 ! RUWr $end
$var wire 2 " RUDataWrSrc [1:0] $end
$var wire 3 # ImmSrc [2:0] $end
$var wire 1 $ DMWr $end
$var wire 3 % DMCtrl [2:0] $end
$var wire 5 & BrOp [4:0] $end
$var wire 4 ' ALUOp [3:0] $end
$var wire 1 ( ALUBSrc $end
$var wire 1 ) ALUASrc $end
$var reg 3 * Funct3 [2:0] $end
$var reg 7 + Funct7 [6:0] $end
$var reg 7 , OpCode [6:0] $end
$scope module cu $end
$var wire 3 - Funct3 [2:0] $end
$var wire 7 . Funct7 [6:0] $end
$var wire 7 / OpCode [6:0] $end
$var reg 1 ) ALUASrc $end
$var reg 1 ( ALUBSrc $end
$var reg 4 0 ALUOp [3:0] $end
$var reg 5 1 BrOp [4:0] $end
$var reg 3 2 DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 3 3 ImmSrc [2:0] $end
$var reg 2 4 RUDataWrSrc [1:0] $end
$var reg 1 ! RUWr $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
bx 3
bx 2
b0xxx 1
b0 0
b110011 /
b0 .
b0 -
b110011 ,
b0 +
b0 *
0)
0(
b0 '
b0xxx &
bx %
0$
bx #
b0 "
1!
$end
#10
b10 '
b10 0
b0 #
b0 3
1(
b10 *
b10 -
b10011 ,
b10011 /
#20
b1 "
b1 4
b10 %
b10 2
b0 '
b0 0
b11 ,
b11 /
#30
bx "
bx 4
1$
b1 #
b1 3
0!
b100011 ,
b100011 /
#40
bx %
bx 2
0$
b1000 &
b1000 1
b101 #
b101 3
1)
b0 *
b0 -
b1100011 ,
b1100011 /
#50
b10 "
b10 4
b1xxxx &
b1xxxx 1
b110 #
b110 3
1!
b1101111 ,
b1101111 /
#60
b0 "
b0 4
b0xxx &
b0xxx 1
b1111 '
b1111 0
b10 #
b10 3
x)
b110111 ,
b110111 /
#70
bx '
bx 0
bx #
bx 3
x(
0!
b1111111 +
b1111111 .
b111 *
b111 -
b1111111 ,
b1111111 /
#80
