######################################################################################
Part 2
part2.sv : the verilog code for the MAC module along with the testbench 
gentest.c : C file for generating random inputs for testing the MAC module
exectedOutput: C code generated expected output of the simulation used for verifying
output: File that stores the output of the verilog simulation
inputData: the random inputs generated by the C code are stored in this. Verilo code will read from this file


######################################################################################
commands to run the file:

vlog final.sv
vsim tbench -c -do "run -all"
cc gentest.c
./a.out
diff -w output expectedOutput