Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Shifter_test_behav --prj /home/mikel/Desktop/Project 4/Project 4.1/Shifter_4in/Shifter_4in.sim/sim_1/behav/Shifter_test.prj xil_defaultlib.Shifter_test xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Shifter_4in/Shifter_4in.srcs/sources_1/new/Shifter_4in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_4in
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [/home/mikel/Desktop/Project 4/Project 4.1/Shifter_4in/Shifter_4in.srcs/sources_1/new/Shifter_4in.v:32]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Shifter_4in/Shifter_4in.srcs/sim_1/new/Shifter_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_test
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Ein [/home/mikel/Desktop/Project 4/Project 4.1/Shifter_4in/Shifter_4in.srcs/sim_1/new/Shifter_test.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_4in
Compiling module xil_defaultlib.Shifter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Shifter_test_behav
