![example workflow](https://github.com/npatsiatzis/1_wire/actions/workflows/regression_pyuvm.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/1_wire/actions/workflows/coverage_pyuvm.yml/badge.svg)

### 1_wire serial communication protocol RTL implementation

- includes the 1_wire master and a trivial 1_wire slave
- pyuvm testbench for functional verification
    - $ make


