// Generated by CIRCT unknown git version
module linear(	// test.cleaned.mlir:2:3
  input  [3:0] in,	// test.cleaned.mlir:2:24
  output [3:0] out	// test.cleaned.mlir:2:38
);

  wire _in_0;	// test.cleaned.mlir:20:11
  wire _in_1;	// test.cleaned.mlir:19:11
  wire _in_2;	// test.cleaned.mlir:18:11
  wire _in_3;	// test.cleaned.mlir:17:10
  assign _in_3 = in[3];	// test.cleaned.mlir:17:10
  assign _in_2 = in[2];	// test.cleaned.mlir:18:11
  assign _in_1 = in[1];	// test.cleaned.mlir:19:11
  assign _in_0 = in[0];	// test.cleaned.mlir:20:11
  assign out =
    {_in_3, 3'h0} | ({1'h0, _in_2, 2'h0} | ({2'h0, _in_1, 1'h0} | {3'h0, _in_0}) & 4'hB)
    & 4'h7;	// test.cleaned.mlir:3:14, :4:14, :5:14, :6:15, :7:14, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:11, :19:11, :20:11, :21:5
endmodule

module reverse(	// test.cleaned.mlir:23:3
  input  [3:0] in,	// test.cleaned.mlir:23:25
  output [3:0] out	// test.cleaned.mlir:23:39
);

  wire _in_3;	// test.cleaned.mlir:41:11
  wire _in_2;	// test.cleaned.mlir:40:11
  wire _in_1;	// test.cleaned.mlir:39:11
  wire _in_0;	// test.cleaned.mlir:38:10
  assign _in_0 = in[0];	// test.cleaned.mlir:38:10
  assign _in_1 = in[1];	// test.cleaned.mlir:39:11
  assign _in_2 = in[2];	// test.cleaned.mlir:40:11
  assign _in_3 = in[3];	// test.cleaned.mlir:41:11
  assign out =
    {_in_0, 3'h0} | ({1'h0, _in_1, 2'h0} | ({2'h0, _in_2, 1'h0} | {3'h0, _in_3}) & 4'hB)
    & 4'h7;	// test.cleaned.mlir:24:14, :25:14, :26:14, :27:15, :28:14, :29:10, :30:10, :31:10, :32:10, :33:10, :34:10, :35:10, :36:10, :37:10, :38:10, :39:11, :40:11, :41:11, :42:5
endmodule

module mix_bit(	// test.cleaned.mlir:44:3
  input  [3:0] in,	// test.cleaned.mlir:44:25
  output [3:0] out	// test.cleaned.mlir:44:39
);

  wire _in_1;	// test.cleaned.mlir:62:11
  wire _in_2;	// test.cleaned.mlir:61:11
  wire _in_3;	// test.cleaned.mlir:60:11
  wire _in_0;	// test.cleaned.mlir:59:10
  assign _in_0 = in[0];	// test.cleaned.mlir:59:10
  assign _in_3 = in[3];	// test.cleaned.mlir:60:11
  assign _in_2 = in[2];	// test.cleaned.mlir:61:11
  assign _in_1 = in[1];	// test.cleaned.mlir:62:11
  assign out =
    {_in_0, 3'h0} | ({1'h0, _in_3, 2'h0} | ({2'h0, _in_2, 1'h0} | {3'h0, _in_1}) & 4'hB)
    & 4'h7;	// test.cleaned.mlir:45:14, :46:14, :47:14, :48:15, :49:14, :50:10, :51:10, :52:10, :53:10, :54:10, :55:10, :56:10, :57:10, :58:10, :59:10, :60:11, :61:11, :62:11, :63:5
endmodule

module mix_bit2(	// test.cleaned.mlir:65:3
  input  [7:0] in,	// test.cleaned.mlir:65:26
  output [7:0] out	// test.cleaned.mlir:65:40
);

  wire _in_1;	// test.cleaned.mlir:107:11
  wire _in_2;	// test.cleaned.mlir:106:11
  wire _in_3;	// test.cleaned.mlir:105:11
  wire _in_0;	// test.cleaned.mlir:104:11
  wire _in_5;	// test.cleaned.mlir:103:11
  wire _in_4;	// test.cleaned.mlir:102:11
  wire _in_6;	// test.cleaned.mlir:101:11
  wire _in_7;	// test.cleaned.mlir:100:11
  assign _in_7 = in[7];	// test.cleaned.mlir:100:11
  assign _in_6 = in[6];	// test.cleaned.mlir:101:11
  assign _in_4 = in[4];	// test.cleaned.mlir:102:11
  assign _in_5 = in[5];	// test.cleaned.mlir:103:11
  assign _in_0 = in[0];	// test.cleaned.mlir:104:11
  assign _in_3 = in[3];	// test.cleaned.mlir:105:11
  assign _in_2 = in[2];	// test.cleaned.mlir:106:11
  assign _in_1 = in[1];	// test.cleaned.mlir:107:11
  assign out =
    {_in_7, 7'h0}
    | ({1'h0, _in_6, 6'h0}
       | ({2'h0, _in_4, 5'h0}
          | ({3'h0, _in_5, 4'h0}
             | ({4'h0, _in_0, 3'h0}
                | ({5'h0, _in_3, 2'h0} | ({6'h0, _in_2, 1'h0} | {7'h0, _in_1}) & 8'hFB)
                & 8'hF7) & 8'hEF) & 8'hDF) & 8'hBF) & 8'h7F;	// test.cleaned.mlir:66:14, :67:14, :68:14, :69:14, :70:14, :71:14, :72:16, :73:16, :74:16, :75:16, :76:15, :77:15, :78:14, :79:10, :80:10, :81:10, :82:10, :83:10, :84:10, :85:10, :86:10, :87:10, :88:10, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:5
endmodule

module test_mux(	// test.cleaned.mlir:110:3
  input  [3:0] a,	// test.cleaned.mlir:110:26
               b,	// test.cleaned.mlir:110:38
  input        sel,	// test.cleaned.mlir:110:50
  output [3:0] result	// test.cleaned.mlir:110:65
);

  wire [3:0] _GEN;	// test.cleaned.mlir:115:10
  wire [3:0] _GEN_0;	// test.cleaned.mlir:113:10
  assign _GEN_0 = {4{sel}};	// test.cleaned.mlir:113:10
  assign _GEN = {4{sel}};	// test.cleaned.mlir:115:10
  assign result = a & _GEN_0 | b & ~_GEN;	// test.cleaned.mlir:112:10, :113:10, :114:10, :115:10, :116:10, :117:10, :118:5
endmodule

module test_and_enable(	// test.cleaned.mlir:120:3
  input  [3:0] a,	// test.cleaned.mlir:120:33
  input        enable,	// test.cleaned.mlir:120:45
  output [3:0] o	// test.cleaned.mlir:120:63
);

  wire [3:0] _GEN;	// test.cleaned.mlir:122:10
  assign _GEN = {4{enable}};	// test.cleaned.mlir:122:10
  assign o = a & _GEN;	// test.cleaned.mlir:121:10, :122:10, :123:5
endmodule

module test_multiple_patterns(	// test.cleaned.mlir:125:3
  input  [3:0] a,	// test.cleaned.mlir:125:40
               b,	// test.cleaned.mlir:125:52
               c,	// test.cleaned.mlir:125:64
  output [3:0] out_xor,	// test.cleaned.mlir:125:77
               out_and	// test.cleaned.mlir:125:95
);

  assign out_xor = a ^ b;	// test.cleaned.mlir:126:10, :128:5
  assign out_and = a & c;	// test.cleaned.mlir:127:10, :128:5
endmodule

module test_add(	// test.cleaned.mlir:130:3
  input  [3:0] a,	// test.cleaned.mlir:130:26
               b,	// test.cleaned.mlir:130:38
  output [3:0] o	// test.cleaned.mlir:130:51
);

  assign o = a + b;	// test.cleaned.mlir:131:10, :132:5
endmodule

module CustomLogic(	// test.cleaned.mlir:134:3
  input  [7:0] a,	// test.cleaned.mlir:134:29
               b,	// test.cleaned.mlir:134:41
  output [7:0] out	// test.cleaned.mlir:134:54
);

  assign out = a & b | ~a;	// test.cleaned.mlir:136:10, :137:10, :138:10, :139:5
endmodule

module GatedXOR(	// test.cleaned.mlir:141:3
  input  [3:0] a,	// test.cleaned.mlir:141:26
               b,	// test.cleaned.mlir:141:38
  input        enable,	// test.cleaned.mlir:141:50
  output [3:0] out	// test.cleaned.mlir:141:68
);

  wire [3:0] _GEN;	// test.cleaned.mlir:144:10
  assign _GEN = {4{enable}};	// test.cleaned.mlir:144:10
  assign out = (a ^ b) & _GEN;	// test.cleaned.mlir:142:10, :143:10, :144:10, :145:5
endmodule

