-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 29 10:48:22 EDT 2021                        

Solution Settings: stockham_DIT.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                     361  170512     170516            0  0          
    Design Total:                          361  170512     170516            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW(10,8,64,256,256,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW(11,8,64,256,256,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW(12,8,64,256,256,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW(13,8,64,256,256,64,1)                   0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW_rport(18,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rport(19,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rport(20,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rport(21,8,64,256,256,64,1)             0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(12,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(13,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(14,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(17,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(18,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(19,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(20,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(21,8,64,256,256,64,1)            0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(10,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(11,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(12,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(13,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(14,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(15,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(16,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(17,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(18,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(19,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(20,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(21,8,64,256,256,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: cluster]                                                                                                                    
    modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(1,0,1,0,2)                                     1.000     0.000      1.000            0.000   0.900          0           1 
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          7           5 
    mgc_add(3,0,3,0,3)                                     3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          2           1 
    mgc_add(4,0,2,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          8           2 
    mgc_add(7,0,2,1,8)                                     7.000     0.000      7.000            6.000   0.990          1           1 
    mgc_add(7,0,6,0,7)                                     7.000     0.000      7.000            6.000   0.990          1           1 
    mgc_add(7,0,7,0,8)                                     7.000     0.000      7.000            6.000   0.990          1           1 
    mgc_add(8,0,7,0,8)                                     8.000     0.000      8.000            7.000   1.005          0           1 
    mgc_add(8,0,8,0,8)                                     8.000     0.000      8.000            7.000   1.005          3           3 
    mgc_add(8,0,8,0,9)                                     8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(9,0,1,1,9)                                     9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,2,1,9)                                     9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          8           5 
    mgc_add(9,0,9,0,9)                                     9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0         133 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          57 
    mgc_and(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          15 
    mgc_and(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_and(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_and(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_and(1,8)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(7,2)                                           7.000     0.000      7.000            0.000   0.550          2           3 
    mgc_mul(64,0,64,0,128)                              9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0         192 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           4 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          1           4 
    mgc_mux(7,1,2)                                         7.000     0.000      7.000            0.000   0.080          0           2 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.080          0           1 
    mgc_mux1hot(128,5)                                   283.440     0.000    283.440            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           1 
    mgc_mux1hot(64,4)                                    117.142     0.000    117.142            0.000   1.500          6           5 
    mgc_mux1hot(64,5)                                    141.720     0.000    141.720            0.000   1.500          0           3 
    mgc_mux1hot(64,8)                                    215.452     0.000    215.452            0.000   1.500          1           1 
    mgc_mux1hot(64,9)                                    240.030     0.000    240.030            0.000   1.500          4           2 
    mgc_mux1hot(8,5)                                      17.715     0.000     17.715            0.000   1.500          0           5 
    mgc_mux1hot(8,6)                                      20.787     0.000     20.787            0.000   1.500          0           1 
    mgc_mux1hot(8,7)                                      23.859     0.000     23.859            0.000   1.500          0           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          22 
    mgc_nand(1,3)                                          1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_nand(1,6)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(1,7)                                          2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          45 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          23 
    mgc_nor(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_nor(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nor(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           6 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           6 
    mgc_nor(1,8)                                           2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_nor(1,9)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0         410 
    mgc_not(2)                                             0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(7)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,10)                                           2.000     0.000      2.000            0.000   1.500          0           5 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          46 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          24 
    mgc_or(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          26 
    mgc_or(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          19 
    mgc_or(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          12 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_or(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           8 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0          11 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0          15 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(128,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(2,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           7 
    mgc_reg_pos(7,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(7,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(8,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(8,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_rem(128,64,0)                                  15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_shift_l(1,0,4,9)                                   7.870     0.000      7.870            0.000   0.550          1           0 
    mgc_shift_l(8,0,4,10)                                 16.848     0.000     16.848            0.000   1.500          0           1 
    mgc_shift_l(9,0,4,10)                                 17.948     0.000     17.948            0.000   1.500          1           0 
    mgc_shift_r(9,0,4,8)                                  15.254     0.000     15.254            0.000   1.500          0           1 
    mgc_shift_r(9,0,4,9)                                  16.683     0.000     16.683            0.000   1.500          1           0 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000         10          10 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    138129.593    16.000  19018.000          278.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   137252.9          178099.6          138132.6        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           137252.9 (100%)   178096.6 (100%)   138129.6 (100%) 
      MUX:                1942.4   (1%)     3680.2   (2%)     2725.5   (2%) 
      FUNC:             135296.5  (99%)   173890.4  (98%)   134857.1  (98%) 
      LOGIC:                14.0   (0%)      526.0   (0%)      547.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               3.0   (0%)        3.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               3.0 (100%)        3.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                                 Size(bits) Gated Register CG Opt Done Variables                                                
    -------------------------------------------------------- ---------- -------------- ----------- --------------------------------------------------------
    INNER_LOOP-1:b:mul.mut                                          128         Y           Y      INNER_LOOP-1:b:mul.mut                                   
    INNER_LOOP-1:b:rem:cmp.a                                        128                            INNER_LOOP-1:b:rem:cmp.a                                 
    INNER_LOOP-2:b:mul.mut                                          128         Y           Y      INNER_LOOP-2:b:mul.mut                                   
    INNER_LOOP-3:b:mul.mut                                          128         Y           Y      INNER_LOOP-3:b:mul.mut                                   
    INNER_LOOP-4:b:mul.mut                                          128         Y           Y      INNER_LOOP-4:b:mul.mut                                   
    INNER_LOOP-1:acc#5.itm                                           64         Y           Y      INNER_LOOP-1:acc#5.itm                                   
                                                                                                   INNER_LOOP-2:acc#5.itm                                   
                                                                                                   INNER_LOOP-3:acc#5.itm                                   
                                                                                                   INNER_LOOP-4:acc#5.itm                                   
                                                                                                   INNER_LOOP:a#1.lpi#3.dfm                                 
                                                                                                   INNER_LOOP:a#2.lpi#3.dfm                                 
                                                                                                   INNER_LOOP:a#3.lpi#3.dfm                                 
                                                                                                   INNER_LOOP:a.lpi#3.dfm                                   
    INNER_LOOP:w:mux1h#1.itm                                         64         Y           Y      INNER_LOOP:w:mux1h#1.itm                                 
    INNER_LOOP:w:mux1h#2.itm                                         64         Y           Y      INNER_LOOP:w:mux1h#2.itm                                 
    INNER_LOOP:w:mux1h#3.itm                                         64         Y           Y      INNER_LOOP:w:mux1h#3.itm                                 
    drf(y).smx.lpi#2                                                 64         Y           Y      drf(y).smx.lpi#2                                         
                                                                                                   drf(y).smx.lpi#3                                         
                                                                                                   drf(y).smx.lpi#3.dfm#3                                   
                                                                                                   INNER_LOOP:b#1.sva                                       
                                                                                                   INNER_LOOP:b#2.sva                                       
                                                                                                   INNER_LOOP:b#3.sva                                       
                                                                                                   tmp#11.sva#3                                             
                                                                                                   tmp#13.sva#1                                             
    drf(y).smx.lpi#3.dfm                                             64         Y           Y      drf(y).smx.lpi#3.dfm                                     
                                                                                                   drf(y).smx.lpi#3.dfm#1                                   
                                                                                                   INNER_LOOP:b.sva                                         
                                                                                                   drf(y).smx.lpi#3.dfm#2                                   
    p.sva                                                            64         Y           Y      p.sva                                                    
    reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                 64                            reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse         
    tmp#3.sva#3                                                      64                            tmp#3.sva#3                                              
                                                                                                   tmp#5.sva#1                                              
    pref:x.idx.pref#1(9:0)#1.sva                                     10         Y           Y      pref:x.idx.pref#1(9:0)#1.sva                             
    pref:x.idx.pref#1(9:0)#2.sva                                     10         Y           Y      pref:x.idx.pref#1(9:0)#2.sva                             
    pref:x.idx.pref#1(9:0).sva                                       10         Y           Y      pref:x.idx.pref#1(9:0).sva                               
    pref:y.idx.pref(9:0)#2.sva                                       10         Y           Y      pref:y.idx.pref(9:0)#2.sva                               
    pref:y.idx.pref(9:0).sva                                         10         Y           Y      pref:y.idx.pref(9:0).sva                                 
    INNER_LOOP:a:acc.psp.sva                                          9         Y           Y      INNER_LOOP:a:acc.psp.sva                                 
    INNER_LOOP:acc#12.psp.sva                                         9         Y           Y      INNER_LOOP:acc#12.psp.sva                                
    INNER_LOOP:b:acc#1.psp.sva                                        9         Y           Y      INNER_LOOP:b:acc#1.psp.sva                               
    OUTER_LOOP:m:lshift.psp.sva                                       9         Y           Y      OUTER_LOOP:m:lshift.psp.sva                              
    INNER_LOOP:a:acc#2.psp.sva                                        8         Y           Y      INNER_LOOP:a:acc#2.psp.sva                               
    INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-2).psp.sva          8         Y           Y      INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-2).psp.sva 
    INNER_LOOP:slc(INNER_LOOP-4:acc#6)(9-2).psp.sva                   8         Y           Y      INNER_LOOP:slc(INNER_LOOP-4:acc#6)(9-2).psp.sva          
    INNER_LOOP-1:q:and.psp.sva                                        7                            INNER_LOOP-1:q:and.psp.sva                               
                                                                                                   INNER_LOOP:t(8:2).sva                                    
    INNER_LOOP-1:upper:and.psp.sva                                    7         Y           Y      INNER_LOOP-1:upper:and.psp.sva                           
    INNER_LOOP:a:acc.psp#4.sva                                        7         Y           Y      INNER_LOOP:a:acc.psp#4.sva                               
    OUTER_LOOP:acc#2.itm                                              4         Y           Y      OUTER_LOOP:acc#2.itm                                     
                                                                                                   shift(3:0).sva                                           
    OUTER_LOOP:nn(3:0).sva                                            4         Y           Y      OUTER_LOOP:nn(3:0).sva                                   
    reg(INNER_LOOP-1:w:lshift.idiv).ftd#8                             2                            reg(INNER_LOOP-1:w:lshift.idiv).ftd#8                    
    reg(INNER_LOOP:upper:acc).ftd#7                                   2         Y           Y      reg(INNER_LOOP:upper:acc).ftd#7                          
    INNER_LOOP-1:mul.cse.sva(0)                                       1         Y           Y      INNER_LOOP-1:mul.cse.sva(0)                              
    INNER_LOOP:a:INNER_LOOP:a:and#22.itm                              1         Y           Y      INNER_LOOP:a:INNER_LOOP:a:and#22.itm                     
    INNER_LOOP:a:INNER_LOOP:a:and#23.itm                              1         Y           Y      INNER_LOOP:a:INNER_LOOP:a:and#23.itm                     
    INNER_LOOP:a:INNER_LOOP:a:and#24.itm                              1         Y           Y      INNER_LOOP:a:INNER_LOOP:a:and#24.itm                     
    INNER_LOOP:a:INNER_LOOP:a:and#25.itm                              1         Y           Y      INNER_LOOP:a:INNER_LOOP:a:and#25.itm                     
                                                                                                   INNER_LOOP:a:INNER_LOOP:a:nor#3.itm                      
    INNER_LOOP:a:INNER_LOOP:a:and#26.itm                              1                            INNER_LOOP:a:INNER_LOOP:a:and#26.itm                     
    INNER_LOOP:a:INNER_LOOP:a:and#27.itm                              1                            INNER_LOOP:a:INNER_LOOP:a:and#27.itm                     
    INNER_LOOP:a:INNER_LOOP:a:nor#5.itm                               1                            INNER_LOOP:a:INNER_LOOP:a:nor#5.itm                      
    INNER_LOOP:a:and#9.itm                                            1                            INNER_LOOP:a:and#9.itm                                   
    INNER_LOOP:a:conc#12.itm(1)                                       1         Y           Y      INNER_LOOP:a:conc#12.itm(1)                              
                                                                                                   INNER_LOOP:a:conc#17.itm(1)                              
    INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#5.itm                 1         Y           Y      INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#5.itm        
                                                                                                   INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#6.itm        
                                                                                                   INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#8.itm        
                                                                                                   INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#9.itm        
    INNER_LOOP:b:INNER_LOOP:b:and#2.cse                               1         Y           Y      INNER_LOOP:b:INNER_LOOP:b:and#2.cse                      
    INNER_LOOP:b:INNER_LOOP:b:and#3.cse                               1         Y           Y      INNER_LOOP:b:INNER_LOOP:b:and#3.cse                      
    INNER_LOOP:b:nor.itm                                              1         Y           Y      INNER_LOOP:b:nor.itm                                     
    reg(ensig.cgo).cse                                                1                            reg(ensig.cgo).cse                                       
    reg(xt:rsc.triosy(0)(3):obj.ld).cse                               1                            reg(xt:rsc.triosy(0)(3):obj.ld).cse                      
    reg(yt:rsc(0)(0).@.cgo).cse                                       1                            reg(yt:rsc(0)(0).@.cgo).cse                              
    reg(yt:rsc(0)(1).@.cgo).cse                                       1                            reg(yt:rsc(0)(1).@.cgo).cse                              
    reg(yt:rsc(0)(2).@.cgo).cse                                       1                            reg(yt:rsc(0)(2).@.cgo).cse                              
    reg(yt:rsc(0)(3).@.cgo).cse                                       1                            reg(yt:rsc(0)(3).@.cgo).cse                              
    s(0).sva                                                          1                            s(0).sva                                                 
    s(1).sva                                                          1         Y           Y      s(1).sva                                                 
    s(2).sva                                                          1         Y           Y      s(2).sva                                                 
    s(3).sva                                                          1         Y           Y      s(3).sva                                                 
    s(4).sva                                                          1         Y           Y      s(4).sva                                                 
    s(5).sva                                                          1         Y           Y      s(5).sva                                                 
    s(6).sva                                                          1         Y           Y      s(6).sva                                                 
    s(7).sva                                                          1         Y           Y      s(7).sva                                                 
    s(8).sva                                                          1         Y           Y      s(8).sva                                                 
    s(9).sva                                                          1         Y           Y      s(9).sva                                                 
    x(1).sva                                                          1         Y           Y      x(1).sva                                                 
    x(3).sva                                                          1         Y           Y      x(3).sva                                                 
    y(1).sva                                                          1         Y           Y      y(1).sva                                                 
    y(3).sva                                                          1         Y           Y      y(3).sva                                                 
                                                                                                                                                            
    Total:                                                         1393           1117        1117 (Total Gating Ratio: 0.80, CG Opt Gating Ratio: 0.80)    
    
  Timing Report
    Critical Path
      Max Delay:  16.606132000000002
      Slack:      3.3938679999999977
      
      Path                                                                                                  Startpoint                                                     Endpoint                                        Delay   Slack   
      ----------------------------------------------------------------------------------------------------- -------------------------------------------------------------- ----------------------------------------------- ------- -------
      1                                                                                                     stockham_DIT/xt:rsc(0)(2).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(2).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(2)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(2)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#19                                                             mgc_mux1hot_64_9                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#5                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      2                                                                                                     stockham_DIT/xt:rsc(0)(1).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(1).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(1)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(1)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#7                                                              mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#6                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      3                                                                                                     stockham_DIT/xt:rsc(0)(1).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(1).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(15,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(1)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(1)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#19                                                             mgc_mux1hot_64_9                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#5                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      4                                                                                                     stockham_DIT/xt:rsc(0)(0).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(0).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(14,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(14,8,64,256,256,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(14,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(0)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(0)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#19                                                             mgc_mux1hot_64_9                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#5                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      5                                                                                                     stockham_DIT/xt:rsc(0)(3).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(3).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(17,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(17,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(17,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(3)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(3)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#19                                                             mgc_mux1hot_64_9                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#5                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      6                                                                                                     stockham_DIT/xt:rsc(0)(2).q                                    stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a) 16.6061 3.3939  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(2).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(2)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(2)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#12                                                             mgc_mux1hot_64_5                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#7                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18                                                             mgc_mux1hot_128_5                                                                                              1.5000  16.6061 
        stockham_DIT:core/INNER_LOOP:b:mux1h#18.itm                                                                                                                                                                        0.0000  16.6061 
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.0000  16.6061 
                                                                                                                                                                                                                                           
      7                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                stockham_DIT:core/reg(drf(y).smx.lpi#3.dfm)     16.4420 3.5580  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#24                                                             mgc_mux1hot_64_4                                                                                               1.5000  16.4420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#24.itm                                                                                                                                                                        0.0000  16.4420 
        stockham_DIT:core/reg(drf(y).smx.lpi#3.dfm)                                                         mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  16.4420 
                                                                                                                                                                                                                                           
      8                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                stockham_DIT:core/reg(drf(y).smx)               16.4420 3.5580  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                                                     mgc_reg_pos_128_0_0_0_0_0_0                                                                                    0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.a                                                                                                                                                                         0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#4                                                              mgc_mux1hot_64_4                                                                                               1.5000  16.4420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#4.itm                                                                                                                                                                         0.0000  16.4420 
        stockham_DIT:core/reg(drf(y).smx)                                                                   mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  16.4420 
                                                                                                                                                                                                                                           
      9                                                                                                     stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat) stockham_DIT:core/reg(drf(y).smx)               16.4420 3.5580  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat)                                      mgc_reg_pos_64_0_0_0_0_0_0                                                                                     0.3200  0.3200  
        stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                                 0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp                                                            mgc_rem_128_64_0                                                                                               14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP-1:b:rem:cmp.z                                                                                                                                                                         0.0000  14.9420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#4                                                              mgc_mux1hot_64_4                                                                                               1.5000  16.4420 
        stockham_DIT:core/INNER_LOOP:b:mux1h#4.itm                                                                                                                                                                         0.0000  16.4420 
        stockham_DIT:core/reg(drf(y).smx)                                                                   mgc_reg_pos_64_0_0_0_0_1_1                                                                                     0.0000  16.4420 
                                                                                                                                                                                                                                           
      10                                                                                                    stockham_DIT/xt:rsc(0)(2).q                                    stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))   16.1411 3.8589  
                                                                                                                                                                                                                                           
        Instance                                                                                            Component                                                                                                      Delta   Delay   
        --------                                                                                            ---------                                                                                                      -----   -----   
        stockham_DIT/xt:rsc(0)(2).q                                                                                                                                                                                        2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q                                                                                                                                          0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/INNER_LOOP:b:wrs(q_d)(63-0)                                                                                                                0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(16,8,64,256,256,64,1)gen/q_d                                                                                                                                        0.0000  2.4000  
        stockham_DIT/xt:rsc(0)(2)i.q_d                                                                                                                                                                                     0.0000  2.4000  
        stockham_DIT:core/xt:rsc(0)(2)i.q_d                                                                                                                                                                                0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#19                                                             mgc_mux1hot_64_9                                                                                               1.5000  3.9000  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#5                                                                                                                                                                           0.0000  3.9000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37                                                             mgc_mux1hot_64_5                                                                                               1.5000  5.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#37.itm                                                                                                                                                                        0.0000  5.4000  
        stockham_DIT:core/INNER_LOOP-1:b:mul:rg                                                             mgc_mul_64_0_64_0_128                                                                                          9.7061  15.1061 
        stockham_DIT:core/z.out#4                                                                                                                                                                                          0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#4)(9-0)#1                                                                                                                                                                 0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP:b:slc(z.out#4)(9-0)#1.itm                                                                                                                                                             0.0000  15.1061 
        stockham_DIT:core/INNER_LOOP-4:INNER_LOOP:acc#1                                                     mgc_addc_10_0_10_0_10                                                                                          1.0350  16.1411 
        stockham_DIT:core/INNER_LOOP-4:INNER_LOOP:acc#1.itm                                                                                                                                                                0.0000  16.1411 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                                                       mgc_reg_pos_10_0_0_1_1_1_1                                                                                     0.0000  16.1411 
                                                                                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                    Port                                                                Slack (Delay) Messages 
      --------------------------------------------------------------------------- ----------------------------------------------------------------- ------- ------- --------
      stockham_DIT:core/reg(s(1))                                                 s:s:and.itm                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(0))                                                 s:s:and#1.itm                                                     17.7200  2.2800          
      stockham_DIT:core/reg(OUTER_LOOP:nn(3:0))                                   OUTER_LOOP:nn:OUTER_LOOP:nn:mux.itm                               17.2500  2.7500          
      stockham_DIT:core/reg(x(3))                                                 s:s:or.itm                                                        17.8000  2.2000          
      stockham_DIT:core/reg(x(1))                                                 s:s:and#2.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(p)                                                    p:rsci.idat                                                       20.0000  0.0000          
      stockham_DIT:core/reg(y(3))                                                 s:s:and#3.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(y(1))                                                 s:s:or#1.itm                                                      17.8000  2.2000          
      stockham_DIT:core/reg(s(9))                                                 and.dcpl#17                                                       17.8000  2.2000          
      stockham_DIT:core/reg(s(8))                                                 s:s:and#4.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(7))                                                 s:s:and#5.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(6))                                                 s:s:and#6.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(5))                                                 s:s:and#7.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(4))                                                 s:s:and#8.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(3))                                                 s:s:and#9.itm                                                     17.8000  2.2000          
      stockham_DIT:core/reg(s(2))                                                 s:s:and#10.itm                                                    17.8000  2.2000          
      stockham_DIT:core/reg(drf(y).smx)                                           INNER_LOOP:b:mux1h#4.itm                                           3.5580 16.4420          
      stockham_DIT:core/reg(yt:rsc(0)(0).@.cgo)                                   not#708.itm                                                       17.5500  2.4500          
      stockham_DIT:core/reg(yt:rsc(0)(1).@.cgo)                                   not#709.itm                                                       17.6300  2.3700          
      stockham_DIT:core/reg(yt:rsc(0)(2).@.cgo)                                   not#710.itm                                                       17.6300  2.3700          
      stockham_DIT:core/reg(yt:rsc(0)(3).@.cgo)                                   mux#142.rmff                                                      16.6900  3.3100          
      stockham_DIT:core/reg(xt:rsc.triosy(0)(3):obj.ld)                           and#99.itm                                                        15.8500  4.1500          
      stockham_DIT:core/reg(ensig.cgo)                                            mux#172.rmff                                                       9.5300 10.4700          
      stockham_DIT:core/reg(INNER_LOOP-1:modulo_dev():cmp.m_rsc_dat)              p.sva                                                             11.1800  8.8200          
      stockham_DIT:core/reg(INNER_LOOP-1:b:rem:cmp.a)                             INNER_LOOP:b:mux1h#18.itm                                          3.3939 16.6061          
      stockham_DIT:core/reg(OUTER_LOOP:acc#2)                                     shift:shift:mux.itm                                               17.7200  2.2800          
      stockham_DIT:core/reg(OUTER_LOOP:m:lshift.psp)                              OUTER_LOOP:m:slc(z.out#6)(8-0).itm                                13.6200  6.3800          
      stockham_DIT:core/reg(INNER_LOOP-1:q:and.psp)                               INNER_LOOP:t:INNER_LOOP:t:and.itm                                 16.1500  3.8500          
      stockham_DIT:core/reg(INNER_LOOP:a:conc#12.itm(1))                          INNER_LOOP-2:upper:INNER_LOOP:upper:INNER_LOOP:upper:not#12.itm   17.3300  2.6700          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp#4)                               INNER_LOOP:a:acc.itm                                              15.7900  4.2100          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-2).psp) INNER_LOOP:slc(INNER_LOOP-1:INNER_LOOP:acc)(9-2).psp.sva#1        14.7550  5.2450          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#1)                             INNER_LOOP-1:INNER_LOOP:acc#1.itm                                  3.8589 16.1411          
      stockham_DIT:core/reg(pref:y.idx.pref(9:0)#2)                               INNER_LOOP-2:b:INNER_LOOP:b:acc.itm                               14.7400  5.2600          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)#2)                             INNER_LOOP-2:INNER_LOOP:acc#1.itm                                  3.8589 16.1411          
      stockham_DIT:core/reg(INNER_LOOP:a:acc#2.psp)                               INNER_LOOP:a:acc#2.itm                                            15.7750  4.2250          
      stockham_DIT:core/reg(INNER_LOOP:b:acc#1.psp)                               INNER_LOOP:b:acc#1.itm                                            14.7400  5.2600          
      stockham_DIT:core/reg(INNER_LOOP:acc#12.psp)                                INNER_LOOP:acc#12.itm                                              3.8739 16.1261          
      stockham_DIT:core/reg(INNER_LOOP-1:mul)                                     INNER_LOOP:b:slc(z.out#4)(9-0)#2.itm                               4.8939 15.1061          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp)                                 INNER_LOOP:a:acc.psp.sva:mx0w0                                    15.2100  4.7900          
      stockham_DIT:core/reg(pref:y.idx.pref(9:0))                                 INNER_LOOP-4:b:INNER_LOOP:b:acc.itm                               14.7250  5.2750          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                               INNER_LOOP-4:INNER_LOOP:acc#1.itm                                  3.8589 16.1411          
      stockham_DIT:core/reg(INNER_LOOP:slc(INNER_LOOP-4:acc#6)(9-2).psp)          INNER_LOOP:acc#10.itm                                             18.6900  1.3100          
      stockham_DIT:core/reg(INNER_LOOP:b:INNER_LOOP:b:and#2)                      INNER_LOOP:b:INNER_LOOP:b:and#2.cse:mx0w0                         18.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:b:INNER_LOOP:b:and#3)                      INNER_LOOP:b:INNER_LOOP:b:and#3.cse:mx0w0                         18.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:b:nor)                                     INNER_LOOP:b:nor.itm#2                                            18.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#22)                     INNER_LOOP:a:INNER_LOOP:a:and#22.itm#2                            15.2100  4.7900          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#23)                     INNER_LOOP:a:INNER_LOOP:a:and#23.itm#2                            15.2100  4.7900          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#24)                     INNER_LOOP:a:INNER_LOOP:a:and#24.itm#2                            15.2100  4.7900          
      stockham_DIT:core/reg(INNER_LOOP-1:upper:and.psp)                           INNER_LOOP-1:upper:and.psp.sva:mx0w0                              13.2700  6.7300          
      stockham_DIT:core/reg(INNER_LOOP:a:slc(INNER_LOOP-1:q:and.psp)(0)#5)        INNER_LOOP:q:slc(INNER_LOOP-1:q:and.psp.sva)(0)#1.itm             19.6800  0.3200          
      stockham_DIT:core/reg(drf(y).smx.lpi#3.dfm)                                 INNER_LOOP:b:mux1h#24.itm                                          3.5580 16.4420          
      stockham_DIT:core/reg(INNER_LOOP-1:b:mul.mut)                               z.out#4                                                            3.3939 16.6061          
      stockham_DIT:core/reg(INNER_LOOP:w:mux1h#1)                                 INNER_LOOP:w:mux1h#3.itm#2                                        16.1000  3.9000          
      stockham_DIT:core/reg(INNER_LOOP-1:acc#5)                                   INNER_LOOP:a:mux1h#17.itm                                         15.4750  4.5250          
      stockham_DIT:core/reg(INNER_LOOP:w:mux1h#2)                                 INNER_LOOP:w:mux1h#4.itm                                          16.1000  3.9000          
      stockham_DIT:core/reg(INNER_LOOP:w:mux1h#3)                                 INNER_LOOP:w:mux1h#5.itm                                          16.1000  3.9000          
      stockham_DIT:core/reg                                                       INNER_LOOP:b:mux#5.itm                                            18.2700  1.7300          
      stockham_DIT:core/reg(INNER_LOOP-2:b:mul.mut)                               z.out#4                                                            3.3939 16.6061          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#25)                     INNER_LOOP:a:INNER_LOOP:a:mux.itm                                 18.8200  1.1800          
      stockham_DIT:core/reg(INNER_LOOP-3:b:mul.mut)                               z.out#4                                                            3.3939 16.6061          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:nor#5)                      INNER_LOOP:a:INNER_LOOP:a:nor#5.itm#3                             19.1300  0.8700          
      stockham_DIT:core/reg(INNER_LOOP:a:and#9)                                   INNER_LOOP:a:and#9.itm#3                                          19.1300  0.8700          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#26)                     INNER_LOOP:a:INNER_LOOP:a:and#26.itm#3                            19.1300  0.8700          
      stockham_DIT:core/reg(INNER_LOOP:a:INNER_LOOP:a:and#27)                     INNER_LOOP:a:INNER_LOOP:a:and#27.itm#3                            19.1300  0.8700          
      stockham_DIT:core/reg(INNER_LOOP-4:b:mul.mut)                               z.out#4                                                            3.3939 16.6061          
      stockham_DIT:core/reg(INNER_LOOP-1:w:lshift.idiv)#8                         INNER_LOOP:w:slc(INNER_LOOP-1:w:lshift.idiv.sva#1)(1-0).itm       13.6200  6.3800          
      stockham_DIT:core/reg(INNER_LOOP:upper:acc)#7                               INNER_LOOP:upper:slc(INNER_LOOP:upper:acc.cse#1.sva#1)(1-0)#1.itm 17.3300  2.6700          
      stockham_DIT                                                                xt:rsc(0)(0).wadr                                                 16.3500  3.6500          
      stockham_DIT                                                                xt:rsc(0)(0).d                                                    19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(0).we                                                   17.2900  2.7100          
      stockham_DIT                                                                xt:rsc(0)(0).radr                                                 12.7700  7.2300          
      stockham_DIT                                                                xt:rsc.triosy(0)(0).lz                                            19.6800  0.3200          
      stockham_DIT                                                                xt:rsc(0)(1).wadr                                                 16.3500  3.6500          
      stockham_DIT                                                                xt:rsc(0)(1).d                                                    19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(1).we                                                   16.5100  3.4900          
      stockham_DIT                                                                xt:rsc(0)(1).radr                                                 12.7700  7.2300          
      stockham_DIT                                                                xt:rsc.triosy(0)(1).lz                                            19.6800  0.3200          
      stockham_DIT                                                                xt:rsc(0)(2).wadr                                                 16.3500  3.6500          
      stockham_DIT                                                                xt:rsc(0)(2).d                                                    19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(2).we                                                   17.2900  2.7100          
      stockham_DIT                                                                xt:rsc(0)(2).radr                                                 12.7700  7.2300          
      stockham_DIT                                                                xt:rsc.triosy(0)(2).lz                                            19.6800  0.3200          
      stockham_DIT                                                                xt:rsc(0)(3).wadr                                                 16.3500  3.6500          
      stockham_DIT                                                                xt:rsc(0)(3).d                                                    19.1800  0.8200          
      stockham_DIT                                                                xt:rsc(0)(3).we                                                   16.8200  3.1800          
      stockham_DIT                                                                xt:rsc(0)(3).radr                                                 12.7700  7.2300          
      stockham_DIT                                                                xt:rsc.triosy(0)(3).lz                                            19.6800  0.3200          
      stockham_DIT                                                                p:rsc.triosy.lz                                                   19.6800  0.3200          
      stockham_DIT                                                                g:rsc.triosy.lz                                                   19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(0).radr                                            13.1200  6.8800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(0).lz                                       19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(1).radr                                            13.1200  6.8800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(1).lz                                       19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(2).radr                                            13.1200  6.8800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(2).lz                                       19.6800  0.3200          
      stockham_DIT                                                                twiddle:rsc(0)(3).radr                                            13.1200  6.8800          
      stockham_DIT                                                                twiddle:rsc.triosy(0)(3).lz                                       19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     2 
    -                                                         8     6 
    -                                                         7     1 
    -                                                        64     2 
    -                                                         4     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10    10 
    and                                                               
    -                                                         7     3 
    -                                                         1   214 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_2380ef21e33d4c1f7760546e8685e2f561ff                   
    -                                                        64     1 
    mul                                                               
    -                                                       128     1 
    mux                                                               
    -                                                         8     1 
    -                                                         7     2 
    -                                                        64     4 
    -                                                         4     4 
    -                                                         1   192 
    mux1h                                                             
    -                                                         8     8 
    -                                                        64    12 
    -                                                       128     1 
    nand                                                              
    -                                                         1    35 
    nor                                                               
    -                                                         1   106 
    not                                                               
    -                                                         7     1 
    -                                                        64     2 
    -                                                         2     2 
    -                                                         1   410 
    or                                                                
    -                                                         1   140 
    read_port                                                         
    -                                                        64     1 
    read_sync                                                         
    -                                                         0    10 
    reg                                                               
    -                                                         9     4 
    -                                                         8     3 
    -                                                         7     3 
    -                                                        64     9 
    -                                                         4     2 
    -                                                         2     2 
    -                                                       128     5 
    -                                                        10     5 
    -                                                         1    34 
    rem                                                               
    -                                                        64     1 
    rshift                                                            
    -                                                         8     1 
    write_ram                                                         
    -                                                         0     4 
    
  End of Report
