// Seed: 3956081798
module module_0 #(
    parameter id_1 = 32'd2
);
  logic [1 : 1] _id_1;
  wire id_2;
  logic [1 : -1  ==  !  id_1] id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1
);
  wire id_3, id_4;
  localparam id_5 = 1;
  logic id_6, id_7 = -1, id_8;
  reg id_9;
  module_0 modCall_1 ();
  always @(posedge !id_6 or posedge -1 < id_8) begin : LABEL_0
    id_9 <= id_9;
    if (id_5) id_7 <= 1;
  end
endmodule
