#include<iostream>
#include<cassert>
#include<cstdlib>
#include<cstring>
#include<hls_stream.h>
#include"fpga_top.hpp"
#include"flit.hpp"
#include"process_element.hpp"

using namespace std;


struct ProcessElement PE[NUM_OF_PEs];

feature_index_t max_num_of_none_zero_features[MAX_INPUT_CHANNEL_NUM];

weight_index_t num_of_weights_per_chunk[MAX_INPUT_CHANNEL_NUM][MAX_OUTPUT_CHANNEL_CHUNK_NUM];
zero_t zeros[MAX_INPUT_CHANNEL_NUM][MAX_OUTPUT_CHANNEL_CHUNK_NUM][MAX_NUM_OF_WEIGHTS_PER_CHUNK];
weight_t weight[MAX_INPUT_CHANNEL_NUM][MAX_OUTPUT_CHANNEL_CHUNK_NUM][MAX_NUM_OF_WEIGHTS_PER_CHUNK];


#ifdef INPUT_HALOS
hls::stream<Flit> west_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM][MAX_FEATURE_COL_CHUNK_NUM-1];
hls::stream<Flit> east_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM][MAX_FEATURE_COL_CHUNK_NUM-1];

hls::stream<Flit> south_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM];
hls::stream<Flit> north_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM];

hls::stream<Flit> south_west_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM-1];
hls::stream<Flit> south_east_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM-1];

hls::stream<Flit> north_west_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM-1];
hls::stream<Flit> north_east_halos_channel[MAX_FEATURE_ROW_CHUNK_NUM-1][MAX_FEATURE_COL_CHUNK_NUM-1];
#endif


inline void LoadFeatureMapForPEs(struct fpga_config config){
	for (input_channel_t i=0;i<config.input_channels;i++){
		for (pe_t j=0;j<NUM_OF_PEs;j++){
			PE[j].num_of_none_zero_features[i]=config.num_of_none_zero_input_features[i][j];
			memcpy(PE[j].featuremap[i],config.compressed_input_features[i][j],sizeof(feature_t)*PE[j].num_of_none_zero_features[i]);
			memcpy(PE[j].featureindex[i],config.compressed_input_feature_index[i][j],sizeof(zero_t)*PE[j].num_of_none_zero_features[i]);
		}
	}
}


inline void LoadCompressedWeights(struct fpga_config config){
	for (input_channel_t i=0;i<config.input_channels;i++){
		for (output_channel_t j=0;j<config.num_of_output_channel_groups;j++){
			num_of_weights_per_chunk[i][j] = config.num_of_none_zero_weights[i][j];
			memcpy(weight[i][j],config.compressed_weights[i][j],sizeof(weight_t)*config.num_of_none_zero_weights[i][j]);
			memcpy(zeros[i][j],config.compressed_weight_index[i][j],sizeof(zero_t)*config.num_of_none_zero_weights[i][j]);
		}
	}
}


inline void BroadcastWeights(weight_t weights[F], zero_t index[F]){
	//cout<<"broadcast F weights"<<endl;
	for (pe_t i=0;i<NUM_OF_PEs;i++){
		memcpy(PE[i].weight,weights,F*sizeof(weight_t));
		memcpy(PE[i].weightindex,index,F*sizeof(zero_t));
	}
}


inline void AccumulateProduct(){
	for (int i=0;i<NUM_OF_PEs;i++){
		PE[i].AccumulateProduct();
	}
}


inline void SetNextInputChannel(input_channel_t channel){
	//cout<<"next channel:"<<channel<<endl;
	for (pe_t i=0;i<NUM_OF_PEs;i++){
		PE[i].SetNextInputChannel(channel);
	}
}


void DrainOutProducts(){
	for (pe_t i=0;i<NUM_OF_PEs;i++){
		PE[i].DrainOutProducts();
	}
}

//在与I对齐的过程中，极有可能产生溢出
void CollectAndCompressResults(struct fpga_config& config, weight_index_t co_chunk_id){
	DrainOutProducts();
#ifdef INPUT_HALOS
	for (output_channel_t i=0;i<config.num_of_kernels_per_group;i++){
		output_channel_t out = co_chunk_id*config.num_of_kernels_per_group+i;
		for (dimension_t j=0;j<config.vertical_output_feature_chunk_num;j++){
			for (dimension_t k=0;k<config.horizontal_output_feature_chunk_num;k++){
				zero_t zero_count = 0;
				feature_index_t chunk_idx = 0;
				output_channel_t out = co_chunk_id*config.num_of_kernels_per_group+i;
				dimension_t chunk_id = config.horizontal_output_feature_chunk_num*j + k;
				for (dimension_t l=0;l<MAX_FEATURES_ROW_PER_CHUNK;l++){
					for (dimension_t m=0;m<MAX_FEATURES_COL_PER_CHUNK;m++){
						product_t product = PE[i].acc.get_and_clear(i,l,m);
						//cout<<"["<<i<<"]["<<l<<"]["<<m<<"]:"<<product<<endl;
						if (product){
							config.compressed_output_feature_index[out][chunk_id][chunk_idx] = zero_count;
							config.compressed_output_features[out][chunk_id][chunk_idx]=product;
							chunk_idx = chunk_idx + 1;
							zero_count = 0;
						}else{
							zero_count = zero_count + 1;
							if (zero_count==MAX_ZERO_COUNT){
								config.compressed_output_feature_index[out][chunk_id][chunk_idx] = zero_count;
								config.compressed_output_features[out][chunk_id][chunk_idx] = 0;
								chunk_idx = chunk_idx + 1;
								zero_count = 0;
							}
						}
					}
				}
				config.num_of_none_zero_output_features[out][chunk_id] = chunk_idx;
				while((config.num_of_none_zero_input_features[out][chunk_id]%I)!=0){
					config.compressed_input_feature_index[out][chunk_id][chunk_idx] = 0;
					config.compressed_input_features[out][chunk_id][chunk_idx] = 0;
					config.num_of_none_zero_input_features[out][chunk_id]++;
					cout<<"insert zero in feature: input channel "<<out<<" block["<<j<<"]["<<k<<"]"<<endl;
					chunk_idx = chunk_idx + 1;
				}
			}
		}
	}
#else
	for (output_channel_t i=0;i<config.num_of_kernels_per_group;i++){
		output_channel_t out = co_chunk_id*config.num_of_kernels_per_group+i;
		for (dimension_t j=0;j<config.vertical_output_feature_chunk_num;j++){
			for (dimension_t k=0;k<config.horizontal_output_feature_chunk_num;k++){
				zero_t zero_count = 0;
				feature_index_t chunk_idx = 0;
				kernel_t padding = config.next_layer_kernel_size/2;
				dimension_t chunk_id = config.horizontal_output_feature_chunk_num*j + k;
				for (dimension_t l=-padding;l<MAX_FEATURES_ROW_PER_CHUNK+padding;l++){
					for (dimension_t m=-padding;m<MAX_FEATURES_COL_PER_CHUNK+padding;m++){
						product_t product = 0;
						dimension_t pe_row = (l<0)?(dimension_t)(j-1):((l>(dimension_t)MAX_FEATURES_ROW_PER_CHUNK)?(dimension_t)(j+1):j);
						dimension_t pe_col = (m<0)?(dimension_t)(k-1):((m>(dimension_t)MAX_FEATURES_COL_PER_CHUNK)?(dimension_t)(k+1):k);
						if (pe_row<0||pe_row>=config.vertical_output_feature_chunk_num) product = 0;
						else if (pe_col<0||pe_col>=config.horizontal_output_feature_chunk_num) product = 0;
						else{
							dimension_t row = (l+MAX_FEATURES_ROW_PER_CHUNK) % MAX_FEATURES_ROW_PER_CHUNK;
							dimension_t col = (m+MAX_FEATURES_COL_PER_CHUNK) % MAX_FEATURES_COL_PER_CHUNK;
							product = PE[pe_row*config.horizontal_output_feature_chunk_num+pe_col].acc.get(i,row,col);
							if (config.relu) product = (product>0) ? product : (product_t)0;
							//cout<<"PE["<<pe_row<<"]["<<pe_col<<"].["<<row<<"]["<<col<<"]="<<product<<endl;
						}
						if (product){
							//cout<<"["<<out<<"]["<<row<<"]["<<col<<"]: zeros="<<zero_count<<" product="<<product<<endl;
							config.compressed_output_feature_index[out][chunk_id][chunk_idx] = zero_count;
							config.compressed_output_features[out][chunk_id][chunk_idx]=product;
							chunk_idx = chunk_idx + 1;
							zero_count = 0;
						}else{
							zero_count = zero_count + 1;
							if (zero_count==MAX_ZERO_COUNT){
								//cout<<"["<<out<<"]["<<row<<"]["<<col<<"]: zeros="<<zero_count<<" product="<<0<<endl;
								config.compressed_output_feature_index[out][chunk_id][chunk_idx] = zero_count;
								config.compressed_output_features[out][chunk_id][chunk_idx] = 0;
								chunk_idx = chunk_idx + 1;
								zero_count = 0;
							}
						}
					}
				}
				config.num_of_none_zero_output_features[out][chunk_id] = chunk_idx;
				while((config.num_of_none_zero_input_features[out][chunk_id]%I)!=0){
					config.compressed_input_feature_index[out][chunk_id][chunk_idx] = 0;
					config.compressed_input_features[out][chunk_id][chunk_idx] = 0;
					config.num_of_none_zero_input_features[out][chunk_id]++;
					cout<<"insert zero in feature: input channel "<<out<<" block["<<j<<"]["<<k<<"]"<<endl;
					chunk_idx = chunk_idx + 1;
				}
			}
		}
	}

	for (output_channel_t i=0;i<config.num_of_kernels_per_group;i++){
		for (dimension_t j=0;j<config.vertical_output_feature_chunk_num;j++){
			for (dimension_t k=0;k<config.horizontal_output_feature_chunk_num;k++){
				for (dimension_t l=0;l<MAX_FEATURES_ROW_PER_CHUNK;l++){
					for (dimension_t m=0;m<MAX_FEATURES_COL_PER_CHUNK;m++){
						PE[j*config.horizontal_output_feature_chunk_num+k].acc.clear(i,l,m);
					}
				}
			}
		}
	}
#endif
}


void inline FetchNextIFeatureMap(){
	//cout<<"fetch next I featuremap"<<endl;
	for (pe_t i=0;i<NUM_OF_PEs;i++){
		PE[i].FetchNextIFeatureMap();
	}
}


void inline ConnectAllProcessElement(struct pe_config& config){
#ifdef INPUT_HALOS
	for (pe_t i=0;i<config.vertical_input_feature_chunk_num;i++){
		for (pe_t j=0;j<config.horizontal_input_feature_chunk_num;j++){
			if (j<(config.horizontal_input_feature_chunk_num-1)){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[EAST_PORT] = &east_halos_channel[i][j];
				PE[i*config.horizontal_input_feature_chunk_num+j+1].output_halos[WEST_PORT] = &east_halos_channel[i][j];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[EAST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[EAST_PORT] = NULL;
			}
			if (j>0){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[WEST_PORT] = &west_halos_channel[i][j-1];
				PE[i*config.horizontal_input_feature_chunk_num+j-1].output_halos[EAST_PORT] = &west_halos_channel[i][j-1];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[WEST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[WEST_PORT] = NULL;
			}
			if (i>0){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_PORT] = &north_halos_channel[i-1][j];
				PE[(i-1)*config.horizontal_input_feature_chunk_num+j].output_halos[SOUTH_PORT] = &north_halos_channel[i-1][j];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[NORTH_PORT] = NULL;
			}
			if (i<(config.vertical_input_feature_chunk_num-1)){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_PORT] = &south_halos_channel[i][j];
				PE[(i+1)*config.horizontal_input_feature_chunk_num+j].output_halos[NORTH_PORT] = &south_halos_channel[i][j];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[SOUTH_PORT] = NULL;
			}
		}
	}

	for (pe_t i=0;i<config.vertical_input_feature_chunk_num;i++){
		for (pe_t j=0;j<config.horizontal_input_feature_chunk_num;j++){
			if ((i<(config.vertical_input_feature_chunk_num-1)) && (j<(config.horizontal_input_feature_chunk_num-1))){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_EAST_PORT] = &south_east_halos_channel[i][j];
				PE[(i+1)*config.horizontal_input_feature_chunk_num+j+1].output_halos[NORTH_WEST_PORT] = &south_east_halos_channel[i][j];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_EAST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[SOUTH_EAST_PORT] = NULL;
			}
			if ((i>0) && (j>0)){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_WEST_PORT] = &north_west_halos_channel[i-1][j-1];
				PE[(i-1)*config.horizontal_input_feature_chunk_num+j-1].output_halos[SOUTH_EAST_PORT] = &north_west_halos_channel[i-1][j-1];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_WEST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[NORTH_WEST_PORT] = NULL;
			}
			if ((i>0) && (j<(config.horizontal_input_feature_chunk_num-1))){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_EAST_PORT] = &north_east_halos_channel[i-1][j];
				PE[(i-1)*config.horizontal_input_feature_chunk_num+j+1].output_halos[SOUTH_WEST_PORT] = &north_east_halos_channel[i-1][j];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[NORTH_EAST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[NORTH_EAST_PORT] = NULL;
			}
			if ((i<(config.vertical_input_feature_chunk_num-1)) && (j>0)){
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_WEST_PORT] = &south_west_halos_channel[i][j-1];
				PE[(i+1)*config.horizontal_input_feature_chunk_num+j-1].output_halos[NORTH_EAST_PORT] = &south_west_halos_channel[i][j-1];
			}else{
				PE[i*config.horizontal_input_feature_chunk_num+j].input_halos[SOUTH_WEST_PORT] = NULL;
				PE[i*config.horizontal_input_feature_chunk_num+j].output_halos[SOUTH_WEST_PORT] = NULL;
			}
		}
	}
#endif
}


void inline ResetAllProcessElement(pe_config& config){
	for (pe_t i=0;i<config.vertical_input_feature_chunk_num;i++){
		for (pe_t j=0;j<config.horizontal_input_feature_chunk_num;j++){
			PE[i*config.horizontal_input_feature_chunk_num+j].ResetProcessElement(i,j,config);
		}
	}
}


int Accelerator(struct fpga_config& config){

	zero_t index_buf[F];
	weight_t weight_buf[F];

	ConnectAllProcessElement(config.config);

	ResetAllProcessElement(config.config);

	memcpy(max_num_of_none_zero_features,
			config.max_num_of_none_zero_input_features,
			config.input_channels*sizeof(feature_index_t));

	LoadCompressedWeights(config);

	LoadFeatureMapForPEs(config);

	for (output_channel_t i=0;i<config.num_of_output_channel_groups;i++){
		for (input_channel_t j=0;j<config.input_channels;j++){
			SetNextInputChannel(j);
			for(feature_index_t k=0;k<max_num_of_none_zero_features[j];k+=I){
				FetchNextIFeatureMap();
				for (weight_index_t l=0;l<num_of_weights_per_chunk[j][i];l+=F){
					memcpy(weight_buf,weight[j][i]+l,sizeof(weight_t)*F);
					memcpy(index_buf,zeros[j][i]+l,sizeof(zero_t)*F);
					BroadcastWeights(weight_buf,index_buf);
					AccumulateProduct();
				}
			}
		}
		CollectAndCompressResults(config,i);
	}

	return 0;
}
