--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jul 29 16:04:13 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            15 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_957__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_957__i0  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_957__i1 to \statemachine/state_957__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_957__i1 to \statemachine/state_957__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_957__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_257
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_957__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_957__i1  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_957__i1 to \statemachine/state_957__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_957__i1 to \statemachine/state_957__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_957__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_257
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.780ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_957__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_957__i2  (to sampled_modebutton +)

   Delay:                   4.060ns  (23.1% logic, 76.9% route), 2 logic levels.

 Constraint Details:

      4.060ns data_path \statemachine/state_957__i1 to \statemachine/state_957__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.780ns

 Path Details: \statemachine/state_957__i1 to \statemachine/state_957__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_957__i1 (from sampled_modebutton)
Route        14   e 1.865                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1_2_lut_3_lut
Route         3   e 1.258                                  \statemachine/state_2__N_257
                  --------
                    4.060  (23.1% logic, 76.9% route), 2 logic levels.

Report: 4.220 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets \POPtimers/freepcounter/trigger_N_224]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.439ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_224 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_224 +)

   Delay:                   6.401ns  (61.3% logic, 38.7% route), 9 logic levels.

 Constraint Details:

      6.401ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.439ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_224)
Route         4   e 1.398                                  reveal_ist_25_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_944_1445_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_944_1445_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8305
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_944_1445_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8306
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_944_1445_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8307
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_944_1445_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n3103
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1556_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8330
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8331
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1556_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_208[15]
                  --------
                    6.401  (61.3% logic, 38.7% route), 9 logic levels.


Passed:  The following path meets requirements by 93.439ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_224 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_224 +)

   Delay:                   6.401ns  (61.3% logic, 38.7% route), 9 logic levels.

 Constraint Details:

      6.401ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.439ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_224)
Route         4   e 1.398                                  reveal_ist_25_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_944_1445_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_944_1445_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8305
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_944_1445_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3106
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1556_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8328
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8329
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8330
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8331
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1556_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_208[15]
                  --------
                    6.401  (61.3% logic, 38.7% route), 9 logic levels.


Passed:  The following path meets requirements by 93.439ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/freepcounter/count_i3  (from \POPtimers/freepcounter/trigger_N_224 +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger_N_224 +)

   Delay:                   6.401ns  (61.3% logic, 38.7% route), 9 logic levels.

 Constraint Details:

      6.401ns data_path \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.439ns

 Path Details: \POPtimers/freepcounter/count_i3 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i3 (from \POPtimers/freepcounter/trigger_N_224)
Route         4   e 1.398                                  reveal_ist_25_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_944_1445_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8304
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_944_1445_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n3108
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_1556_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8327
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8328
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8329
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8330
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1556_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8331
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1556_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_208[15]
                  --------
                    6.401  (61.3% logic, 38.7% route), 9 logic levels.

Report: 6.561 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            846 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 82.862ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.978ns  (32.3% logic, 67.7% route), 12 logic levels.

 Constraint Details:

     16.978ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.862ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[10]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i7244_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9056
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i3_3_lut_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n8916
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7487_4_lut_rep_126
Route        13   e 1.803                                  \TinyFPGA_A2_reveal_coretop_instance/n9626
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7493_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9113
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_552_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_567
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_71_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_566
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7348_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9162
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7349
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_527
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4444_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_156
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8485
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4451_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_431[0]
                  --------
                   16.978  (32.3% logic, 67.7% route), 12 logic levels.


Passed:  The following path meets requirements by 82.862ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i28  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.978ns  (32.3% logic, 67.7% route), 12 logic levels.

 Constraint Details:

     16.978ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i28 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.862ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i28 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i28 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[11]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i7244_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9056
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i3_3_lut_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n8916
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7487_4_lut_rep_126
Route        13   e 1.803                                  \TinyFPGA_A2_reveal_coretop_instance/n9626
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7493_4_lut_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9113
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_552_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_567
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_71_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_566
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7348_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9162
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7349
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_527
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4444_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_156
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8485
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4451_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_431[0]
                  --------
                   16.978  (32.3% logic, 67.7% route), 12 logic levels.


Passed:  The following path meets requirements by 83.007ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  16.833ns  (31.8% logic, 68.2% route), 12 logic levels.

 Constraint Details:

     16.833ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 83.007ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/shift_reg__i27 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route         2   e 1.198                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/addr[10]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i7244_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9056
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i3_3_lut_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n8916
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7487_4_lut_rep_126
Route        13   e 1.803                                  \TinyFPGA_A2_reveal_coretop_instance/n9626
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_550_i1_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_569
MUXL5       ---     0.233           BLUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/mux_552_i1
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_567
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_I_71_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_first_bit_N_566
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7348_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n9162
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i7349
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jtdo_N_527
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4444_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i3_4_lut_adj_156
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/n8485
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i4451_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/tm_crc_15__N_431[0]
                  --------
                   16.833  (31.8% logic, 68.2% route), 12 logic levels.

Report: 17.138 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \POPtimers/piecounter/trigger_N_188]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger_N_188 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_188 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger_N_188)
Route         4   e 1.398                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_940_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8337
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_940_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n3125
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1557_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8313
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8314
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8315
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8316
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8317
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_172[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger_N_188 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_188 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger_N_188)
Route         4   e 1.398                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_940_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8337
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_940_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n3126
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_1557_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8312
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8313
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8314
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8315
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8316
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8317
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_172[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.


Passed:  The following path meets requirements by 93.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger_N_188 +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger_N_188 +)

   Delay:                   6.578ns  (62.0% logic, 38.0% route), 10 logic levels.

 Constraint Details:

      6.578ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.262ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger_N_188)
Route         4   e 1.398                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_940_1447_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8337
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_940_1447_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8338
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_940_1447_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8339
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_940_1447_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8340
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_940_1447_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n3120
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1557_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8315
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8316
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1557_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8317
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1557_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_172[15]
                  --------
                    6.578  (62.0% logic, 38.0% route), 10 logic levels.

Report: 6.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_debug_N]
            544 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 89.737ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_enbl_i0_i0  (from clk_debug_N +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0  (to clk_debug_N +)

   Delay:                  10.103ns  (31.1% logic, 68.9% route), 7 logic levels.

 Constraint Details:

     10.103ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_enbl_i0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 89.737ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_enbl_i0_i0 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trig_enbl_i0_i0 (from clk_debug_N)
Route         3   e 1.315                                  trig_enbl[0]
LUT4        ---     0.493              B to Z              i5_3_lut
Route         1   e 0.941                                  n1
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/addr_0__N_803_bdd_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9589
MUXL5       ---     0.233             D1 to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7367
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9181
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i19_3_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n8
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mux_133_i1_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n610
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i4198_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_15__N_1184[0]
                  --------
                   10.103  (31.1% logic, 68.9% route), 7 logic levels.


Passed:  The following path meets requirements by 89.854ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402  (from clk_debug_N +)
   Destination:    FD1P3DX    D              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0  (to clk_debug_N +)

   Delay:                   9.986ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.986ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 89.854ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mem_full_cntr[0]_402 (from clk_debug_N)
Route         2   e 1.198                                  mem_full_cntr[0]
LUT4        ---     0.493              A to Z              i5_3_lut
Route         1   e 0.941                                  n1
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/addr_0__N_803_bdd_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9589
MUXL5       ---     0.233             D1 to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i7367
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n9181
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i19_3_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n8
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/mux_133_i1_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/n610
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/i4198_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/rd_dout_tm_15__N_1184[0]
                  --------
                    9.986  (31.5% logic, 68.5% route), 7 logic levels.


Passed:  The following path meets requirements by 90.336ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to clk_debug_N +)

   Delay:                   9.379ns  (25.8% logic, 74.2% route), 5 logic levels.

 Constraint Details:

      9.379ns data_path \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 90.336ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug_N)
Route         5   e 1.462                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_2_lut_rep_133_3_lut
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9633
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/decode_u/i2082_4_lut
Route         4   e 1.340                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n3414
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/i1_3_lut_rep_100_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9600
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_69
                  --------
                    9.379  (25.8% logic, 74.2% route), 5 logic levels.

Report: 10.263 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets clk_2M5]
            995 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_680_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n8352
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n8353
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n8354
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n8355
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n8356
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n8357
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n8358
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n8359
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_680_add_2_17
Route         1   e 0.941                                  \POPtimers/n1244
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  \POPtimers/MW
LUT4        ---     0.493              A to Z              \POPtimers/SMstate[1]_bdd_4_lut
Route         1   e 0.020                                  \POPtimers/n9424
MUXL5       ---     0.233           BLUT to Z              \POPtimers/i7538
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/MW4/sub_680_add_2_1
Route         1   e 0.020                                  \POPtimers/MW4/n8352
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_3
Route         1   e 0.020                                  \POPtimers/MW4/n8353
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_5
Route         1   e 0.020                                  \POPtimers/MW4/n8354
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_7
Route         1   e 0.020                                  \POPtimers/MW4/n8355
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_9
Route         1   e 0.020                                  \POPtimers/MW4/n8356
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_11
Route         1   e 0.020                                  \POPtimers/MW4/n8357
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_13
Route         1   e 0.020                                  \POPtimers/MW4/n8358
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW4/sub_680_add_2_15
Route         1   e 0.020                                  \POPtimers/MW4/n8359
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW4/sub_680_add_2_17
Route         1   e 0.941                                  \POPtimers/n1244
LUT4        ---     0.493              B to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  \POPtimers/MW
LUT4        ---     0.493              A to Z              \POPtimers/SMstate[1]_bdd_4_lut_7537
Route         1   e 0.020                                  \POPtimers/n9423
MUXL5       ---     0.233           ALUT to Z              \POPtimers/i7538
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.


Passed:  The following path meets requirements by 39.418ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i0  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_92  (to clk_2M5 +)

   Delay:                  10.422ns  (44.9% logic, 55.1% route), 14 logic levels.

 Constraint Details:

     10.422ns data_path \POPtimers/gatedcount_i0 to MW_output_92 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.418ns

 Path Details: \POPtimers/gatedcount_i0 to MW_output_92

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i0 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[0]
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/MW3/sub_678_add_2_1
Route         1   e 0.020                                  \POPtimers/MW3/n8252
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_3
Route         1   e 0.020                                  \POPtimers/MW3/n8253
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_5
Route         1   e 0.020                                  \POPtimers/MW3/n8254
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_7
Route         1   e 0.020                                  \POPtimers/MW3/n8255
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_9
Route         1   e 0.020                                  \POPtimers/MW3/n8256
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_11
Route         1   e 0.020                                  \POPtimers/MW3/n8257
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_13
Route         1   e 0.020                                  \POPtimers/MW3/n8258
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/MW3/sub_678_add_2_15
Route         1   e 0.020                                  \POPtimers/MW3/n8259
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/MW3/sub_678_add_2_17
Route         1   e 0.941                                  \POPtimers/pi2started
LUT4        ---     0.493              A to Z              \POPtimers/pi2started_I_0_2_lut
Route         1   e 0.941                                  \POPtimers/MW_N_75
LUT4        ---     0.493              B to Z              \POPtimers/MW_I_0_4_lut
Route         2   e 1.141                                  \POPtimers/MW
LUT4        ---     0.493              A to Z              \POPtimers/SMstate[1]_bdd_4_lut_7537
Route         1   e 0.020                                  \POPtimers/n9423
MUXL5       ---     0.233           ALUT to Z              \POPtimers/i7538
Route         1   e 0.941                                  MW_output_N_40
                  --------
                   10.422  (44.9% logic, 55.1% route), 14 logic levels.

Report: 10.582 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     4.220 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger_N_224]  |   100.000 ns|     6.561 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    17.138 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\POPtimers/piecounter/trigger_N_188]    |   100.000 ns|     6.738 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_debug_N]             |   100.000 ns|    10.263 ns|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   100.000 ns|    21.164 ns|    14  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  7228 paths, 1156 nets, and 2976 connections (68.3% coverage)


Peak memory: 77537280 bytes, TRCE: 6361088 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 
