

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sun May 24 23:13:18 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       store
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_epoch  |        ?|        ?|         5|          1|          1|     ?|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1097|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       30|      -|     1995|     1715|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      131|     -|
|Register             |        0|      -|     3180|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       30|      0|     5175|     2975|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |store_add_512ns_512ns_512_2_1_U1  |store_add_512ns_512ns_512_2_1  |        0|      0|   580|   130|    0|
    |store_sink_m_axi_U                |store_sink_m_axi               |       30|      0|  1415|  1585|    0|
    +----------------------------------+-------------------------------+---------+-------+------+------+-----+
    |Total                             |                               |       30|      0|  1995|  1715|    0|
    +----------------------------------+-------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln209_1_fu_255_p2             |     +    |      0|  0|  517|         512|         512|
    |add_ln209_2_fu_259_p2             |     +    |      0|  0|  517|         512|         512|
    |i_fu_227_p2                       |     +    |      0|  0|   31|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|    2|           1|           1|
    |icmp_ln51_fu_222_p2               |   icmp   |      0|  0|   20|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1097|        1094|        1064|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_186              |   9|          2|   31|         62|
    |sink_blk_n_AW            |   9|          2|    1|          2|
    |sink_blk_n_B             |   9|          2|    1|          2|
    |sink_blk_n_W             |   9|          2|    1|          2|
    |source_0_fifo_V_blk_n    |   9|          2|    1|          2|
    |source_1_fifo_V_blk_n    |   9|          2|    1|          2|
    |source_2_fifo_V_blk_n    |   9|          2|    1|          2|
    |source_3_fifo_V_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 131|         28|   41|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln209_2_reg_309                 |  512|   0|  512|          0|
    |add_ln209_reg_304                   |  512|   0|  512|          0|
    |ap_CS_fsm                           |    7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |i_0_reg_186                         |   31|   0|   31|          0|
    |icmp_ln51_reg_275                   |    1|   0|    1|          0|
    |trunc_ln83_2_reg_294                |  512|   0|  512|          0|
    |trunc_ln83_2_reg_294_pp0_iter2_reg  |  512|   0|  512|          0|
    |trunc_ln83_3_reg_299                |  512|   0|  512|          0|
    |trunc_ln83_3_reg_299_pp0_iter2_reg  |  512|   0|  512|          0|
    |icmp_ln51_reg_275                   |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 3180|  32| 3117|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |       store       | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |       store       | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |       store       | return value |
|ap_done                  | out |    1| ap_ctrl_hs |       store       | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |       store       | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |       store       | return value |
|m_axi_sink_AWVALID       | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWREADY       |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWADDR        | out |   64|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWID          | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWLEN         | out |    8|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWSIZE        | out |    3|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWBURST       | out |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWLOCK        | out |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWCACHE       | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWPROT        | out |    3|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWQOS         | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWREGION      | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_AWUSER        | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WVALID        | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WREADY        |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WDATA         | out |  512|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WSTRB         | out |   64|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WLAST         | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WID           | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_WUSER         | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARVALID       | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARREADY       |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARADDR        | out |   64|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARID          | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARLEN         | out |    8|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARSIZE        | out |    3|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARBURST       | out |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARLOCK        | out |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARCACHE       | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARPROT        | out |    3|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARQOS         | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARREGION      | out |    4|    m_axi   |        sink       |    pointer   |
|m_axi_sink_ARUSER        | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RVALID        |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RREADY        | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RDATA         |  in |  512|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RLAST         |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RID           |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RUSER         |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_RRESP         |  in |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_BVALID        |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_BREADY        | out |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_BRESP         |  in |    2|    m_axi   |        sink       |    pointer   |
|m_axi_sink_BID           |  in |    1|    m_axi   |        sink       |    pointer   |
|m_axi_sink_BUSER         |  in |    1|    m_axi   |        sink       |    pointer   |
|sink_V                   |  in |   64|   ap_none  |       sink_V      |    scalar    |
|source_0_fifo_V_dout     |  in |  513|   ap_fifo  |  source_0_fifo_V  |    pointer   |
|source_0_fifo_V_empty_n  |  in |    1|   ap_fifo  |  source_0_fifo_V  |    pointer   |
|source_0_fifo_V_read     | out |    1|   ap_fifo  |  source_0_fifo_V  |    pointer   |
|source_0_peek_val        |  in |  513|   ap_none  | source_0_peek_val |    pointer   |
|source_1_fifo_V_dout     |  in |  513|   ap_fifo  |  source_1_fifo_V  |    pointer   |
|source_1_fifo_V_empty_n  |  in |    1|   ap_fifo  |  source_1_fifo_V  |    pointer   |
|source_1_fifo_V_read     | out |    1|   ap_fifo  |  source_1_fifo_V  |    pointer   |
|source_1_peek_val        |  in |  513|   ap_none  | source_1_peek_val |    pointer   |
|source_2_fifo_V_dout     |  in |  513|   ap_fifo  |  source_2_fifo_V  |    pointer   |
|source_2_fifo_V_empty_n  |  in |    1|   ap_fifo  |  source_2_fifo_V  |    pointer   |
|source_2_fifo_V_read     | out |    1|   ap_fifo  |  source_2_fifo_V  |    pointer   |
|source_2_peek_val        |  in |  513|   ap_none  | source_2_peek_val |    pointer   |
|source_3_fifo_V_dout     |  in |  513|   ap_fifo  |  source_3_fifo_V  |    pointer   |
|source_3_fifo_V_empty_n  |  in |    1|   ap_fifo  |  source_3_fifo_V  |    pointer   |
|source_3_fifo_V_read     | out |    1|   ap_fifo  |  source_3_fifo_V  |    pointer   |
|source_3_peek_val        |  in |  513|   ap_none  | source_3_peek_val |    pointer   |
|data_num                 |  in |   32|   ap_none  |      data_num     |    scalar    |
+-------------------------+-----+-----+------------+-------------------+--------------+

