// Seed: 1336997700
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4, id_5;
  assign id_5 = 1 + 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output logic id_5,
    input wor id_6,
    output wand id_7,
    input wand id_8
);
  assign id_5 = id_1;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
  always id_5 <= id_0;
endmodule
