// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sun Sep  9 16:00:23 2018
// Host        : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_microblaze_0_0_sim_netlist.v
// Design      : design_1_microblaze_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s50csga324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_microblaze_0_0,MicroBlaze,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "MicroBlaze,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (Clk,
    Reset,
    Interrupt,
    Interrupt_Address,
    Interrupt_Ack,
    Instr_Addr,
    Instr,
    IFetch,
    I_AS,
    IReady,
    IWAIT,
    ICE,
    IUE,
    Data_Addr,
    Data_Read,
    Data_Write,
    D_AS,
    Read_Strobe,
    Write_Strobe,
    DReady,
    DWait,
    DCE,
    DUE,
    Byte_Enable,
    M_AXI_DP_AWADDR,
    M_AXI_DP_AWPROT,
    M_AXI_DP_AWVALID,
    M_AXI_DP_AWREADY,
    M_AXI_DP_WDATA,
    M_AXI_DP_WSTRB,
    M_AXI_DP_WVALID,
    M_AXI_DP_WREADY,
    M_AXI_DP_BRESP,
    M_AXI_DP_BVALID,
    M_AXI_DP_BREADY,
    M_AXI_DP_ARADDR,
    M_AXI_DP_ARPROT,
    M_AXI_DP_ARVALID,
    M_AXI_DP_ARREADY,
    M_AXI_DP_RDATA,
    M_AXI_DP_RRESP,
    M_AXI_DP_RVALID,
    M_AXI_DP_RREADY,
    Dbg_Clk,
    Dbg_TDI,
    Dbg_TDO,
    Dbg_Reg_En,
    Dbg_Shift,
    Dbg_Capture,
    Dbg_Update,
    Debug_Rst,
    Dbg_Disable,
    M_AXI_IC_AWID,
    M_AXI_IC_AWADDR,
    M_AXI_IC_AWLEN,
    M_AXI_IC_AWSIZE,
    M_AXI_IC_AWBURST,
    M_AXI_IC_AWLOCK,
    M_AXI_IC_AWCACHE,
    M_AXI_IC_AWPROT,
    M_AXI_IC_AWQOS,
    M_AXI_IC_AWVALID,
    M_AXI_IC_AWREADY,
    M_AXI_IC_WDATA,
    M_AXI_IC_WSTRB,
    M_AXI_IC_WLAST,
    M_AXI_IC_WVALID,
    M_AXI_IC_WREADY,
    M_AXI_IC_BID,
    M_AXI_IC_BRESP,
    M_AXI_IC_BVALID,
    M_AXI_IC_BREADY,
    M_AXI_IC_ARID,
    M_AXI_IC_ARADDR,
    M_AXI_IC_ARLEN,
    M_AXI_IC_ARSIZE,
    M_AXI_IC_ARBURST,
    M_AXI_IC_ARLOCK,
    M_AXI_IC_ARCACHE,
    M_AXI_IC_ARPROT,
    M_AXI_IC_ARQOS,
    M_AXI_IC_ARVALID,
    M_AXI_IC_ARREADY,
    M_AXI_IC_RID,
    M_AXI_IC_RDATA,
    M_AXI_IC_RRESP,
    M_AXI_IC_RLAST,
    M_AXI_IC_RVALID,
    M_AXI_IC_RREADY,
    M_AXI_DC_AWID,
    M_AXI_DC_AWADDR,
    M_AXI_DC_AWLEN,
    M_AXI_DC_AWSIZE,
    M_AXI_DC_AWBURST,
    M_AXI_DC_AWLOCK,
    M_AXI_DC_AWCACHE,
    M_AXI_DC_AWPROT,
    M_AXI_DC_AWQOS,
    M_AXI_DC_AWVALID,
    M_AXI_DC_AWREADY,
    M_AXI_DC_WDATA,
    M_AXI_DC_WSTRB,
    M_AXI_DC_WLAST,
    M_AXI_DC_WVALID,
    M_AXI_DC_WREADY,
    M_AXI_DC_BRESP,
    M_AXI_DC_BID,
    M_AXI_DC_BVALID,
    M_AXI_DC_BREADY,
    M_AXI_DC_ARID,
    M_AXI_DC_ARADDR,
    M_AXI_DC_ARLEN,
    M_AXI_DC_ARSIZE,
    M_AXI_DC_ARBURST,
    M_AXI_DC_ARLOCK,
    M_AXI_DC_ARCACHE,
    M_AXI_DC_ARPROT,
    M_AXI_DC_ARQOS,
    M_AXI_DC_ARVALID,
    M_AXI_DC_ARREADY,
    M_AXI_DC_RID,
    M_AXI_DC_RDATA,
    M_AXI_DC_RRESP,
    M_AXI_DC_RLAST,
    M_AXI_DC_RVALID,
    M_AXI_DC_RREADY);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLK.CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME CLK.CLK, ASSOCIATED_BUSIF M0_AXIS:S0_AXIS:M1_AXIS:S1_AXIS:M2_AXIS:S2_AXIS:M3_AXIS:S3_AXIS:M4_AXIS:S4_AXIS:M5_AXIS:S5_AXIS:M6_AXIS:S6_AXIS:M7_AXIS:S7_AXIS:M8_AXIS:S8_AXIS:M9_AXIS:S9_AXIS:M10_AXIS:S10_AXIS:M11_AXIS:S11_AXIS:M12_AXIS:S12_AXIS:M13_AXIS:S13_AXIS:M14_AXIS:S14_AXIS:M15_AXIS:S15_AXIS:DLMB:ILMB:M_AXI_DP:M_AXI_IP:M_AXI_DC:M_AXI_IC:M_ACE_DC:M_ACE_IC:MON_DLMB:MON_ILMB:MON_AXI_DP:MON_AXI_IP:MON_AXI_DC:MON_AXI_IC:MON_ACE_DC:MON_ACE_IC, ASSOCIATED_RESET Reset, FREQ_HZ 81247969, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk" *) input Clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RST.RESET RST" *) (* x_interface_parameter = "XIL_INTERFACENAME RST.RESET, POLARITY ACTIVE_HIGH, TYPE PROCESSOR" *) input Reset;
  (* x_interface_info = "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, LOW_LATENCY 0" *) input Interrupt;
  (* x_interface_info = "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ADDRESS" *) input [0:31]Interrupt_Address;
  (* x_interface_info = "xilinx.com:interface:mbinterrupt:1.0 INTERRUPT ACK" *) output [0:1]Interrupt_Ack;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB ABUS" *) (* x_interface_parameter = "XIL_INTERFACENAME ILMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_ONLY" *) output [0:31]Instr_Addr;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB READDBUS" *) input [0:31]Instr;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB READSTROBE" *) output IFetch;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB ADDRSTROBE" *) output I_AS;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB READY" *) input IReady;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB WAIT" *) input IWAIT;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB CE" *) input ICE;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 ILMB UE" *) input IUE;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB ABUS" *) (* x_interface_parameter = "XIL_INTERFACENAME DLMB, ADDR_WIDTH 32, DATA_WIDTH 32, READ_WRITE_MODE READ_WRITE" *) output [0:31]Data_Addr;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB READDBUS" *) input [0:31]Data_Read;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB WRITEDBUS" *) output [0:31]Data_Write;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB ADDRSTROBE" *) output D_AS;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB READSTROBE" *) output Read_Strobe;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB WRITESTROBE" *) output Write_Strobe;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB READY" *) input DReady;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB WAIT" *) input DWait;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB CE" *) input DCE;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB UE" *) input DUE;
  (* x_interface_info = "xilinx.com:interface:lmb:1.0 DLMB BE" *) output [0:3]Byte_Enable;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_DP, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 0, DATA_WIDTH 32, ADDR_WIDTH 32, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 1, PROTOCOL AXI4LITE, FREQ_HZ 81247969, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]M_AXI_DP_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP AWPROT" *) output [2:0]M_AXI_DP_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP AWVALID" *) output M_AXI_DP_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP AWREADY" *) input M_AXI_DP_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP WDATA" *) output [31:0]M_AXI_DP_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP WSTRB" *) output [3:0]M_AXI_DP_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP WVALID" *) output M_AXI_DP_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP WREADY" *) input M_AXI_DP_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP BRESP" *) input [1:0]M_AXI_DP_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP BVALID" *) input M_AXI_DP_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP BREADY" *) output M_AXI_DP_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP ARADDR" *) output [31:0]M_AXI_DP_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP ARPROT" *) output [2:0]M_AXI_DP_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP ARVALID" *) output M_AXI_DP_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP ARREADY" *) input M_AXI_DP_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP RDATA" *) input [31:0]M_AXI_DP_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP RRESP" *) input [1:0]M_AXI_DP_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP RVALID" *) input M_AXI_DP_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DP RREADY" *) output M_AXI_DP_RREADY;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG CLK" *) input Dbg_Clk;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG TDI" *) input Dbg_TDI;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG TDO" *) output Dbg_TDO;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG REG_EN" *) input [0:7]Dbg_Reg_En;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG SHIFT" *) input Dbg_Shift;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG CAPTURE" *) input Dbg_Capture;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG UPDATE" *) input Dbg_Update;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG RST" *) input Debug_Rst;
  (* x_interface_info = "xilinx.com:interface:mbdebug:3.0 DEBUG DISABLE" *) input Dbg_Disable;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_IC, ID_WIDTH 0, READ_WRITE_MODE READ_ONLY, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, DATA_WIDTH 32, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, MAX_BURST_LENGTH 4, HAS_WSTRB 0, HAS_BRESP 0, FREQ_HZ 81247969, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk, NUM_WRITE_THREADS 1" *) output [0:0]M_AXI_IC_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWADDR" *) output [31:0]M_AXI_IC_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLEN" *) output [7:0]M_AXI_IC_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWSIZE" *) output [2:0]M_AXI_IC_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWBURST" *) output [1:0]M_AXI_IC_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWLOCK" *) output M_AXI_IC_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWCACHE" *) output [3:0]M_AXI_IC_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWPROT" *) output [2:0]M_AXI_IC_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWQOS" *) output [3:0]M_AXI_IC_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWVALID" *) output M_AXI_IC_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC AWREADY" *) input M_AXI_IC_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC WDATA" *) output [31:0]M_AXI_IC_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC WSTRB" *) output [3:0]M_AXI_IC_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC WLAST" *) output M_AXI_IC_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC WVALID" *) output M_AXI_IC_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC WREADY" *) input M_AXI_IC_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC BID" *) input [0:0]M_AXI_IC_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC BRESP" *) input [1:0]M_AXI_IC_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC BVALID" *) input M_AXI_IC_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC BREADY" *) output M_AXI_IC_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARID" *) output [0:0]M_AXI_IC_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARADDR" *) output [31:0]M_AXI_IC_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLEN" *) output [7:0]M_AXI_IC_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARSIZE" *) output [2:0]M_AXI_IC_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARBURST" *) output [1:0]M_AXI_IC_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARLOCK" *) output M_AXI_IC_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARCACHE" *) output [3:0]M_AXI_IC_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARPROT" *) output [2:0]M_AXI_IC_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARQOS" *) output [3:0]M_AXI_IC_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARVALID" *) output M_AXI_IC_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC ARREADY" *) input M_AXI_IC_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RID" *) input [0:0]M_AXI_IC_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RDATA" *) input [31:0]M_AXI_IC_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RRESP" *) input [1:0]M_AXI_IC_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RLAST" *) input M_AXI_IC_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RVALID" *) input M_AXI_IC_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_IC RREADY" *) output M_AXI_IC_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_DC, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, HAS_BURST 1, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 32, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, DATA_WIDTH 32, MAX_BURST_LENGTH 4, FREQ_HZ 81247969, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN design_1_mig_7series_0_0_ui_clk" *) output [0:0]M_AXI_DC_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWADDR" *) output [31:0]M_AXI_DC_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLEN" *) output [7:0]M_AXI_DC_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWSIZE" *) output [2:0]M_AXI_DC_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWBURST" *) output [1:0]M_AXI_DC_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWLOCK" *) output M_AXI_DC_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWCACHE" *) output [3:0]M_AXI_DC_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWPROT" *) output [2:0]M_AXI_DC_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWQOS" *) output [3:0]M_AXI_DC_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWVALID" *) output M_AXI_DC_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC AWREADY" *) input M_AXI_DC_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC WDATA" *) output [31:0]M_AXI_DC_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC WSTRB" *) output [3:0]M_AXI_DC_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC WLAST" *) output M_AXI_DC_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC WVALID" *) output M_AXI_DC_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC WREADY" *) input M_AXI_DC_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC BRESP" *) input [1:0]M_AXI_DC_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC BID" *) input [0:0]M_AXI_DC_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC BVALID" *) input M_AXI_DC_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC BREADY" *) output M_AXI_DC_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARID" *) output [0:0]M_AXI_DC_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARADDR" *) output [31:0]M_AXI_DC_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLEN" *) output [7:0]M_AXI_DC_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARSIZE" *) output [2:0]M_AXI_DC_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARBURST" *) output [1:0]M_AXI_DC_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARLOCK" *) output M_AXI_DC_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARCACHE" *) output [3:0]M_AXI_DC_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARPROT" *) output [2:0]M_AXI_DC_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARQOS" *) output [3:0]M_AXI_DC_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARVALID" *) output M_AXI_DC_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC ARREADY" *) input M_AXI_DC_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RID" *) input [0:0]M_AXI_DC_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RDATA" *) input [31:0]M_AXI_DC_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RRESP" *) input [1:0]M_AXI_DC_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RLAST" *) input M_AXI_DC_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RVALID" *) input M_AXI_DC_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_DC RREADY" *) output M_AXI_DC_RREADY;

  wire [0:3]Byte_Enable;
  wire Clk;
  wire DCE;
  wire DReady;
  wire DUE;
  wire DWait;
  wire D_AS;
  wire [0:31]Data_Addr;
  wire [0:31]Data_Read;
  wire [0:31]Data_Write;
  wire Dbg_Capture;
  wire Dbg_Clk;
  wire Dbg_Disable;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_Shift;
  wire Dbg_TDI;
  wire Dbg_TDO;
  wire Dbg_Update;
  wire Debug_Rst;
  wire ICE;
  wire IFetch;
  wire IReady;
  wire IUE;
  wire IWAIT;
  wire I_AS;
  wire [0:31]Instr;
  wire [0:31]Instr_Addr;
  wire Interrupt;
  wire [0:1]Interrupt_Ack;
  wire [0:31]Interrupt_Address;
  wire [31:0]M_AXI_DC_ARADDR;
  wire [1:0]M_AXI_DC_ARBURST;
  wire [3:0]M_AXI_DC_ARCACHE;
  wire [0:0]M_AXI_DC_ARID;
  wire [7:0]M_AXI_DC_ARLEN;
  wire M_AXI_DC_ARLOCK;
  wire [2:0]M_AXI_DC_ARPROT;
  wire [3:0]M_AXI_DC_ARQOS;
  wire M_AXI_DC_ARREADY;
  wire [2:0]M_AXI_DC_ARSIZE;
  wire M_AXI_DC_ARVALID;
  wire [31:0]M_AXI_DC_AWADDR;
  wire [1:0]M_AXI_DC_AWBURST;
  wire [3:0]M_AXI_DC_AWCACHE;
  wire [0:0]M_AXI_DC_AWID;
  wire [7:0]M_AXI_DC_AWLEN;
  wire M_AXI_DC_AWLOCK;
  wire [2:0]M_AXI_DC_AWPROT;
  wire [3:0]M_AXI_DC_AWQOS;
  wire M_AXI_DC_AWREADY;
  wire [2:0]M_AXI_DC_AWSIZE;
  wire M_AXI_DC_AWVALID;
  wire [0:0]M_AXI_DC_BID;
  wire M_AXI_DC_BREADY;
  wire [1:0]M_AXI_DC_BRESP;
  wire M_AXI_DC_BVALID;
  wire [31:0]M_AXI_DC_RDATA;
  wire [0:0]M_AXI_DC_RID;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RREADY;
  wire [1:0]M_AXI_DC_RRESP;
  wire M_AXI_DC_RVALID;
  wire [31:0]M_AXI_DC_WDATA;
  wire M_AXI_DC_WLAST;
  wire M_AXI_DC_WREADY;
  wire [3:0]M_AXI_DC_WSTRB;
  wire M_AXI_DC_WVALID;
  wire [31:0]M_AXI_DP_ARADDR;
  wire [2:0]M_AXI_DP_ARPROT;
  wire M_AXI_DP_ARREADY;
  wire M_AXI_DP_ARVALID;
  wire [31:0]M_AXI_DP_AWADDR;
  wire [2:0]M_AXI_DP_AWPROT;
  wire M_AXI_DP_AWREADY;
  wire M_AXI_DP_AWVALID;
  wire M_AXI_DP_BREADY;
  wire [1:0]M_AXI_DP_BRESP;
  wire M_AXI_DP_BVALID;
  wire [31:0]M_AXI_DP_RDATA;
  wire M_AXI_DP_RREADY;
  wire [1:0]M_AXI_DP_RRESP;
  wire M_AXI_DP_RVALID;
  wire [31:0]M_AXI_DP_WDATA;
  wire M_AXI_DP_WREADY;
  wire [3:0]M_AXI_DP_WSTRB;
  wire M_AXI_DP_WVALID;
  wire [31:0]M_AXI_IC_ARADDR;
  wire [1:0]M_AXI_IC_ARBURST;
  wire [3:0]M_AXI_IC_ARCACHE;
  wire [0:0]M_AXI_IC_ARID;
  wire [7:0]M_AXI_IC_ARLEN;
  wire M_AXI_IC_ARLOCK;
  wire [2:0]M_AXI_IC_ARPROT;
  wire [3:0]M_AXI_IC_ARQOS;
  wire M_AXI_IC_ARREADY;
  wire [2:0]M_AXI_IC_ARSIZE;
  wire M_AXI_IC_ARVALID;
  wire [31:0]M_AXI_IC_AWADDR;
  wire [1:0]M_AXI_IC_AWBURST;
  wire [3:0]M_AXI_IC_AWCACHE;
  wire [0:0]M_AXI_IC_AWID;
  wire [7:0]M_AXI_IC_AWLEN;
  wire M_AXI_IC_AWLOCK;
  wire [2:0]M_AXI_IC_AWPROT;
  wire [3:0]M_AXI_IC_AWQOS;
  wire M_AXI_IC_AWREADY;
  wire [2:0]M_AXI_IC_AWSIZE;
  wire M_AXI_IC_AWVALID;
  wire [0:0]M_AXI_IC_BID;
  wire M_AXI_IC_BREADY;
  wire [1:0]M_AXI_IC_BRESP;
  wire M_AXI_IC_BVALID;
  wire [31:0]M_AXI_IC_RDATA;
  wire [0:0]M_AXI_IC_RID;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RREADY;
  wire [1:0]M_AXI_IC_RRESP;
  wire M_AXI_IC_RVALID;
  wire [31:0]M_AXI_IC_WDATA;
  wire M_AXI_IC_WLAST;
  wire M_AXI_IC_WREADY;
  wire [3:0]M_AXI_IC_WSTRB;
  wire M_AXI_IC_WVALID;
  wire Read_Strobe;
  wire Reset;
  wire Write_Strobe;
  wire NLW_U0_Dbg_ARREADY_UNCONNECTED;
  wire NLW_U0_Dbg_AWREADY_UNCONNECTED;
  wire NLW_U0_Dbg_BVALID_UNCONNECTED;
  wire NLW_U0_Dbg_Continue_UNCONNECTED;
  wire NLW_U0_Dbg_Intr_UNCONNECTED;
  wire NLW_U0_Dbg_RVALID_UNCONNECTED;
  wire NLW_U0_Dbg_Trace_Valid_UNCONNECTED;
  wire NLW_U0_Dbg_WREADY_UNCONNECTED;
  wire NLW_U0_Dbg_Wakeup_UNCONNECTED;
  wire NLW_U0_Hibernate_UNCONNECTED;
  wire NLW_U0_M0_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M0_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M10_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M10_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M11_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M11_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M12_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M12_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M13_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M13_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M14_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M14_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M15_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M15_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M1_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M1_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M2_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M2_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M3_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M3_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M4_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M4_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M5_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M5_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M6_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M6_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M7_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M7_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M8_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M8_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_M9_AXIS_TLAST_UNCONNECTED;
  wire NLW_U0_M9_AXIS_TVALID_UNCONNECTED;
  wire NLW_U0_MB_Error_UNCONNECTED;
  wire NLW_U0_MB_Halted_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_RACK_UNCONNECTED;
  wire NLW_U0_M_AXI_DC_WACK_UNCONNECTED;
  wire NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED;
  wire NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED;
  wire NLW_U0_M_AXI_DP_WLAST_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_RACK_UNCONNECTED;
  wire NLW_U0_M_AXI_IC_WACK_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_BREADY_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_RREADY_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_WLAST_UNCONNECTED;
  wire NLW_U0_M_AXI_IP_WVALID_UNCONNECTED;
  wire NLW_U0_Pause_Ack_UNCONNECTED;
  wire NLW_U0_S0_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S10_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S11_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S12_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S13_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S14_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S15_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S1_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S2_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S3_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S4_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S5_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S6_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S7_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S8_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_S9_AXIS_TREADY_UNCONNECTED;
  wire NLW_U0_Sleep_UNCONNECTED;
  wire NLW_U0_Suspend_UNCONNECTED;
  wire NLW_U0_Trace_DCache_Hit_UNCONNECTED;
  wire NLW_U0_Trace_DCache_Rdy_UNCONNECTED;
  wire NLW_U0_Trace_DCache_Read_UNCONNECTED;
  wire NLW_U0_Trace_DCache_Req_UNCONNECTED;
  wire NLW_U0_Trace_Data_Access_UNCONNECTED;
  wire NLW_U0_Trace_Data_Read_UNCONNECTED;
  wire NLW_U0_Trace_Data_Write_UNCONNECTED;
  wire NLW_U0_Trace_Delay_Slot_UNCONNECTED;
  wire NLW_U0_Trace_EX_PipeRun_UNCONNECTED;
  wire NLW_U0_Trace_Exception_Taken_UNCONNECTED;
  wire NLW_U0_Trace_ICache_Hit_UNCONNECTED;
  wire NLW_U0_Trace_ICache_Rdy_UNCONNECTED;
  wire NLW_U0_Trace_ICache_Req_UNCONNECTED;
  wire NLW_U0_Trace_Jump_Hit_UNCONNECTED;
  wire NLW_U0_Trace_Jump_Taken_UNCONNECTED;
  wire NLW_U0_Trace_MB_Halted_UNCONNECTED;
  wire NLW_U0_Trace_MEM_PipeRun_UNCONNECTED;
  wire NLW_U0_Trace_OF_PipeRun_UNCONNECTED;
  wire NLW_U0_Trace_Reg_Write_UNCONNECTED;
  wire NLW_U0_Trace_Valid_Instr_UNCONNECTED;
  wire [1:0]NLW_U0_Dbg_BRESP_UNCONNECTED;
  wire [31:0]NLW_U0_Dbg_RDATA_UNCONNECTED;
  wire [1:0]NLW_U0_Dbg_RRESP_UNCONNECTED;
  wire [0:35]NLW_U0_Dbg_Trace_Data_UNCONNECTED;
  wire [0:7]NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED;
  wire [0:7]NLW_U0_Dbg_Trig_In_UNCONNECTED;
  wire [0:4095]NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED;
  wire [0:4095]NLW_U0_LOCKSTEP_Out_UNCONNECTED;
  wire [31:0]NLW_U0_M0_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M10_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M11_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M12_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M13_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M14_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M15_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M1_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M2_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M3_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M4_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M5_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M6_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M7_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M8_AXIS_TDATA_UNCONNECTED;
  wire [31:0]NLW_U0_M9_AXIS_TDATA_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED;
  wire [31:0]NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_DC_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_DP_ARID_UNCONNECTED;
  wire [7:0]NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_DP_AWID_UNCONNECTED;
  wire [7:0]NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED;
  wire [31:0]NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED;
  wire [4:0]NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_IC_WUSER_UNCONNECTED;
  wire [31:0]NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_IP_ARID_UNCONNECTED;
  wire [7:0]NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED;
  wire [31:0]NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_M_AXI_IP_AWID_UNCONNECTED;
  wire [7:0]NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED;
  wire [2:0]NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED;
  wire [31:0]NLW_U0_M_AXI_IP_WDATA_UNCONNECTED;
  wire [3:0]NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED;
  wire [255:0]NLW_U0_RAM_From_UNCONNECTED;
  wire [0:31]NLW_U0_Trace_Data_Address_UNCONNECTED;
  wire [0:3]NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED;
  wire [0:31]NLW_U0_Trace_Data_Write_Value_UNCONNECTED;
  wire [0:4]NLW_U0_Trace_Exception_Kind_UNCONNECTED;
  wire [0:31]NLW_U0_Trace_Instruction_UNCONNECTED;
  wire [0:14]NLW_U0_Trace_MSR_Reg_UNCONNECTED;
  wire [0:31]NLW_U0_Trace_New_Reg_Value_UNCONNECTED;
  wire [0:31]NLW_U0_Trace_PC_UNCONNECTED;
  wire [0:7]NLW_U0_Trace_PID_Reg_UNCONNECTED;
  wire [0:4]NLW_U0_Trace_Reg_Addr_UNCONNECTED;

  (* C_ADDR_TAG_BITS = "13" *) 
  (* C_ALLOW_DCACHE_WR = "1" *) 
  (* C_ALLOW_ICACHE_WR = "1" *) 
  (* C_AREA_OPTIMIZED = "0" *) 
  (* C_ASYNC_INTERRUPT = "1" *) 
  (* C_ASYNC_WAKEUP = "3" *) 
  (* C_AVOID_PRIMITIVES = "0" *) 
  (* C_BASE_VECTORS = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_BRANCH_TARGET_CACHE_SIZE = "0" *) 
  (* C_CACHE_BYTE_SIZE = "32768" *) 
  (* C_DADDR_SIZE = "32" *) 
  (* C_DATA_SIZE = "32" *) 
  (* C_DCACHE_ADDR_TAG = "13" *) 
  (* C_DCACHE_ALWAYS_USED = "1" *) 
  (* C_DCACHE_BASEADDR = "64'b0000000000000000000000000000000010000000000000000000000000000000" *) 
  (* C_DCACHE_BYTE_SIZE = "32768" *) 
  (* C_DCACHE_DATA_WIDTH = "0" *) 
  (* C_DCACHE_FORCE_TAG_LUTRAM = "0" *) 
  (* C_DCACHE_HIGHADDR = "64'b0000000000000000000000000000000010001111111111111111111111111111" *) 
  (* C_DCACHE_LINE_LEN = "4" *) 
  (* C_DCACHE_USE_WRITEBACK = "0" *) 
  (* C_DCACHE_VICTIMS = "0" *) 
  (* C_DEBUG_COUNTER_WIDTH = "32" *) 
  (* C_DEBUG_ENABLED = "1" *) 
  (* C_DEBUG_EVENT_COUNTERS = "5" *) 
  (* C_DEBUG_EXTERNAL_TRACE = "0" *) 
  (* C_DEBUG_INTERFACE = "0" *) 
  (* C_DEBUG_LATENCY_COUNTERS = "1" *) 
  (* C_DEBUG_PROFILE_SIZE = "0" *) 
  (* C_DEBUG_TRACE_ASYNC_RESET = "0" *) 
  (* C_DEBUG_TRACE_SIZE = "8192" *) 
  (* C_DIV_ZERO_EXCEPTION = "0" *) 
  (* C_DYNAMIC_BUS_SIZING = "0" *) 
  (* C_D_AXI = "1" *) 
  (* C_D_LMB = "1" *) 
  (* C_ECC_USE_CE_EXCEPTION = "0" *) 
  (* C_EDGE_IS_POSITIVE = "1" *) 
  (* C_ENDIANNESS = "1" *) 
  (* C_FAMILY = "spartan7" *) 
  (* C_FAULT_TOLERANT = "0" *) 
  (* C_FPU_EXCEPTION = "0" *) 
  (* C_FREQ = "81247969" *) 
  (* C_FSL_EXCEPTION = "0" *) 
  (* C_FSL_LINKS = "0" *) 
  (* C_IADDR_SIZE = "32" *) 
  (* C_ICACHE_ALWAYS_USED = "1" *) 
  (* C_ICACHE_BASEADDR = "64'b0000000000000000000000000000000010000000000000000000000000000000" *) 
  (* C_ICACHE_DATA_WIDTH = "0" *) 
  (* C_ICACHE_FORCE_TAG_LUTRAM = "0" *) 
  (* C_ICACHE_HIGHADDR = "64'b0000000000000000000000000000000010001111111111111111111111111111" *) 
  (* C_ICACHE_LINE_LEN = "4" *) 
  (* C_ICACHE_STREAMS = "0" *) 
  (* C_ICACHE_VICTIMS = "0" *) 
  (* C_ILL_OPCODE_EXCEPTION = "0" *) 
  (* C_IMPRECISE_EXCEPTIONS = "0" *) 
  (* C_INSTANCE = "design_1_microblaze_0_0" *) 
  (* C_INSTR_SIZE = "32" *) 
  (* C_INTERCONNECT = "2" *) 
  (* C_INTERRUPT_IS_EDGE = "0" *) 
  (* C_I_AXI = "0" *) 
  (* C_I_LMB = "1" *) 
  (* C_LOCKSTEP_MASTER = "0" *) 
  (* C_LOCKSTEP_SLAVE = "0" *) 
  (* C_M0_AXIS_DATA_WIDTH = "32" *) 
  (* C_M10_AXIS_DATA_WIDTH = "32" *) 
  (* C_M11_AXIS_DATA_WIDTH = "32" *) 
  (* C_M12_AXIS_DATA_WIDTH = "32" *) 
  (* C_M13_AXIS_DATA_WIDTH = "32" *) 
  (* C_M14_AXIS_DATA_WIDTH = "32" *) 
  (* C_M15_AXIS_DATA_WIDTH = "32" *) 
  (* C_M1_AXIS_DATA_WIDTH = "32" *) 
  (* C_M2_AXIS_DATA_WIDTH = "32" *) 
  (* C_M3_AXIS_DATA_WIDTH = "32" *) 
  (* C_M4_AXIS_DATA_WIDTH = "32" *) 
  (* C_M5_AXIS_DATA_WIDTH = "32" *) 
  (* C_M6_AXIS_DATA_WIDTH = "32" *) 
  (* C_M7_AXIS_DATA_WIDTH = "32" *) 
  (* C_M8_AXIS_DATA_WIDTH = "32" *) 
  (* C_M9_AXIS_DATA_WIDTH = "32" *) 
  (* C_MMU_DTLB_SIZE = "4" *) 
  (* C_MMU_ITLB_SIZE = "2" *) 
  (* C_MMU_PRIVILEGED_INSTR = "0" *) 
  (* C_MMU_TLB_ACCESS = "3" *) 
  (* C_MMU_ZONES = "16" *) 
  (* C_M_AXI_DC_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_DC_ARUSER_WIDTH = "5" *) 
  (* C_M_AXI_DC_AWUSER_WIDTH = "5" *) 
  (* C_M_AXI_DC_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DC_DATA_WIDTH = "32" *) 
  (* C_M_AXI_DC_EXCLUSIVE_ACCESS = "0" *) 
  (* C_M_AXI_DC_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_DC_THREAD_ID_WIDTH = "1" *) 
  (* C_M_AXI_DC_USER_VALUE = "31" *) 
  (* C_M_AXI_DC_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DP_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_DP_DATA_WIDTH = "32" *) 
  (* C_M_AXI_DP_EXCLUSIVE_ACCESS = "0" *) 
  (* C_M_AXI_DP_THREAD_ID_WIDTH = "1" *) 
  (* C_M_AXI_D_BUS_EXCEPTION = "0" *) 
  (* C_M_AXI_IC_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_IC_ARUSER_WIDTH = "5" *) 
  (* C_M_AXI_IC_AWUSER_WIDTH = "5" *) 
  (* C_M_AXI_IC_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_IC_DATA_WIDTH = "32" *) 
  (* C_M_AXI_IC_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_IC_THREAD_ID_WIDTH = "1" *) 
  (* C_M_AXI_IC_USER_VALUE = "31" *) 
  (* C_M_AXI_IC_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_IP_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_IP_DATA_WIDTH = "32" *) 
  (* C_M_AXI_IP_THREAD_ID_WIDTH = "1" *) 
  (* C_M_AXI_I_BUS_EXCEPTION = "0" *) 
  (* C_NUMBER_OF_PC_BRK = "1" *) 
  (* C_NUMBER_OF_RD_ADDR_BRK = "0" *) 
  (* C_NUMBER_OF_WR_ADDR_BRK = "0" *) 
  (* C_NUM_SYNC_FF_CLK = "2" *) 
  (* C_NUM_SYNC_FF_CLK_DEBUG = "2" *) 
  (* C_NUM_SYNC_FF_CLK_IRQ = "1" *) 
  (* C_NUM_SYNC_FF_DBG_CLK = "1" *) 
  (* C_NUM_SYNC_FF_DBG_TRACE_CLK = "2" *) 
  (* C_OPCODE_0x0_ILLEGAL = "0" *) 
  (* C_OPTIMIZATION = "0" *) 
  (* C_PC_WIDTH = "32" *) 
  (* C_PIADDR_SIZE = "32" *) 
  (* C_PVR = "0" *) 
  (* C_PVR_USER1 = "8'b00000000" *) 
  (* C_PVR_USER2 = "0" *) 
  (* C_RESET_MSR = "0" *) 
  (* C_S0_AXIS_DATA_WIDTH = "32" *) 
  (* C_S10_AXIS_DATA_WIDTH = "32" *) 
  (* C_S11_AXIS_DATA_WIDTH = "32" *) 
  (* C_S12_AXIS_DATA_WIDTH = "32" *) 
  (* C_S13_AXIS_DATA_WIDTH = "32" *) 
  (* C_S14_AXIS_DATA_WIDTH = "32" *) 
  (* C_S15_AXIS_DATA_WIDTH = "32" *) 
  (* C_S1_AXIS_DATA_WIDTH = "32" *) 
  (* C_S2_AXIS_DATA_WIDTH = "32" *) 
  (* C_S3_AXIS_DATA_WIDTH = "32" *) 
  (* C_S4_AXIS_DATA_WIDTH = "32" *) 
  (* C_S5_AXIS_DATA_WIDTH = "32" *) 
  (* C_S6_AXIS_DATA_WIDTH = "32" *) 
  (* C_S7_AXIS_DATA_WIDTH = "32" *) 
  (* C_S8_AXIS_DATA_WIDTH = "32" *) 
  (* C_S9_AXIS_DATA_WIDTH = "32" *) 
  (* C_SCO = "0" *) 
  (* C_UNALIGNED_EXCEPTIONS = "0" *) 
  (* C_USE_BARREL = "0" *) 
  (* C_USE_BRANCH_TARGET_CACHE = "0" *) 
  (* C_USE_CONFIG_RESET = "0" *) 
  (* C_USE_DCACHE = "1" *) 
  (* C_USE_DIV = "0" *) 
  (* C_USE_EXTENDED_FSL_INSTR = "0" *) 
  (* C_USE_EXT_BRK = "0" *) 
  (* C_USE_EXT_NM_BRK = "0" *) 
  (* C_USE_FPU = "0" *) 
  (* C_USE_HW_MUL = "0" *) 
  (* C_USE_ICACHE = "1" *) 
  (* C_USE_INTERRUPT = "1" *) 
  (* C_USE_MMU = "0" *) 
  (* C_USE_MSR_INSTR = "0" *) 
  (* C_USE_NON_SECURE = "0" *) 
  (* C_USE_PCMP_INSTR = "0" *) 
  (* C_USE_REORDER_INSTR = "1" *) 
  (* C_USE_STACK_PROTECTION = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze U0
       (.Byte_Enable(Byte_Enable),
        .Clk(Clk),
        .Config_Reset(1'b0),
        .DCE(DCE),
        .DEBUG_ACLK(1'b0),
        .DEBUG_ARESETN(1'b0),
        .DReady(DReady),
        .DUE(DUE),
        .DWait(DWait),
        .D_AS(D_AS),
        .Data_Addr(Data_Addr),
        .Data_Read(Data_Read),
        .Data_Write(Data_Write),
        .Dbg_ARADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Dbg_ARREADY(NLW_U0_Dbg_ARREADY_UNCONNECTED),
        .Dbg_ARVALID(1'b0),
        .Dbg_AWADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Dbg_AWREADY(NLW_U0_Dbg_AWREADY_UNCONNECTED),
        .Dbg_AWVALID(1'b0),
        .Dbg_BREADY(1'b0),
        .Dbg_BRESP(NLW_U0_Dbg_BRESP_UNCONNECTED[1:0]),
        .Dbg_BVALID(NLW_U0_Dbg_BVALID_UNCONNECTED),
        .Dbg_Capture(Dbg_Capture),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Continue(NLW_U0_Dbg_Continue_UNCONNECTED),
        .Dbg_Disable(Dbg_Disable),
        .Dbg_Intr(NLW_U0_Dbg_Intr_UNCONNECTED),
        .Dbg_RDATA(NLW_U0_Dbg_RDATA_UNCONNECTED[31:0]),
        .Dbg_RREADY(1'b0),
        .Dbg_RRESP(NLW_U0_Dbg_RRESP_UNCONNECTED[1:0]),
        .Dbg_RVALID(NLW_U0_Dbg_RVALID_UNCONNECTED),
        .Dbg_Reg_En(Dbg_Reg_En),
        .Dbg_Shift(Dbg_Shift),
        .Dbg_Stop(1'b0),
        .Dbg_TDI(Dbg_TDI),
        .Dbg_TDO(Dbg_TDO),
        .Dbg_Trace_Clk(1'b0),
        .Dbg_Trace_Data(NLW_U0_Dbg_Trace_Data_UNCONNECTED[0:35]),
        .Dbg_Trace_Ready(1'b0),
        .Dbg_Trace_Valid(NLW_U0_Dbg_Trace_Valid_UNCONNECTED),
        .Dbg_Trig_Ack_In({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Dbg_Trig_Ack_Out(NLW_U0_Dbg_Trig_Ack_Out_UNCONNECTED[0:7]),
        .Dbg_Trig_In(NLW_U0_Dbg_Trig_In_UNCONNECTED[0:7]),
        .Dbg_Trig_Out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Dbg_Update(Dbg_Update),
        .Dbg_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Dbg_WREADY(NLW_U0_Dbg_WREADY_UNCONNECTED),
        .Dbg_WVALID(1'b0),
        .Dbg_Wakeup(NLW_U0_Dbg_Wakeup_UNCONNECTED),
        .Debug_Rst(Debug_Rst),
        .Ext_BRK(1'b0),
        .Ext_NM_BRK(1'b0),
        .Hibernate(NLW_U0_Hibernate_UNCONNECTED),
        .ICE(ICE),
        .IFetch(IFetch),
        .IReady(IReady),
        .IUE(IUE),
        .IWAIT(IWAIT),
        .I_AS(I_AS),
        .Instr(Instr),
        .Instr_Addr(Instr_Addr),
        .Interrupt(Interrupt),
        .Interrupt_Ack(Interrupt_Ack),
        .Interrupt_Address(Interrupt_Address),
        .LOCKSTEP_Master_Out(NLW_U0_LOCKSTEP_Master_Out_UNCONNECTED[0:4095]),
        .LOCKSTEP_Out(NLW_U0_LOCKSTEP_Out_UNCONNECTED[0:4095]),
        .LOCKSTEP_Slave_In({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M0_AXIS_TDATA(NLW_U0_M0_AXIS_TDATA_UNCONNECTED[31:0]),
        .M0_AXIS_TLAST(NLW_U0_M0_AXIS_TLAST_UNCONNECTED),
        .M0_AXIS_TREADY(1'b0),
        .M0_AXIS_TVALID(NLW_U0_M0_AXIS_TVALID_UNCONNECTED),
        .M10_AXIS_TDATA(NLW_U0_M10_AXIS_TDATA_UNCONNECTED[31:0]),
        .M10_AXIS_TLAST(NLW_U0_M10_AXIS_TLAST_UNCONNECTED),
        .M10_AXIS_TREADY(1'b0),
        .M10_AXIS_TVALID(NLW_U0_M10_AXIS_TVALID_UNCONNECTED),
        .M11_AXIS_TDATA(NLW_U0_M11_AXIS_TDATA_UNCONNECTED[31:0]),
        .M11_AXIS_TLAST(NLW_U0_M11_AXIS_TLAST_UNCONNECTED),
        .M11_AXIS_TREADY(1'b0),
        .M11_AXIS_TVALID(NLW_U0_M11_AXIS_TVALID_UNCONNECTED),
        .M12_AXIS_TDATA(NLW_U0_M12_AXIS_TDATA_UNCONNECTED[31:0]),
        .M12_AXIS_TLAST(NLW_U0_M12_AXIS_TLAST_UNCONNECTED),
        .M12_AXIS_TREADY(1'b0),
        .M12_AXIS_TVALID(NLW_U0_M12_AXIS_TVALID_UNCONNECTED),
        .M13_AXIS_TDATA(NLW_U0_M13_AXIS_TDATA_UNCONNECTED[31:0]),
        .M13_AXIS_TLAST(NLW_U0_M13_AXIS_TLAST_UNCONNECTED),
        .M13_AXIS_TREADY(1'b0),
        .M13_AXIS_TVALID(NLW_U0_M13_AXIS_TVALID_UNCONNECTED),
        .M14_AXIS_TDATA(NLW_U0_M14_AXIS_TDATA_UNCONNECTED[31:0]),
        .M14_AXIS_TLAST(NLW_U0_M14_AXIS_TLAST_UNCONNECTED),
        .M14_AXIS_TREADY(1'b0),
        .M14_AXIS_TVALID(NLW_U0_M14_AXIS_TVALID_UNCONNECTED),
        .M15_AXIS_TDATA(NLW_U0_M15_AXIS_TDATA_UNCONNECTED[31:0]),
        .M15_AXIS_TLAST(NLW_U0_M15_AXIS_TLAST_UNCONNECTED),
        .M15_AXIS_TREADY(1'b0),
        .M15_AXIS_TVALID(NLW_U0_M15_AXIS_TVALID_UNCONNECTED),
        .M1_AXIS_TDATA(NLW_U0_M1_AXIS_TDATA_UNCONNECTED[31:0]),
        .M1_AXIS_TLAST(NLW_U0_M1_AXIS_TLAST_UNCONNECTED),
        .M1_AXIS_TREADY(1'b0),
        .M1_AXIS_TVALID(NLW_U0_M1_AXIS_TVALID_UNCONNECTED),
        .M2_AXIS_TDATA(NLW_U0_M2_AXIS_TDATA_UNCONNECTED[31:0]),
        .M2_AXIS_TLAST(NLW_U0_M2_AXIS_TLAST_UNCONNECTED),
        .M2_AXIS_TREADY(1'b0),
        .M2_AXIS_TVALID(NLW_U0_M2_AXIS_TVALID_UNCONNECTED),
        .M3_AXIS_TDATA(NLW_U0_M3_AXIS_TDATA_UNCONNECTED[31:0]),
        .M3_AXIS_TLAST(NLW_U0_M3_AXIS_TLAST_UNCONNECTED),
        .M3_AXIS_TREADY(1'b0),
        .M3_AXIS_TVALID(NLW_U0_M3_AXIS_TVALID_UNCONNECTED),
        .M4_AXIS_TDATA(NLW_U0_M4_AXIS_TDATA_UNCONNECTED[31:0]),
        .M4_AXIS_TLAST(NLW_U0_M4_AXIS_TLAST_UNCONNECTED),
        .M4_AXIS_TREADY(1'b0),
        .M4_AXIS_TVALID(NLW_U0_M4_AXIS_TVALID_UNCONNECTED),
        .M5_AXIS_TDATA(NLW_U0_M5_AXIS_TDATA_UNCONNECTED[31:0]),
        .M5_AXIS_TLAST(NLW_U0_M5_AXIS_TLAST_UNCONNECTED),
        .M5_AXIS_TREADY(1'b0),
        .M5_AXIS_TVALID(NLW_U0_M5_AXIS_TVALID_UNCONNECTED),
        .M6_AXIS_TDATA(NLW_U0_M6_AXIS_TDATA_UNCONNECTED[31:0]),
        .M6_AXIS_TLAST(NLW_U0_M6_AXIS_TLAST_UNCONNECTED),
        .M6_AXIS_TREADY(1'b0),
        .M6_AXIS_TVALID(NLW_U0_M6_AXIS_TVALID_UNCONNECTED),
        .M7_AXIS_TDATA(NLW_U0_M7_AXIS_TDATA_UNCONNECTED[31:0]),
        .M7_AXIS_TLAST(NLW_U0_M7_AXIS_TLAST_UNCONNECTED),
        .M7_AXIS_TREADY(1'b0),
        .M7_AXIS_TVALID(NLW_U0_M7_AXIS_TVALID_UNCONNECTED),
        .M8_AXIS_TDATA(NLW_U0_M8_AXIS_TDATA_UNCONNECTED[31:0]),
        .M8_AXIS_TLAST(NLW_U0_M8_AXIS_TLAST_UNCONNECTED),
        .M8_AXIS_TREADY(1'b0),
        .M8_AXIS_TVALID(NLW_U0_M8_AXIS_TVALID_UNCONNECTED),
        .M9_AXIS_TDATA(NLW_U0_M9_AXIS_TDATA_UNCONNECTED[31:0]),
        .M9_AXIS_TLAST(NLW_U0_M9_AXIS_TLAST_UNCONNECTED),
        .M9_AXIS_TREADY(1'b0),
        .M9_AXIS_TVALID(NLW_U0_M9_AXIS_TVALID_UNCONNECTED),
        .MB_Error(NLW_U0_MB_Error_UNCONNECTED),
        .MB_Halted(NLW_U0_MB_Halted_UNCONNECTED),
        .M_AXI_DC_ACADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_DC_ACPROT({1'b0,1'b0,1'b0}),
        .M_AXI_DC_ACREADY(NLW_U0_M_AXI_DC_ACREADY_UNCONNECTED),
        .M_AXI_DC_ACSNOOP({1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_DC_ACVALID(1'b0),
        .M_AXI_DC_ARADDR(M_AXI_DC_ARADDR),
        .M_AXI_DC_ARBAR(NLW_U0_M_AXI_DC_ARBAR_UNCONNECTED[1:0]),
        .M_AXI_DC_ARBURST(M_AXI_DC_ARBURST),
        .M_AXI_DC_ARCACHE(M_AXI_DC_ARCACHE),
        .M_AXI_DC_ARDOMAIN(NLW_U0_M_AXI_DC_ARDOMAIN_UNCONNECTED[1:0]),
        .M_AXI_DC_ARID(M_AXI_DC_ARID),
        .M_AXI_DC_ARLEN(M_AXI_DC_ARLEN),
        .M_AXI_DC_ARLOCK(M_AXI_DC_ARLOCK),
        .M_AXI_DC_ARPROT(M_AXI_DC_ARPROT),
        .M_AXI_DC_ARQOS(M_AXI_DC_ARQOS),
        .M_AXI_DC_ARREADY(M_AXI_DC_ARREADY),
        .M_AXI_DC_ARSIZE(M_AXI_DC_ARSIZE),
        .M_AXI_DC_ARSNOOP(NLW_U0_M_AXI_DC_ARSNOOP_UNCONNECTED[3:0]),
        .M_AXI_DC_ARUSER(NLW_U0_M_AXI_DC_ARUSER_UNCONNECTED[4:0]),
        .M_AXI_DC_ARVALID(M_AXI_DC_ARVALID),
        .M_AXI_DC_AWADDR(M_AXI_DC_AWADDR),
        .M_AXI_DC_AWBAR(NLW_U0_M_AXI_DC_AWBAR_UNCONNECTED[1:0]),
        .M_AXI_DC_AWBURST(M_AXI_DC_AWBURST),
        .M_AXI_DC_AWCACHE(M_AXI_DC_AWCACHE),
        .M_AXI_DC_AWDOMAIN(NLW_U0_M_AXI_DC_AWDOMAIN_UNCONNECTED[1:0]),
        .M_AXI_DC_AWID(M_AXI_DC_AWID),
        .M_AXI_DC_AWLEN(M_AXI_DC_AWLEN),
        .M_AXI_DC_AWLOCK(M_AXI_DC_AWLOCK),
        .M_AXI_DC_AWPROT(M_AXI_DC_AWPROT),
        .M_AXI_DC_AWQOS(M_AXI_DC_AWQOS),
        .M_AXI_DC_AWREADY(M_AXI_DC_AWREADY),
        .M_AXI_DC_AWSIZE(M_AXI_DC_AWSIZE),
        .M_AXI_DC_AWSNOOP(NLW_U0_M_AXI_DC_AWSNOOP_UNCONNECTED[2:0]),
        .M_AXI_DC_AWUSER(NLW_U0_M_AXI_DC_AWUSER_UNCONNECTED[4:0]),
        .M_AXI_DC_AWVALID(M_AXI_DC_AWVALID),
        .M_AXI_DC_BID(M_AXI_DC_BID),
        .M_AXI_DC_BREADY(M_AXI_DC_BREADY),
        .M_AXI_DC_BRESP(M_AXI_DC_BRESP),
        .M_AXI_DC_BUSER(1'b0),
        .M_AXI_DC_BVALID(M_AXI_DC_BVALID),
        .M_AXI_DC_CDDATA(NLW_U0_M_AXI_DC_CDDATA_UNCONNECTED[31:0]),
        .M_AXI_DC_CDLAST(NLW_U0_M_AXI_DC_CDLAST_UNCONNECTED),
        .M_AXI_DC_CDREADY(1'b0),
        .M_AXI_DC_CDVALID(NLW_U0_M_AXI_DC_CDVALID_UNCONNECTED),
        .M_AXI_DC_CRREADY(1'b0),
        .M_AXI_DC_CRRESP(NLW_U0_M_AXI_DC_CRRESP_UNCONNECTED[4:0]),
        .M_AXI_DC_CRVALID(NLW_U0_M_AXI_DC_CRVALID_UNCONNECTED),
        .M_AXI_DC_RACK(NLW_U0_M_AXI_DC_RACK_UNCONNECTED),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .M_AXI_DC_RID(M_AXI_DC_RID),
        .M_AXI_DC_RLAST(M_AXI_DC_RLAST),
        .M_AXI_DC_RREADY(M_AXI_DC_RREADY),
        .M_AXI_DC_RRESP(M_AXI_DC_RRESP),
        .M_AXI_DC_RUSER(1'b0),
        .M_AXI_DC_RVALID(M_AXI_DC_RVALID),
        .M_AXI_DC_WACK(NLW_U0_M_AXI_DC_WACK_UNCONNECTED),
        .M_AXI_DC_WDATA(M_AXI_DC_WDATA),
        .M_AXI_DC_WLAST(M_AXI_DC_WLAST),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .M_AXI_DC_WSTRB(M_AXI_DC_WSTRB),
        .M_AXI_DC_WUSER(NLW_U0_M_AXI_DC_WUSER_UNCONNECTED[0]),
        .M_AXI_DC_WVALID(M_AXI_DC_WVALID),
        .M_AXI_DP_ARADDR(M_AXI_DP_ARADDR),
        .M_AXI_DP_ARBURST(NLW_U0_M_AXI_DP_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_DP_ARCACHE(NLW_U0_M_AXI_DP_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_DP_ARID(NLW_U0_M_AXI_DP_ARID_UNCONNECTED[0]),
        .M_AXI_DP_ARLEN(NLW_U0_M_AXI_DP_ARLEN_UNCONNECTED[7:0]),
        .M_AXI_DP_ARLOCK(NLW_U0_M_AXI_DP_ARLOCK_UNCONNECTED),
        .M_AXI_DP_ARPROT(M_AXI_DP_ARPROT),
        .M_AXI_DP_ARQOS(NLW_U0_M_AXI_DP_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_DP_ARREADY(M_AXI_DP_ARREADY),
        .M_AXI_DP_ARSIZE(NLW_U0_M_AXI_DP_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_DP_ARVALID(M_AXI_DP_ARVALID),
        .M_AXI_DP_AWADDR(M_AXI_DP_AWADDR),
        .M_AXI_DP_AWBURST(NLW_U0_M_AXI_DP_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_DP_AWCACHE(NLW_U0_M_AXI_DP_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_DP_AWID(NLW_U0_M_AXI_DP_AWID_UNCONNECTED[0]),
        .M_AXI_DP_AWLEN(NLW_U0_M_AXI_DP_AWLEN_UNCONNECTED[7:0]),
        .M_AXI_DP_AWLOCK(NLW_U0_M_AXI_DP_AWLOCK_UNCONNECTED),
        .M_AXI_DP_AWPROT(M_AXI_DP_AWPROT),
        .M_AXI_DP_AWQOS(NLW_U0_M_AXI_DP_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_DP_AWREADY(M_AXI_DP_AWREADY),
        .M_AXI_DP_AWSIZE(NLW_U0_M_AXI_DP_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_DP_AWVALID(M_AXI_DP_AWVALID),
        .M_AXI_DP_BID(1'b0),
        .M_AXI_DP_BREADY(M_AXI_DP_BREADY),
        .M_AXI_DP_BRESP(M_AXI_DP_BRESP),
        .M_AXI_DP_BVALID(M_AXI_DP_BVALID),
        .M_AXI_DP_RDATA(M_AXI_DP_RDATA),
        .M_AXI_DP_RID(1'b0),
        .M_AXI_DP_RLAST(1'b0),
        .M_AXI_DP_RREADY(M_AXI_DP_RREADY),
        .M_AXI_DP_RRESP(M_AXI_DP_RRESP),
        .M_AXI_DP_RVALID(M_AXI_DP_RVALID),
        .M_AXI_DP_WDATA(M_AXI_DP_WDATA),
        .M_AXI_DP_WLAST(NLW_U0_M_AXI_DP_WLAST_UNCONNECTED),
        .M_AXI_DP_WREADY(M_AXI_DP_WREADY),
        .M_AXI_DP_WSTRB(M_AXI_DP_WSTRB),
        .M_AXI_DP_WVALID(M_AXI_DP_WVALID),
        .M_AXI_IC_ACADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_IC_ACPROT({1'b0,1'b0,1'b0}),
        .M_AXI_IC_ACREADY(NLW_U0_M_AXI_IC_ACREADY_UNCONNECTED),
        .M_AXI_IC_ACSNOOP({1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_IC_ACVALID(1'b0),
        .M_AXI_IC_ARADDR(M_AXI_IC_ARADDR),
        .M_AXI_IC_ARBAR(NLW_U0_M_AXI_IC_ARBAR_UNCONNECTED[1:0]),
        .M_AXI_IC_ARBURST(M_AXI_IC_ARBURST),
        .M_AXI_IC_ARCACHE(M_AXI_IC_ARCACHE),
        .M_AXI_IC_ARDOMAIN(NLW_U0_M_AXI_IC_ARDOMAIN_UNCONNECTED[1:0]),
        .M_AXI_IC_ARID(M_AXI_IC_ARID),
        .M_AXI_IC_ARLEN(M_AXI_IC_ARLEN),
        .M_AXI_IC_ARLOCK(M_AXI_IC_ARLOCK),
        .M_AXI_IC_ARPROT(M_AXI_IC_ARPROT),
        .M_AXI_IC_ARQOS(M_AXI_IC_ARQOS),
        .M_AXI_IC_ARREADY(M_AXI_IC_ARREADY),
        .M_AXI_IC_ARSIZE(M_AXI_IC_ARSIZE),
        .M_AXI_IC_ARSNOOP(NLW_U0_M_AXI_IC_ARSNOOP_UNCONNECTED[3:0]),
        .M_AXI_IC_ARUSER(NLW_U0_M_AXI_IC_ARUSER_UNCONNECTED[4:0]),
        .M_AXI_IC_ARVALID(M_AXI_IC_ARVALID),
        .M_AXI_IC_AWADDR(M_AXI_IC_AWADDR),
        .M_AXI_IC_AWBAR(NLW_U0_M_AXI_IC_AWBAR_UNCONNECTED[1:0]),
        .M_AXI_IC_AWBURST(M_AXI_IC_AWBURST),
        .M_AXI_IC_AWCACHE(M_AXI_IC_AWCACHE),
        .M_AXI_IC_AWDOMAIN(NLW_U0_M_AXI_IC_AWDOMAIN_UNCONNECTED[1:0]),
        .M_AXI_IC_AWID(M_AXI_IC_AWID),
        .M_AXI_IC_AWLEN(M_AXI_IC_AWLEN),
        .M_AXI_IC_AWLOCK(M_AXI_IC_AWLOCK),
        .M_AXI_IC_AWPROT(M_AXI_IC_AWPROT),
        .M_AXI_IC_AWQOS(M_AXI_IC_AWQOS),
        .M_AXI_IC_AWREADY(M_AXI_IC_AWREADY),
        .M_AXI_IC_AWSIZE(M_AXI_IC_AWSIZE),
        .M_AXI_IC_AWSNOOP(NLW_U0_M_AXI_IC_AWSNOOP_UNCONNECTED[2:0]),
        .M_AXI_IC_AWUSER(NLW_U0_M_AXI_IC_AWUSER_UNCONNECTED[4:0]),
        .M_AXI_IC_AWVALID(M_AXI_IC_AWVALID),
        .M_AXI_IC_BID(M_AXI_IC_BID),
        .M_AXI_IC_BREADY(M_AXI_IC_BREADY),
        .M_AXI_IC_BRESP(M_AXI_IC_BRESP),
        .M_AXI_IC_BUSER(1'b0),
        .M_AXI_IC_BVALID(M_AXI_IC_BVALID),
        .M_AXI_IC_CDDATA(NLW_U0_M_AXI_IC_CDDATA_UNCONNECTED[31:0]),
        .M_AXI_IC_CDLAST(NLW_U0_M_AXI_IC_CDLAST_UNCONNECTED),
        .M_AXI_IC_CDREADY(1'b0),
        .M_AXI_IC_CDVALID(NLW_U0_M_AXI_IC_CDVALID_UNCONNECTED),
        .M_AXI_IC_CRREADY(1'b0),
        .M_AXI_IC_CRRESP(NLW_U0_M_AXI_IC_CRRESP_UNCONNECTED[4:0]),
        .M_AXI_IC_CRVALID(NLW_U0_M_AXI_IC_CRVALID_UNCONNECTED),
        .M_AXI_IC_RACK(NLW_U0_M_AXI_IC_RACK_UNCONNECTED),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA),
        .M_AXI_IC_RID(M_AXI_IC_RID),
        .M_AXI_IC_RLAST(M_AXI_IC_RLAST),
        .M_AXI_IC_RREADY(M_AXI_IC_RREADY),
        .M_AXI_IC_RRESP(M_AXI_IC_RRESP),
        .M_AXI_IC_RUSER(1'b0),
        .M_AXI_IC_RVALID(M_AXI_IC_RVALID),
        .M_AXI_IC_WACK(NLW_U0_M_AXI_IC_WACK_UNCONNECTED),
        .M_AXI_IC_WDATA(M_AXI_IC_WDATA),
        .M_AXI_IC_WLAST(M_AXI_IC_WLAST),
        .M_AXI_IC_WREADY(M_AXI_IC_WREADY),
        .M_AXI_IC_WSTRB(M_AXI_IC_WSTRB),
        .M_AXI_IC_WUSER(NLW_U0_M_AXI_IC_WUSER_UNCONNECTED[0]),
        .M_AXI_IC_WVALID(M_AXI_IC_WVALID),
        .M_AXI_IP_ARADDR(NLW_U0_M_AXI_IP_ARADDR_UNCONNECTED[31:0]),
        .M_AXI_IP_ARBURST(NLW_U0_M_AXI_IP_ARBURST_UNCONNECTED[1:0]),
        .M_AXI_IP_ARCACHE(NLW_U0_M_AXI_IP_ARCACHE_UNCONNECTED[3:0]),
        .M_AXI_IP_ARID(NLW_U0_M_AXI_IP_ARID_UNCONNECTED[0]),
        .M_AXI_IP_ARLEN(NLW_U0_M_AXI_IP_ARLEN_UNCONNECTED[7:0]),
        .M_AXI_IP_ARLOCK(NLW_U0_M_AXI_IP_ARLOCK_UNCONNECTED),
        .M_AXI_IP_ARPROT(NLW_U0_M_AXI_IP_ARPROT_UNCONNECTED[2:0]),
        .M_AXI_IP_ARQOS(NLW_U0_M_AXI_IP_ARQOS_UNCONNECTED[3:0]),
        .M_AXI_IP_ARREADY(1'b0),
        .M_AXI_IP_ARSIZE(NLW_U0_M_AXI_IP_ARSIZE_UNCONNECTED[2:0]),
        .M_AXI_IP_ARVALID(NLW_U0_M_AXI_IP_ARVALID_UNCONNECTED),
        .M_AXI_IP_AWADDR(NLW_U0_M_AXI_IP_AWADDR_UNCONNECTED[31:0]),
        .M_AXI_IP_AWBURST(NLW_U0_M_AXI_IP_AWBURST_UNCONNECTED[1:0]),
        .M_AXI_IP_AWCACHE(NLW_U0_M_AXI_IP_AWCACHE_UNCONNECTED[3:0]),
        .M_AXI_IP_AWID(NLW_U0_M_AXI_IP_AWID_UNCONNECTED[0]),
        .M_AXI_IP_AWLEN(NLW_U0_M_AXI_IP_AWLEN_UNCONNECTED[7:0]),
        .M_AXI_IP_AWLOCK(NLW_U0_M_AXI_IP_AWLOCK_UNCONNECTED),
        .M_AXI_IP_AWPROT(NLW_U0_M_AXI_IP_AWPROT_UNCONNECTED[2:0]),
        .M_AXI_IP_AWQOS(NLW_U0_M_AXI_IP_AWQOS_UNCONNECTED[3:0]),
        .M_AXI_IP_AWREADY(1'b0),
        .M_AXI_IP_AWSIZE(NLW_U0_M_AXI_IP_AWSIZE_UNCONNECTED[2:0]),
        .M_AXI_IP_AWVALID(NLW_U0_M_AXI_IP_AWVALID_UNCONNECTED),
        .M_AXI_IP_BID(1'b0),
        .M_AXI_IP_BREADY(NLW_U0_M_AXI_IP_BREADY_UNCONNECTED),
        .M_AXI_IP_BRESP({1'b0,1'b0}),
        .M_AXI_IP_BVALID(1'b0),
        .M_AXI_IP_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .M_AXI_IP_RID(1'b0),
        .M_AXI_IP_RLAST(1'b0),
        .M_AXI_IP_RREADY(NLW_U0_M_AXI_IP_RREADY_UNCONNECTED),
        .M_AXI_IP_RRESP({1'b0,1'b0}),
        .M_AXI_IP_RVALID(1'b0),
        .M_AXI_IP_WDATA(NLW_U0_M_AXI_IP_WDATA_UNCONNECTED[31:0]),
        .M_AXI_IP_WLAST(NLW_U0_M_AXI_IP_WLAST_UNCONNECTED),
        .M_AXI_IP_WREADY(1'b0),
        .M_AXI_IP_WSTRB(NLW_U0_M_AXI_IP_WSTRB_UNCONNECTED[3:0]),
        .M_AXI_IP_WVALID(NLW_U0_M_AXI_IP_WVALID_UNCONNECTED),
        .Mb_Reset(1'b0),
        .Non_Secure({1'b0,1'b0,1'b0,1'b0}),
        .Pause(1'b0),
        .Pause_Ack(NLW_U0_Pause_Ack_UNCONNECTED),
        .RAM_From(NLW_U0_RAM_From_UNCONNECTED[255:0]),
        .RAM_To({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .Read_Strobe(Read_Strobe),
        .Reset(Reset),
        .Reset_Mode({1'b0,1'b0}),
        .S0_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S0_AXIS_TLAST(1'b0),
        .S0_AXIS_TREADY(NLW_U0_S0_AXIS_TREADY_UNCONNECTED),
        .S0_AXIS_TVALID(1'b0),
        .S10_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S10_AXIS_TLAST(1'b0),
        .S10_AXIS_TREADY(NLW_U0_S10_AXIS_TREADY_UNCONNECTED),
        .S10_AXIS_TVALID(1'b0),
        .S11_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S11_AXIS_TLAST(1'b0),
        .S11_AXIS_TREADY(NLW_U0_S11_AXIS_TREADY_UNCONNECTED),
        .S11_AXIS_TVALID(1'b0),
        .S12_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S12_AXIS_TLAST(1'b0),
        .S12_AXIS_TREADY(NLW_U0_S12_AXIS_TREADY_UNCONNECTED),
        .S12_AXIS_TVALID(1'b0),
        .S13_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S13_AXIS_TLAST(1'b0),
        .S13_AXIS_TREADY(NLW_U0_S13_AXIS_TREADY_UNCONNECTED),
        .S13_AXIS_TVALID(1'b0),
        .S14_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S14_AXIS_TLAST(1'b0),
        .S14_AXIS_TREADY(NLW_U0_S14_AXIS_TREADY_UNCONNECTED),
        .S14_AXIS_TVALID(1'b0),
        .S15_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S15_AXIS_TLAST(1'b0),
        .S15_AXIS_TREADY(NLW_U0_S15_AXIS_TREADY_UNCONNECTED),
        .S15_AXIS_TVALID(1'b0),
        .S1_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S1_AXIS_TLAST(1'b0),
        .S1_AXIS_TREADY(NLW_U0_S1_AXIS_TREADY_UNCONNECTED),
        .S1_AXIS_TVALID(1'b0),
        .S2_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S2_AXIS_TLAST(1'b0),
        .S2_AXIS_TREADY(NLW_U0_S2_AXIS_TREADY_UNCONNECTED),
        .S2_AXIS_TVALID(1'b0),
        .S3_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S3_AXIS_TLAST(1'b0),
        .S3_AXIS_TREADY(NLW_U0_S3_AXIS_TREADY_UNCONNECTED),
        .S3_AXIS_TVALID(1'b0),
        .S4_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S4_AXIS_TLAST(1'b0),
        .S4_AXIS_TREADY(NLW_U0_S4_AXIS_TREADY_UNCONNECTED),
        .S4_AXIS_TVALID(1'b0),
        .S5_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S5_AXIS_TLAST(1'b0),
        .S5_AXIS_TREADY(NLW_U0_S5_AXIS_TREADY_UNCONNECTED),
        .S5_AXIS_TVALID(1'b0),
        .S6_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S6_AXIS_TLAST(1'b0),
        .S6_AXIS_TREADY(NLW_U0_S6_AXIS_TREADY_UNCONNECTED),
        .S6_AXIS_TVALID(1'b0),
        .S7_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S7_AXIS_TLAST(1'b0),
        .S7_AXIS_TREADY(NLW_U0_S7_AXIS_TREADY_UNCONNECTED),
        .S7_AXIS_TVALID(1'b0),
        .S8_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S8_AXIS_TLAST(1'b0),
        .S8_AXIS_TREADY(NLW_U0_S8_AXIS_TREADY_UNCONNECTED),
        .S8_AXIS_TVALID(1'b0),
        .S9_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .S9_AXIS_TLAST(1'b0),
        .S9_AXIS_TREADY(NLW_U0_S9_AXIS_TREADY_UNCONNECTED),
        .S9_AXIS_TVALID(1'b0),
        .Scan_En(1'b0),
        .Scan_Reset(1'b0),
        .Scan_Reset_Sel(1'b0),
        .Sleep(NLW_U0_Sleep_UNCONNECTED),
        .Suspend(NLW_U0_Suspend_UNCONNECTED),
        .Trace_DCache_Hit(NLW_U0_Trace_DCache_Hit_UNCONNECTED),
        .Trace_DCache_Rdy(NLW_U0_Trace_DCache_Rdy_UNCONNECTED),
        .Trace_DCache_Read(NLW_U0_Trace_DCache_Read_UNCONNECTED),
        .Trace_DCache_Req(NLW_U0_Trace_DCache_Req_UNCONNECTED),
        .Trace_Data_Access(NLW_U0_Trace_Data_Access_UNCONNECTED),
        .Trace_Data_Address(NLW_U0_Trace_Data_Address_UNCONNECTED[0:31]),
        .Trace_Data_Byte_Enable(NLW_U0_Trace_Data_Byte_Enable_UNCONNECTED[0:3]),
        .Trace_Data_Read(NLW_U0_Trace_Data_Read_UNCONNECTED),
        .Trace_Data_Write(NLW_U0_Trace_Data_Write_UNCONNECTED),
        .Trace_Data_Write_Value(NLW_U0_Trace_Data_Write_Value_UNCONNECTED[0:31]),
        .Trace_Delay_Slot(NLW_U0_Trace_Delay_Slot_UNCONNECTED),
        .Trace_EX_PipeRun(NLW_U0_Trace_EX_PipeRun_UNCONNECTED),
        .Trace_Exception_Kind(NLW_U0_Trace_Exception_Kind_UNCONNECTED[0:4]),
        .Trace_Exception_Taken(NLW_U0_Trace_Exception_Taken_UNCONNECTED),
        .Trace_ICache_Hit(NLW_U0_Trace_ICache_Hit_UNCONNECTED),
        .Trace_ICache_Rdy(NLW_U0_Trace_ICache_Rdy_UNCONNECTED),
        .Trace_ICache_Req(NLW_U0_Trace_ICache_Req_UNCONNECTED),
        .Trace_Instruction(NLW_U0_Trace_Instruction_UNCONNECTED[0:31]),
        .Trace_Jump_Hit(NLW_U0_Trace_Jump_Hit_UNCONNECTED),
        .Trace_Jump_Taken(NLW_U0_Trace_Jump_Taken_UNCONNECTED),
        .Trace_MB_Halted(NLW_U0_Trace_MB_Halted_UNCONNECTED),
        .Trace_MEM_PipeRun(NLW_U0_Trace_MEM_PipeRun_UNCONNECTED),
        .Trace_MSR_Reg(NLW_U0_Trace_MSR_Reg_UNCONNECTED[0:14]),
        .Trace_New_Reg_Value(NLW_U0_Trace_New_Reg_Value_UNCONNECTED[0:31]),
        .Trace_OF_PipeRun(NLW_U0_Trace_OF_PipeRun_UNCONNECTED),
        .Trace_PC(NLW_U0_Trace_PC_UNCONNECTED[0:31]),
        .Trace_PID_Reg(NLW_U0_Trace_PID_Reg_UNCONNECTED[0:7]),
        .Trace_Reg_Addr(NLW_U0_Trace_Reg_Addr_UNCONNECTED[0:4]),
        .Trace_Reg_Write(NLW_U0_Trace_Reg_Write_UNCONNECTED),
        .Trace_Valid_Instr(NLW_U0_Trace_Valid_Instr_UNCONNECTED),
        .Wakeup({1'b0,1'b0}),
        .Write_Strobe(Write_Strobe));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU
   (LO,
    \Data_Addr[0] ,
    p_26_in,
    mem_valid_req0,
    \MEM_DataBus_Addr_reg[30] ,
    EX_Use_Carry,
    ex_alu_carryin,
    EX_CMP_Op_reg,
    EX_Unsigned_Op,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[0] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    S,
    ex_databus_access,
    ex_MSR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output LO;
  output [29:0]\Data_Addr[0] ;
  output p_26_in;
  output mem_valid_req0;
  output [1:0]\MEM_DataBus_Addr_reg[30] ;
  input EX_Use_Carry;
  input ex_alu_carryin;
  input EX_CMP_Op_reg;
  input EX_Unsigned_Op;
  input [31:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [31:0]\EX_Op1_reg[0] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input S;
  input ex_databus_access;
  input [0:0]ex_MSR;
  input lopt;
  output lopt_1;
  input lopt_2;
  output lopt_3;
  output lopt_4;
  input lopt_5;

  wire DI;
  wire [29:0]\Data_Addr[0] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CMP_Op_reg;
  wire EX_Enable_ALU;
  wire [31:0]\EX_Op1_reg[0] ;
  wire EX_Unsigned_Op;
  wire EX_Use_Carry;
  wire LO;
  wire [1:0]\MEM_DataBus_Addr_reg[30] ;
  wire [31:0]Q;
  wire S;
  wire alu_carry_1;
  wire alu_carry_10;
  wire alu_carry_11;
  wire alu_carry_12;
  wire alu_carry_13;
  wire alu_carry_14;
  wire alu_carry_15;
  wire alu_carry_16;
  wire alu_carry_17;
  wire alu_carry_18;
  wire alu_carry_19;
  wire alu_carry_2;
  wire alu_carry_20;
  wire alu_carry_21;
  wire alu_carry_22;
  wire alu_carry_23;
  wire alu_carry_24;
  wire alu_carry_25;
  wire alu_carry_26;
  wire alu_carry_27;
  wire alu_carry_28;
  wire alu_carry_29;
  wire alu_carry_3;
  wire alu_carry_30;
  wire alu_carry_31;
  wire alu_carry_4;
  wire alu_carry_5;
  wire alu_carry_6;
  wire alu_carry_7;
  wire alu_carry_8;
  wire alu_carry_9;
  wire alu_carry_in;
  wire [0:0]ex_MSR;
  wire ex_alu_carryin;
  wire ex_databus_access;
  wire lopt;
  wire \^lopt_1 ;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire \^lopt_2 ;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_25;
  wire lopt_26;
  wire lopt_27;
  wire lopt_28;
  wire lopt_29;
  wire \^lopt_3 ;
  wire lopt_30;
  wire lopt_31;
  wire lopt_32;
  wire lopt_33;
  wire lopt_34;
  wire lopt_35;
  wire lopt_36;
  wire lopt_37;
  wire lopt_38;
  wire lopt_39;
  wire \^lopt_4 ;
  wire lopt_40;
  wire lopt_41;
  wire lopt_42;
  wire lopt_43;
  wire lopt_44;
  wire lopt_45;
  wire lopt_46;
  wire lopt_47;
  wire lopt_48;
  wire lopt_49;
  wire \^lopt_5 ;
  wire lopt_50;
  wire lopt_51;
  wire lopt_52;
  wire lopt_53;
  wire lopt_54;
  wire lopt_55;
  wire lopt_56;
  wire lopt_57;
  wire lopt_58;
  wire lopt_59;
  wire lopt_6;
  wire lopt_60;
  wire lopt_61;
  wire lopt_62;
  wire lopt_63;
  wire lopt_64;
  wire lopt_65;
  wire lopt_66;
  wire lopt_67;
  wire lopt_68;
  wire lopt_69;
  wire lopt_7;
  wire lopt_70;
  wire lopt_71;
  wire lopt_72;
  wire lopt_73;
  wire lopt_74;
  wire lopt_75;
  wire lopt_76;
  wire lopt_77;
  wire lopt_78;
  wire lopt_79;
  wire lopt_8;
  wire lopt_80;
  wire lopt_81;
  wire lopt_82;
  wire lopt_83;
  wire lopt_84;
  wire lopt_85;
  wire lopt_86;
  wire lopt_87;
  wire lopt_88;
  wire lopt_89;
  wire lopt_9;
  wire lopt_90;
  wire lopt_91;
  wire lopt_92;
  wire lopt_93;
  wire lopt_94;
  wire lopt_95;
  wire lopt_96;
  wire lopt_97;
  wire mem_valid_req0;
  wire p_26_in;

  assign \^lopt_1  = lopt_2;
  assign \^lopt_4  = lopt_5;
  assign lopt_1 = DI;
  assign lopt_3 = \^lopt_2 ;
  assign lopt_4 = \^lopt_3 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690 \Use_Carry_Decoding.CarryIn_MUXCY 
       (.CI(alu_carry_in),
        .DI(DI),
        .EX_Use_Carry(EX_Use_Carry),
        .ex_alu_carryin(ex_alu_carryin),
        .lopt(lopt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2 \Using_FPGA.ALL_Bits[0].ALU_Bit_I1 
       (.\Data_Addr[0] (\Data_Addr[0] [29]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CMP_Op_reg(EX_CMP_Op_reg),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[0] (\EX_Op1_reg[0] [31]),
        .\EX_Op2_reg[1] (\Data_Addr[0] [28:26]),
        .EX_Unsigned_Op(EX_Unsigned_Op),
        .LO(alu_carry_31),
        .Q(Q[31]),
        .S(S),
        .\Using_FPGA.Native (LO),
        .ex_databus_access(ex_databus_access),
        .lopt(lopt_92),
        .lopt_1(lopt_93),
        .lopt_2(lopt_94),
        .lopt_3(lopt_95),
        .lopt_4(lopt_97),
        .p_26_in(p_26_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit \Using_FPGA.ALL_Bits[10].ALU_Bit_I1 
       (.\Data_Addr[10] (\Data_Addr[0] [19]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_22),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[10] (\EX_Op1_reg[0] [21]),
        .LO(alu_carry_21),
        .Q(Q[21]),
        .lopt(lopt_65),
        .lopt_1(lopt_66),
        .lopt_10(lopt_75),
        .lopt_11(lopt_76),
        .lopt_2(lopt_67),
        .lopt_3(lopt_68),
        .lopt_4(lopt_69),
        .lopt_5(lopt_70),
        .lopt_6(lopt_71),
        .lopt_7(lopt_72),
        .lopt_8(lopt_73),
        .lopt_9(lopt_74));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691 \Using_FPGA.ALL_Bits[11].ALU_Bit_I1 
       (.\Data_Addr[11] (\Data_Addr[0] [18]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_21),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[11] (\EX_Op1_reg[0] [20]),
        .LO(alu_carry_20),
        .Q(Q[20]),
        .lopt(lopt_59),
        .lopt_1(lopt_60),
        .lopt_2(lopt_61),
        .lopt_3(lopt_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692 \Using_FPGA.ALL_Bits[12].ALU_Bit_I1 
       (.\Data_Addr[12] (\Data_Addr[0] [17]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_20),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[12] (\EX_Op1_reg[0] [19]),
        .LO(alu_carry_19),
        .Q(Q[19]),
        .lopt(lopt_56),
        .lopt_1(lopt_57),
        .lopt_2(lopt_58),
        .lopt_3(lopt_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693 \Using_FPGA.ALL_Bits[13].ALU_Bit_I1 
       (.\Data_Addr[13] (\Data_Addr[0] [16]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_19),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[13] (\EX_Op1_reg[0] [18]),
        .LO(alu_carry_18),
        .Q(Q[18]),
        .lopt(lopt_53),
        .lopt_1(lopt_54),
        .lopt_2(lopt_55),
        .lopt_3(lopt_62));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694 \Using_FPGA.ALL_Bits[14].ALU_Bit_I1 
       (.\Data_Addr[14] (\Data_Addr[0] [15]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_18),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[14] (\EX_Op1_reg[0] [17]),
        .LO(alu_carry_17),
        .Q(Q[17]),
        .lopt(lopt_53),
        .lopt_1(lopt_54),
        .lopt_10(lopt_63),
        .lopt_11(lopt_64),
        .lopt_2(lopt_55),
        .lopt_3(lopt_56),
        .lopt_4(lopt_57),
        .lopt_5(lopt_58),
        .lopt_6(lopt_59),
        .lopt_7(lopt_60),
        .lopt_8(lopt_61),
        .lopt_9(lopt_62));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695 \Using_FPGA.ALL_Bits[15].ALU_Bit_I1 
       (.\Data_Addr[15] (\Data_Addr[0] [14]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_17),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[15] (\EX_Op1_reg[0] [16]),
        .LO(alu_carry_16),
        .Q(Q[16]),
        .lopt(lopt_47),
        .lopt_1(lopt_48),
        .lopt_2(lopt_49),
        .lopt_3(lopt_52));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696 \Using_FPGA.ALL_Bits[16].ALU_Bit_I1 
       (.\Data_Addr[16] (\Data_Addr[0] [13]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_16),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[16] (\EX_Op1_reg[0] [15]),
        .LO(alu_carry_15),
        .Q(Q[15]),
        .lopt(lopt_44),
        .lopt_1(lopt_45),
        .lopt_2(lopt_46),
        .lopt_3(lopt_51));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697 \Using_FPGA.ALL_Bits[17].ALU_Bit_I1 
       (.\Data_Addr[17] (\Data_Addr[0] [12]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_15),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[17] (\EX_Op1_reg[0] [14]),
        .LO(alu_carry_14),
        .Q(Q[14]),
        .lopt(lopt_41),
        .lopt_1(lopt_42),
        .lopt_2(lopt_43),
        .lopt_3(lopt_50));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698 \Using_FPGA.ALL_Bits[18].ALU_Bit_I1 
       (.\Data_Addr[18] (\Data_Addr[0] [11]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_14),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[18] (\EX_Op1_reg[0] [13]),
        .LO(alu_carry_13),
        .Q(Q[13]),
        .lopt(lopt_41),
        .lopt_1(lopt_42),
        .lopt_10(lopt_51),
        .lopt_11(lopt_52),
        .lopt_2(lopt_43),
        .lopt_3(lopt_44),
        .lopt_4(lopt_45),
        .lopt_5(lopt_46),
        .lopt_6(lopt_47),
        .lopt_7(lopt_48),
        .lopt_8(lopt_49),
        .lopt_9(lopt_50));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699 \Using_FPGA.ALL_Bits[19].ALU_Bit_I1 
       (.\Data_Addr[19] (\Data_Addr[0] [10]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_13),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[19] (\EX_Op1_reg[0] [12]),
        .LO(alu_carry_12),
        .Q(Q[12]),
        .lopt(lopt_35),
        .lopt_1(lopt_36),
        .lopt_2(lopt_37),
        .lopt_3(lopt_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700 \Using_FPGA.ALL_Bits[1].ALU_Bit_I1 
       (.\Data_Addr[1] (\Data_Addr[0] [28]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_31),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[1] (\EX_Op1_reg[0] [30]),
        .LO(alu_carry_30),
        .Q(Q[30]),
        .lopt(lopt_89),
        .lopt_1(lopt_90),
        .lopt_2(lopt_91),
        .lopt_3(lopt_96));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701 \Using_FPGA.ALL_Bits[20].ALU_Bit_I1 
       (.\Data_Addr[20] (\Data_Addr[0] [9]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_12),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[20] (\EX_Op1_reg[0] [11]),
        .LO(alu_carry_11),
        .Q(Q[11]),
        .lopt(lopt_32),
        .lopt_1(lopt_33),
        .lopt_2(lopt_34),
        .lopt_3(lopt_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702 \Using_FPGA.ALL_Bits[21].ALU_Bit_I1 
       (.\Data_Addr[21] (\Data_Addr[0] [8]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_11),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[21] (\EX_Op1_reg[0] [10]),
        .LO(alu_carry_10),
        .Q(Q[10]),
        .lopt(lopt_29),
        .lopt_1(lopt_30),
        .lopt_2(lopt_31),
        .lopt_3(lopt_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703 \Using_FPGA.ALL_Bits[22].ALU_Bit_I1 
       (.\Data_Addr[22] (\Data_Addr[0] [7]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_10),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[22] (\EX_Op1_reg[0] [9]),
        .LO(alu_carry_9),
        .Q(Q[9]),
        .lopt(lopt_29),
        .lopt_1(lopt_30),
        .lopt_10(lopt_39),
        .lopt_11(lopt_40),
        .lopt_2(lopt_31),
        .lopt_3(lopt_32),
        .lopt_4(lopt_33),
        .lopt_5(lopt_34),
        .lopt_6(lopt_35),
        .lopt_7(lopt_36),
        .lopt_8(lopt_37),
        .lopt_9(lopt_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704 \Using_FPGA.ALL_Bits[23].ALU_Bit_I1 
       (.\Data_Addr[23] (\Data_Addr[0] [6]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_9),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[23] (\EX_Op1_reg[0] [8]),
        .LO(alu_carry_8),
        .Q(Q[8]),
        .lopt(lopt_23),
        .lopt_1(lopt_24),
        .lopt_2(lopt_25),
        .lopt_3(lopt_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705 \Using_FPGA.ALL_Bits[24].ALU_Bit_I1 
       (.\Data_Addr[24] (\Data_Addr[0] [5]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_8),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[24] (\EX_Op1_reg[0] [7]),
        .LO(alu_carry_7),
        .Q(Q[7]),
        .lopt(lopt_20),
        .lopt_1(lopt_21),
        .lopt_2(lopt_22),
        .lopt_3(lopt_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706 \Using_FPGA.ALL_Bits[25].ALU_Bit_I1 
       (.\Data_Addr[25] (\Data_Addr[0] [4]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_7),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[25] (\EX_Op1_reg[0] [6]),
        .LO(alu_carry_6),
        .Q(Q[6]),
        .lopt(lopt_17),
        .lopt_1(lopt_18),
        .lopt_2(lopt_19),
        .lopt_3(lopt_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707 \Using_FPGA.ALL_Bits[26].ALU_Bit_I1 
       (.\Data_Addr[26] (\Data_Addr[0] [3]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_6),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[26] (\EX_Op1_reg[0] [5]),
        .LO(alu_carry_5),
        .Q(Q[5]),
        .lopt(lopt_17),
        .lopt_1(lopt_18),
        .lopt_10(lopt_27),
        .lopt_11(lopt_28),
        .lopt_2(lopt_19),
        .lopt_3(lopt_20),
        .lopt_4(lopt_21),
        .lopt_5(lopt_22),
        .lopt_6(lopt_23),
        .lopt_7(lopt_24),
        .lopt_8(lopt_25),
        .lopt_9(lopt_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708 \Using_FPGA.ALL_Bits[27].ALU_Bit_I1 
       (.\Data_Addr[27] (\Data_Addr[0] [2]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_5),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[27] (\EX_Op1_reg[0] [4]),
        .LO(alu_carry_4),
        .Q(Q[4]),
        .lopt(lopt_11),
        .lopt_1(lopt_12),
        .lopt_2(lopt_13),
        .lopt_3(lopt_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709 \Using_FPGA.ALL_Bits[28].ALU_Bit_I1 
       (.\Data_Addr[28] (\Data_Addr[0] [1]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_4),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[28] (\EX_Op1_reg[0] [3]),
        .LO(alu_carry_3),
        .Q(Q[3]),
        .lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_2(lopt_10),
        .lopt_3(lopt_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710 \Using_FPGA.ALL_Bits[29].ALU_Bit_I1 
       (.\Data_Addr[29] (\Data_Addr[0] [0]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_3),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[29] (\EX_Op1_reg[0] [2]),
        .LO(alu_carry_2),
        .Q(Q[2]),
        .lopt(\^lopt_5 ),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .lopt_3(lopt_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711 \Using_FPGA.ALL_Bits[2].ALU_Bit_I1 
       (.\Data_Addr[2] (\Data_Addr[0] [27]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_30),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[2] (\EX_Op1_reg[0] [29]),
        .LO(alu_carry_29),
        .Q(Q[29]),
        .lopt(lopt_89),
        .lopt_1(lopt_90),
        .lopt_10(lopt_97),
        .lopt_2(lopt_91),
        .lopt_3(lopt_92),
        .lopt_4(EX_Unsigned_Op),
        .lopt_5(EX_CMP_Op_reg),
        .lopt_6(lopt_93),
        .lopt_7(lopt_94),
        .lopt_8(lopt_95),
        .lopt_9(lopt_96));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712 \Using_FPGA.ALL_Bits[30].ALU_Bit_I1 
       (.\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_2),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[30] (\EX_Op1_reg[0] [1]),
        .LO(alu_carry_1),
        .\MEM_DataBus_Addr_reg[30] (\MEM_DataBus_Addr_reg[30] [1]),
        .Q(Q[1]),
        .lopt(\^lopt_5 ),
        .lopt_1(lopt_6),
        .lopt_10(lopt_15),
        .lopt_11(lopt_16),
        .lopt_2(lopt_7),
        .lopt_3(lopt_8),
        .lopt_4(lopt_9),
        .lopt_5(lopt_10),
        .lopt_6(lopt_11),
        .lopt_7(lopt_12),
        .lopt_8(lopt_13),
        .lopt_9(lopt_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713 \Using_FPGA.ALL_Bits[31].ALU_Bit_I1 
       (.\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryIn(alu_carry_in),
        .EX_CarryOut(alu_carry_1),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[31] (\EX_Op1_reg[0] [0]),
        .\MEM_DataBus_Addr_reg[31] (\MEM_DataBus_Addr_reg[30] [0]),
        .Q(Q[0]),
        .lopt(\^lopt_1 ),
        .lopt_1(\^lopt_2 ),
        .lopt_2(\^lopt_3 ),
        .lopt_3(\^lopt_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714 \Using_FPGA.ALL_Bits[3].ALU_Bit_I1 
       (.\Data_Addr[3] (\Data_Addr[0] [26]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_29),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[3] (\EX_Op1_reg[0] [28]),
        .\EX_Op2_reg[0] (\Data_Addr[0] [29:27]),
        .LO(alu_carry_28),
        .Q(Q[28]),
        .ex_MSR(ex_MSR),
        .ex_databus_access(ex_databus_access),
        .lopt(lopt_83),
        .lopt_1(lopt_84),
        .lopt_2(lopt_85),
        .lopt_3(lopt_88),
        .mem_valid_req0(mem_valid_req0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715 \Using_FPGA.ALL_Bits[4].ALU_Bit_I1 
       (.\Data_Addr[4] (\Data_Addr[0] [25]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_28),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[4] (\EX_Op1_reg[0] [27]),
        .LO(alu_carry_27),
        .Q(Q[27]),
        .lopt(lopt_80),
        .lopt_1(lopt_81),
        .lopt_2(lopt_82),
        .lopt_3(lopt_87));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716 \Using_FPGA.ALL_Bits[5].ALU_Bit_I1 
       (.\Data_Addr[5] (\Data_Addr[0] [24]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_27),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[5] (\EX_Op1_reg[0] [26]),
        .LO(alu_carry_26),
        .Q(Q[26]),
        .lopt(lopt_77),
        .lopt_1(lopt_78),
        .lopt_2(lopt_79),
        .lopt_3(lopt_86));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717 \Using_FPGA.ALL_Bits[6].ALU_Bit_I1 
       (.\Data_Addr[6] (\Data_Addr[0] [23]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_26),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[6] (\EX_Op1_reg[0] [25]),
        .LO(alu_carry_25),
        .Q(Q[25]),
        .lopt(lopt_77),
        .lopt_1(lopt_78),
        .lopt_10(lopt_87),
        .lopt_11(lopt_88),
        .lopt_2(lopt_79),
        .lopt_3(lopt_80),
        .lopt_4(lopt_81),
        .lopt_5(lopt_82),
        .lopt_6(lopt_83),
        .lopt_7(lopt_84),
        .lopt_8(lopt_85),
        .lopt_9(lopt_86));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718 \Using_FPGA.ALL_Bits[7].ALU_Bit_I1 
       (.\Data_Addr[7] (\Data_Addr[0] [22]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_25),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[7] (\EX_Op1_reg[0] [24]),
        .LO(alu_carry_24),
        .Q(Q[24]),
        .lopt(lopt_71),
        .lopt_1(lopt_72),
        .lopt_2(lopt_73),
        .lopt_3(lopt_76));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719 \Using_FPGA.ALL_Bits[8].ALU_Bit_I1 
       (.\Data_Addr[8] (\Data_Addr[0] [21]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryOut(alu_carry_24),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[8] (\EX_Op1_reg[0] [23]),
        .LO(alu_carry_23),
        .Q(Q[23]),
        .lopt(lopt_68),
        .lopt_1(lopt_69),
        .lopt_2(lopt_70),
        .lopt_3(lopt_75));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720 \Using_FPGA.ALL_Bits[9].ALU_Bit_I1 
       (.\Data_Addr[9] (\Data_Addr[0] [20]),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CarryIn(alu_carry_22),
        .EX_CarryOut(alu_carry_23),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[9] (\EX_Op1_reg[0] [22]),
        .Q(Q[22]),
        .lopt(lopt_65),
        .lopt_1(lopt_66),
        .lopt_2(lopt_67),
        .lopt_3(lopt_74));
  LUT4 #(
    .INIT(16'h0020)) 
    ex_subtract_op
       (.I0(\EX_ALU_Op_reg[0] [0]),
        .I1(EX_ALU_Sel_Logic),
        .I2(\EX_ALU_Op_reg[0] [1]),
        .I3(EX_Use_Carry),
        .O(DI));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit
   (EX_CarryOut,
    \Data_Addr[10] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[10] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[10] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[10] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[10] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[10] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[10] (\EX_Op1_reg[10] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[10] (\Data_Addr[10] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_691
   (EX_CarryOut,
    \Data_Addr[11] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[11] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[11] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[11] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[11] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[11] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[11] (\EX_Op1_reg[11] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[11] (\Data_Addr[11] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_692
   (EX_CarryOut,
    \Data_Addr[12] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[12] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[12] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[12] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[12] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[12] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[12] (\EX_Op1_reg[12] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[12] (\Data_Addr[12] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_693
   (EX_CarryOut,
    \Data_Addr[13] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[13] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[13] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[13] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[13] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[13] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[13] (\EX_Op1_reg[13] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[13] (\Data_Addr[13] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_694
   (EX_CarryOut,
    \Data_Addr[14] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[14] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[14] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[14] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[14] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[14] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[14] (\EX_Op1_reg[14] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[14] (\Data_Addr[14] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_695
   (EX_CarryOut,
    \Data_Addr[15] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[15] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[15] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[15] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[15] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[15] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[15] (\EX_Op1_reg[15] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[15] (\Data_Addr[15] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_696
   (EX_CarryOut,
    \Data_Addr[16] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[16] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[16] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[16] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[16] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[16] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[16] (\EX_Op1_reg[16] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[16] (\Data_Addr[16] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_697
   (EX_CarryOut,
    \Data_Addr[17] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[17] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[17] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[17] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[17] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[17] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[17] (\EX_Op1_reg[17] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[17] (\Data_Addr[17] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_698
   (EX_CarryOut,
    \Data_Addr[18] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[18] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[18] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[18] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[18] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[18] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[18] (\EX_Op1_reg[18] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[18] (\Data_Addr[18] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_699
   (EX_CarryOut,
    \Data_Addr[19] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[19] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[19] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[19] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[19] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[19] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[19] (\EX_Op1_reg[19] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[19] (\Data_Addr[19] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_700
   (EX_CarryOut,
    \Data_Addr[1] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[1] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[1] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[1] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[1] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[1] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[1] (\EX_Op1_reg[1] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[1] (\Data_Addr[1] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_701
   (EX_CarryOut,
    \Data_Addr[20] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[20] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[20] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[20] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[20] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[20] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[20] (\EX_Op1_reg[20] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[20] (\Data_Addr[20] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_702
   (EX_CarryOut,
    \Data_Addr[21] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[21] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[21] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[21] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[21] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[21] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[21] (\EX_Op1_reg[21] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[21] (\Data_Addr[21] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_703
   (EX_CarryOut,
    \Data_Addr[22] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[22] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[22] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[22] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[22] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[22] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[22] (\EX_Op1_reg[22] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[22] (\Data_Addr[22] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_704
   (EX_CarryOut,
    \Data_Addr[23] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[23] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[23] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[23] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[23] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[23] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[23] (\EX_Op1_reg[23] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[23] (\Data_Addr[23] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_705
   (EX_CarryOut,
    \Data_Addr[24] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[24] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[24] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[24] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[24] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[24] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[24] (\EX_Op1_reg[24] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[24] (\Data_Addr[24] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_706
   (EX_CarryOut,
    \Data_Addr[25] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[25] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[25] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[25] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[25] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[25] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[25] (\EX_Op1_reg[25] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[25] (\Data_Addr[25] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_707
   (EX_CarryOut,
    \Data_Addr[26] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[26] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[26] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[26] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[26] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[26] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[26] (\EX_Op1_reg[26] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[26] (\Data_Addr[26] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_708
   (EX_CarryOut,
    \Data_Addr[27] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[27] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[27] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[27] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[27] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[27] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[27] (\EX_Op1_reg[27] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[27] (\Data_Addr[27] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_709
   (EX_CarryOut,
    \Data_Addr[28] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[28] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[28] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[28] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[28] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[28] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[28] (\EX_Op1_reg[28] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[28] (\Data_Addr[28] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_710
   (EX_CarryOut,
    \Data_Addr[29] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[29] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[29] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[29] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[29] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[29] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[29] (\EX_Op1_reg[29] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[29] (\Data_Addr[29] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_711
   (EX_CarryOut,
    \Data_Addr[2] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[2] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10);
  output EX_CarryOut;
  output [0:0]\Data_Addr[2] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[2] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;

  wire [0:0]\Data_Addr[2] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[2] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[2] (\EX_Op1_reg[2] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[2] (\Data_Addr[2] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_712
   (EX_CarryOut,
    \MEM_DataBus_Addr_reg[30] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[30] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\MEM_DataBus_Addr_reg[30] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[30] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[30] ;
  wire LO;
  wire [0:0]\MEM_DataBus_Addr_reg[30] ;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[30] (\EX_Op1_reg[30] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .\MEM_DataBus_Addr_reg[30] (\MEM_DataBus_Addr_reg[30] ),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_713
   (EX_CarryOut,
    \MEM_DataBus_Addr_reg[31] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[31] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    EX_CarryIn,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\MEM_DataBus_Addr_reg[31] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[31] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input EX_CarryIn;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryIn;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[31] ;
  wire [0:0]\MEM_DataBus_Addr_reg[31] ;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[31] (\EX_Op1_reg[31] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .EX_CarryIn(EX_CarryIn),
        .EX_CarryOut(EX_CarryOut),
        .\MEM_DataBus_Addr_reg[31] (\MEM_DataBus_Addr_reg[31] ),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_714
   (mem_valid_req0,
    \Data_Addr[3] ,
    EX_CarryOut,
    ex_MSR,
    ex_databus_access,
    \EX_Op2_reg[0] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[3] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output mem_valid_req0;
  output [0:0]\Data_Addr[3] ;
  output EX_CarryOut;
  input [0:0]ex_MSR;
  input ex_databus_access;
  input [2:0]\EX_Op2_reg[0] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[3] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[3] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[3] ;
  wire [2:0]\EX_Op2_reg[0] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire [0:0]ex_MSR;
  wire ex_databus_access;
  wire lopt;
  wire \^lopt_1 ;
  wire mem_valid_req0;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[3] (\EX_Op1_reg[3] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[3] (\Data_Addr[3] ),
        .EX_CarryOut(EX_CarryOut),
        .\EX_Op2_reg[0] (\EX_Op2_reg[0] ),
        .LO(LO),
        .S(alu_AddSub),
        .ex_MSR(ex_MSR),
        .ex_databus_access(ex_databus_access),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ),
        .mem_valid_req0(mem_valid_req0));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_715
   (EX_CarryOut,
    \Data_Addr[4] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[4] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[4] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[4] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[4] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[4] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[4] (\EX_Op1_reg[4] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[4] (\Data_Addr[4] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_716
   (EX_CarryOut,
    \Data_Addr[5] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[5] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[5] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[5] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[5] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[5] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[5] (\EX_Op1_reg[5] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[5] (\Data_Addr[5] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_717
   (EX_CarryOut,
    \Data_Addr[6] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[6] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[6] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[6] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire [0:0]\Data_Addr[6] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[6] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire op2_is_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[6] (\EX_Op1_reg[6] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[6] (\Data_Addr[6] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_718
   (EX_CarryOut,
    \Data_Addr[7] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[7] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[7] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[7] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[7] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[7] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[7] (\EX_Op1_reg[7] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[7] (\Data_Addr[7] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_719
   (EX_CarryOut,
    \Data_Addr[8] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[8] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[8] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[8] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input LO;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[8] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[8] ;
  wire LO;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[8] (\EX_Op1_reg[8] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[8] (\Data_Addr[8] ),
        .EX_CarryOut(EX_CarryOut),
        .LO(LO),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit_720
   (EX_CarryOut,
    \Data_Addr[9] ,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[9] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    EX_CarryIn,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output EX_CarryOut;
  output [0:0]\Data_Addr[9] ;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[9] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input EX_CarryIn;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire [0:0]\Data_Addr[9] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CarryIn;
  wire EX_CarryOut;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[9] ;
  wire [0:0]Q;
  wire alu_AddSub;
  wire lopt;
  wire \^lopt_1 ;
  wire op2_is_1;

  assign \^lopt_1  = lopt_3;
  assign lopt_1 = op2_is_1;
  assign lopt_2 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2 \Not_Last_Bit.I_ALU_LUT_V5 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[9] (\EX_Op1_reg[9] ),
        .Q(Q),
        .S(alu_AddSub));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721 \Not_Last_Bit.MUXCY_XOR_I 
       (.DI(op2_is_1),
        .\Data_Addr[9] (\Data_Addr[9] ),
        .EX_CarryIn(EX_CarryIn),
        .EX_CarryOut(EX_CarryOut),
        .S(alu_AddSub),
        .lopt(lopt),
        .lopt_1(\^lopt_1 ));
endmodule

(* ORIG_REF_NAME = "ALU_Bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU_Bit__parameterized2
   (p_26_in,
    \Data_Addr[0] ,
    \Using_FPGA.Native ,
    EX_CMP_Op_reg,
    EX_Unsigned_Op,
    LO,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[0] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    S,
    \EX_Op2_reg[1] ,
    ex_databus_access,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output p_26_in;
  output [0:0]\Data_Addr[0] ;
  output \Using_FPGA.Native ;
  input EX_CMP_Op_reg;
  input EX_Unsigned_Op;
  input LO;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[0] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input S;
  input [2:0]\EX_Op2_reg[1] ;
  input ex_databus_access;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;

  wire [0:0]\Data_Addr[0] ;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_CMP_Op_reg;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[0] ;
  wire [2:0]\EX_Op2_reg[1] ;
  wire EX_Unsigned_Op;
  wire LO;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire alu_AddSub;
  wire alu_AddSub_1;
  wire ex_databus_access;
  wire invert_result;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire op2_is_1;
  wire p_26_in;

  assign \^lopt_2  = lopt_4;
  assign lopt_2 = op2_is_1;
  assign lopt_3 = alu_AddSub;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4 \Last_Bit.I_ALU_LUT_2 
       (.\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] [1]),
        .EX_CMP_Op_reg(S),
        .Q(Q),
        .S(alu_AddSub),
        .alu_AddSub_1(alu_AddSub_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12 \Last_Bit.I_ALU_LUT_V5 
       (.\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[0] (\EX_Op1_reg[0] ),
        .Q(Q),
        .alu_AddSub_1(alu_AddSub_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND \Last_Bit.MULT_AND_I 
       (.DI(op2_is_1),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] [1]),
        .Q(Q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782 \Last_Bit.MUXCY_XOR_I 
       (.CI(invert_result),
        .DI(op2_is_1),
        .\Data_Addr[0] (\Data_Addr[0] ),
        .\EX_Op2_reg[1] (\EX_Op2_reg[1] ),
        .S(alu_AddSub),
        .\Using_FPGA.Native (\Using_FPGA.Native ),
        .ex_databus_access(ex_databus_access),
        .lopt(lopt_1),
        .lopt_1(\^lopt_2 ),
        .p_26_in(p_26_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783 \Last_Bit.Pre_MUXCY_I 
       (.CI(invert_result),
        .EX_CMP_Op_reg(EX_CMP_Op_reg),
        .EX_Unsigned_Op(EX_Unsigned_Op),
        .LO(LO),
        .lopt(lopt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti
   (wb_read_msb_doublet_sel_reg_0,
    wb_read_lsb_1_sel,
    wb_read_msb_doublet_sel,
    DATA_INB,
    \M_AXI_DP_WDATA[31] ,
    \wb_read_lsb_1_sel_reg[0]_0 ,
    \LOCKSTEP_Out_reg[3031] ,
    sync_reset,
    EX_PipeRun,
    EX_Reverse_Mem_Access,
    Clk,
    MEM_PipeRun,
    mem_byte_access,
    M_AXI_DC_RDATA,
    incoming_data_valid,
    mem_doublet_access,
    \Using_FPGA.Native ,
    \EX_Op2_reg[31] ,
    \Using_FPGA.Native_0 ,
    D,
    mem_byte_access_reg);
  output wb_read_msb_doublet_sel_reg_0;
  output [0:0]wb_read_lsb_1_sel;
  output wb_read_msb_doublet_sel;
  output [0:31]DATA_INB;
  output [35:0]\M_AXI_DP_WDATA[31] ;
  output [0:0]\wb_read_lsb_1_sel_reg[0]_0 ;
  output [1:0]\LOCKSTEP_Out_reg[3031] ;
  input sync_reset;
  input EX_PipeRun;
  input EX_Reverse_Mem_Access;
  input Clk;
  input MEM_PipeRun;
  input mem_byte_access;
  input [31:0]M_AXI_DC_RDATA;
  input incoming_data_valid;
  input mem_doublet_access;
  input [31:0]\Using_FPGA.Native ;
  input [3:0]\EX_Op2_reg[31] ;
  input \Using_FPGA.Native_0 ;
  input [0:0]D;
  input [0:0]mem_byte_access_reg;

  wire Clk;
  wire [0:0]D;
  wire [0:31]DATA_INB;
  wire [3:0]\EX_Op2_reg[31] ;
  wire EX_PipeRun;
  wire EX_Reverse_Mem_Access;
  wire [1:0]\LOCKSTEP_Out_reg[3031] ;
  wire MEM_PipeRun;
  wire [31:0]M_AXI_DC_RDATA;
  wire [35:0]\M_AXI_DP_WDATA[31] ;
  wire [31:0]\Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire incoming_data_valid;
  wire mem_byte_access;
  wire [0:0]mem_byte_access_reg;
  wire \mem_byte_selects_reg_n_0_[1] ;
  wire mem_doublet_access;
  wire sync_reset;
  wire [0:0]wb_read_lsb_1_sel;
  wire \wb_read_lsb_1_sel[0]_i_1_n_0 ;
  wire [0:0]\wb_read_lsb_1_sel_reg[0]_0 ;
  wire \wb_read_lsb_sel[1]_i_1_n_0 ;
  wire wb_read_msb_doublet_sel;
  wire wb_read_msb_doublet_sel_reg_0;

  FDRE \MEM_DataBus_Byte_Enable_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[31] [3]),
        .Q(\M_AXI_DP_WDATA[31] [3]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Byte_Enable_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[31] [2]),
        .Q(\M_AXI_DP_WDATA[31] [2]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Byte_Enable_reg[2] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[31] [1]),
        .Q(\M_AXI_DP_WDATA[31] [1]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Byte_Enable_reg[3] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[31] [0]),
        .Q(\M_AXI_DP_WDATA[31] [0]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [31]),
        .Q(\M_AXI_DP_WDATA[31] [35]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[10] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [21]),
        .Q(\M_AXI_DP_WDATA[31] [25]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[11] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [20]),
        .Q(\M_AXI_DP_WDATA[31] [24]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[12] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [19]),
        .Q(\M_AXI_DP_WDATA[31] [23]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[13] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [18]),
        .Q(\M_AXI_DP_WDATA[31] [22]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[14] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [17]),
        .Q(\M_AXI_DP_WDATA[31] [21]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[15] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [16]),
        .Q(\M_AXI_DP_WDATA[31] [20]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[16] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [15]),
        .Q(\M_AXI_DP_WDATA[31] [19]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[17] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [14]),
        .Q(\M_AXI_DP_WDATA[31] [18]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[18] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [13]),
        .Q(\M_AXI_DP_WDATA[31] [17]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[19] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [12]),
        .Q(\M_AXI_DP_WDATA[31] [16]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [30]),
        .Q(\M_AXI_DP_WDATA[31] [34]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[20] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [11]),
        .Q(\M_AXI_DP_WDATA[31] [15]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[21] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [10]),
        .Q(\M_AXI_DP_WDATA[31] [14]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[22] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [9]),
        .Q(\M_AXI_DP_WDATA[31] [13]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[23] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [8]),
        .Q(\M_AXI_DP_WDATA[31] [12]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[24] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [7]),
        .Q(\M_AXI_DP_WDATA[31] [11]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[25] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [6]),
        .Q(\M_AXI_DP_WDATA[31] [10]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[26] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [5]),
        .Q(\M_AXI_DP_WDATA[31] [9]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[27] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [4]),
        .Q(\M_AXI_DP_WDATA[31] [8]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[28] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [3]),
        .Q(\M_AXI_DP_WDATA[31] [7]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[29] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [2]),
        .Q(\M_AXI_DP_WDATA[31] [6]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[2] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [29]),
        .Q(\M_AXI_DP_WDATA[31] [33]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[30] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [1]),
        .Q(\M_AXI_DP_WDATA[31] [5]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[31] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [0]),
        .Q(\M_AXI_DP_WDATA[31] [4]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[3] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [28]),
        .Q(\M_AXI_DP_WDATA[31] [32]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[4] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [27]),
        .Q(\M_AXI_DP_WDATA[31] [31]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[5] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [26]),
        .Q(\M_AXI_DP_WDATA[31] [30]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[6] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [25]),
        .Q(\M_AXI_DP_WDATA[31] [29]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[7] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [24]),
        .Q(\M_AXI_DP_WDATA[31] [28]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[8] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [23]),
        .Q(\M_AXI_DP_WDATA[31] [27]),
        .R(sync_reset));
  FDRE \MEM_DataBus_Write_Data_reg[9] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native [22]),
        .Q(\M_AXI_DP_WDATA[31] [26]),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_14__2 
       (.I0(M_AXI_DC_RDATA[31]),
        .I1(\M_AXI_DP_WDATA[31] [35]),
        .I2(incoming_data_valid),
        .O(DATA_INB[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_15__1 
       (.I0(M_AXI_DC_RDATA[30]),
        .I1(\M_AXI_DP_WDATA[31] [34]),
        .I2(incoming_data_valid),
        .O(DATA_INB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_16__1 
       (.I0(M_AXI_DC_RDATA[29]),
        .I1(\M_AXI_DP_WDATA[31] [33]),
        .I2(incoming_data_valid),
        .O(DATA_INB[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_17__1 
       (.I0(M_AXI_DC_RDATA[28]),
        .I1(\M_AXI_DP_WDATA[31] [32]),
        .I2(incoming_data_valid),
        .O(DATA_INB[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__218 
       (.I0(M_AXI_DC_RDATA[27]),
        .I1(\M_AXI_DP_WDATA[31] [31]),
        .I2(incoming_data_valid),
        .O(DATA_INB[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__219 
       (.I0(M_AXI_DC_RDATA[23]),
        .I1(\M_AXI_DP_WDATA[31] [27]),
        .I2(incoming_data_valid),
        .O(DATA_INB[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__220 
       (.I0(M_AXI_DC_RDATA[19]),
        .I1(\M_AXI_DP_WDATA[31] [23]),
        .I2(incoming_data_valid),
        .O(DATA_INB[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__221 
       (.I0(M_AXI_DC_RDATA[15]),
        .I1(\M_AXI_DP_WDATA[31] [19]),
        .I2(incoming_data_valid),
        .O(DATA_INB[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__222 
       (.I0(M_AXI_DC_RDATA[11]),
        .I1(\M_AXI_DP_WDATA[31] [15]),
        .I2(incoming_data_valid),
        .O(DATA_INB[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__223 
       (.I0(M_AXI_DC_RDATA[7]),
        .I1(\M_AXI_DP_WDATA[31] [11]),
        .I2(incoming_data_valid),
        .O(DATA_INB[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_1__224 
       (.I0(M_AXI_DC_RDATA[3]),
        .I1(\M_AXI_DP_WDATA[31] [7]),
        .I2(incoming_data_valid),
        .O(DATA_INB[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__142 
       (.I0(M_AXI_DC_RDATA[26]),
        .I1(\M_AXI_DP_WDATA[31] [30]),
        .I2(incoming_data_valid),
        .O(DATA_INB[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__143 
       (.I0(M_AXI_DC_RDATA[22]),
        .I1(\M_AXI_DP_WDATA[31] [26]),
        .I2(incoming_data_valid),
        .O(DATA_INB[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__144 
       (.I0(M_AXI_DC_RDATA[18]),
        .I1(\M_AXI_DP_WDATA[31] [22]),
        .I2(incoming_data_valid),
        .O(DATA_INB[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__145 
       (.I0(M_AXI_DC_RDATA[14]),
        .I1(\M_AXI_DP_WDATA[31] [18]),
        .I2(incoming_data_valid),
        .O(DATA_INB[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__146 
       (.I0(M_AXI_DC_RDATA[10]),
        .I1(\M_AXI_DP_WDATA[31] [14]),
        .I2(incoming_data_valid),
        .O(DATA_INB[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__147 
       (.I0(M_AXI_DC_RDATA[6]),
        .I1(\M_AXI_DP_WDATA[31] [10]),
        .I2(incoming_data_valid),
        .O(DATA_INB[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__148 
       (.I0(M_AXI_DC_RDATA[2]),
        .I1(\M_AXI_DP_WDATA[31] [6]),
        .I2(incoming_data_valid),
        .O(DATA_INB[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__48 
       (.I0(M_AXI_DC_RDATA[25]),
        .I1(\M_AXI_DP_WDATA[31] [29]),
        .I2(incoming_data_valid),
        .O(DATA_INB[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__49 
       (.I0(M_AXI_DC_RDATA[21]),
        .I1(\M_AXI_DP_WDATA[31] [25]),
        .I2(incoming_data_valid),
        .O(DATA_INB[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__50 
       (.I0(M_AXI_DC_RDATA[17]),
        .I1(\M_AXI_DP_WDATA[31] [21]),
        .I2(incoming_data_valid),
        .O(DATA_INB[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__51 
       (.I0(M_AXI_DC_RDATA[13]),
        .I1(\M_AXI_DP_WDATA[31] [17]),
        .I2(incoming_data_valid),
        .O(DATA_INB[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__52 
       (.I0(M_AXI_DC_RDATA[9]),
        .I1(\M_AXI_DP_WDATA[31] [13]),
        .I2(incoming_data_valid),
        .O(DATA_INB[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__53 
       (.I0(M_AXI_DC_RDATA[5]),
        .I1(\M_AXI_DP_WDATA[31] [9]),
        .I2(incoming_data_valid),
        .O(DATA_INB[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__54 
       (.I0(M_AXI_DC_RDATA[1]),
        .I1(\M_AXI_DP_WDATA[31] [5]),
        .I2(incoming_data_valid),
        .O(DATA_INB[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__15 
       (.I0(M_AXI_DC_RDATA[24]),
        .I1(\M_AXI_DP_WDATA[31] [28]),
        .I2(incoming_data_valid),
        .O(DATA_INB[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__16 
       (.I0(M_AXI_DC_RDATA[20]),
        .I1(\M_AXI_DP_WDATA[31] [24]),
        .I2(incoming_data_valid),
        .O(DATA_INB[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__17 
       (.I0(M_AXI_DC_RDATA[16]),
        .I1(\M_AXI_DP_WDATA[31] [20]),
        .I2(incoming_data_valid),
        .O(DATA_INB[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__18 
       (.I0(M_AXI_DC_RDATA[12]),
        .I1(\M_AXI_DP_WDATA[31] [16]),
        .I2(incoming_data_valid),
        .O(DATA_INB[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__19 
       (.I0(M_AXI_DC_RDATA[8]),
        .I1(\M_AXI_DP_WDATA[31] [12]),
        .I2(incoming_data_valid),
        .O(DATA_INB[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__20 
       (.I0(M_AXI_DC_RDATA[4]),
        .I1(\M_AXI_DP_WDATA[31] [8]),
        .I2(incoming_data_valid),
        .O(DATA_INB[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__21 
       (.I0(M_AXI_DC_RDATA[0]),
        .I1(\M_AXI_DP_WDATA[31] [4]),
        .I2(incoming_data_valid),
        .O(DATA_INB[31]));
  FDRE \mem_byte_selects_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA.Native_0 ),
        .Q(\wb_read_lsb_1_sel_reg[0]_0 ),
        .R(sync_reset));
  FDRE \mem_byte_selects_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(D),
        .Q(\mem_byte_selects_reg_n_0_[1] ),
        .R(sync_reset));
  FDRE mem_reverse_byteorder_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Reverse_Mem_Access),
        .Q(wb_read_msb_doublet_sel_reg_0),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wb_read_lsb_1_sel[0]_i_1 
       (.I0(\wb_read_lsb_1_sel_reg[0]_0 ),
        .I1(mem_doublet_access),
        .I2(wb_read_msb_doublet_sel_reg_0),
        .O(\wb_read_lsb_1_sel[0]_i_1_n_0 ));
  FDRE \wb_read_lsb_1_sel_reg[0] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\wb_read_lsb_1_sel[0]_i_1_n_0 ),
        .Q(wb_read_lsb_1_sel),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \wb_read_lsb_sel[1]_i_1 
       (.I0(\mem_byte_selects_reg_n_0_[1] ),
        .I1(mem_byte_access),
        .I2(wb_read_msb_doublet_sel_reg_0),
        .O(\wb_read_lsb_sel[1]_i_1_n_0 ));
  FDRE \wb_read_lsb_sel_reg[0] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_byte_access_reg),
        .Q(\LOCKSTEP_Out_reg[3031] [1]),
        .R(sync_reset));
  FDRE \wb_read_lsb_sel_reg[1] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\wb_read_lsb_sel[1]_i_1_n_0 ),
        .Q(\LOCKSTEP_Out_reg[3031] [0]),
        .R(sync_reset));
  FDRE wb_read_msb_doublet_sel_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_read_msb_doublet_sel_reg_0),
        .Q(wb_read_msb_doublet_sel),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface
   (M_AXI_DC_WVALID,
    Write_Resp_Received,
    \M_AXI_DC_AWADDR[31] ,
    in0,
    Trace_Cache_Rdy_reg,
    Trace_Cache_Rdy_reg_0,
    \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ,
    Trace_Cache_Rdy_reg_1,
    write_req_done_hold_cmb,
    read_req_done_cmb,
    mem_Write_Allowed_on_miss_hold_cmb,
    SR,
    write_data_done_cmb,
    mem_data_updated_cmb,
    write_req0,
    DATA_INB_0,
    read_data_cnt,
    cacheline_copy_valid_cmb,
    D,
    ADDRB,
    ENB,
    p_16_in,
    p_0_in44_out,
    xx_target_word_received,
    mem_mch_adjusted_be_posted,
    mem_write_cache_hit,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    I2,
    ADDRBWRADDR,
    \CacheLine_Cnt_reg[0] ,
    \CacheLine_Cnt_reg[1] ,
    M_AXI_DC_WREADY,
    sync_reset,
    Clk,
    \Using_New_CacheInterface_for_AXI.read_req_done_reg ,
    write_req,
    M_AXI_DC_BVALID,
    M_AXI_DC_AWREADY,
    write_req_drop,
    EX_PipeRun,
    mem_data_updated,
    mem_write_cache_hit_delayed,
    mem_first_cycle,
    delay_update_idle_reg,
    mem_Write_DCache,
    CO,
    CacheLine_Cnt,
    cache_updated_allowed,
    mem_write_cache_miss_delayed,
    mem_Write_Allowed_on_miss_hold,
    write_req_done_hold,
    M_AXI_DC_RLAST,
    M_AXI_DC_ARREADY,
    read_req_done,
    write_data_done,
    mem_write_req_reg,
    mem_valid_req_XX_reg,
    mem_cache_hit,
    Q,
    \cacheline_copy_valid_reg[0] ,
    \MEM_DataBus_Addr_reg[0] ,
    ongoing_accesses,
    mem_valid_req,
    \new_cacheline_addr_reg[4] ,
    cacheline_copy_hit0,
    use_cacheline_copy,
    mem_cache_hit_pending_delayed,
    M_AXI_DC_RVALID,
    mem_cache_hit_pending);
  output M_AXI_DC_WVALID;
  output Write_Resp_Received;
  output [104:0]\M_AXI_DC_AWADDR[31] ;
  output in0;
  output Trace_Cache_Rdy_reg;
  output Trace_Cache_Rdy_reg_0;
  output \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ;
  output Trace_Cache_Rdy_reg_1;
  output write_req_done_hold_cmb;
  output read_req_done_cmb;
  output mem_Write_Allowed_on_miss_hold_cmb;
  output [0:0]SR;
  output write_data_done_cmb;
  output mem_data_updated_cmb;
  output write_req0;
  output [16:0]DATA_INB_0;
  output [0:1]read_data_cnt;
  output [3:0]cacheline_copy_valid_cmb;
  output [3:0]D;
  output [0:12]ADDRB;
  output ENB;
  output p_16_in;
  output p_0_in44_out;
  output xx_target_word_received;
  output [0:3]mem_mch_adjusted_be_posted;
  output mem_write_cache_hit;
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output I2;
  output [10:0]ADDRBWRADDR;
  output \CacheLine_Cnt_reg[0] ;
  output \CacheLine_Cnt_reg[1] ;
  input M_AXI_DC_WREADY;
  input sync_reset;
  input Clk;
  input \Using_New_CacheInterface_for_AXI.read_req_done_reg ;
  input write_req;
  input M_AXI_DC_BVALID;
  input M_AXI_DC_AWREADY;
  input write_req_drop;
  input EX_PipeRun;
  input mem_data_updated;
  input mem_write_cache_hit_delayed;
  input mem_first_cycle;
  input delay_update_idle_reg;
  input mem_Write_DCache;
  input [0:0]CO;
  input [0:1]CacheLine_Cnt;
  input cache_updated_allowed;
  input mem_write_cache_miss_delayed;
  input mem_Write_Allowed_on_miss_hold;
  input write_req_done_hold;
  input M_AXI_DC_RLAST;
  input M_AXI_DC_ARREADY;
  input read_req_done;
  input write_data_done;
  input mem_write_req_reg;
  input mem_valid_req_XX_reg;
  input mem_cache_hit;
  input [3:0]Q;
  input [3:0]\cacheline_copy_valid_reg[0] ;
  input [67:0]\MEM_DataBus_Addr_reg[0] ;
  input [1:0]ongoing_accesses;
  input mem_valid_req;
  input [23:0]\new_cacheline_addr_reg[4] ;
  input cacheline_copy_hit0;
  input use_cacheline_copy;
  input mem_cache_hit_pending_delayed;
  input M_AXI_DC_RVALID;
  input mem_cache_hit_pending;

  wire [0:12]ADDRB;
  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [0:1]CacheLine_Cnt;
  wire \CacheLine_Cnt_reg[0] ;
  wire \CacheLine_Cnt_reg[1] ;
  wire Clk;
  wire [3:0]D;
  wire [16:0]DATA_INB_0;
  wire ENB;
  wire EX_PipeRun;
  wire I1;
  wire I2;
  wire [67:0]\MEM_DataBus_Addr_reg[0] ;
  wire M_AXI_ARVALID_I0;
  wire M_AXI_DC_ARREADY;
  wire [104:0]\M_AXI_DC_AWADDR[31] ;
  wire M_AXI_DC_AWREADY;
  wire M_AXI_DC_BVALID;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RVALID;
  wire M_AXI_DC_WREADY;
  wire M_AXI_DC_WVALID;
  wire [3:0]Q;
  wire Read_Req_Burst1;
  wire Read_Req_Granted;
  wire [0:0]SR;
  wire Trace_Cache_Rdy_reg;
  wire Trace_Cache_Rdy_reg_0;
  wire Trace_Cache_Rdy_reg_1;
  wire \Using_AXI.M_AXI_ARBURST[0]_i_1_n_0 ;
  wire \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ;
  wire \Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2 ;
  wire \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0 ;
  wire [0:3]\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ;
  wire \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0 ;
  wire [0:3]\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3 ;
  wire \Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4 ;
  wire \Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0 ;
  wire [4:0]\Using_AXI.Use_AXI_Write.pending_write_reg__0 ;
  wire \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0 ;
  wire \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0 ;
  wire [0:3]\Using_AXI.r_read_fifo_addr_reg__0 ;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_New_CacheInterface_for_AXI.read_req_done_reg ;
  wire \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ;
  wire Write_Data_Stall;
  wire Write_Data_Valid;
  wire Write_Resp_Received;
  wire allow_aw_write;
  wire aw_w_fifo_almost_empty__2;
  wire cache_updated_allowed;
  wire cacheline_copy_hit0;
  wire [3:0]cacheline_copy_valid_cmb;
  wire cacheline_copy_valid_cmb1;
  wire [3:0]\cacheline_copy_valid_reg[0] ;
  wire convert_Burst;
  wire convert_Kind;
  wire [28:29]convert_Low_Addr;
  wire [0:3]convert_Strobe;
  wire delay_update_idle_reg;
  wire first_word;
  wire in0;
  wire last_outstanding_write;
  wire mem_Write_Allowed_on_miss_hold;
  wire mem_Write_Allowed_on_miss_hold_cmb;
  wire mem_Write_DCache;
  wire mem_cache_hit;
  wire mem_cache_hit_pending;
  wire mem_cache_hit_pending_delayed;
  wire mem_data_updated;
  wire mem_data_updated_cmb;
  wire mem_data_write_or_written;
  wire mem_first_cycle;
  wire [0:3]mem_mch_adjusted_be_posted;
  wire mem_valid_req;
  wire mem_valid_req_XX_reg;
  wire mem_write_cache_hit;
  wire mem_write_cache_hit_delayed;
  wire mem_write_cache_hit_posted;
  wire mem_write_cache_miss_delayed;
  wire mem_write_req_reg;
  wire [23:0]\new_cacheline_addr_reg[4] ;
  wire new_write_aw__0;
  wire new_write_cmd_allowed;
  wire [1:0]ongoing_accesses;
  wire p_0_in;
  wire p_0_in44_out;
  wire p_16_in;
  wire p_62_out;
  wire pending_write_is_0;
  wire pending_write_is_1;
  wire [0:1]read_data_cnt;
  wire [0:1]read_data_counter;
  wire read_req_done;
  wire read_req_done_cmb;
  wire sync_reset;
  wire use_cacheline_copy;
  wire w_fifo_exist;
  wire w_fifo_exist_i;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_3;
  wire w_read_fifo_addr_i_0;
  wire w_read_fifo_addr_i_1;
  wire w_read_fifo_addr_i_2;
  wire w_read_fifo_addr_i_3;
  wire [0:1]write_cacheline_offset;
  wire write_data_done;
  wire write_data_done_cmb;
  wire write_req;
  wire write_req0;
  wire write_req_done_hold;
  wire write_req_done_hold_cmb;
  wire write_req_drop;
  wire write_req_granted;
  wire xx_target_word_received;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \CacheLine_Cnt[0]_i_1 
       (.I0(CacheLine_Cnt[1]),
        .I1(cache_updated_allowed),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(CacheLine_Cnt[0]),
        .O(\CacheLine_Cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \CacheLine_Cnt[1]_i_1 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(cache_updated_allowed),
        .I2(CacheLine_Cnt[1]),
        .O(\CacheLine_Cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hE000000E00000000)) 
    \Use_XX_Accesses.No_Coherence.ongoing_accesses[1]_i_2 
       (.I0(ongoing_accesses[1]),
        .I1(ongoing_accesses[0]),
        .I2(CacheLine_Cnt[1]),
        .I3(CacheLine_Cnt[0]),
        .I4(cache_updated_allowed),
        .I5(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000040)) 
    \Use_XX_Accesses.No_Coherence.xx_valid_data_i_1 
       (.I0(mem_valid_req),
        .I1(mem_valid_req_XX_reg),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(ongoing_accesses[1]),
        .I4(ongoing_accesses[0]),
        .O(xx_target_word_received));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8111)) 
    \Use_XX_Accesses.cache_updated_allowed_i_1 
       (.I0(CacheLine_Cnt[1]),
        .I1(CacheLine_Cnt[0]),
        .I2(cache_updated_allowed),
        .I3(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(SR));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[10] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [46]),
        .Q(\M_AXI_DC_AWADDR[31] [13]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[11] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [47]),
        .Q(\M_AXI_DC_AWADDR[31] [14]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[12] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [48]),
        .Q(\M_AXI_DC_AWADDR[31] [15]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[13] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [49]),
        .Q(\M_AXI_DC_AWADDR[31] [16]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[14] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [50]),
        .Q(\M_AXI_DC_AWADDR[31] [17]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[15] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [51]),
        .Q(\M_AXI_DC_AWADDR[31] [18]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[16] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [52]),
        .Q(\M_AXI_DC_AWADDR[31] [19]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[17] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [53]),
        .Q(\M_AXI_DC_AWADDR[31] [20]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[18] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [54]),
        .Q(\M_AXI_DC_AWADDR[31] [21]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[19] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [55]),
        .Q(\M_AXI_DC_AWADDR[31] [22]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[20] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [56]),
        .Q(\M_AXI_DC_AWADDR[31] [23]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[21] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [57]),
        .Q(\M_AXI_DC_AWADDR[31] [24]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[22] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [58]),
        .Q(\M_AXI_DC_AWADDR[31] [25]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[23] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [59]),
        .Q(\M_AXI_DC_AWADDR[31] [26]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[24] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [60]),
        .Q(\M_AXI_DC_AWADDR[31] [27]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[25] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [61]),
        .Q(\M_AXI_DC_AWADDR[31] [28]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[26] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [62]),
        .Q(\M_AXI_DC_AWADDR[31] [29]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[27] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [63]),
        .Q(\M_AXI_DC_AWADDR[31] [30]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[28] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [64]),
        .Q(\M_AXI_DC_AWADDR[31] [31]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[29] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [65]),
        .Q(\M_AXI_DC_AWADDR[31] [32]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[2] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [38]),
        .Q(\M_AXI_DC_AWADDR[31] [5]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[30] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [66]),
        .Q(\M_AXI_DC_AWADDR[31] [33]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[31] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [67]),
        .Q(\M_AXI_DC_AWADDR[31] [34]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[3] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [39]),
        .Q(\M_AXI_DC_AWADDR[31] [6]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[4] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [40]),
        .Q(\M_AXI_DC_AWADDR[31] [7]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[5] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [41]),
        .Q(\M_AXI_DC_AWADDR[31] [8]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[6] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [42]),
        .Q(\M_AXI_DC_AWADDR[31] [9]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[7] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [43]),
        .Q(\M_AXI_DC_AWADDR[31] [10]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[8] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [44]),
        .Q(\M_AXI_DC_AWADDR[31] [11]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[9] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\MEM_DataBus_Addr_reg[0] [45]),
        .Q(\M_AXI_DC_AWADDR[31] [12]),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h040F0400)) 
    \Using_AXI.M_AXI_ARBURST[0]_i_1 
       (.I0(mem_valid_req),
        .I1(mem_valid_req_XX_reg),
        .I2(sync_reset),
        .I3(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .I4(\M_AXI_DC_AWADDR[31] [2]),
        .O(\Using_AXI.M_AXI_ARBURST[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00F300AA)) 
    \Using_AXI.M_AXI_ARBURST[1]_i_1 
       (.I0(\M_AXI_DC_AWADDR[31] [3]),
        .I1(mem_valid_req_XX_reg),
        .I2(mem_valid_req),
        .I3(sync_reset),
        .I4(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .O(\Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ));
  FDRE \Using_AXI.M_AXI_ARBURST_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.M_AXI_ARBURST[0]_i_1_n_0 ),
        .Q(\M_AXI_DC_AWADDR[31] [2]),
        .R(1'b0));
  FDRE \Using_AXI.M_AXI_ARBURST_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ),
        .Q(\M_AXI_DC_AWADDR[31] [3]),
        .R(1'b0));
  FDRE \Using_AXI.M_AXI_ARCACHE_reg[3] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .Q(\M_AXI_DC_AWADDR[31] [1]),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Using_AXI.M_AXI_ARLEN[0]_i_1 
       (.I0(mem_valid_req),
        .I1(mem_valid_req_XX_reg),
        .O(Read_Req_Burst1));
  FDRE \Using_AXI.M_AXI_ARLEN_reg[0] 
       (.C(Clk),
        .CE(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .D(Read_Req_Burst1),
        .Q(\M_AXI_DC_AWADDR[31] [4]),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \Using_AXI.M_AXI_ARVALID_I_i_1__0 
       (.I0(M_AXI_ARVALID_I0),
        .I1(M_AXI_DC_ARREADY),
        .I2(\M_AXI_DC_AWADDR[31] [0]),
        .O(\Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020222020202020)) 
    \Using_AXI.M_AXI_ARVALID_I_i_2 
       (.I0(\Using_New_CacheInterface_for_AXI.read_req_done_reg ),
        .I1(Read_Req_Granted),
        .I2(pending_write_is_0),
        .I3(M_AXI_DC_BVALID),
        .I4(write_req_granted),
        .I5(pending_write_is_1),
        .O(M_AXI_ARVALID_I0));
  FDRE \Using_AXI.M_AXI_ARVALID_I_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.M_AXI_ARVALID_I_i_1__0_n_0 ),
        .Q(\M_AXI_DC_AWADDR[31] [0]),
        .R(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1 ),
        .sync_reset(sync_reset),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_3(w_read_fifo_addr_3),
        .w_read_fifo_addr_i_3(w_read_fifo_addr_i_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20 \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT 
       (.I1(I1),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_1 (M_AXI_DC_WVALID),
        .Write_Data_Valid(Write_Data_Valid),
        .w_read_fifo_addr_3(w_read_fifo_addr_3),
        .w_read_fifo_addr_i_3(w_read_fifo_addr_i_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181 \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE_n_1 ),
        .sync_reset(sync_reset),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_3(w_read_fifo_addr_3),
        .w_read_fifo_addr_i_2(w_read_fifo_addr_i_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182 \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT 
       (.M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3 ),
        .\Using_FPGA.Native_1 (\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_2 (M_AXI_DC_WVALID),
        .Write_Data_Valid(Write_Data_Valid),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_i_2(w_read_fifo_addr_i_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183 \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE 
       (.Clk(Clk),
        .I1(I1),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_1 (\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2 ),
        .sync_reset(sync_reset),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_3(w_read_fifo_addr_3),
        .w_read_fifo_addr_i_1(w_read_fifo_addr_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184 \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT 
       (.M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_1 (\Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE_n_2 ),
        .\Using_FPGA.Native_2 (M_AXI_DC_WVALID),
        .Write_Data_Valid(Write_Data_Valid),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_i_1(w_read_fifo_addr_i_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185 \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_1 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2 ),
        .\Using_FPGA.Native_2 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_3 ),
        .sync_reset(sync_reset),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_i_0(w_read_fifo_addr_i_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186 \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT 
       (.M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE_n_2 ),
        .\Using_FPGA.Native_1 (M_AXI_DC_WVALID),
        .Write_Data_Stall(Write_Data_Stall),
        .Write_Data_Valid(Write_Data_Valid),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg),
        .mem_write_req_reg(mem_write_req_reg),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_i_0(w_read_fifo_addr_i_0),
        .write_data_done(write_data_done));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [67]),
        .Q(\M_AXI_DC_AWADDR[31] [104]));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][0]_srl16_i_1 
       (.I0(write_req),
        .I1(new_write_cmd_allowed),
        .O(write_req_granted));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][10]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [57]),
        .Q(\M_AXI_DC_AWADDR[31] [94]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][11]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [56]),
        .Q(\M_AXI_DC_AWADDR[31] [93]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][12]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [55]),
        .Q(\M_AXI_DC_AWADDR[31] [92]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][13]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [54]),
        .Q(\M_AXI_DC_AWADDR[31] [91]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][14]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [53]),
        .Q(\M_AXI_DC_AWADDR[31] [90]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][15]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [52]),
        .Q(\M_AXI_DC_AWADDR[31] [89]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][16]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [51]),
        .Q(\M_AXI_DC_AWADDR[31] [88]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][17]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [50]),
        .Q(\M_AXI_DC_AWADDR[31] [87]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][18]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [49]),
        .Q(\M_AXI_DC_AWADDR[31] [86]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][19]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [48]),
        .Q(\M_AXI_DC_AWADDR[31] [85]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][1]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [66]),
        .Q(\M_AXI_DC_AWADDR[31] [103]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][20]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [47]),
        .Q(\M_AXI_DC_AWADDR[31] [84]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][21]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [46]),
        .Q(\M_AXI_DC_AWADDR[31] [83]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][22]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [45]),
        .Q(\M_AXI_DC_AWADDR[31] [82]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][23]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [44]),
        .Q(\M_AXI_DC_AWADDR[31] [81]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][24]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [43]),
        .Q(\M_AXI_DC_AWADDR[31] [80]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][25]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [42]),
        .Q(\M_AXI_DC_AWADDR[31] [79]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][26]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [41]),
        .Q(\M_AXI_DC_AWADDR[31] [78]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][27]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [40]),
        .Q(\M_AXI_DC_AWADDR[31] [77]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][28]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [39]),
        .Q(\M_AXI_DC_AWADDR[31] [76]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][29]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [38]),
        .Q(\M_AXI_DC_AWADDR[31] [75]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][2]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [65]),
        .Q(\M_AXI_DC_AWADDR[31] [102]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][30]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [37]),
        .Q(\M_AXI_DC_AWADDR[31] [74]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][31]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [36]),
        .Q(\M_AXI_DC_AWADDR[31] [73]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][3]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [64]),
        .Q(\M_AXI_DC_AWADDR[31] [101]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][4]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [63]),
        .Q(\M_AXI_DC_AWADDR[31] [100]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][5]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [62]),
        .Q(\M_AXI_DC_AWADDR[31] [99]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][6]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [61]),
        .Q(\M_AXI_DC_AWADDR[31] [98]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][7]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [60]),
        .Q(\M_AXI_DC_AWADDR[31] [97]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][8]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [59]),
        .Q(\M_AXI_DC_AWADDR[31] [96]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15][9]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [58]),
        .Q(\M_AXI_DC_AWADDR[31] [95]));
  LUT4 #(
    .INIT(16'h7888)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1 
       (.I0(\M_AXI_DC_AWADDR[31] [72]),
        .I1(M_AXI_DC_AWREADY),
        .I2(write_req),
        .I3(new_write_cmd_allowed),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0 ),
        .I1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .I3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .I4(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3 
       (.I0(M_AXI_DC_AWREADY),
        .I1(\M_AXI_DC_AWADDR[31] [72]),
        .I2(new_write_cmd_allowed),
        .I3(write_req),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AFFBF0040)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_DC_AWREADY),
        .I2(\M_AXI_DC_AWADDR[31] [72]),
        .I3(write_req_granted),
        .I4(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .I5(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_DC_AWREADY),
        .I2(\M_AXI_DC_AWADDR[31] [72]),
        .I3(new_write_cmd_allowed),
        .I4(write_req),
        .I5(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[0] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_2_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[1] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[1]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[2] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[2]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg[3] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[3]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFB0B0B0)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0 ),
        .I1(M_AXI_DC_AWREADY),
        .I2(\M_AXI_DC_AWADDR[31] [72]),
        .I3(new_write_cmd_allowed),
        .I4(write_req),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .I1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .I3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .O(\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.aw_read_fifo_not_empty_i_1_n_0 ),
        .Q(\M_AXI_DC_AWADDR[31] [72]),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFF70F0F0F0)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1 
       (.I0(aw_w_fifo_almost_empty__2),
        .I1(\M_AXI_DC_AWADDR[31] [35]),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ),
        .I3(w_fifo_exist),
        .I4(M_AXI_DC_WREADY),
        .I5(write_req_granted),
        .O(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .I3(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .O(aw_w_fifo_almost_empty__2));
  FDRE \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ),
        .R(sync_reset));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][5]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [3]),
        .Q(convert_Strobe[0]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][6]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [2]),
        .Q(convert_Strobe[1]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][7]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [1]),
        .Q(convert_Strobe[2]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15][8]_srl16 
       (.A0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .CE(write_req_granted),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [0]),
        .Q(convert_Strobe[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .O(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[0] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ),
        .D(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[1] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ),
        .D(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[2] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ),
        .D(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2]),
        .S(sync_reset));
  FDSE #(
    .INIT(1'b1)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg[3] 
       (.C(Clk),
        .CE(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ),
        .D(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[3]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]),
        .S(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE \Using_AXI.Use_AXI_Write.exist_bit_FDRE 
       (.Clk(Clk),
        .D({\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_1 ,\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_2 ,\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_3 }),
        .E(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_11 ),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\M_AXI_DC_WSTRB[3] (\M_AXI_DC_AWADDR[31] [39:35]),
        .M_AXI_DC_WVALID(M_AXI_DC_WVALID),
        .Q({\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [0],\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [1],\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [2],\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr_reg__0 [3]}),
        .\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg (\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ),
        .\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg (\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4 ),
        .\Using_AXI.Use_AXI_Write.pending_write_reg[4] (\Using_AXI.Use_AXI_Write.pending_write_reg__0 [4:1]),
        .\Using_AXI.Use_AXI_Write.write_data_stall_i_reg (\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12 ),
        .Write_Data_Stall(Write_Data_Stall),
        .Write_Data_Valid(Write_Data_Valid),
        .allow_aw_write(allow_aw_write),
        .out({convert_Strobe[0],convert_Strobe[1],convert_Strobe[2],convert_Strobe[3]}),
        .sync_reset(sync_reset),
        .w_fifo_exist(w_fifo_exist),
        .w_fifo_exist_i(w_fifo_exist_i),
        .w_read_fifo_addr_0(w_read_fifo_addr_0),
        .w_read_fifo_addr_1(w_read_fifo_addr_1),
        .w_read_fifo_addr_2(w_read_fifo_addr_2),
        .w_read_fifo_addr_3(w_read_fifo_addr_3),
        .write_cacheline_offset(write_cacheline_offset),
        .write_req_granted(write_req_granted));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22 \Using_AXI.Use_AXI_Write.exist_bit_LUT 
       (.M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .\Using_FPGA.Native_0 (\Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE_n_1 ),
        .\Using_FPGA.Native_1 (M_AXI_DC_WVALID),
        .Write_Data_Valid(Write_Data_Valid),
        .w_fifo_exist(w_fifo_exist),
        .w_fifo_exist_i(w_fifo_exist_i));
  LUT6 #(
    .INIT(64'hFB3FFFFFFBFFFFFF)) 
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_3 
       (.I0(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_3_n_0 ),
        .I1(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [0]),
        .I2(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [3]),
        .I3(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [2]),
        .I4(\Using_AXI.Use_AXI_Write.aw_read_fifo_addr_reg__0 [1]),
        .I5(new_write_aw__0),
        .O(allow_aw_write));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_5 
       (.I0(new_write_cmd_allowed),
        .I1(write_req),
        .I2(M_AXI_DC_AWREADY),
        .I3(\M_AXI_DC_AWADDR[31] [72]),
        .O(new_write_aw__0));
  FDSE \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_4 ),
        .Q(new_write_cmd_allowed),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.Use_AXI_Write.pending_write[0]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .O(\Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6A6A95559595)) 
    \Using_AXI.Use_AXI_Write.pending_write[1]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .I1(new_write_cmd_allowed),
        .I2(write_req),
        .I3(pending_write_is_0),
        .I4(M_AXI_DC_BVALID),
        .I5(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .O(\Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F778088EAEE1511)) 
    \Using_AXI.Use_AXI_Write.pending_write[2]_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .I1(write_req_granted),
        .I2(pending_write_is_0),
        .I3(M_AXI_DC_BVALID),
        .I4(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [2]),
        .I5(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .O(\Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \Using_AXI.Use_AXI_Write.pending_write[3]_i_1 
       (.I0(p_62_out),
        .I1(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .I2(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .I3(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [3]),
        .I4(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [2]),
        .O(\Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \Using_AXI.Use_AXI_Write.pending_write[4]_i_1 
       (.I0(write_req),
        .I1(new_write_cmd_allowed),
        .I2(M_AXI_DC_BVALID),
        .I3(pending_write_is_0),
        .O(last_outstanding_write));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \Using_AXI.Use_AXI_Write.pending_write[4]_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .I1(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .I2(p_62_out),
        .I3(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [2]),
        .I4(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [4]),
        .I5(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [3]),
        .O(\Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \Using_AXI.Use_AXI_Write.pending_write[4]_i_3 
       (.I0(new_write_cmd_allowed),
        .I1(write_req),
        .I2(pending_write_is_0),
        .I3(M_AXI_DC_BVALID),
        .O(p_62_out));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    \Using_AXI.Use_AXI_Write.pending_write_is_0_i_1 
       (.I0(pending_write_is_1),
        .I1(M_AXI_DC_BVALID),
        .I2(pending_write_is_0),
        .I3(write_req),
        .I4(new_write_cmd_allowed),
        .O(\Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0 ));
  FDSE \Using_AXI.Use_AXI_Write.pending_write_is_0_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.pending_write_is_0_i_1_n_0 ),
        .Q(pending_write_is_0),
        .S(sync_reset));
  LUT6 #(
    .INIT(64'h0000000000000006)) 
    \Using_AXI.Use_AXI_Write.pending_write_is_1_i_1 
       (.I0(p_62_out),
        .I1(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .I2(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [2]),
        .I3(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .I4(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [3]),
        .I5(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [4]),
        .O(\Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0 ));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_is_1_reg 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0 ),
        .Q(pending_write_is_1),
        .R(sync_reset));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_reg[0] 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write[0]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [0]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_reg[1] 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write[1]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [1]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_reg[2] 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write[2]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [2]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_reg[3] 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write[3]_i_1_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [3]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_AXI_Write.pending_write_reg[4] 
       (.C(Clk),
        .CE(last_outstanding_write),
        .D(\Using_AXI.Use_AXI_Write.pending_write[4]_i_2_n_0 ),
        .Q(\Using_AXI.Use_AXI_Write.pending_write_reg__0 [4]),
        .R(sync_reset));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [35]),
        .Q(\M_AXI_DC_AWADDR[31] [71]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][10]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [25]),
        .Q(\M_AXI_DC_AWADDR[31] [61]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][11]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [24]),
        .Q(\M_AXI_DC_AWADDR[31] [60]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][12]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [23]),
        .Q(\M_AXI_DC_AWADDR[31] [59]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][13]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [22]),
        .Q(\M_AXI_DC_AWADDR[31] [58]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][14]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [21]),
        .Q(\M_AXI_DC_AWADDR[31] [57]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][15]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [20]),
        .Q(\M_AXI_DC_AWADDR[31] [56]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][16]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [19]),
        .Q(\M_AXI_DC_AWADDR[31] [55]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][17]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [18]),
        .Q(\M_AXI_DC_AWADDR[31] [54]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][18]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [17]),
        .Q(\M_AXI_DC_AWADDR[31] [53]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][19]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [16]),
        .Q(\M_AXI_DC_AWADDR[31] [52]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][1]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [34]),
        .Q(\M_AXI_DC_AWADDR[31] [70]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][20]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [15]),
        .Q(\M_AXI_DC_AWADDR[31] [51]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][21]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [14]),
        .Q(\M_AXI_DC_AWADDR[31] [50]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][22]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [13]),
        .Q(\M_AXI_DC_AWADDR[31] [49]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][23]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [12]),
        .Q(\M_AXI_DC_AWADDR[31] [48]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][24]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [11]),
        .Q(\M_AXI_DC_AWADDR[31] [47]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][25]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [10]),
        .Q(\M_AXI_DC_AWADDR[31] [46]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][26]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [9]),
        .Q(\M_AXI_DC_AWADDR[31] [45]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][27]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [8]),
        .Q(\M_AXI_DC_AWADDR[31] [44]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][28]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [7]),
        .Q(\M_AXI_DC_AWADDR[31] [43]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][29]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [6]),
        .Q(\M_AXI_DC_AWADDR[31] [42]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][2]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [33]),
        .Q(\M_AXI_DC_AWADDR[31] [69]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][30]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [5]),
        .Q(\M_AXI_DC_AWADDR[31] [41]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][31]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [4]),
        .Q(\M_AXI_DC_AWADDR[31] [40]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][3]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [32]),
        .Q(\M_AXI_DC_AWADDR[31] [68]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][4]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [31]),
        .Q(\M_AXI_DC_AWADDR[31] [67]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][5]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [30]),
        .Q(\M_AXI_DC_AWADDR[31] [66]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][6]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [29]),
        .Q(\M_AXI_DC_AWADDR[31] [65]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][7]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [28]),
        .Q(\M_AXI_DC_AWADDR[31] [64]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][8]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [27]),
        .Q(\M_AXI_DC_AWADDR[31] [63]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][9]_srl16 
       (.A0(w_read_fifo_addr_0),
        .A1(w_read_fifo_addr_1),
        .A2(w_read_fifo_addr_2),
        .A3(w_read_fifo_addr_3),
        .CE(Write_Data_Valid),
        .CLK(Clk),
        .D(\MEM_DataBus_Addr_reg[0] [26]),
        .Q(\M_AXI_DC_AWADDR[31] [62]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1 
       (.I0(write_cacheline_offset[0]),
        .I1(w_fifo_exist),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ),
        .I3(sync_reset),
        .O(\Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1 
       (.I0(write_cacheline_offset[1]),
        .I1(w_fifo_exist),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg_n_0 ),
        .I3(sync_reset),
        .O(\Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0 ));
  FDRE \Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.write_cacheline_offset[0]_i_1_n_0 ),
        .Q(write_cacheline_offset[0]),
        .R(1'b0));
  FDRE \Using_AXI.Use_AXI_Write.write_cacheline_offset_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.write_cacheline_offset[1]_i_1_n_0 ),
        .Q(write_cacheline_offset[1]),
        .R(1'b0));
  FDRE \Using_AXI.Use_AXI_Write.write_data_stall_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.exist_bit_FDRE_n_12 ),
        .Q(Write_Data_Stall),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \Using_AXI.Use_AXI_Write.write_resp_received_i_i_1 
       (.I0(pending_write_is_0),
        .I1(new_write_cmd_allowed),
        .I2(write_req),
        .O(\Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0 ));
  FDSE \Using_AXI.Use_AXI_Write.write_resp_received_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_AXI_Write.write_resp_received_i_i_1_n_0 ),
        .Q(Write_Resp_Received),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \Using_AXI.Use_Read_Data_Active.first_word_i_1__0 
       (.I0(first_word),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(M_AXI_DC_RLAST),
        .I3(sync_reset),
        .O(\Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0 ));
  FDRE \Using_AXI.Use_Read_Data_Active.first_word_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_Read_Data_Active.first_word_i_1__0_n_0 ),
        .Q(first_word),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1 
       (.I0(read_data_cnt[1]),
        .I1(read_data_cnt[0]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(convert_Burst),
        .I4(read_data_counter[0]),
        .O(\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4CFFFFFF7F000000)) 
    \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1 
       (.I0(convert_Kind),
        .I1(first_word),
        .I2(convert_Low_Addr[29]),
        .I3(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I4(convert_Burst),
        .I5(read_data_counter[1]),
        .O(\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0 ));
  FDRE \Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0 ),
        .Q(read_data_counter[0]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1_n_0 ),
        .Q(read_data_counter[1]),
        .R(sync_reset));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][0]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(Read_Req_Granted),
        .CLK(Clk),
        .D(1'b1),
        .Q(convert_Kind));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][1]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(Read_Req_Granted),
        .CLK(Clk),
        .D(\M_AXI_DC_AWADDR[31] [6]),
        .Q(convert_Low_Addr[28]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][2]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(Read_Req_Granted),
        .CLK(Clk),
        .D(\M_AXI_DC_AWADDR[31] [5]),
        .Q(convert_Low_Addr[29]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][4]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(Read_Req_Granted),
        .CLK(Clk),
        .D(Read_Req_Burst1),
        .Q(convert_Burst));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_AXI.r_fifo_mem_reg[15][4]_srl16_i_1 
       (.I0(\M_AXI_DC_AWADDR[31] [0]),
        .I1(M_AXI_DC_ARREADY),
        .O(Read_Req_Granted));
  LUT4 #(
    .INIT(16'h7888)) 
    \Using_AXI.r_read_fifo_addr[0]_i_1__0 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(M_AXI_DC_RLAST),
        .I2(\M_AXI_DC_AWADDR[31] [0]),
        .I3(M_AXI_DC_ARREADY),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \Using_AXI.r_read_fifo_addr[0]_i_2__0 
       (.I0(\Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0 ),
        .I1(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .I3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .I4(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \Using_AXI.r_read_fifo_addr[0]_i_3__0 
       (.I0(M_AXI_DC_RLAST),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(M_AXI_DC_ARREADY),
        .I3(\M_AXI_DC_AWADDR[31] [0]),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AFFBF0040)) 
    \Using_AXI.r_read_fifo_addr[1]_i_1__0 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_DC_RLAST),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(Read_Req_Granted),
        .I4(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .I5(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \Using_AXI.r_read_fifo_addr[2]_i_1__0 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_DC_RLAST),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(M_AXI_DC_ARREADY),
        .I4(\M_AXI_DC_AWADDR[31] [0]),
        .I5(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.r_read_fifo_addr[3]_i_1__0 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .O(\Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0 ));
  FDSE \Using_AXI.r_read_fifo_addr_reg[0] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[0]_i_2__0_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[1] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[1]_i_1__0_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[2] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[2]_i_1__0_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[3] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[3]_i_1__0_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .S(sync_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_10__2 
       (.I0(\new_cacheline_addr_reg[4] [1]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [41]),
        .O(ADDRB[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_10__3 
       (.I0(\new_cacheline_addr_reg[4] [2]),
        .I1(\MEM_DataBus_Addr_reg[0] [42]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_11__1 
       (.I0(\new_cacheline_addr_reg[4] [0]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [40]),
        .O(ADDRB[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_11__2 
       (.I0(\new_cacheline_addr_reg[4] [1]),
        .I1(\MEM_DataBus_Addr_reg[0] [41]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hB380FFFFB3800000)) 
    \Using_FPGA.Native_i_12__1 
       (.I0(convert_Low_Addr[28]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[0]),
        .I4(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I5(\MEM_DataBus_Addr_reg[0] [39]),
        .O(ADDRB[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_12__2 
       (.I0(\new_cacheline_addr_reg[4] [0]),
        .I1(\MEM_DataBus_Addr_reg[0] [40]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hB380FFFFB3800000)) 
    \Using_FPGA.Native_i_13__1 
       (.I0(convert_Low_Addr[29]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[1]),
        .I4(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I5(\MEM_DataBus_Addr_reg[0] [38]),
        .O(ADDRB[12]));
  LUT6 #(
    .INIT(64'h0000DDDFDDDFDDDF)) 
    \Using_FPGA.Native_i_13__2 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(Q[3]),
        .I2(read_data_cnt[1]),
        .I3(read_data_cnt[0]),
        .I4(mem_Write_DCache),
        .I5(delay_update_idle_reg),
        .O(DATA_INB_0[16]));
  LUT6 #(
    .INIT(64'h0000DFDDDFDDDFDD)) 
    \Using_FPGA.Native_i_14__1 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(Q[2]),
        .I2(read_data_cnt[0]),
        .I3(read_data_cnt[1]),
        .I4(mem_Write_DCache),
        .I5(delay_update_idle_reg),
        .O(DATA_INB_0[15]));
  LUT6 #(
    .INIT(64'h0000DFDDDFDDDFDD)) 
    \Using_FPGA.Native_i_15__0 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(Q[1]),
        .I2(read_data_cnt[1]),
        .I3(read_data_cnt[0]),
        .I4(mem_Write_DCache),
        .I5(delay_update_idle_reg),
        .O(DATA_INB_0[14]));
  LUT6 #(
    .INIT(64'h0000FDDDFDDDFDDD)) 
    \Using_FPGA.Native_i_16__0 
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(Q[0]),
        .I2(read_data_cnt[1]),
        .I3(read_data_cnt[0]),
        .I4(mem_Write_DCache),
        .I5(delay_update_idle_reg),
        .O(DATA_INB_0[13]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_18__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [63]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [23]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[12]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_19__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [62]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [22]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \Using_FPGA.Native_i_1__204 
       (.I0(cache_updated_allowed),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(mem_Write_DCache),
        .I3(delay_update_idle_reg),
        .O(ENB));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_1__205 
       (.I0(mem_write_cache_hit_posted),
        .I1(\MEM_DataBus_Addr_reg[0] [0]),
        .O(mem_mch_adjusted_be_posted[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_1__206 
       (.I0(mem_write_cache_hit_posted),
        .I1(\MEM_DataBus_Addr_reg[0] [1]),
        .O(mem_mch_adjusted_be_posted[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_1__207 
       (.I0(mem_write_cache_hit_posted),
        .I1(\MEM_DataBus_Addr_reg[0] [2]),
        .O(mem_mch_adjusted_be_posted[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_1__208 
       (.I0(mem_write_cache_hit_posted),
        .I1(\MEM_DataBus_Addr_reg[0] [3]),
        .O(mem_mch_adjusted_be_posted[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_1__217 
       (.I0(\new_cacheline_addr_reg[4] [10]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [50]),
        .O(ADDRB[0]));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \Using_FPGA.Native_i_1__225 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .I1(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .I3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .I4(M_AXI_DC_RVALID),
        .O(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \Using_FPGA.Native_i_1__233 
       (.I0(mem_data_updated),
        .I1(mem_data_write_or_written),
        .I2(mem_write_cache_hit_delayed),
        .I3(mem_first_cycle),
        .I4(delay_update_idle_reg),
        .I5(mem_Write_DCache),
        .O(Trace_Cache_Rdy_reg));
  LUT6 #(
    .INIT(64'h5DDDDDD5DDD5DDD5)) 
    \Using_FPGA.Native_i_1__234 
       (.I0(p_0_in),
        .I1(CO),
        .I2(CacheLine_Cnt[1]),
        .I3(CacheLine_Cnt[0]),
        .I4(cache_updated_allowed),
        .I5(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(Trace_Cache_Rdy_reg_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    \Using_FPGA.Native_i_1__235 
       (.I0(mem_data_updated),
        .I1(mem_write_cache_miss_delayed),
        .I2(mem_data_write_or_written),
        .I3(mem_Write_Allowed_on_miss_hold),
        .O(Trace_Cache_Rdy_reg_1));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_20__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [61]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [21]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[10]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_21__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [60]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [20]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[9]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_22__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [59]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [19]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[8]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_23__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [58]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [18]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[7]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_24__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [57]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [17]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[6]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_25__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [56]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [16]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[5]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_26__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [55]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [15]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[4]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_27__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [54]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [14]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[3]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_28__0 
       (.I0(\MEM_DataBus_Addr_reg[0] [53]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [13]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[2]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_29 
       (.I0(\MEM_DataBus_Addr_reg[0] [52]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [12]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[1]));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \Using_FPGA.Native_i_2__132 
       (.I0(write_req_granted),
        .I1(write_req_done_hold),
        .I2(write_data_done),
        .I3(Write_Data_Valid),
        .I4(mem_write_cache_miss_delayed),
        .I5(mem_data_updated),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEA0000)) 
    \Using_FPGA.Native_i_2__133 
       (.I0(write_data_done),
        .I1(mem_write_req_reg),
        .I2(mem_valid_req_XX_reg),
        .I3(Write_Data_Stall),
        .I4(write_req_done_hold),
        .I5(write_req_granted),
        .O(mem_data_write_or_written));
  LUT4 #(
    .INIT(16'hB380)) 
    \Using_FPGA.Native_i_2__134 
       (.I0(convert_Low_Addr[29]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[1]),
        .O(read_data_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \Using_FPGA.Native_i_2__136 
       (.I0(mem_write_req_reg),
        .I1(mem_data_updated),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(\MEM_DataBus_Addr_reg[0] [0]),
        .O(\Using_FPGA.Native ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \Using_FPGA.Native_i_2__137 
       (.I0(mem_write_req_reg),
        .I1(mem_data_updated),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(\MEM_DataBus_Addr_reg[0] [1]),
        .O(\Using_FPGA.Native_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \Using_FPGA.Native_i_2__138 
       (.I0(mem_write_req_reg),
        .I1(mem_data_updated),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(\MEM_DataBus_Addr_reg[0] [2]),
        .O(\Using_FPGA.Native_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \Using_FPGA.Native_i_2__139 
       (.I0(mem_write_req_reg),
        .I1(mem_data_updated),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(\MEM_DataBus_Addr_reg[0] [3]),
        .O(I2));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__140 
       (.I0(\new_cacheline_addr_reg[4] [9]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [49]),
        .O(ADDRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__141 
       (.I0(\new_cacheline_addr_reg[4] [10]),
        .I1(\MEM_DataBus_Addr_reg[0] [50]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \Using_FPGA.Native_i_30 
       (.I0(\MEM_DataBus_Addr_reg[0] [51]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\new_cacheline_addr_reg[4] [11]),
        .I3(mem_Write_DCache),
        .I4(delay_update_idle_reg),
        .O(DATA_INB_0[0]));
  LUT4 #(
    .INIT(16'hB380)) 
    \Using_FPGA.Native_i_3__44 
       (.I0(convert_Low_Addr[28]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[0]),
        .O(read_data_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_3__45 
       (.I0(cache_updated_allowed),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(p_0_in44_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_3__46 
       (.I0(\new_cacheline_addr_reg[4] [8]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [48]),
        .O(ADDRB[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__47 
       (.I0(\new_cacheline_addr_reg[4] [9]),
        .I1(\MEM_DataBus_Addr_reg[0] [49]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h8A00000000000000)) 
    \Using_FPGA.Native_i_4__11 
       (.I0(mem_write_req_reg),
        .I1(mem_data_updated),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I3(cacheline_copy_hit0),
        .I4(use_cacheline_copy),
        .I5(mem_cache_hit_pending_delayed),
        .O(mem_write_cache_hit_posted));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_4__13 
       (.I0(\new_cacheline_addr_reg[4] [7]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [47]),
        .O(ADDRB[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_4__14 
       (.I0(\new_cacheline_addr_reg[4] [8]),
        .I1(\MEM_DataBus_Addr_reg[0] [48]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_5__5 
       (.I0(\new_cacheline_addr_reg[4] [6]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [46]),
        .O(ADDRB[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_5__6 
       (.I0(\new_cacheline_addr_reg[4] [7]),
        .I1(\MEM_DataBus_Addr_reg[0] [47]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_6__4 
       (.I0(\new_cacheline_addr_reg[4] [5]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [45]),
        .O(ADDRB[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_6__5 
       (.I0(\new_cacheline_addr_reg[4] [6]),
        .I1(\MEM_DataBus_Addr_reg[0] [46]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_7__4 
       (.I0(\new_cacheline_addr_reg[4] [4]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [44]),
        .O(ADDRB[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_7__5 
       (.I0(\new_cacheline_addr_reg[4] [5]),
        .I1(\MEM_DataBus_Addr_reg[0] [45]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_8__3 
       (.I0(\new_cacheline_addr_reg[4] [3]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [43]),
        .O(ADDRB[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_8__4 
       (.I0(\new_cacheline_addr_reg[4] [4]),
        .I1(\MEM_DataBus_Addr_reg[0] [44]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_9__2 
       (.I0(\new_cacheline_addr_reg[4] [2]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(\MEM_DataBus_Addr_reg[0] [42]),
        .O(ADDRB[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_9__3 
       (.I0(\new_cacheline_addr_reg[4] [3]),
        .I1(\MEM_DataBus_Addr_reg[0] [43]),
        .I2(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hABAABBAAABBBBBBB)) 
    \Using_New_CacheInterface_for_AXI.valid_Bits_1[0]_i_1 
       (.I0(Q[3]),
        .I1(read_data_cnt[1]),
        .I2(convert_Low_Addr[28]),
        .I3(first_word),
        .I4(convert_Kind),
        .I5(read_data_counter[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBABBAABBBAAAAAAA)) 
    \Using_New_CacheInterface_for_AXI.valid_Bits_1[1]_i_1 
       (.I0(Q[2]),
        .I1(read_data_cnt[0]),
        .I2(convert_Low_Addr[29]),
        .I3(first_word),
        .I4(convert_Kind),
        .I5(read_data_counter[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBABBAABBBAAAAAAA)) 
    \Using_New_CacheInterface_for_AXI.valid_Bits_1[2]_i_1 
       (.I0(Q[1]),
        .I1(read_data_cnt[1]),
        .I2(convert_Low_Addr[28]),
        .I3(first_word),
        .I4(convert_Kind),
        .I5(read_data_counter[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEAEEAAEEEAAAAAAA)) 
    \Using_New_CacheInterface_for_AXI.valid_Bits_1[3]_i_1 
       (.I0(Q[0]),
        .I1(read_data_cnt[1]),
        .I2(convert_Low_Addr[28]),
        .I3(first_word),
        .I4(convert_Kind),
        .I5(read_data_counter[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00007000)) 
    \Using_New_CacheInterface_for_AXI.write_req_i_i_1 
       (.I0(write_req),
        .I1(new_write_cmd_allowed),
        .I2(mem_write_req_reg),
        .I3(mem_valid_req_XX_reg),
        .I4(write_req_drop),
        .O(write_req0));
  LUT6 #(
    .INIT(64'h00000000EEEE222E)) 
    cacheline_copy_valid_cmb_inferred_i_1
       (.I0(\cacheline_copy_valid_reg[0] [3]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(read_data_cnt[0]),
        .I3(read_data_cnt[1]),
        .I4(Q[3]),
        .I5(cacheline_copy_valid_cmb1),
        .O(cacheline_copy_valid_cmb[3]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    cacheline_copy_valid_cmb_inferred_i_2
       (.I0(\cacheline_copy_valid_reg[0] [2]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(read_data_cnt[1]),
        .I3(read_data_cnt[0]),
        .I4(Q[2]),
        .I5(cacheline_copy_valid_cmb1),
        .O(cacheline_copy_valid_cmb[2]));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    cacheline_copy_valid_cmb_inferred_i_3
       (.I0(\cacheline_copy_valid_reg[0] [1]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(read_data_cnt[0]),
        .I3(read_data_cnt[1]),
        .I4(Q[1]),
        .I5(cacheline_copy_valid_cmb1),
        .O(cacheline_copy_valid_cmb[1]));
  LUT6 #(
    .INIT(64'h00000000EEEEE222)) 
    cacheline_copy_valid_cmb_inferred_i_4
       (.I0(\cacheline_copy_valid_reg[0] [0]),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(read_data_cnt[0]),
        .I3(read_data_cnt[1]),
        .I4(Q[0]),
        .I5(cacheline_copy_valid_cmb1),
        .O(cacheline_copy_valid_cmb[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    cacheline_copy_valid_cmb_inferred_i_5
       (.I0(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I1(CacheLine_Cnt[1]),
        .I2(CacheLine_Cnt[0]),
        .I3(mem_cache_hit_pending),
        .O(cacheline_copy_valid_cmb1));
  LUT6 #(
    .INIT(64'h00000000FFFF2022)) 
    mem_Write_Allowed_on_miss_hold_cmb_inferred_i_1
       (.I0(mem_write_cache_miss_delayed),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(SR),
        .I3(CO),
        .I4(mem_Write_Allowed_on_miss_hold),
        .I5(EX_PipeRun),
        .O(mem_Write_Allowed_on_miss_hold_cmb));
  LUT6 #(
    .INIT(64'h00000000FFFFF2F0)) 
    mem_data_updated_cmb_inferred_i_1
       (.I0(mem_cache_hit),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(mem_data_updated),
        .I3(mem_write_req_reg),
        .I4(mem_write_cache_hit_posted),
        .I5(EX_PipeRun),
        .O(mem_data_updated_cmb));
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    mem_write_cache_hit_delayed_i_1
       (.I0(mem_cache_hit),
        .I1(\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] ),
        .I2(mem_data_updated),
        .I3(mem_write_req_reg),
        .I4(mem_write_cache_hit_posted),
        .O(mem_write_cache_hit));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    read_req_done_cmb_inferred_i_1
       (.I0(\M_AXI_DC_AWADDR[31] [0]),
        .I1(M_AXI_DC_ARREADY),
        .I2(read_req_done),
        .I3(EX_PipeRun),
        .O(read_req_done_cmb));
  LUT5 #(
    .INIT(32'h0000AAEA)) 
    write_data_done_cmb_inferred_i_1
       (.I0(write_data_done),
        .I1(mem_write_req_reg),
        .I2(mem_valid_req_XX_reg),
        .I3(Write_Data_Stall),
        .I4(EX_PipeRun),
        .O(write_data_done_cmb));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    write_req_done_hold_cmb_inferred_i_1
       (.I0(write_req),
        .I1(new_write_cmd_allowed),
        .I2(write_req_done_hold),
        .I3(EX_PipeRun),
        .O(write_req_done_hold_cmb));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    write_req_drop_cmb_inferred_i_1
       (.I0(write_req),
        .I1(new_write_cmd_allowed),
        .I2(write_req_drop),
        .I3(EX_PipeRun),
        .O(in0));
endmodule

(* ORIG_REF_NAME = "Cache_Interface" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1
   (\M_AXI_IC_ARADDR[31] ,
    ex_mbar_stall_no_sleep_1_reg,
    icache_idle,
    \Use_XX_Accesses.xx_wait_for_data_reg ,
    E,
    icache_miss_hold_reg,
    update_idle,
    DIBDI,
    new_data_addr,
    D,
    read_stream_valid,
    read_victim_valid,
    ADDRBWRADDR,
    \Use_XX_Accesses.xx_wait_for_data_postponed_reg ,
    \FSM_sequential_cache_state_reg[2] ,
    \FSM_sequential_cache_state_reg[1] ,
    \FSM_sequential_cache_state_reg[0] ,
    \cacheline_cnt_reg[0] ,
    \cacheline_cnt_reg[1] ,
    sync_reset,
    Read_Req,
    Clk,
    M_AXI_IC_RLAST,
    M_AXI_IC_ARREADY,
    read_data_stall,
    M_AXI_IC_RVALID,
    valid_Req_XX_reg,
    Carry_IN,
    if_fetch_in_progress,
    cache_req_raw,
    icache_miss_hold,
    \Use_XX_Accesses.xx_wait_for_data_reg_0 ,
    Q,
    \valid_Bits_1_reg[0] ,
    read_stream_valid_reg,
    read_victim_valid_reg,
    cacheline_cnt,
    \FSM_sequential_cache_state_reg[2]_0 ,
    out,
    \new_tag_addr_reg[0] ,
    \EX_Op1_reg[17] ,
    xx_wait_for_data_postponed,
    valid_addr_strobe_q,
    Carry_OUT,
    in0);
  output [33:0]\M_AXI_IC_ARADDR[31] ;
  output ex_mbar_stall_no_sleep_1_reg;
  output icache_idle;
  output \Use_XX_Accesses.xx_wait_for_data_reg ;
  output [0:0]E;
  output icache_miss_hold_reg;
  output update_idle;
  output [4:0]DIBDI;
  output [1:0]new_data_addr;
  output [3:0]D;
  output read_stream_valid;
  output read_victim_valid;
  output [10:0]ADDRBWRADDR;
  output \Use_XX_Accesses.xx_wait_for_data_postponed_reg ;
  output \FSM_sequential_cache_state_reg[2] ;
  output \FSM_sequential_cache_state_reg[1] ;
  output \FSM_sequential_cache_state_reg[0] ;
  output \cacheline_cnt_reg[0] ;
  output \cacheline_cnt_reg[1] ;
  input sync_reset;
  input Read_Req;
  input Clk;
  input M_AXI_IC_RLAST;
  input M_AXI_IC_ARREADY;
  input read_data_stall;
  input M_AXI_IC_RVALID;
  input valid_Req_XX_reg;
  input Carry_IN;
  input if_fetch_in_progress;
  input cache_req_raw;
  input icache_miss_hold;
  input \Use_XX_Accesses.xx_wait_for_data_reg_0 ;
  input [29:0]Q;
  input [3:0]\valid_Bits_1_reg[0] ;
  input read_stream_valid_reg;
  input read_victim_valid_reg;
  input [0:1]cacheline_cnt;
  input \FSM_sequential_cache_state_reg[2]_0 ;
  input [2:0]out;
  input [10:0]\new_tag_addr_reg[0] ;
  input [10:0]\EX_Op1_reg[17] ;
  input xx_wait_for_data_postponed;
  input valid_addr_strobe_q;
  input Carry_OUT;
  input [2:0]in0;

  wire [10:0]ADDRBWRADDR;
  wire Carry_IN;
  wire Carry_OUT;
  wire Clk;
  wire [3:0]D;
  wire [4:0]DIBDI;
  wire [0:0]E;
  wire [10:0]\EX_Op1_reg[17] ;
  wire \FSM_sequential_cache_state[2]_i_3_n_0 ;
  wire \FSM_sequential_cache_state_reg[0] ;
  wire \FSM_sequential_cache_state_reg[1] ;
  wire \FSM_sequential_cache_state_reg[2] ;
  wire \FSM_sequential_cache_state_reg[2]_0 ;
  wire [33:0]\M_AXI_IC_ARADDR[31] ;
  wire M_AXI_IC_ARREADY;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RVALID;
  wire [29:0]Q;
  wire Read_Req;
  wire \Use_XX_Accesses.xx_valid_data_i_2_n_0 ;
  wire \Use_XX_Accesses.xx_wait_for_data_i_2_n_0 ;
  wire \Use_XX_Accesses.xx_wait_for_data_postponed_reg ;
  wire \Use_XX_Accesses.xx_wait_for_data_reg ;
  wire \Use_XX_Accesses.xx_wait_for_data_reg_0 ;
  wire \Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ;
  wire \Using_AXI.M_AXI_ARVALID_I_i_1_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0 ;
  wire \Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0 ;
  wire \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_2_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[0]_i_3_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[1]_i_1_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[2]_i_1_n_0 ;
  wire \Using_AXI.r_read_fifo_addr[3]_i_1_n_0 ;
  wire [0:3]\Using_AXI.r_read_fifo_addr_reg__0 ;
  wire \Using_FPGA.Native_i_29__0_n_0 ;
  wire [0:1]axi_cacheline_cnt;
  wire cache_req_raw;
  wire cache_state1;
  wire [0:1]cacheline_cnt;
  wire \cacheline_cnt_reg[0] ;
  wire \cacheline_cnt_reg[1] ;
  wire convert_Burst;
  wire convert_Kind;
  wire [28:29]convert_Low_Addr;
  wire ex_mbar_stall_no_sleep_1_reg;
  wire first_word;
  wire icache_idle;
  wire icache_miss_hold;
  wire icache_miss_hold_reg;
  wire if_fetch_in_progress;
  wire [2:0]in0;
  wire [1:0]new_data_addr;
  wire new_data_low_addr1;
  wire [10:0]\new_tag_addr_reg[0] ;
  wire [2:0]out;
  wire p_2_out;
  wire [1:0]plusOp;
  wire read_data_active;
  wire [0:1]read_data_cnt;
  wire [0:1]read_data_counter;
  wire read_data_id;
  wire read_data_stall;
  wire read_req_granted;
  wire read_stream_valid;
  wire read_stream_valid_reg;
  wire read_victim_valid;
  wire read_victim_valid_reg;
  wire sync_reset;
  wire update_idle;
  wire [3:0]\valid_Bits_1_reg[0] ;
  wire valid_Req_XX_reg;
  wire valid_addr_strobe_q;
  wire xx_wait_for_data_postponed;

  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \FSM_sequential_cache_state[0]_i_1 
       (.I0(\FSM_sequential_cache_state_reg[2]_0 ),
        .I1(update_idle),
        .I2(read_data_id),
        .I3(out[1]),
        .I4(\FSM_sequential_cache_state[2]_i_3_n_0 ),
        .I5(in0[0]),
        .O(\FSM_sequential_cache_state_reg[0] ));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FSM_sequential_cache_state[1]_i_1 
       (.I0(cache_state1),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[1]),
        .I4(\FSM_sequential_cache_state[2]_i_3_n_0 ),
        .I5(in0[1]),
        .O(\FSM_sequential_cache_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00C1FFFF00C10000)) 
    \FSM_sequential_cache_state[2]_i_1 
       (.I0(cache_state1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\FSM_sequential_cache_state[2]_i_3_n_0 ),
        .I5(in0[2]),
        .O(\FSM_sequential_cache_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h007E)) 
    \FSM_sequential_cache_state[2]_i_2 
       (.I0(cacheline_cnt[0]),
        .I1(cacheline_cnt[1]),
        .I2(DIBDI[0]),
        .I3(read_data_id),
        .O(cache_state1));
  LUT6 #(
    .INIT(64'h0000008081808100)) 
    \FSM_sequential_cache_state[2]_i_3 
       (.I0(DIBDI[0]),
        .I1(cacheline_cnt[1]),
        .I2(cacheline_cnt[0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(\FSM_sequential_cache_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    Pause_Ack_i_2
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .I1(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .I3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .I4(\FSM_sequential_cache_state_reg[2]_0 ),
        .I5(out[1]),
        .O(icache_idle));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \Use_XX_Accesses.xx_valid_data_i_1 
       (.I0(read_data_id),
        .I1(\Using_FPGA.Native_i_29__0_n_0 ),
        .I2(\Use_XX_Accesses.xx_wait_for_data_reg_0 ),
        .I3(Q[0]),
        .I4(read_data_cnt[1]),
        .I5(\Use_XX_Accesses.xx_valid_data_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hCA0A35F5)) 
    \Use_XX_Accesses.xx_valid_data_i_2 
       (.I0(read_data_counter[0]),
        .I1(convert_Kind),
        .I2(first_word),
        .I3(convert_Low_Addr[28]),
        .I4(Q[1]),
        .O(\Use_XX_Accesses.xx_valid_data_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \Use_XX_Accesses.xx_wait_for_data_i_1 
       (.I0(\Use_XX_Accesses.xx_wait_for_data_i_2_n_0 ),
        .I1(E),
        .I2(sync_reset),
        .O(\Use_XX_Accesses.xx_wait_for_data_reg ));
  LUT5 #(
    .INIT(32'hDDFF1130)) 
    \Use_XX_Accesses.xx_wait_for_data_i_2 
       (.I0(Carry_IN),
        .I1(read_data_active),
        .I2(xx_wait_for_data_postponed),
        .I3(cache_req_raw),
        .I4(\Use_XX_Accesses.xx_wait_for_data_reg_0 ),
        .O(\Use_XX_Accesses.xx_wait_for_data_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C074C0C0C0C0C0)) 
    \Use_XX_Accesses.xx_wait_for_data_postponed_i_1 
       (.I0(Carry_IN),
        .I1(read_data_active),
        .I2(xx_wait_for_data_postponed),
        .I3(valid_addr_strobe_q),
        .I4(Carry_OUT),
        .I5(valid_Req_XX_reg),
        .O(\Use_XX_Accesses.xx_wait_for_data_postponed_reg ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h2AA8)) 
    \Use_XX_Accesses.xx_wait_for_data_postponed_i_2 
       (.I0(convert_Burst),
        .I1(axi_cacheline_cnt[0]),
        .I2(axi_cacheline_cnt[1]),
        .I3(\Using_FPGA.Native_i_29__0_n_0 ),
        .O(read_data_active));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[10] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[8]),
        .Q(\M_AXI_IC_ARADDR[31] [12]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[11] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[9]),
        .Q(\M_AXI_IC_ARADDR[31] [13]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[12] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[10]),
        .Q(\M_AXI_IC_ARADDR[31] [14]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[13] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[11]),
        .Q(\M_AXI_IC_ARADDR[31] [15]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[14] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[12]),
        .Q(\M_AXI_IC_ARADDR[31] [16]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[15] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[13]),
        .Q(\M_AXI_IC_ARADDR[31] [17]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[16] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[14]),
        .Q(\M_AXI_IC_ARADDR[31] [18]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[17] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[15]),
        .Q(\M_AXI_IC_ARADDR[31] [19]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[18] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[16]),
        .Q(\M_AXI_IC_ARADDR[31] [20]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[19] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[17]),
        .Q(\M_AXI_IC_ARADDR[31] [21]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[20] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[18]),
        .Q(\M_AXI_IC_ARADDR[31] [22]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[21] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[19]),
        .Q(\M_AXI_IC_ARADDR[31] [23]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[22] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[20]),
        .Q(\M_AXI_IC_ARADDR[31] [24]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[23] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[21]),
        .Q(\M_AXI_IC_ARADDR[31] [25]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[24] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[22]),
        .Q(\M_AXI_IC_ARADDR[31] [26]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[25] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[23]),
        .Q(\M_AXI_IC_ARADDR[31] [27]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[26] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[24]),
        .Q(\M_AXI_IC_ARADDR[31] [28]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[27] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[25]),
        .Q(\M_AXI_IC_ARADDR[31] [29]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[28] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[26]),
        .Q(\M_AXI_IC_ARADDR[31] [30]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[29] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[27]),
        .Q(\M_AXI_IC_ARADDR[31] [31]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[2] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[0]),
        .Q(\M_AXI_IC_ARADDR[31] [4]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[30] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[28]),
        .Q(\M_AXI_IC_ARADDR[31] [32]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[31] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[29]),
        .Q(\M_AXI_IC_ARADDR[31] [33]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[3] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[1]),
        .Q(\M_AXI_IC_ARADDR[31] [5]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[4] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[2]),
        .Q(\M_AXI_IC_ARADDR[31] [6]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[5] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[3]),
        .Q(\M_AXI_IC_ARADDR[31] [7]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[6] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[4]),
        .Q(\M_AXI_IC_ARADDR[31] [8]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[7] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[5]),
        .Q(\M_AXI_IC_ARADDR[31] [9]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[8] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[6]),
        .Q(\M_AXI_IC_ARADDR[31] [10]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARADDR_I_reg[9] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Q[7]),
        .Q(\M_AXI_IC_ARADDR[31] [11]),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h5555555554545400)) 
    \Using_AXI.M_AXI_ARBURST[1]_i_1 
       (.I0(sync_reset),
        .I1(update_idle),
        .I2(new_data_low_addr1),
        .I3(cache_req_raw),
        .I4(icache_miss_hold),
        .I5(\M_AXI_IC_ARADDR[31] [2]),
        .O(\Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Using_AXI.M_AXI_ARBURST[1]_i_2 
       (.I0(read_stream_valid_reg),
        .I1(read_victim_valid_reg),
        .O(new_data_low_addr1));
  FDRE \Using_AXI.M_AXI_ARBURST_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.M_AXI_ARBURST[1]_i_1_n_0 ),
        .Q(\M_AXI_IC_ARADDR[31] [2]),
        .R(1'b0));
  FDRE \Using_AXI.M_AXI_ARCACHE_reg[3] 
       (.C(Clk),
        .CE(Read_Req),
        .D(Read_Req),
        .Q(\M_AXI_IC_ARADDR[31] [1]),
        .R(sync_reset));
  FDRE \Using_AXI.M_AXI_ARLEN_reg[0] 
       (.C(Clk),
        .CE(Read_Req),
        .D(1'b1),
        .Q(\M_AXI_IC_ARADDR[31] [3]),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h54545400FEFEFEAA)) 
    \Using_AXI.M_AXI_ARVALID_I_i_1 
       (.I0(\M_AXI_IC_ARADDR[31] [0]),
        .I1(icache_miss_hold),
        .I2(cache_req_raw),
        .I3(new_data_low_addr1),
        .I4(update_idle),
        .I5(M_AXI_IC_ARREADY),
        .O(\Using_AXI.M_AXI_ARVALID_I_i_1_n_0 ));
  FDRE \Using_AXI.M_AXI_ARVALID_I_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.M_AXI_ARVALID_I_i_1_n_0 ),
        .Q(\M_AXI_IC_ARADDR[31] [0]),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1 
       (.I0(axi_cacheline_cnt[1]),
        .I1(axi_cacheline_cnt[0]),
        .O(\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1 
       (.I0(axi_cacheline_cnt[1]),
        .O(\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0 ));
  FDRE \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[0] 
       (.C(Clk),
        .CE(p_2_out),
        .D(\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1_n_0 ),
        .Q(axi_cacheline_cnt[0]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[1] 
       (.C(Clk),
        .CE(p_2_out),
        .D(\Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[1]_i_1_n_0 ),
        .Q(axi_cacheline_cnt[1]),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'hFFFF0ACA)) 
    \Using_AXI.Use_Read_Data_Active.first_word_i_1 
       (.I0(first_word),
        .I1(M_AXI_IC_RLAST),
        .I2(\Using_FPGA.Native_i_29__0_n_0 ),
        .I3(read_data_stall),
        .I4(sync_reset),
        .O(\Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0 ));
  FDRE \Using_AXI.Use_Read_Data_Active.first_word_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_AXI.Use_Read_Data_Active.first_word_i_1_n_0 ),
        .Q(first_word),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1 
       (.I0(\Using_FPGA.Native_i_29__0_n_0 ),
        .I1(convert_Burst),
        .O(p_2_out));
  LUT6 #(
    .INIT(64'h33005A5ACC005A5A)) 
    \Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_2 
       (.I0(read_data_counter[1]),
        .I1(convert_Low_Addr[29]),
        .I2(read_data_counter[0]),
        .I3(convert_Kind),
        .I4(first_word),
        .I5(convert_Low_Addr[28]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h35F5)) 
    \Using_AXI.Use_Read_Data_Active.read_data_counter[1]_i_1 
       (.I0(read_data_counter[1]),
        .I1(convert_Kind),
        .I2(first_word),
        .I3(convert_Low_Addr[29]),
        .O(plusOp[0]));
  FDRE \Using_AXI.Use_Read_Data_Active.read_data_counter_reg[0] 
       (.C(Clk),
        .CE(p_2_out),
        .D(plusOp[1]),
        .Q(read_data_counter[0]),
        .R(sync_reset));
  FDRE \Using_AXI.Use_Read_Data_Active.read_data_counter_reg[1] 
       (.C(Clk),
        .CE(p_2_out),
        .D(plusOp[0]),
        .Q(read_data_counter[1]),
        .R(sync_reset));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][0]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(read_req_granted),
        .CLK(Clk),
        .D(1'b1),
        .Q(convert_Kind));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][1]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(read_req_granted),
        .CLK(Clk),
        .D(\M_AXI_IC_ARADDR[31] [5]),
        .Q(convert_Low_Addr[28]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][2]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(read_req_granted),
        .CLK(Clk),
        .D(\M_AXI_IC_ARADDR[31] [4]),
        .Q(convert_Low_Addr[29]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][4]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(read_req_granted),
        .CLK(Clk),
        .D(1'b1),
        .Q(convert_Burst));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_fifo_mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \Using_AXI.r_fifo_mem_reg[15][9]_srl16 
       (.A0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .A1(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .A2(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .A3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .CE(read_req_granted),
        .CLK(Clk),
        .D(\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0 ),
        .Q(read_data_id));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_1 
       (.I0(\M_AXI_IC_ARADDR[31] [0]),
        .I1(M_AXI_IC_ARREADY),
        .O(read_req_granted));
  LUT2 #(
    .INIT(4'h2)) 
    \Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2 
       (.I0(valid_Req_XX_reg),
        .I1(Carry_IN),
        .O(\Using_AXI.r_fifo_mem_reg[15][9]_srl16_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Using_AXI.r_read_fifo_addr[0]_i_1 
       (.I0(\Using_FPGA.Native_i_29__0_n_0 ),
        .I1(M_AXI_IC_RLAST),
        .I2(\M_AXI_IC_ARADDR[31] [0]),
        .I3(M_AXI_IC_ARREADY),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \Using_AXI.r_read_fifo_addr[0]_i_2 
       (.I0(\Using_AXI.r_read_fifo_addr[0]_i_3_n_0 ),
        .I1(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I2(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .I3(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .I4(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \Using_AXI.r_read_fifo_addr[0]_i_3 
       (.I0(M_AXI_IC_RLAST),
        .I1(\Using_FPGA.Native_i_29__0_n_0 ),
        .I2(M_AXI_IC_ARREADY),
        .I3(\M_AXI_IC_ARADDR[31] [0]),
        .O(\Using_AXI.r_read_fifo_addr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AFFBF0040)) 
    \Using_AXI.r_read_fifo_addr[1]_i_1 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_IC_RLAST),
        .I2(\Using_FPGA.Native_i_29__0_n_0 ),
        .I3(read_req_granted),
        .I4(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .I5(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.r_read_fifo_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \Using_AXI.r_read_fifo_addr[2]_i_1 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I1(M_AXI_IC_RLAST),
        .I2(\Using_FPGA.Native_i_29__0_n_0 ),
        .I3(M_AXI_IC_ARREADY),
        .I4(\M_AXI_IC_ARADDR[31] [0]),
        .I5(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .O(\Using_AXI.r_read_fifo_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Using_AXI.r_read_fifo_addr[3]_i_1 
       (.I0(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .O(\Using_AXI.r_read_fifo_addr[3]_i_1_n_0 ));
  FDSE \Using_AXI.r_read_fifo_addr_reg[0] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[0]_i_2_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[1] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[1]_i_1_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[2] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[2]_i_1_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .S(sync_reset));
  FDSE \Using_AXI.r_read_fifo_addr_reg[3] 
       (.C(Clk),
        .CE(\Using_AXI.r_read_fifo_addr[0]_i_1_n_0 ),
        .D(\Using_AXI.r_read_fifo_addr[3]_i_1_n_0 ),
        .Q(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hB380)) 
    \Using_FPGA.Native_i_10__1 
       (.I0(convert_Low_Addr[29]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[1]),
        .O(read_data_cnt[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_13__0 
       (.I0(\new_tag_addr_reg[0] [10]),
        .I1(\EX_Op1_reg[17] [10]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_14__0 
       (.I0(\new_tag_addr_reg[0] [9]),
        .I1(\EX_Op1_reg[17] [9]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_15 
       (.I0(\new_tag_addr_reg[0] [8]),
        .I1(\EX_Op1_reg[17] [8]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_16 
       (.I0(\new_tag_addr_reg[0] [7]),
        .I1(\EX_Op1_reg[17] [7]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_17 
       (.I0(\new_tag_addr_reg[0] [6]),
        .I1(\EX_Op1_reg[17] [6]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_18 
       (.I0(\new_tag_addr_reg[0] [5]),
        .I1(\EX_Op1_reg[17] [5]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_19 
       (.I0(\new_tag_addr_reg[0] [4]),
        .I1(\EX_Op1_reg[17] [4]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_20 
       (.I0(\new_tag_addr_reg[0] [3]),
        .I1(\EX_Op1_reg[17] [3]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_21 
       (.I0(\new_tag_addr_reg[0] [2]),
        .I1(\EX_Op1_reg[17] [2]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_22 
       (.I0(\new_tag_addr_reg[0] [1]),
        .I1(\EX_Op1_reg[17] [1]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_23 
       (.I0(\new_tag_addr_reg[0] [0]),
        .I1(\EX_Op1_reg[17] [0]),
        .I2(DIBDI[0]),
        .O(ADDRBWRADDR[0]));
  LUT4 #(
    .INIT(16'hAA02)) 
    \Using_FPGA.Native_i_24 
       (.I0(DIBDI[0]),
        .I1(new_data_addr[1]),
        .I2(new_data_addr[0]),
        .I3(\valid_Bits_1_reg[0] [3]),
        .O(DIBDI[4]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \Using_FPGA.Native_i_25 
       (.I0(DIBDI[0]),
        .I1(new_data_addr[0]),
        .I2(new_data_addr[1]),
        .I3(\valid_Bits_1_reg[0] [2]),
        .O(DIBDI[3]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \Using_FPGA.Native_i_26 
       (.I0(DIBDI[0]),
        .I1(new_data_addr[1]),
        .I2(new_data_addr[0]),
        .I3(\valid_Bits_1_reg[0] [1]),
        .O(DIBDI[2]));
  LUT4 #(
    .INIT(16'hAA80)) 
    \Using_FPGA.Native_i_27 
       (.I0(DIBDI[0]),
        .I1(new_data_addr[1]),
        .I2(new_data_addr[0]),
        .I3(\valid_Bits_1_reg[0] [0]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \Using_FPGA.Native_i_28 
       (.I0(read_victim_valid_reg),
        .I1(read_data_id),
        .I2(\Using_FPGA.Native_i_29__0_n_0 ),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \Using_FPGA.Native_i_29__0 
       (.I0(read_data_stall),
        .I1(M_AXI_IC_RVALID),
        .I2(\Using_AXI.r_read_fifo_addr_reg__0 [2]),
        .I3(\Using_AXI.r_read_fifo_addr_reg__0 [3]),
        .I4(\Using_AXI.r_read_fifo_addr_reg__0 [1]),
        .I5(\Using_AXI.r_read_fifo_addr_reg__0 [0]),
        .O(\Using_FPGA.Native_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \Using_FPGA.Native_i_3__36 
       (.I0(read_data_cnt[0]),
        .I1(read_stream_valid_reg),
        .I2(read_victim_valid_reg),
        .I3(cacheline_cnt[0]),
        .O(new_data_addr[1]));
  LUT4 #(
    .INIT(16'h0E02)) 
    \Using_FPGA.Native_i_4__3 
       (.I0(read_data_cnt[1]),
        .I1(read_stream_valid_reg),
        .I2(read_victim_valid_reg),
        .I3(cacheline_cnt[1]),
        .O(new_data_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hB380)) 
    \Using_FPGA.Native_i_9__1 
       (.I0(convert_Low_Addr[28]),
        .I1(first_word),
        .I2(convert_Kind),
        .I3(read_data_counter[0]),
        .O(read_data_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cacheline_cnt[0]_i_1 
       (.I0(cacheline_cnt[1]),
        .I1(DIBDI[0]),
        .I2(cacheline_cnt[0]),
        .O(\cacheline_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cacheline_cnt[1]_i_1 
       (.I0(DIBDI[0]),
        .I1(cacheline_cnt[1]),
        .O(\cacheline_cnt_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    ex_mbar_stall_no_sleep_1_i_2
       (.I0(icache_idle),
        .I1(if_fetch_in_progress),
        .O(ex_mbar_stall_no_sleep_1_reg));
  LUT6 #(
    .INIT(64'h000000000010FFF0)) 
    icache_miss_hold_i_1
       (.I0(update_idle),
        .I1(new_data_low_addr1),
        .I2(cache_req_raw),
        .I3(icache_miss_hold),
        .I4(read_req_granted),
        .I5(sync_reset),
        .O(icache_miss_hold_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \new_tag_addr[0]_i_1 
       (.I0(DIBDI[0]),
        .I1(cacheline_cnt[1]),
        .I2(cacheline_cnt[0]),
        .O(update_idle));
  LUT6 #(
    .INIT(64'h0010101010101010)) 
    read_stream_valid_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(cacheline_cnt[0]),
        .I4(cacheline_cnt[1]),
        .I5(DIBDI[0]),
        .O(read_stream_valid));
  LUT6 #(
    .INIT(64'h0010101010101010)) 
    read_victim_valid_i_1
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(cacheline_cnt[0]),
        .I4(cacheline_cnt[1]),
        .I5(DIBDI[0]),
        .O(read_victim_valid));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \valid_Bits_1[0]_i_1 
       (.I0(\valid_Bits_1_reg[0] [3]),
        .I1(new_data_addr[0]),
        .I2(new_data_addr[1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \valid_Bits_1[1]_i_1 
       (.I0(\valid_Bits_1_reg[0] [2]),
        .I1(new_data_addr[1]),
        .I2(new_data_addr[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \valid_Bits_1[2]_i_1 
       (.I0(\valid_Bits_1_reg[0] [1]),
        .I1(new_data_addr[0]),
        .I2(new_data_addr[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \valid_Bits_1[3]_i_1 
       (.I0(\valid_Bits_1_reg[0] [0]),
        .I1(new_data_addr[0]),
        .I2(new_data_addr[1]),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface
   (active_access,
    wb_dext_Data_Strobe,
    D,
    active_access_reg_0,
    Trace_WB_Jump_Taken_reg,
    \LOCKSTEP_Out_reg[3031] ,
    \LOCKSTEP_Out_reg[3032] ,
    \LOCKSTEP_Out_reg[3033] ,
    \LOCKSTEP_Out_reg[3034] ,
    \LOCKSTEP_Out_reg[3035] ,
    \LOCKSTEP_Out_reg[3036] ,
    \LOCKSTEP_Out_reg[3037] ,
    \LOCKSTEP_Out_reg[3038] ,
    \LOCKSTEP_Out_reg[3023] ,
    \LOCKSTEP_Out_reg[3024] ,
    \LOCKSTEP_Out_reg[3025] ,
    \LOCKSTEP_Out_reg[3026] ,
    \LOCKSTEP_Out_reg[3027] ,
    \LOCKSTEP_Out_reg[3028] ,
    \LOCKSTEP_Out_reg[3029] ,
    \LOCKSTEP_Out_reg[3030] ,
    \LOCKSTEP_Out_reg[3022] ,
    \LOCKSTEP_Out_reg[3031]_0 ,
    \LOCKSTEP_Out_reg[3021] ,
    \LOCKSTEP_Out_reg[3020] ,
    \LOCKSTEP_Out_reg[3019] ,
    \LOCKSTEP_Out_reg[3018] ,
    \LOCKSTEP_Out_reg[3017] ,
    \LOCKSTEP_Out_reg[3016] ,
    \LOCKSTEP_Out_reg[3015] ,
    \LOCKSTEP_Out_reg[3014] ,
    \LOCKSTEP_Out_reg[3013] ,
    \LOCKSTEP_Out_reg[3012] ,
    \LOCKSTEP_Out_reg[3011] ,
    \LOCKSTEP_Out_reg[3010] ,
    \LOCKSTEP_Out_reg[3009] ,
    \LOCKSTEP_Out_reg[3008] ,
    \LOCKSTEP_Out_reg[3007] ,
    sync_reset,
    Clk,
    active_access_reg_1,
    mem_write_req_reg,
    mem_write_req_reg_0,
    mem_write_req_reg_1,
    MEM_DataBus_Access_reg,
    DReady,
    MEM_DCache_Drop_request,
    DWait,
    M_AXI_DP_RVALID,
    M_AXI_DP_BVALID,
    wb_databus_read_data,
    \wb_read_lsb_sel_reg[0] ,
    wb_read_msb_doublet_sel,
    wb_read_lsb_1_sel,
    Q,
    wb_dcache_valid_read_data,
    M_AXI_DP_RDATA);
  output active_access;
  output wb_dext_Data_Strobe;
  output [2:0]D;
  output active_access_reg_0;
  output Trace_WB_Jump_Taken_reg;
  output \LOCKSTEP_Out_reg[3031] ;
  output \LOCKSTEP_Out_reg[3032] ;
  output \LOCKSTEP_Out_reg[3033] ;
  output \LOCKSTEP_Out_reg[3034] ;
  output \LOCKSTEP_Out_reg[3035] ;
  output \LOCKSTEP_Out_reg[3036] ;
  output \LOCKSTEP_Out_reg[3037] ;
  output \LOCKSTEP_Out_reg[3038] ;
  output \LOCKSTEP_Out_reg[3023] ;
  output \LOCKSTEP_Out_reg[3024] ;
  output \LOCKSTEP_Out_reg[3025] ;
  output \LOCKSTEP_Out_reg[3026] ;
  output \LOCKSTEP_Out_reg[3027] ;
  output \LOCKSTEP_Out_reg[3028] ;
  output \LOCKSTEP_Out_reg[3029] ;
  output \LOCKSTEP_Out_reg[3030] ;
  output \LOCKSTEP_Out_reg[3022] ;
  output [31:0]\LOCKSTEP_Out_reg[3031]_0 ;
  output \LOCKSTEP_Out_reg[3021] ;
  output \LOCKSTEP_Out_reg[3020] ;
  output \LOCKSTEP_Out_reg[3019] ;
  output \LOCKSTEP_Out_reg[3018] ;
  output \LOCKSTEP_Out_reg[3017] ;
  output \LOCKSTEP_Out_reg[3016] ;
  output \LOCKSTEP_Out_reg[3015] ;
  output \LOCKSTEP_Out_reg[3014] ;
  output \LOCKSTEP_Out_reg[3013] ;
  output \LOCKSTEP_Out_reg[3012] ;
  output \LOCKSTEP_Out_reg[3011] ;
  output \LOCKSTEP_Out_reg[3010] ;
  output \LOCKSTEP_Out_reg[3009] ;
  output \LOCKSTEP_Out_reg[3008] ;
  output \LOCKSTEP_Out_reg[3007] ;
  input sync_reset;
  input Clk;
  input active_access_reg_1;
  input mem_write_req_reg;
  input mem_write_req_reg_0;
  input mem_write_req_reg_1;
  input [0:0]MEM_DataBus_Access_reg;
  input DReady;
  input MEM_DCache_Drop_request;
  input DWait;
  input M_AXI_DP_RVALID;
  input M_AXI_DP_BVALID;
  input [0:31]wb_databus_read_data;
  input [1:0]\wb_read_lsb_sel_reg[0] ;
  input wb_read_msb_doublet_sel;
  input [0:0]wb_read_lsb_1_sel;
  input [15:0]Q;
  input [15:0]wb_dcache_valid_read_data;
  input [31:0]M_AXI_DP_RDATA;

  wire Clk;
  wire [2:0]D;
  wire DReady;
  wire DWait;
  wire \LOCKSTEP_Out_reg[3007] ;
  wire \LOCKSTEP_Out_reg[3008] ;
  wire \LOCKSTEP_Out_reg[3009] ;
  wire \LOCKSTEP_Out_reg[3010] ;
  wire \LOCKSTEP_Out_reg[3011] ;
  wire \LOCKSTEP_Out_reg[3012] ;
  wire \LOCKSTEP_Out_reg[3013] ;
  wire \LOCKSTEP_Out_reg[3014] ;
  wire \LOCKSTEP_Out_reg[3015] ;
  wire \LOCKSTEP_Out_reg[3016] ;
  wire \LOCKSTEP_Out_reg[3017] ;
  wire \LOCKSTEP_Out_reg[3018] ;
  wire \LOCKSTEP_Out_reg[3019] ;
  wire \LOCKSTEP_Out_reg[3020] ;
  wire \LOCKSTEP_Out_reg[3021] ;
  wire \LOCKSTEP_Out_reg[3022] ;
  wire \LOCKSTEP_Out_reg[3023] ;
  wire \LOCKSTEP_Out_reg[3024] ;
  wire \LOCKSTEP_Out_reg[3025] ;
  wire \LOCKSTEP_Out_reg[3026] ;
  wire \LOCKSTEP_Out_reg[3027] ;
  wire \LOCKSTEP_Out_reg[3028] ;
  wire \LOCKSTEP_Out_reg[3029] ;
  wire \LOCKSTEP_Out_reg[3030] ;
  wire \LOCKSTEP_Out_reg[3031] ;
  wire [31:0]\LOCKSTEP_Out_reg[3031]_0 ;
  wire \LOCKSTEP_Out_reg[3032] ;
  wire \LOCKSTEP_Out_reg[3033] ;
  wire \LOCKSTEP_Out_reg[3034] ;
  wire \LOCKSTEP_Out_reg[3035] ;
  wire \LOCKSTEP_Out_reg[3036] ;
  wire \LOCKSTEP_Out_reg[3037] ;
  wire \LOCKSTEP_Out_reg[3038] ;
  wire MEM_DAXI_Data_Strobe;
  wire MEM_DCache_Drop_request;
  wire [0:0]MEM_DataBus_Access_reg;
  wire M_AXI_DP_BVALID;
  wire [31:0]M_AXI_DP_RDATA;
  wire M_AXI_DP_RVALID;
  wire [15:0]Q;
  wire Trace_WB_Jump_Taken_reg;
  wire active_access;
  wire active_access_d1;
  wire active_access_reg_0;
  wire active_access_reg_1;
  wire mem_access_completed0__0;
  wire mem_write_req_reg;
  wire mem_write_req_reg_0;
  wire mem_write_req_reg_1;
  wire sync_reset;
  wire [0:31]wb_databus_read_data;
  wire [15:0]wb_dcache_valid_read_data;
  wire wb_dext_Data_Strobe;
  wire [0:0]wb_read_lsb_1_sel;
  wire [1:0]\wb_read_lsb_sel_reg[0] ;
  wire wb_read_msb_doublet_sel;

  FDRE #(
    .INIT(1'b0)) 
    M_AXI_DP_ARVALID_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_write_req_reg_1),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    M_AXI_DP_AWVALID_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_write_req_reg),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    M_AXI_DP_WVALID_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_write_req_reg_0),
        .Q(D[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[0]_INST_0_i_1 
       (.I0(Q[7]),
        .I1(wb_dcache_valid_read_data[7]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [7]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[0]),
        .O(\LOCKSTEP_Out_reg[3007] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[10]_INST_0_i_1 
       (.I0(Q[13]),
        .I1(wb_dcache_valid_read_data[13]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [13]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[10]),
        .O(\LOCKSTEP_Out_reg[3017] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[11]_INST_0_i_1 
       (.I0(Q[12]),
        .I1(wb_dcache_valid_read_data[12]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [12]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[11]),
        .O(\LOCKSTEP_Out_reg[3018] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[12]_INST_0_i_1 
       (.I0(Q[11]),
        .I1(wb_dcache_valid_read_data[11]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [11]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[12]),
        .O(\LOCKSTEP_Out_reg[3019] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[13]_INST_0_i_1 
       (.I0(Q[10]),
        .I1(wb_dcache_valid_read_data[10]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [10]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[13]),
        .O(\LOCKSTEP_Out_reg[3020] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[14]_INST_0_i_1 
       (.I0(Q[9]),
        .I1(wb_dcache_valid_read_data[9]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [9]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[14]),
        .O(\LOCKSTEP_Out_reg[3021] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[15]_INST_0_i_1 
       (.I0(Q[8]),
        .I1(wb_dcache_valid_read_data[8]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [8]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[15]),
        .O(\LOCKSTEP_Out_reg[3022] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[16]_INST_0_i_1 
       (.I0(wb_databus_read_data[8]),
        .I1(wb_databus_read_data[0]),
        .I2(wb_databus_read_data[24]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[16]),
        .O(\LOCKSTEP_Out_reg[3023] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[17]_INST_0_i_1 
       (.I0(wb_databus_read_data[9]),
        .I1(wb_databus_read_data[1]),
        .I2(wb_databus_read_data[25]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[17]),
        .O(\LOCKSTEP_Out_reg[3024] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[18]_INST_0_i_1 
       (.I0(wb_databus_read_data[10]),
        .I1(wb_databus_read_data[2]),
        .I2(wb_databus_read_data[26]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[18]),
        .O(\LOCKSTEP_Out_reg[3025] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[19]_INST_0_i_1 
       (.I0(wb_databus_read_data[11]),
        .I1(wb_databus_read_data[3]),
        .I2(wb_databus_read_data[27]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[19]),
        .O(\LOCKSTEP_Out_reg[3026] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[1]_INST_0_i_1 
       (.I0(Q[6]),
        .I1(wb_dcache_valid_read_data[6]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [6]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[1]),
        .O(\LOCKSTEP_Out_reg[3008] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[20]_INST_0_i_1 
       (.I0(wb_databus_read_data[12]),
        .I1(wb_databus_read_data[4]),
        .I2(wb_databus_read_data[28]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[20]),
        .O(\LOCKSTEP_Out_reg[3027] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[21]_INST_0_i_1 
       (.I0(wb_databus_read_data[13]),
        .I1(wb_databus_read_data[5]),
        .I2(wb_databus_read_data[29]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[21]),
        .O(\LOCKSTEP_Out_reg[3028] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[22]_INST_0_i_1 
       (.I0(wb_databus_read_data[14]),
        .I1(wb_databus_read_data[6]),
        .I2(wb_databus_read_data[30]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[22]),
        .O(\LOCKSTEP_Out_reg[3029] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[23]_INST_0_i_1 
       (.I0(wb_databus_read_data[15]),
        .I1(wb_databus_read_data[7]),
        .I2(wb_databus_read_data[31]),
        .I3(wb_read_msb_doublet_sel),
        .I4(wb_read_lsb_1_sel),
        .I5(wb_databus_read_data[23]),
        .O(\LOCKSTEP_Out_reg[3030] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[24]_INST_0_i_1 
       (.I0(wb_databus_read_data[8]),
        .I1(wb_databus_read_data[0]),
        .I2(wb_databus_read_data[24]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[16]),
        .O(\LOCKSTEP_Out_reg[3031] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[25]_INST_0_i_1 
       (.I0(wb_databus_read_data[9]),
        .I1(wb_databus_read_data[1]),
        .I2(wb_databus_read_data[25]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[17]),
        .O(\LOCKSTEP_Out_reg[3032] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[26]_INST_0_i_1 
       (.I0(wb_databus_read_data[10]),
        .I1(wb_databus_read_data[2]),
        .I2(wb_databus_read_data[26]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[18]),
        .O(\LOCKSTEP_Out_reg[3033] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[27]_INST_0_i_1 
       (.I0(wb_databus_read_data[11]),
        .I1(wb_databus_read_data[3]),
        .I2(wb_databus_read_data[27]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[19]),
        .O(\LOCKSTEP_Out_reg[3034] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[28]_INST_0_i_1 
       (.I0(wb_databus_read_data[12]),
        .I1(wb_databus_read_data[4]),
        .I2(wb_databus_read_data[28]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[20]),
        .O(\LOCKSTEP_Out_reg[3035] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[29]_INST_0_i_1 
       (.I0(wb_databus_read_data[13]),
        .I1(wb_databus_read_data[5]),
        .I2(wb_databus_read_data[29]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[21]),
        .O(\LOCKSTEP_Out_reg[3036] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[2]_INST_0_i_1 
       (.I0(Q[5]),
        .I1(wb_dcache_valid_read_data[5]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [5]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[2]),
        .O(\LOCKSTEP_Out_reg[3009] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[30]_INST_0_i_1 
       (.I0(wb_databus_read_data[14]),
        .I1(wb_databus_read_data[6]),
        .I2(wb_databus_read_data[30]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[22]),
        .O(\LOCKSTEP_Out_reg[3037] ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \Trace_New_Reg_Value[31]_INST_0_i_1 
       (.I0(wb_databus_read_data[15]),
        .I1(wb_databus_read_data[7]),
        .I2(wb_databus_read_data[31]),
        .I3(\wb_read_lsb_sel_reg[0] [0]),
        .I4(\wb_read_lsb_sel_reg[0] [1]),
        .I5(wb_databus_read_data[23]),
        .O(\LOCKSTEP_Out_reg[3038] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[3]_INST_0_i_1 
       (.I0(Q[4]),
        .I1(wb_dcache_valid_read_data[4]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [4]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[3]),
        .O(\LOCKSTEP_Out_reg[3010] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[4]_INST_0_i_1 
       (.I0(Q[3]),
        .I1(wb_dcache_valid_read_data[3]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [3]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[4]),
        .O(\LOCKSTEP_Out_reg[3011] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[5]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(wb_dcache_valid_read_data[2]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [2]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[5]),
        .O(\LOCKSTEP_Out_reg[3012] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[6]_INST_0_i_1 
       (.I0(Q[1]),
        .I1(wb_dcache_valid_read_data[1]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [1]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[6]),
        .O(\LOCKSTEP_Out_reg[3013] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[7]_INST_0_i_1 
       (.I0(Q[0]),
        .I1(wb_dcache_valid_read_data[0]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [0]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[7]),
        .O(\LOCKSTEP_Out_reg[3014] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[8]_INST_0_i_1 
       (.I0(Q[15]),
        .I1(wb_dcache_valid_read_data[15]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [15]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[8]),
        .O(\LOCKSTEP_Out_reg[3015] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \Trace_New_Reg_Value[9]_INST_0_i_1 
       (.I0(Q[14]),
        .I1(wb_dcache_valid_read_data[14]),
        .I2(\LOCKSTEP_Out_reg[3031]_0 [14]),
        .I3(wb_dext_Data_Strobe),
        .I4(wb_read_msb_doublet_sel),
        .I5(wb_databus_read_data[9]),
        .O(\LOCKSTEP_Out_reg[3016] ));
  LUT2 #(
    .INIT(4'h1)) 
    \Using_FPGA.Native_i_1__238 
       (.I0(DReady),
        .I1(MEM_DAXI_Data_Strobe),
        .O(Trace_WB_Jump_Taken_reg));
  FDRE WB_DAXI_Data_Strobe_reg
       (.C(Clk),
        .CE(1'b1),
        .D(MEM_DAXI_Data_Strobe),
        .Q(wb_dext_Data_Strobe),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[0] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[31]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [31]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[10] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[21]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [21]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[11] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[20]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [20]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[12] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[19]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [19]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[13] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[18]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [18]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[14] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[17]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [17]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[15] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[16]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [16]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[16] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[15]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [15]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[17] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[14]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [14]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[18] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[13]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [13]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[19] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[12]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [12]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[1] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[30]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [30]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[20] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[11]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [11]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[21] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[10]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [10]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[22] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[9]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [9]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[23] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[8]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [8]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[24] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[7]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [7]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[25] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[6]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [6]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[26] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[5]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [5]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[27] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[4]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [4]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[28] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[3]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [3]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[29] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[2]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [2]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[2] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[29]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [29]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[30] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[1]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [1]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[31] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[0]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [0]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[3] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[28]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [28]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[4] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[27]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [27]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[5] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[26]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [26]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[6] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[25]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [25]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[7] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[24]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [24]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[8] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[23]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [23]),
        .R(sync_reset));
  FDRE \WB_DAXI_Read_Data_reg[9] 
       (.C(Clk),
        .CE(M_AXI_DP_RVALID),
        .D(M_AXI_DP_RDATA[22]),
        .Q(\LOCKSTEP_Out_reg[3031]_0 [22]),
        .R(sync_reset));
  FDRE active_access_d1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(active_access),
        .Q(active_access_d1),
        .R(sync_reset));
  FDRE active_access_reg
       (.C(Clk),
        .CE(1'b1),
        .D(active_access_reg_1),
        .Q(active_access),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    mem_access_completed0
       (.I0(M_AXI_DP_RVALID),
        .I1(M_AXI_DP_BVALID),
        .I2(active_access),
        .O(mem_access_completed0__0));
  FDRE mem_access_completed_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_access_completed0__0),
        .Q(MEM_DAXI_Data_Strobe),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    new_request
       (.I0(MEM_DataBus_Access_reg),
        .I1(DReady),
        .I2(MEM_DCache_Drop_request),
        .I3(DWait),
        .I4(active_access_d1),
        .O(active_access_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti
   (mem_write_req,
    MEM_DCache_Drop_request,
    mem_write_cache_miss_delayed_reg_0,
    M_AXI_DC_WVALID,
    mem_dcache_data_strobe,
    wb_dcache_valid_read_data,
    incoming_data_valid,
    Write_Resp_Received,
    \M_AXI_DC_AWADDR[31] ,
    delay_update_idle,
    Q,
    sync_reset,
    EX_PipeRun,
    D,
    Clk,
    S,
    \Comp_Carry_Chain[1].carry_sel_reg ,
    \Comp_Carry_Chain[2].carry_sel_reg ,
    \Comp_Carry_Chain[3].carry_sel_reg ,
    \Comp_Carry_Chain[1].carry_sel_reg_0 ,
    \Comp_Carry_Chain[2].carry_sel_reg_1 ,
    \Comp_Carry_Chain[3].carry_sel_reg_2 ,
    DIBDI,
    M_AXI_DC_WREADY,
    M_AXI_DC_RDATA,
    mem_valid_req0,
    p_26_in,
    M_AXI_DC_BVALID,
    M_AXI_DC_AWREADY,
    mem_Write_DCache,
    CO,
    M_AXI_DC_RLAST,
    M_AXI_DC_ARREADY,
    M_AXI_DC_RVALID,
    DATA_INB);
  output mem_write_req;
  output MEM_DCache_Drop_request;
  output [11:0]mem_write_cache_miss_delayed_reg_0;
  output M_AXI_DC_WVALID;
  output mem_dcache_data_strobe;
  output [0:31]wb_dcache_valid_read_data;
  output incoming_data_valid;
  output Write_Resp_Received;
  output [108:0]\M_AXI_DC_AWADDR[31] ;
  output delay_update_idle;
  output [10:0]Q;
  input sync_reset;
  input EX_PipeRun;
  input [81:0]D;
  input Clk;
  input S;
  input \Comp_Carry_Chain[1].carry_sel_reg ;
  input \Comp_Carry_Chain[2].carry_sel_reg ;
  input \Comp_Carry_Chain[3].carry_sel_reg ;
  input \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  input \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  input \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  input [0:0]DIBDI;
  input M_AXI_DC_WREADY;
  input [31:0]M_AXI_DC_RDATA;
  input mem_valid_req0;
  input p_26_in;
  input M_AXI_DC_BVALID;
  input M_AXI_DC_AWREADY;
  input mem_Write_DCache;
  input [0:0]CO;
  input M_AXI_DC_RLAST;
  input M_AXI_DC_ARREADY;
  input M_AXI_DC_RVALID;
  input [0:31]DATA_INB;

  wire A;
  wire A36_in;
  wire [0:10]ADDRB;
  wire [0:0]CO;
  wire [0:1]CacheLine_Cnt;
  wire Clk;
  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire \Comp_Carry_Chain[4].carry_sel_reg_1 ;
  wire [81:0]D;
  wire [0:31]DATA_INB;
  wire [0:17]DATA_INB_0;
  wire [0:0]DIBDI;
  wire ENB;
  wire EX_PipeRun;
  wire I2;
  wire MEM_DCache_Drop_request;
  wire M_AXI_DC_ARREADY;
  wire [108:0]\M_AXI_DC_AWADDR[31] ;
  wire M_AXI_DC_AWREADY;
  wire M_AXI_DC_BVALID;
  wire [31:0]M_AXI_DC_RDATA;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RVALID;
  wire M_AXI_DC_WREADY;
  wire M_AXI_DC_WVALID;
  wire [10:0]Q;
  wire [4:27]Req_Addr;
  wire S;
  wire S_0;
  wire TAG_RAM_Module_n_15;
  wire TAG_RAM_Module_n_16;
  wire Trace_Cache_Hit0;
  wire Trace_Cache_Req0;
  wire Update_Idle;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ;
  wire \Use_XX_Accesses3.xx_access_read_miss_n_1 ;
  wire \Use_XX_Accesses3.xx_access_read_miss_n_2 ;
  wire \Use_XX_Accesses3.xx_access_read_miss_n_3 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183 ;
  wire \Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184 ;
  wire [0:3]Valid_Bits;
  wire WB_DCache_Valid_Read_data_i_0;
  wire WB_DCache_Valid_Read_data_i_1;
  wire WB_DCache_Valid_Read_data_i_10;
  wire WB_DCache_Valid_Read_data_i_11;
  wire WB_DCache_Valid_Read_data_i_12;
  wire WB_DCache_Valid_Read_data_i_13;
  wire WB_DCache_Valid_Read_data_i_14;
  wire WB_DCache_Valid_Read_data_i_15;
  wire WB_DCache_Valid_Read_data_i_16;
  wire WB_DCache_Valid_Read_data_i_17;
  wire WB_DCache_Valid_Read_data_i_18;
  wire WB_DCache_Valid_Read_data_i_19;
  wire WB_DCache_Valid_Read_data_i_2;
  wire WB_DCache_Valid_Read_data_i_20;
  wire WB_DCache_Valid_Read_data_i_21;
  wire WB_DCache_Valid_Read_data_i_22;
  wire WB_DCache_Valid_Read_data_i_23;
  wire WB_DCache_Valid_Read_data_i_24;
  wire WB_DCache_Valid_Read_data_i_25;
  wire WB_DCache_Valid_Read_data_i_26;
  wire WB_DCache_Valid_Read_data_i_27;
  wire WB_DCache_Valid_Read_data_i_28;
  wire WB_DCache_Valid_Read_data_i_29;
  wire WB_DCache_Valid_Read_data_i_3;
  wire WB_DCache_Valid_Read_data_i_30;
  wire WB_DCache_Valid_Read_data_i_31;
  wire WB_DCache_Valid_Read_data_i_4;
  wire WB_DCache_Valid_Read_data_i_5;
  wire WB_DCache_Valid_Read_data_i_6;
  wire WB_DCache_Valid_Read_data_i_7;
  wire WB_DCache_Valid_Read_data_i_8;
  wire WB_DCache_Valid_Read_data_i_9;
  wire Write_Resp_Received;
  wire cache_updated_allowed;
  wire cacheline_copy_data_0;
  wire cacheline_copy_data_1;
  wire cacheline_copy_data_10;
  wire cacheline_copy_data_11;
  wire cacheline_copy_data_12;
  wire cacheline_copy_data_13;
  wire cacheline_copy_data_14;
  wire cacheline_copy_data_15;
  wire cacheline_copy_data_16;
  wire cacheline_copy_data_17;
  wire cacheline_copy_data_18;
  wire cacheline_copy_data_19;
  wire cacheline_copy_data_2;
  wire cacheline_copy_data_20;
  wire cacheline_copy_data_21;
  wire cacheline_copy_data_22;
  wire cacheline_copy_data_23;
  wire cacheline_copy_data_24;
  wire cacheline_copy_data_25;
  wire cacheline_copy_data_26;
  wire cacheline_copy_data_27;
  wire cacheline_copy_data_28;
  wire cacheline_copy_data_29;
  wire cacheline_copy_data_3;
  wire cacheline_copy_data_30;
  wire cacheline_copy_data_31;
  wire cacheline_copy_data_4;
  wire cacheline_copy_data_5;
  wire cacheline_copy_data_6;
  wire cacheline_copy_data_7;
  wire cacheline_copy_data_8;
  wire cacheline_copy_data_9;
  wire cacheline_copy_hit0;
  wire [0:3]cacheline_copy_valid;
  (* RTL_KEEP = "true" *) wire [0:3]cacheline_copy_valid_cmb;
  wire dcache_data_strobe_ii;
  wire dcache_data_strobe_iii;
  wire dcache_data_strobe_iiii;
  wire delay_update_idle;
  wire incoming_data_valid;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_20;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mem_Write_Allowed_on_miss_hold;
  (* RTL_KEEP = "true" *) wire mem_Write_Allowed_on_miss_hold_cmb;
  wire mem_Write_DCache;
  wire mem_cache_hit;
  wire mem_cache_hit_pending;
  wire mem_cache_hit_pending_delayed;
  wire [0:31]mem_cachehit_data;
  wire mem_data_updated;
  (* RTL_KEEP = "true" *) wire mem_data_updated_cmb;
  wire mem_dcache_data_strobe;
  wire mem_first_cycle;
  wire [0:3]mem_mch_adjusted_be_posted;
  wire mem_read_cache_hit;
  wire mem_read_cache_hit_direct;
  wire mem_read_cache_miss;
  wire mem_read_cache_miss_i;
  wire mem_tag_hit_without_parity;
  wire mem_tag_miss_and_valid_xx;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req;
  wire mem_valid_req0;
  wire mem_write_cache_hit;
  wire mem_write_cache_hit_delayed;
  wire mem_write_cache_miss;
  wire mem_write_cache_miss_delayed;
  wire [11:0]mem_write_cache_miss_delayed_reg_0;
  wire mem_write_req;
  wire \new_cacheline_addr_reg_n_0_[10] ;
  wire \new_cacheline_addr_reg_n_0_[11] ;
  wire \new_cacheline_addr_reg_n_0_[12] ;
  wire \new_cacheline_addr_reg_n_0_[13] ;
  wire \new_cacheline_addr_reg_n_0_[14] ;
  wire \new_cacheline_addr_reg_n_0_[15] ;
  wire \new_cacheline_addr_reg_n_0_[16] ;
  wire \new_cacheline_addr_reg_n_0_[4] ;
  wire \new_cacheline_addr_reg_n_0_[5] ;
  wire \new_cacheline_addr_reg_n_0_[6] ;
  wire \new_cacheline_addr_reg_n_0_[7] ;
  wire \new_cacheline_addr_reg_n_0_[8] ;
  wire \new_cacheline_addr_reg_n_0_[9] ;
  wire [0:3]new_data_write;
  wire [1:0]ongoing_accesses;
  wire p_0_in44_out;
  wire p_16_in;
  wire p_26_in;
  wire [0:1]read_data_cnt;
  wire read_req_done;
  (* RTL_KEEP = "true" *) wire read_req_done_cmb;
  (* DIRECT_RESET *) wire reset_bool_for_rst;
  wire use_cacheline_copy;
  (* RTL_KEEP = "true" *) wire use_cacheline_copy_cmb;
  wire [0:3]valid_Bits_1;
  wire [0:31]wb_dcache_valid_read_data;
  wire write_data_done;
  (* RTL_KEEP = "true" *) wire write_data_done_cmb;
  wire write_req;
  wire write_req0;
  wire write_req_done_hold;
  (* RTL_KEEP = "true" *) wire write_req_done_hold_cmb;
  wire write_req_drop;
  (* RTL_KEEP = "true" *) wire write_req_drop_cmb;
  wire xx_req_with_update;
  wire xx_target_word_received;

  assign reset_bool_for_rst = sync_reset;
  FDRE \CacheLine_Cnt_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183 ),
        .Q(CacheLine_Cnt[0]),
        .R(reset_bool_for_rst));
  FDRE \CacheLine_Cnt_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184 ),
        .Q(CacheLine_Cnt[1]),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1 DATA_RAM_Module
       (.ADDRB({\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158 }),
        .Clk(Clk),
        .D(D[81:69]),
        .DATA_INB(DATA_INB),
        .DATA_OUTA(mem_cachehit_data),
        .EX_PipeRun(EX_PipeRun),
        .WEB(new_data_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1 \Gen_WE[0].SUM_I 
       (.D(D[39:38]),
        .I2(I2),
        .Q({cacheline_copy_valid[0],cacheline_copy_valid[1],cacheline_copy_valid[2],cacheline_copy_valid[3]}),
        .WEB(new_data_write[0]),
        .cacheline_copy_hit0(cacheline_copy_hit0),
        .mem_cache_hit(mem_cache_hit),
        .mem_mch_adjusted_be_posted(mem_mch_adjusted_be_posted[0]),
        .p_0_in44_out(p_0_in44_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24 \Gen_WE[1].SUM_I 
       (.WEB(new_data_write[1]),
        .mem_cache_hit(mem_cache_hit),
        .mem_mch_adjusted_be_posted(mem_mch_adjusted_be_posted[1]),
        .mem_write_req_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170 ),
        .p_0_in44_out(p_0_in44_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25 \Gen_WE[2].SUM_I 
       (.WEB(new_data_write[2]),
        .mem_cache_hit(mem_cache_hit),
        .mem_mch_adjusted_be_posted(mem_mch_adjusted_be_posted[2]),
        .mem_write_req_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169 ),
        .p_0_in44_out(p_0_in44_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26 \Gen_WE[3].SUM_I 
       (.WEB(new_data_write[3]),
        .mem_cache_hit(mem_cache_hit),
        .mem_mch_adjusted_be_posted(mem_mch_adjusted_be_posted[3]),
        .mem_write_req_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168 ),
        .p_0_in44_out(p_0_in44_out));
  FDRE \Req_Addr_reg[10] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[57]),
        .Q(Req_Addr[10]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[11] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[56]),
        .Q(Req_Addr[11]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[12] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[55]),
        .Q(Req_Addr[12]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[13] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[54]),
        .Q(Req_Addr[13]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[14] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[53]),
        .Q(Req_Addr[14]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[15] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[52]),
        .Q(Req_Addr[15]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[16] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[51]),
        .Q(Req_Addr[16]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[17] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[50]),
        .Q(Req_Addr[17]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[18] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[49]),
        .Q(Req_Addr[18]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[19] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[48]),
        .Q(Req_Addr[19]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[20] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[47]),
        .Q(Req_Addr[20]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[21] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[46]),
        .Q(Req_Addr[21]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[22] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[45]),
        .Q(Req_Addr[22]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[23] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[44]),
        .Q(Req_Addr[23]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[24] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[43]),
        .Q(Req_Addr[24]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[25] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[42]),
        .Q(Req_Addr[25]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[26] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[41]),
        .Q(Req_Addr[26]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[27] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[40]),
        .Q(Req_Addr[27]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[4] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[63]),
        .Q(Req_Addr[4]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[5] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[62]),
        .Q(Req_Addr[5]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[6] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[61]),
        .Q(Req_Addr[6]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[7] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[60]),
        .Q(Req_Addr[7]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[8] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[59]),
        .Q(Req_Addr[8]),
        .R(reset_bool_for_rst));
  FDRE \Req_Addr_reg[9] 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(D[58]),
        .Q(Req_Addr[9]),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module TAG_RAM_Module
       (.ADDRBWRADDR({ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10]}),
        .Clk(Clk),
        .\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg_1 ),
        .\Comp_Carry_Chain[4].carry_sel_reg_0 (\Comp_Carry_Chain[4].carry_sel_reg ),
        .D({D[81:71],D[63:62],D[52:51],D[39:38]}),
        .DATA_INB_0({DATA_INB_0[0],DATA_INB_0[1],DATA_INB_0[2],DATA_INB_0[3],DATA_INB_0[5],DATA_INB_0[6],DATA_INB_0[7],DATA_INB_0[8],DATA_INB_0[9],DATA_INB_0[10],DATA_INB_0[11],DATA_INB_0[12],DATA_INB_0[13],DATA_INB_0[14],DATA_INB_0[15],DATA_INB_0[16],DATA_INB_0[17]}),
        .DIBDI(DIBDI),
        .ENB(ENB),
        .EX_PipeRun(EX_PipeRun),
        .S(S_0),
        .Trace_Cache_Hit_reg(TAG_RAM_Module_n_15),
        .mem_cache_hit_pending_delayed_reg(TAG_RAM_Module_n_16),
        .mem_valid_req(mem_valid_req),
        .mem_write_cache_miss_delayed_reg(mem_write_cache_miss_delayed_reg_0));
  FDRE Trace_Cache_Hit_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Cache_Hit0),
        .Q(\M_AXI_DC_AWADDR[31] [2]),
        .R(reset_bool_for_rst));
  FDRE Trace_Cache_Rdy_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_dcache_data_strobe),
        .Q(\M_AXI_DC_AWADDR[31] [1]),
        .R(reset_bool_for_rst));
  LUT1 #(
    .INIT(2'h1)) 
    Trace_Cache_Read_i_1
       (.I0(mem_write_req),
        .O(A36_in));
  FDRE Trace_Cache_Read_reg
       (.C(Clk),
        .CE(1'b1),
        .D(A36_in),
        .Q(\M_AXI_DC_AWADDR[31] [0]),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Trace_Cache_Req_i_1
       (.I0(mem_valid_req),
        .I1(mem_first_cycle),
        .O(Trace_Cache_Req0));
  FDRE Trace_Cache_Req_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Cache_Req0),
        .Q(\M_AXI_DC_AWADDR[31] [3]),
        .R(reset_bool_for_rst));
  FDRE \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_XX_Accesses3.xx_access_read_miss_n_3 ),
        .Q(ongoing_accesses[0]),
        .R(reset_bool_for_rst));
  FDRE \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_XX_Accesses3.xx_access_read_miss_n_2 ),
        .Q(ongoing_accesses[1]),
        .R(reset_bool_for_rst));
  FDRE \Use_XX_Accesses.No_Coherence.xx_valid_data_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(xx_target_word_received),
        .Q(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .R(reset_bool_for_rst));
  FDRE \Use_XX_Accesses.cache_updated_allowed_reg 
       (.C(Clk),
        .CE(Update_Idle),
        .D(xx_req_with_update),
        .Q(cache_updated_allowed),
        .R(reset_bool_for_rst));
  FDRE \Use_XX_Accesses.xx_req_with_update_reg 
       (.C(Clk),
        .CE(mem_tag_miss_and_valid_xx),
        .D(mem_valid_req),
        .Q(xx_req_with_update),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27 \Use_XX_Accesses3.xx_access_read_miss 
       (.\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] (\Use_XX_Accesses3.xx_access_read_miss_n_3 ),
        .\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] (\Use_XX_Accesses3.xx_access_read_miss_n_2 ),
        .\Using_AXI.M_AXI_ARCACHE_reg[3] (\Use_XX_Accesses3.xx_access_read_miss_n_1 ),
        .lopt(lopt_18),
        .lopt_1(lopt_19),
        .lopt_2(lopt_20),
        .mem_first_cycle(mem_first_cycle),
        .mem_read_cache_miss(mem_read_cache_miss),
        .mem_read_cache_miss_i(mem_read_cache_miss_i),
        .mem_valid_req(mem_valid_req),
        .mem_valid_req_XX_reg(MEM_DCache_Drop_request),
        .mem_write_req_reg(mem_write_req),
        .ongoing_accesses(ongoing_accesses),
        .p_16_in(p_16_in),
        .read_req_done(read_req_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28 \Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or 
       (.Trace_Cache_Rdy_reg(mem_dcache_data_strobe),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .dcache_data_strobe_ii(dcache_data_strobe_ii),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_2(lopt_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29 \Using_Latch_AS_Logic_1.AND2B1L_I1 
       (.E(mem_tag_miss_and_valid_xx),
        .mem_tag_miss_without_parity(mem_tag_miss_without_parity),
        .mem_valid_req_XX_reg(MEM_DCache_Drop_request));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30 \Using_Latch_AS_Logic_3.AND2B1L_I1 
       (.A(A),
        .EX_PipeRun(EX_PipeRun),
        .\Using_FPGA.Native_0 (TAG_RAM_Module_n_16),
        .delay_update_idle_reg(delay_update_idle),
        .in0(use_cacheline_copy_cmb),
        .mem_cache_hit_pending(mem_cache_hit_pending),
        .mem_read_cache_miss(mem_read_cache_miss),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface \Using_New_CacheInterface_for_AXI.Cache_Interface_I1 
       (.ADDRB({\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_146 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_147 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_148 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_149 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_150 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_151 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_152 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_153 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_154 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_155 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_156 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_157 ,\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_158 }),
        .ADDRBWRADDR({ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10]}),
        .CO(CO),
        .CacheLine_Cnt(CacheLine_Cnt),
        .\CacheLine_Cnt_reg[0] (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_183 ),
        .\CacheLine_Cnt_reg[1] (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_184 ),
        .Clk(Clk),
        .D({Valid_Bits[0],Valid_Bits[1],Valid_Bits[2],Valid_Bits[3]}),
        .DATA_INB_0({DATA_INB_0[0],DATA_INB_0[1],DATA_INB_0[2],DATA_INB_0[3],DATA_INB_0[5],DATA_INB_0[6],DATA_INB_0[7],DATA_INB_0[8],DATA_INB_0[9],DATA_INB_0[10],DATA_INB_0[11],DATA_INB_0[12],DATA_INB_0[13],DATA_INB_0[14],DATA_INB_0[15],DATA_INB_0[16],DATA_INB_0[17]}),
        .ENB(ENB),
        .EX_PipeRun(EX_PipeRun),
        .I2(I2),
        .\MEM_DataBus_Addr_reg[0] (D[67:0]),
        .M_AXI_DC_ARREADY(M_AXI_DC_ARREADY),
        .\M_AXI_DC_AWADDR[31] (\M_AXI_DC_AWADDR[31] [108:4]),
        .M_AXI_DC_AWREADY(M_AXI_DC_AWREADY),
        .M_AXI_DC_BVALID(M_AXI_DC_BVALID),
        .M_AXI_DC_RLAST(M_AXI_DC_RLAST),
        .M_AXI_DC_RVALID(M_AXI_DC_RVALID),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .M_AXI_DC_WVALID(M_AXI_DC_WVALID),
        .Q({valid_Bits_1[0],valid_Bits_1[1],valid_Bits_1[2],valid_Bits_1[3]}),
        .SR(Update_Idle),
        .Trace_Cache_Rdy_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108 ),
        .Trace_Cache_Rdy_reg_0(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109 ),
        .Trace_Cache_Rdy_reg_1(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111 ),
        .\Using_FPGA.Native (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_168 ),
        .\Using_FPGA.Native_0 (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_169 ),
        .\Using_FPGA.Native_1 (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_170 ),
        .\Using_New_CacheInterface_for_AXI.read_req_done_reg (\Use_XX_Accesses3.xx_access_read_miss_n_1 ),
        .\Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] (incoming_data_valid),
        .Write_Resp_Received(Write_Resp_Received),
        .cache_updated_allowed(cache_updated_allowed),
        .cacheline_copy_hit0(cacheline_copy_hit0),
        .cacheline_copy_valid_cmb({cacheline_copy_valid_cmb[0],cacheline_copy_valid_cmb[1],cacheline_copy_valid_cmb[2],cacheline_copy_valid_cmb[3]}),
        .\cacheline_copy_valid_reg[0] ({cacheline_copy_valid[0],cacheline_copy_valid[1],cacheline_copy_valid[2],cacheline_copy_valid[3]}),
        .delay_update_idle_reg(delay_update_idle),
        .in0(write_req_drop_cmb),
        .mem_Write_Allowed_on_miss_hold(mem_Write_Allowed_on_miss_hold),
        .mem_Write_Allowed_on_miss_hold_cmb(mem_Write_Allowed_on_miss_hold_cmb),
        .mem_Write_DCache(mem_Write_DCache),
        .mem_cache_hit(mem_cache_hit),
        .mem_cache_hit_pending(mem_cache_hit_pending),
        .mem_cache_hit_pending_delayed(mem_cache_hit_pending_delayed),
        .mem_data_updated(mem_data_updated),
        .mem_data_updated_cmb(mem_data_updated_cmb),
        .mem_first_cycle(mem_first_cycle),
        .mem_mch_adjusted_be_posted(mem_mch_adjusted_be_posted),
        .mem_valid_req(mem_valid_req),
        .mem_valid_req_XX_reg(MEM_DCache_Drop_request),
        .mem_write_cache_hit(mem_write_cache_hit),
        .mem_write_cache_hit_delayed(mem_write_cache_hit_delayed),
        .mem_write_cache_miss_delayed(mem_write_cache_miss_delayed),
        .mem_write_req_reg(mem_write_req),
        .\new_cacheline_addr_reg[4] ({\new_cacheline_addr_reg_n_0_[4] ,\new_cacheline_addr_reg_n_0_[5] ,\new_cacheline_addr_reg_n_0_[6] ,\new_cacheline_addr_reg_n_0_[7] ,\new_cacheline_addr_reg_n_0_[8] ,\new_cacheline_addr_reg_n_0_[9] ,\new_cacheline_addr_reg_n_0_[10] ,\new_cacheline_addr_reg_n_0_[11] ,\new_cacheline_addr_reg_n_0_[12] ,\new_cacheline_addr_reg_n_0_[13] ,\new_cacheline_addr_reg_n_0_[14] ,\new_cacheline_addr_reg_n_0_[15] ,\new_cacheline_addr_reg_n_0_[16] ,Q}),
        .ongoing_accesses(ongoing_accesses),
        .p_0_in44_out(p_0_in44_out),
        .p_16_in(p_16_in),
        .read_data_cnt(read_data_cnt),
        .read_req_done(read_req_done),
        .read_req_done_cmb(read_req_done_cmb),
        .sync_reset(reset_bool_for_rst),
        .use_cacheline_copy(use_cacheline_copy),
        .write_data_done(write_data_done),
        .write_data_done_cmb(write_data_done_cmb),
        .write_req(write_req),
        .write_req0(write_req0),
        .write_req_done_hold(write_req_done_hold),
        .write_req_done_hold_cmb(write_req_done_hold_cmb),
        .write_req_drop(write_req_drop),
        .xx_target_word_received(xx_target_word_received));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[31]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_31(cacheline_copy_data_31),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[21]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_21(cacheline_copy_data_21),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[20]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_20(cacheline_copy_data_20),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[19]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_19(cacheline_copy_data_19),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[18]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_18(cacheline_copy_data_18),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[17]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_17(cacheline_copy_data_17),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[16]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_16(cacheline_copy_data_16),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[15]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_15(cacheline_copy_data_15),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[14]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_14(cacheline_copy_data_14),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[13]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_13(cacheline_copy_data_13),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[12]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_12(cacheline_copy_data_12),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[30]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_30(cacheline_copy_data_30),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[11]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_11(cacheline_copy_data_11),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[10]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_10(cacheline_copy_data_10),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[9]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_9(cacheline_copy_data_9),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[8]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_8(cacheline_copy_data_8),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[7]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_7(cacheline_copy_data_7),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[6]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_6(cacheline_copy_data_6),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[5]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_5(cacheline_copy_data_5),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[4]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_4(cacheline_copy_data_4),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[3]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_3(cacheline_copy_data_3),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[2]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_2(cacheline_copy_data_2),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[29]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_29(cacheline_copy_data_29),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[1]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_1(cacheline_copy_data_1),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[0]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_0(cacheline_copy_data_0),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[28]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_28(cacheline_copy_data_28),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[27]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_27(cacheline_copy_data_27),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[26]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_26(cacheline_copy_data_26),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[25]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_25(cacheline_copy_data_25),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[24]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_24(cacheline_copy_data_24),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[23]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_23(cacheline_copy_data_23),
        .read_data_cnt(read_data_cnt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61 \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem 
       (.Clk(Clk),
        .D(D[39:38]),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA[22]),
        .\Using_AXI.r_read_fifo_addr_reg[2] (incoming_data_valid),
        .cacheline_copy_data_22(cacheline_copy_data_22),
        .read_data_cnt(read_data_cnt));
  FDRE \Using_New_CacheInterface_for_AXI.read_req_done_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(read_req_done_cmb),
        .Q(read_req_done),
        .R(reset_bool_for_rst));
  FDRE \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0] 
       (.C(Clk),
        .CE(incoming_data_valid),
        .D(Valid_Bits[0]),
        .Q(valid_Bits_1[0]),
        .R(Update_Idle));
  FDRE \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[1] 
       (.C(Clk),
        .CE(incoming_data_valid),
        .D(Valid_Bits[1]),
        .Q(valid_Bits_1[1]),
        .R(Update_Idle));
  FDRE \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[2] 
       (.C(Clk),
        .CE(incoming_data_valid),
        .D(Valid_Bits[2]),
        .Q(valid_Bits_1[2]),
        .R(Update_Idle));
  FDRE \Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] 
       (.C(Clk),
        .CE(incoming_data_valid),
        .D(Valid_Bits[3]),
        .Q(valid_Bits_1[3]),
        .R(Update_Idle));
  FDRE \Using_New_CacheInterface_for_AXI.write_data_done_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(write_data_done_cmb),
        .Q(write_data_done),
        .R(reset_bool_for_rst));
  FDRE \Using_New_CacheInterface_for_AXI.write_req_done_hold_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(write_req_done_hold_cmb),
        .Q(write_req_done_hold),
        .R(reset_bool_for_rst));
  FDRE \Using_New_CacheInterface_for_AXI.write_req_drop_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(write_req_drop_cmb),
        .Q(write_req_drop),
        .R(reset_bool_for_rst));
  FDRE \Using_New_CacheInterface_for_AXI.write_req_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(write_req0),
        .Q(write_req),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_31(WB_DCache_Valid_Read_data_i_31),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5 \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[0]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_31(WB_DCache_Valid_Read_data_i_31),
        .cacheline_copy_data_31(cacheline_copy_data_31),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62 \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_21(WB_DCache_Valid_Read_data_i_21),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63 \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[10]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_21(WB_DCache_Valid_Read_data_i_21),
        .cacheline_copy_data_21(cacheline_copy_data_21),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64 \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_20(WB_DCache_Valid_Read_data_i_20),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[11]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65 \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[11]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_20(WB_DCache_Valid_Read_data_i_20),
        .cacheline_copy_data_20(cacheline_copy_data_20),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66 \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_19(WB_DCache_Valid_Read_data_i_19),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[12]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67 \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[12]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_19(WB_DCache_Valid_Read_data_i_19),
        .cacheline_copy_data_19(cacheline_copy_data_19),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68 \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_18(WB_DCache_Valid_Read_data_i_18),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[13]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69 \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[13]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_18(WB_DCache_Valid_Read_data_i_18),
        .cacheline_copy_data_18(cacheline_copy_data_18),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70 \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_17(WB_DCache_Valid_Read_data_i_17),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[14]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71 \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[14]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_17(WB_DCache_Valid_Read_data_i_17),
        .cacheline_copy_data_17(cacheline_copy_data_17),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72 \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_16(WB_DCache_Valid_Read_data_i_16),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73 \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[15]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_16(WB_DCache_Valid_Read_data_i_16),
        .cacheline_copy_data_16(cacheline_copy_data_16),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74 \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_15(WB_DCache_Valid_Read_data_i_15),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75 \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[16]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_15(WB_DCache_Valid_Read_data_i_15),
        .cacheline_copy_data_15(cacheline_copy_data_15),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76 \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_14(WB_DCache_Valid_Read_data_i_14),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[17]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77 \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[17]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_14(WB_DCache_Valid_Read_data_i_14),
        .cacheline_copy_data_14(cacheline_copy_data_14),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78 \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_13(WB_DCache_Valid_Read_data_i_13),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79 \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[18]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_13(WB_DCache_Valid_Read_data_i_13),
        .cacheline_copy_data_13(cacheline_copy_data_13),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80 \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_12(WB_DCache_Valid_Read_data_i_12),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81 \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[19]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_12(WB_DCache_Valid_Read_data_i_12),
        .cacheline_copy_data_12(cacheline_copy_data_12),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82 \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_30(WB_DCache_Valid_Read_data_i_30),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83 \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[1]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_30(WB_DCache_Valid_Read_data_i_30),
        .cacheline_copy_data_30(cacheline_copy_data_30),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84 \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_11(WB_DCache_Valid_Read_data_i_11),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[20]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85 \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[20]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_11(WB_DCache_Valid_Read_data_i_11),
        .cacheline_copy_data_11(cacheline_copy_data_11),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86 \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_10(WB_DCache_Valid_Read_data_i_10),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[21]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87 \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[21]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_10(WB_DCache_Valid_Read_data_i_10),
        .cacheline_copy_data_10(cacheline_copy_data_10),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88 \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_9(WB_DCache_Valid_Read_data_i_9),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[22]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89 \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[22]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_9(WB_DCache_Valid_Read_data_i_9),
        .cacheline_copy_data_9(cacheline_copy_data_9),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90 \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_8(WB_DCache_Valid_Read_data_i_8),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91 \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[23]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_8(WB_DCache_Valid_Read_data_i_8),
        .cacheline_copy_data_8(cacheline_copy_data_8),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92 \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_7(WB_DCache_Valid_Read_data_i_7),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[24]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93 \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[24]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_7(WB_DCache_Valid_Read_data_i_7),
        .cacheline_copy_data_7(cacheline_copy_data_7),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94 \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_6(WB_DCache_Valid_Read_data_i_6),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[25]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95 \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[25]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_6(WB_DCache_Valid_Read_data_i_6),
        .cacheline_copy_data_6(cacheline_copy_data_6),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96 \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_5(WB_DCache_Valid_Read_data_i_5),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[26]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97 \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[26]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_5(WB_DCache_Valid_Read_data_i_5),
        .cacheline_copy_data_5(cacheline_copy_data_5),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98 \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_4(WB_DCache_Valid_Read_data_i_4),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[27]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99 \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[27]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_4(WB_DCache_Valid_Read_data_i_4),
        .cacheline_copy_data_4(cacheline_copy_data_4),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100 \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_3(WB_DCache_Valid_Read_data_i_3),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[28]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101 \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[28]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_3(WB_DCache_Valid_Read_data_i_3),
        .cacheline_copy_data_3(cacheline_copy_data_3),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102 \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_2(WB_DCache_Valid_Read_data_i_2),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[29]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103 \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[29]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_2(WB_DCache_Valid_Read_data_i_2),
        .cacheline_copy_data_2(cacheline_copy_data_2),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104 \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_29(WB_DCache_Valid_Read_data_i_29),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105 \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[2]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_29(WB_DCache_Valid_Read_data_i_29),
        .cacheline_copy_data_29(cacheline_copy_data_29),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106 \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_1(WB_DCache_Valid_Read_data_i_1),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[30]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107 \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[30]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_1(WB_DCache_Valid_Read_data_i_1),
        .cacheline_copy_data_1(cacheline_copy_data_1),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108 \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_0(WB_DCache_Valid_Read_data_i_0),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109 \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[31]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_0(WB_DCache_Valid_Read_data_i_0),
        .cacheline_copy_data_0(cacheline_copy_data_0),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110 \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_28(WB_DCache_Valid_Read_data_i_28),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111 \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[3]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_28(WB_DCache_Valid_Read_data_i_28),
        .cacheline_copy_data_28(cacheline_copy_data_28),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112 \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_27(WB_DCache_Valid_Read_data_i_27),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113 \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[4]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_27(WB_DCache_Valid_Read_data_i_27),
        .cacheline_copy_data_27(cacheline_copy_data_27),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114 \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_26(WB_DCache_Valid_Read_data_i_26),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115 \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[5]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_26(WB_DCache_Valid_Read_data_i_26),
        .cacheline_copy_data_26(cacheline_copy_data_26),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116 \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_25(WB_DCache_Valid_Read_data_i_25),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117 \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[6]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_25(WB_DCache_Valid_Read_data_i_25),
        .cacheline_copy_data_25(cacheline_copy_data_25),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118 \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_24(WB_DCache_Valid_Read_data_i_24),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119 \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[7]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_24(WB_DCache_Valid_Read_data_i_24),
        .cacheline_copy_data_24(cacheline_copy_data_24),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120 \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_23(WB_DCache_Valid_Read_data_i_23),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121 \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[8]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_23(WB_DCache_Valid_Read_data_i_23),
        .cacheline_copy_data_23(cacheline_copy_data_23),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122 \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF 
       (.Clk(Clk),
        .WB_DCache_Valid_Read_data_i_22(WB_DCache_Valid_Read_data_i_22),
        .sync_reset(reset_bool_for_rst),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123 \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5 
       (.DATA_OUTA(mem_cachehit_data[9]),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_n_0 ),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 (mem_dcache_data_strobe),
        .WB_DCache_Valid_Read_data_i_22(WB_DCache_Valid_Read_data_i_22),
        .cacheline_copy_data_22(cacheline_copy_data_22),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124 cache_valid_bit_detect_I1
       (.Trace_Cache_Hit0(Trace_Cache_Hit0),
        .\Using_FPGA.Native (TAG_RAM_Module_n_15),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .mem_cache_hit(mem_cache_hit),
        .mem_first_cycle(mem_first_cycle),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity));
  FDRE \cacheline_copy_valid_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(cacheline_copy_valid_cmb[0]),
        .Q(cacheline_copy_valid[0]),
        .R(reset_bool_for_rst));
  FDRE \cacheline_copy_valid_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(cacheline_copy_valid_cmb[1]),
        .Q(cacheline_copy_valid[1]),
        .R(reset_bool_for_rst));
  FDRE \cacheline_copy_valid_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(cacheline_copy_valid_cmb[2]),
        .Q(cacheline_copy_valid[2]),
        .R(reset_bool_for_rst));
  FDRE \cacheline_copy_valid_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .D(cacheline_copy_valid_cmb[3]),
        .Q(cacheline_copy_valid[3]),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125 dcache_data_strobe_sel_carry_or_0
       (.dcache_data_strobe_iiii(dcache_data_strobe_iiii),
        .lopt(lopt_8),
        .lopt_1(lopt_9),
        .lopt_2(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111 ),
        .lopt_3(lopt_10),
        .lopt_4(lopt_11),
        .lopt_5(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109 ),
        .lopt_6(lopt_12),
        .lopt_7(lopt_13),
        .lopt_8(lopt_14),
        .mem_data_updated_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_108 ),
        .mem_read_cache_hit(mem_read_cache_hit));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126 dcache_data_strobe_sel_carry_or_1
       (.dcache_data_strobe_iii(dcache_data_strobe_iii),
        .dcache_data_strobe_iiii(dcache_data_strobe_iiii),
        .lopt(lopt_8),
        .lopt_1(lopt_9),
        .mem_data_updated_reg(\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_111 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127 dcache_data_strobe_sel_carry_or_2
       (.\CacheLine_Cnt_reg[1] (\Using_New_CacheInterface_for_AXI.Cache_Interface_I1_n_109 ),
        .dcache_data_strobe_ii(dcache_data_strobe_ii),
        .dcache_data_strobe_iii(dcache_data_strobe_iii),
        .lopt(lopt_10),
        .lopt_1(lopt_11));
  FDSE delay_update_idle_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Update_Idle),
        .Q(delay_update_idle),
        .S(reset_bool_for_rst));
  FDRE #(
    .INIT(1'b0)) 
    mem_Write_Allowed_on_miss_hold_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_Write_Allowed_on_miss_hold_cmb),
        .Q(mem_Write_Allowed_on_miss_hold),
        .R(reset_bool_for_rst));
  FDRE mem_cache_hit_pending_delayed_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_cache_hit_pending),
        .Q(mem_cache_hit_pending_delayed),
        .R(reset_bool_for_rst));
  FDRE mem_data_updated_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_data_updated_cmb),
        .Q(mem_data_updated),
        .R(reset_bool_for_rst));
  FDRE mem_first_cycle_reg
       (.C(Clk),
        .CE(1'b1),
        .D(EX_PipeRun),
        .Q(mem_first_cycle),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128 mem_read_cache_hit_carry_or
       (.cacheline_copy_hit0(cacheline_copy_hit0),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .mem_read_cache_hit(mem_read_cache_hit),
        .mem_read_cache_hit_direct(mem_read_cache_hit_direct),
        .mem_write_req_reg(mem_write_req),
        .use_cacheline_copy(use_cacheline_copy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129 mem_read_cache_hit_direct_carry_and
       (.lopt(lopt_2),
        .lopt_1(lopt_3),
        .lopt_2(lopt_4),
        .mem_cache_hit(mem_cache_hit),
        .mem_read_cache_hit_direct(mem_read_cache_hit_direct),
        .mem_write_req_reg(mem_write_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130 mem_read_cache_miss_sel_carry_and
       (.lopt(lopt_15),
        .lopt_1(lopt_16),
        .lopt_2(lopt_17),
        .mem_read_cache_miss_i(mem_read_cache_miss_i),
        .mem_tag_miss_without_parity(mem_tag_miss_without_parity),
        .mem_valid_req(mem_valid_req),
        .mem_write_req_reg(mem_write_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator mem_tag_hit_comparator
       (.\Comp_Carry_Chain[1].carry_sel_reg (\Comp_Carry_Chain[1].carry_sel_reg ),
        .\Comp_Carry_Chain[2].carry_sel_reg (\Comp_Carry_Chain[2].carry_sel_reg ),
        .\Comp_Carry_Chain[3].carry_sel_reg (\Comp_Carry_Chain[3].carry_sel_reg ),
        .\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg ),
        .S(S),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(TAG_RAM_Module_n_15),
        .lopt_3(lopt_2),
        .lopt_4(lopt_3),
        .lopt_5(lopt_4),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .lopt_8(lopt_7),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131 mem_tag_miss_comparator
       (.\Comp_Carry_Chain[1].carry_sel_reg_0 (\Comp_Carry_Chain[1].carry_sel_reg_0 ),
        .\Comp_Carry_Chain[2].carry_sel_reg_1 (\Comp_Carry_Chain[2].carry_sel_reg_1 ),
        .\Comp_Carry_Chain[3].carry_sel_reg_2 (\Comp_Carry_Chain[3].carry_sel_reg_2 ),
        .\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg_1 ),
        .S(S_0),
        .lopt(lopt_15),
        .lopt_1(lopt_16),
        .lopt_2(lopt_17),
        .lopt_3(lopt_18),
        .lopt_4(lopt_19),
        .lopt_5(lopt_20),
        .mem_tag_miss_without_parity(mem_tag_miss_without_parity),
        .mem_valid_req_XX_reg(MEM_DCache_Drop_request),
        .mem_write_cache_miss(mem_write_cache_miss),
        .mem_write_req_reg(mem_write_req));
  FDRE mem_valid_req_XX_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(p_26_in),
        .Q(MEM_DCache_Drop_request),
        .R(reset_bool_for_rst));
  FDRE mem_valid_req_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(mem_valid_req0),
        .Q(mem_valid_req),
        .R(reset_bool_for_rst));
  FDRE mem_write_cache_hit_delayed_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_write_cache_hit),
        .Q(mem_write_cache_hit_delayed),
        .R(reset_bool_for_rst));
  FDRE mem_write_cache_miss_delayed_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_write_cache_miss),
        .Q(mem_write_cache_miss_delayed),
        .R(reset_bool_for_rst));
  FDRE mem_write_req_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(D[68]),
        .Q(mem_write_req),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[10] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[10]),
        .Q(\new_cacheline_addr_reg_n_0_[10] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[11] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[11]),
        .Q(\new_cacheline_addr_reg_n_0_[11] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[12] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[12]),
        .Q(\new_cacheline_addr_reg_n_0_[12] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[13] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[13]),
        .Q(\new_cacheline_addr_reg_n_0_[13] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[14] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[14]),
        .Q(\new_cacheline_addr_reg_n_0_[14] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[15] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[15]),
        .Q(\new_cacheline_addr_reg_n_0_[15] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[16] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[16]),
        .Q(\new_cacheline_addr_reg_n_0_[16] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[17] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[17]),
        .Q(Q[10]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[18] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[18]),
        .Q(Q[9]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[19] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[19]),
        .Q(Q[8]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[20] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[20]),
        .Q(Q[7]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[21] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[21]),
        .Q(Q[6]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[22] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[22]),
        .Q(Q[5]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[23] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[23]),
        .Q(Q[4]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[24] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[24]),
        .Q(Q[3]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[25] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[25]),
        .Q(Q[2]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[26] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[26]),
        .Q(Q[1]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[27] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[27]),
        .Q(Q[0]),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[4] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[4]),
        .Q(\new_cacheline_addr_reg_n_0_[4] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[5] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[5]),
        .Q(\new_cacheline_addr_reg_n_0_[5] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[6] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[6]),
        .Q(\new_cacheline_addr_reg_n_0_[6] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[7] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[7]),
        .Q(\new_cacheline_addr_reg_n_0_[7] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[8] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[8]),
        .Q(\new_cacheline_addr_reg_n_0_[8] ),
        .R(reset_bool_for_rst));
  FDRE \new_cacheline_addr_reg[9] 
       (.C(Clk),
        .CE(Update_Idle),
        .D(Req_Addr[9]),
        .Q(\new_cacheline_addr_reg_n_0_[9] ),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    use_cacheline_copy_cmb_inferred_i_2
       (.I0(MEM_DCache_Drop_request),
        .I1(mem_valid_req),
        .O(A));
  FDRE use_cacheline_copy_reg
       (.C(Clk),
        .CE(1'b1),
        .D(use_cacheline_copy_cmb),
        .Q(use_cacheline_copy),
        .R(reset_bool_for_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic
   (mem_ex_result,
    \WB_MEM_Result_reg[1]_0 ,
    Q,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk,
    SR,
    MEM_PipeRun,
    MEM_Fwd);
  output [5:0]mem_ex_result;
  output [25:0]\WB_MEM_Result_reg[1]_0 ;
  output [31:0]Q;
  input R;
  input EX_PipeRun;
  input [0:31]EX_Fwd;
  input Clk;
  input [0:0]SR;
  input MEM_PipeRun;
  input [5:0]MEM_Fwd;

  wire Clk;
  wire [0:31]EX_Fwd;
  wire EX_PipeRun;
  wire [5:0]MEM_Fwd;
  wire MEM_PipeRun;
  wire [31:0]Q;
  wire R;
  wire [0:0]SR;
  wire [25:0]\WB_MEM_Result_reg[1]_0 ;
  wire [5:0]mem_ex_result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658 \Gen_Bits[0].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[0]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659 \Gen_Bits[10].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[10]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[10] (\WB_MEM_Result_reg[1]_0 [16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660 \Gen_Bits[11].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[11]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[11] (\WB_MEM_Result_reg[1]_0 [15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661 \Gen_Bits[12].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[12]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[12] (\WB_MEM_Result_reg[1]_0 [14]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662 \Gen_Bits[13].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[13]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[13] (\WB_MEM_Result_reg[1]_0 [13]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663 \Gen_Bits[14].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[14]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[14] (\WB_MEM_Result_reg[1]_0 [12]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664 \Gen_Bits[15].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[15]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[15] (\WB_MEM_Result_reg[1]_0 [11]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665 \Gen_Bits[16].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[16]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[16] (\WB_MEM_Result_reg[1]_0 [10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666 \Gen_Bits[17].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[17]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[17] (\WB_MEM_Result_reg[1]_0 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667 \Gen_Bits[18].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[18]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[18] (\WB_MEM_Result_reg[1]_0 [8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668 \Gen_Bits[19].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[19]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[19] (\WB_MEM_Result_reg[1]_0 [7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669 \Gen_Bits[1].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[1]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[1] (\WB_MEM_Result_reg[1]_0 [25]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670 \Gen_Bits[20].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[20]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[20] (\WB_MEM_Result_reg[1]_0 [6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671 \Gen_Bits[21].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[21]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[21] (\WB_MEM_Result_reg[1]_0 [5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672 \Gen_Bits[22].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[22]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[22] (\WB_MEM_Result_reg[1]_0 [4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673 \Gen_Bits[23].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[23]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[23] (\WB_MEM_Result_reg[1]_0 [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674 \Gen_Bits[24].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[24]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675 \Gen_Bits[25].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[25]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[25] (\WB_MEM_Result_reg[1]_0 [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676 \Gen_Bits[26].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[26]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677 \Gen_Bits[27].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[27]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[27] (\WB_MEM_Result_reg[1]_0 [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678 \Gen_Bits[28].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[28]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679 \Gen_Bits[29].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[29]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680 \Gen_Bits[2].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[2]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[2] (\WB_MEM_Result_reg[1]_0 [24]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681 \Gen_Bits[30].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[30]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .mem_ex_result(mem_ex_result[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682 \Gen_Bits[31].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[31]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[31] (\WB_MEM_Result_reg[1]_0 [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683 \Gen_Bits[3].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[3]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[3] (\WB_MEM_Result_reg[1]_0 [23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684 \Gen_Bits[4].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[4]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[4] (\WB_MEM_Result_reg[1]_0 [22]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685 \Gen_Bits[5].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[5]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[5] (\WB_MEM_Result_reg[1]_0 [21]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686 \Gen_Bits[6].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[6]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[6] (\WB_MEM_Result_reg[1]_0 [20]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687 \Gen_Bits[7].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[7]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[7] (\WB_MEM_Result_reg[1]_0 [19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688 \Gen_Bits[8].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[8]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[8] (\WB_MEM_Result_reg[1]_0 [18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689 \Gen_Bits[9].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd[9]),
        .EX_PipeRun(EX_PipeRun),
        .R(R),
        .\WB_MEM_Result_reg[9] (\WB_MEM_Result_reg[1]_0 [17]));
  FDRE \WB_MEM_Result_reg[0] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[5]),
        .Q(Q[31]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[10] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [16]),
        .Q(Q[21]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[11] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [15]),
        .Q(Q[20]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[12] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [14]),
        .Q(Q[19]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[13] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [13]),
        .Q(Q[18]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[14] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [12]),
        .Q(Q[17]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[15] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [11]),
        .Q(Q[16]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[16] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [10]),
        .Q(Q[15]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[17] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [9]),
        .Q(Q[14]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[18] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [8]),
        .Q(Q[13]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[19] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [7]),
        .Q(Q[12]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[1] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [25]),
        .Q(Q[30]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[20] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [6]),
        .Q(Q[11]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[21] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [5]),
        .Q(Q[10]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[22] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [4]),
        .Q(Q[9]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[23] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [3]),
        .Q(Q[8]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[24] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[4]),
        .Q(Q[7]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[25] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [2]),
        .Q(Q[6]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[26] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[3]),
        .Q(Q[5]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[27] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [1]),
        .Q(Q[4]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[28] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[29] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[2] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [24]),
        .Q(Q[29]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[30] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(MEM_Fwd[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[31] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[3] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [23]),
        .Q(Q[28]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[4] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [22]),
        .Q(Q[27]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[5] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [21]),
        .Q(Q[26]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[6] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [20]),
        .Q(Q[25]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[7] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [19]),
        .Q(Q[24]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[8] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [18]),
        .Q(Q[23]),
        .R(SR));
  FDRE \WB_MEM_Result_reg[9] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(\WB_MEM_Result_reg[1]_0 [17]),
        .Q(Q[22]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti
   (\Using_FPGA.Native ,
    out,
    \Using_FPGA.Native_0 ,
    mem_reverse_byteorder,
    wb_read_lsb_1_sel,
    wb_read_msb_doublet_sel,
    \WB_MEM_Result_reg[1] ,
    \wb_MSR_i_reg[24] ,
    \wb_MSR_i_reg[26] ,
    \wb_MSR_i_reg[28] ,
    \wb_MSR_i_reg[29] ,
    \WB_MEM_Result_reg[30] ,
    ex_MSR,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    of_MSR,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    DI,
    \LOCKSTEP_Out_reg[2944] ,
    \LOCKSTEP_Out_reg[2943] ,
    \LOCKSTEP_Out_reg[2942] ,
    \LOCKSTEP_Out_reg[2941] ,
    \LOCKSTEP_Out_reg[2940] ,
    \LOCKSTEP_Out_reg[2939] ,
    \LOCKSTEP_Out_reg[2938] ,
    \LOCKSTEP_Out_reg[2937] ,
    \LOCKSTEP_Out_reg[2936] ,
    \LOCKSTEP_Out_reg[2935] ,
    \LOCKSTEP_Out_reg[2934] ,
    \LOCKSTEP_Out_reg[2933] ,
    \LOCKSTEP_Out_reg[2932] ,
    \LOCKSTEP_Out_reg[2931] ,
    \LOCKSTEP_Out_reg[2930] ,
    \LOCKSTEP_Out_reg[2929] ,
    \LOCKSTEP_Out_reg[2928] ,
    \LOCKSTEP_Out_reg[2927] ,
    \LOCKSTEP_Out_reg[2926] ,
    \LOCKSTEP_Out_reg[2925] ,
    \LOCKSTEP_Out_reg[2924] ,
    \LOCKSTEP_Out_reg[2923] ,
    \LOCKSTEP_Out_reg[2922] ,
    \LOCKSTEP_Out_reg[2921] ,
    \LOCKSTEP_Out_reg[2920] ,
    \LOCKSTEP_Out_reg[2919] ,
    \LOCKSTEP_Out_reg[2918] ,
    \LOCKSTEP_Out_reg[2917] ,
    \LOCKSTEP_Out_reg[2916] ,
    \LOCKSTEP_Out_reg[2915] ,
    \Data_Addr[0] ,
    \LOCKSTEP_Out_reg[3007] ,
    \data_rd_reg_reg[16] ,
    DATA_INB,
    \LOCKSTEP_Out_reg[3007]_0 ,
    \Using_FPGA.Native_5 ,
    swap_result,
    swap_result_reg,
    MEM_Fwd,
    \wb_read_lsb_1_sel_reg[0] ,
    GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    \EX_Op2_reg[0] ,
    \MEM_DataBus_Write_Data_reg[24] ,
    \Using_FPGA.Native_6 ,
    LO,
    EX_Op1_Zero,
    \LOCKSTEP_Out_reg[3031] ,
    p_26_in,
    mem_valid_req0,
    \MEM_DataBus_Addr_reg[30] ,
    of_op1_sel_spr,
    D,
    I1,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 ,
    \Using_FPGA.Native_15 ,
    \Using_FPGA.Native_16 ,
    \Using_FPGA.Native_17 ,
    \Using_FPGA.Native_18 ,
    \Using_FPGA.Native_19 ,
    \Using_FPGA.Native_20 ,
    \Using_FPGA.Native_21 ,
    \Using_FPGA.Native_22 ,
    \Using_FPGA.Native_23 ,
    \Using_FPGA.Native_24 ,
    \Using_FPGA.Native_25 ,
    \Using_FPGA.Native_26 ,
    \Using_FPGA.Native_27 ,
    \Using_FPGA.Native_28 ,
    \Using_FPGA.Native_29 ,
    \Using_FPGA.Native_30 ,
    \Using_FPGA.Native_31 ,
    \Using_FPGA.Native_32 ,
    \Using_FPGA.Native_33 ,
    \Using_FPGA.Native_34 ,
    \Using_FPGA.Native_35 ,
    \Using_FPGA.Native_36 ,
    \Using_FPGA.Native_37 ,
    EX_Use_Carry,
    EX_Unsigned_Op,
    Q,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU,
    in0,
    sync_reset,
    EX_PipeRun,
    EX_Reverse_Mem_Access,
    Clk,
    MEM_PipeRun,
    R,
    EX_Fwd,
    \Using_FPGA.Native_38 ,
    \Using_FPGA.Native_39 ,
    \Using_FPGA.Native_40 ,
    \Using_FPGA.Native_41 ,
    \Using_FPGA.Native_42 ,
    \Using_FPGA.Native_43 ,
    \Using_FPGA.Native_44 ,
    \Using_FPGA.Native_45 ,
    \Using_FPGA.Native_46 ,
    \Using_FPGA.Native_47 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[0] ,
    MEM_WB_Sel_Mem_PC,
    I1_0,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    read_register_MSR_1_reg,
    M_AXI_DC_RDATA,
    incoming_data_valid,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    wb_read_msb_doublet_sel_reg_0,
    wb_read_msb_doublet_sel_reg_1,
    wb_read_msb_doublet_sel_reg_2,
    \wb_read_lsb_sel_reg[1] ,
    \wb_read_lsb_sel_reg[1]_0 ,
    \wb_read_lsb_sel_reg[1]_1 ,
    \wb_read_lsb_sel_reg[1]_2 ,
    \wb_read_lsb_sel_reg[1]_3 ,
    \wb_read_lsb_sel_reg[1]_4 ,
    \wb_read_lsb_sel_reg[1]_5 ,
    \wb_read_lsb_sel_reg[1]_6 ,
    wb_read_msb_doublet_sel_reg_3,
    wb_read_msb_doublet_sel_reg_4,
    wb_read_msb_doublet_sel_reg_5,
    wb_read_msb_doublet_sel_reg_6,
    wb_MSR_Clear_IE,
    ex_MTS_MSR,
    ex_move_to_MSR_instr,
    ex_valid_reg,
    EX_Doublet_Access,
    EX_Byte_Access,
    EX_CMP_Op,
    \EX_Sext_Op_reg[0] ,
    EX_SWAP_BYTE_Instr,
    MEM_Sel_MSR,
    mem_doublet_access,
    mem_byte_access,
    wb_reset_reg,
    WB_Doublet_Access_reg,
    WB_Doublet_Access_reg_0,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD,
    WB_Doublet_Access_reg_1,
    WB_Doublet_Access_reg_2,
    WB_Doublet_Access_reg_3,
    WB_Doublet_Access_reg_4,
    WB_Doublet_Access_reg_5,
    WB_Doublet_Access_reg_6,
    WB_Doublet_Access_reg_7,
    WB_Doublet_Access_reg_8,
    WB_Doublet_Access_reg_9,
    WB_Doublet_Access_reg_10,
    WB_Doublet_Access_reg_11,
    WB_Doublet_Access_reg_12,
    WB_Doublet_Access_reg_13,
    WB_Doublet_Access_reg_14,
    E,
    OF_Imm_Data,
    OF_PipeRun,
    ex_sel_alu_i_reg,
    ex_sel_alu_i_reg_0,
    EX_Op1_CMP_Equal,
    EX_Op1_CMP_Equal_n,
    \Using_FPGA.Native_48 ,
    mem_byte_access_reg,
    WB_PipeRun,
    \Using_FPGA.Native_49 ,
    SR,
    ex_databus_access,
    lopt,
    lopt_1,
    lopt_2);
  output [31:0]\Using_FPGA.Native ;
  output out;
  output \Using_FPGA.Native_0 ;
  output mem_reverse_byteorder;
  output [0:0]wb_read_lsb_1_sel;
  output wb_read_msb_doublet_sel;
  output [25:0]\WB_MEM_Result_reg[1] ;
  output \wb_MSR_i_reg[24] ;
  output \wb_MSR_i_reg[26] ;
  output \wb_MSR_i_reg[28] ;
  output \wb_MSR_i_reg[29] ;
  output \WB_MEM_Result_reg[30] ;
  output [0:0]ex_MSR;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output [1:0]of_MSR;
  output \Using_FPGA.Native_3 ;
  output \Using_FPGA.Native_4 ;
  output DI;
  output \LOCKSTEP_Out_reg[2944] ;
  output \LOCKSTEP_Out_reg[2943] ;
  output \LOCKSTEP_Out_reg[2942] ;
  output \LOCKSTEP_Out_reg[2941] ;
  output \LOCKSTEP_Out_reg[2940] ;
  output \LOCKSTEP_Out_reg[2939] ;
  output \LOCKSTEP_Out_reg[2938] ;
  output \LOCKSTEP_Out_reg[2937] ;
  output \LOCKSTEP_Out_reg[2936] ;
  output \LOCKSTEP_Out_reg[2935] ;
  output \LOCKSTEP_Out_reg[2934] ;
  output \LOCKSTEP_Out_reg[2933] ;
  output \LOCKSTEP_Out_reg[2932] ;
  output \LOCKSTEP_Out_reg[2931] ;
  output \LOCKSTEP_Out_reg[2930] ;
  output \LOCKSTEP_Out_reg[2929] ;
  output \LOCKSTEP_Out_reg[2928] ;
  output \LOCKSTEP_Out_reg[2927] ;
  output \LOCKSTEP_Out_reg[2926] ;
  output \LOCKSTEP_Out_reg[2925] ;
  output \LOCKSTEP_Out_reg[2924] ;
  output \LOCKSTEP_Out_reg[2923] ;
  output \LOCKSTEP_Out_reg[2922] ;
  output \LOCKSTEP_Out_reg[2921] ;
  output \LOCKSTEP_Out_reg[2920] ;
  output \LOCKSTEP_Out_reg[2919] ;
  output \LOCKSTEP_Out_reg[2918] ;
  output \LOCKSTEP_Out_reg[2917] ;
  output \LOCKSTEP_Out_reg[2916] ;
  output \LOCKSTEP_Out_reg[2915] ;
  output [93:0]\Data_Addr[0] ;
  output [15:0]\LOCKSTEP_Out_reg[3007] ;
  output [15:0]\data_rd_reg_reg[16] ;
  output [0:31]DATA_INB;
  output [15:0]\LOCKSTEP_Out_reg[3007]_0 ;
  output \Using_FPGA.Native_5 ;
  output [23:0]swap_result;
  output [0:7]swap_result_reg;
  output [5:0]MEM_Fwd;
  output [0:0]\wb_read_lsb_1_sel_reg[0] ;
  output [0:31]GPR_Op1;
  output [0:31]GPR_Op2;
  output [0:31]GPR_Op3;
  output [15:0]\EX_Op2_reg[0] ;
  output [31:0]\MEM_DataBus_Write_Data_reg[24] ;
  output [0:0]\Using_FPGA.Native_6 ;
  output LO;
  output EX_Op1_Zero;
  output [1:0]\LOCKSTEP_Out_reg[3031] ;
  output p_26_in;
  output mem_valid_req0;
  output [1:0]\MEM_DataBus_Addr_reg[30] ;
  input of_op1_sel_spr;
  input [31:0]D;
  input I1;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input \Using_FPGA.Native_14 ;
  input \Using_FPGA.Native_15 ;
  input \Using_FPGA.Native_16 ;
  input \Using_FPGA.Native_17 ;
  input \Using_FPGA.Native_18 ;
  input \Using_FPGA.Native_19 ;
  input \Using_FPGA.Native_20 ;
  input \Using_FPGA.Native_21 ;
  input \Using_FPGA.Native_22 ;
  input \Using_FPGA.Native_23 ;
  input \Using_FPGA.Native_24 ;
  input \Using_FPGA.Native_25 ;
  input \Using_FPGA.Native_26 ;
  input \Using_FPGA.Native_27 ;
  input \Using_FPGA.Native_28 ;
  input \Using_FPGA.Native_29 ;
  input \Using_FPGA.Native_30 ;
  input \Using_FPGA.Native_31 ;
  input \Using_FPGA.Native_32 ;
  input \Using_FPGA.Native_33 ;
  input \Using_FPGA.Native_34 ;
  input \Using_FPGA.Native_35 ;
  input \Using_FPGA.Native_36 ;
  input \Using_FPGA.Native_37 ;
  input EX_Use_Carry;
  input EX_Unsigned_Op;
  input [1:0]Q;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;
  input in0;
  input sync_reset;
  input EX_PipeRun;
  input EX_Reverse_Mem_Access;
  input Clk;
  input MEM_PipeRun;
  input R;
  input [0:31]EX_Fwd;
  input \Using_FPGA.Native_38 ;
  input \Using_FPGA.Native_39 ;
  input \Using_FPGA.Native_40 ;
  input \Using_FPGA.Native_41 ;
  input \Using_FPGA.Native_42 ;
  input \Using_FPGA.Native_43 ;
  input \Using_FPGA.Native_44 ;
  input \Using_FPGA.Native_45 ;
  input \Using_FPGA.Native_46 ;
  input \Using_FPGA.Native_47 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [31:0]\mem_pc_i_reg[0] ;
  input MEM_WB_Sel_Mem_PC;
  input I1_0;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input read_register_MSR_1_reg;
  input [31:0]M_AXI_DC_RDATA;
  input incoming_data_valid;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input wb_read_msb_doublet_sel_reg_0;
  input wb_read_msb_doublet_sel_reg_1;
  input wb_read_msb_doublet_sel_reg_2;
  input \wb_read_lsb_sel_reg[1] ;
  input \wb_read_lsb_sel_reg[1]_0 ;
  input \wb_read_lsb_sel_reg[1]_1 ;
  input \wb_read_lsb_sel_reg[1]_2 ;
  input \wb_read_lsb_sel_reg[1]_3 ;
  input \wb_read_lsb_sel_reg[1]_4 ;
  input \wb_read_lsb_sel_reg[1]_5 ;
  input \wb_read_lsb_sel_reg[1]_6 ;
  input wb_read_msb_doublet_sel_reg_3;
  input wb_read_msb_doublet_sel_reg_4;
  input wb_read_msb_doublet_sel_reg_5;
  input wb_read_msb_doublet_sel_reg_6;
  input wb_MSR_Clear_IE;
  input ex_MTS_MSR;
  input ex_move_to_MSR_instr;
  input ex_valid_reg;
  input EX_Doublet_Access;
  input EX_Byte_Access;
  input EX_CMP_Op;
  input [1:0]\EX_Sext_Op_reg[0] ;
  input EX_SWAP_BYTE_Instr;
  input MEM_Sel_MSR;
  input mem_doublet_access;
  input mem_byte_access;
  input wb_reset_reg;
  input WB_Doublet_Access_reg;
  input WB_Doublet_Access_reg_0;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;
  input WB_Doublet_Access_reg_1;
  input WB_Doublet_Access_reg_2;
  input WB_Doublet_Access_reg_3;
  input WB_Doublet_Access_reg_4;
  input WB_Doublet_Access_reg_5;
  input WB_Doublet_Access_reg_6;
  input WB_Doublet_Access_reg_7;
  input WB_Doublet_Access_reg_8;
  input WB_Doublet_Access_reg_9;
  input WB_Doublet_Access_reg_10;
  input WB_Doublet_Access_reg_11;
  input WB_Doublet_Access_reg_12;
  input WB_Doublet_Access_reg_13;
  input WB_Doublet_Access_reg_14;
  input [0:0]E;
  input [10:0]OF_Imm_Data;
  input OF_PipeRun;
  input [31:0]ex_sel_alu_i_reg;
  input [31:0]ex_sel_alu_i_reg_0;
  input EX_Op1_CMP_Equal;
  input EX_Op1_CMP_Equal_n;
  input [31:0]\Using_FPGA.Native_48 ;
  input [0:0]mem_byte_access_reg;
  input WB_PipeRun;
  input [0:0]\Using_FPGA.Native_49 ;
  input [0:0]SR;
  input ex_databus_access;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire [4:0]ADDRD;
  wire Clk;
  wire [31:0]D;
  wire [0:31]DATA_INB;
  wire DI;
  wire [93:0]\Data_Addr[0] ;
  wire [0:0]E;
  wire EX_ALU_Sel_Logic;
  wire EX_Byte_Access;
  wire EX_CMP_Op;
  wire EX_Doublet_Access;
  wire EX_Enable_ALU;
  wire [0:31]EX_Fwd;
  wire EX_Op1_CMP_Equal;
  wire EX_Op1_CMP_Equal_n;
  wire EX_Op1_Zero;
  wire [15:0]\EX_Op2_reg[0] ;
  wire EX_PipeRun;
  wire EX_Reverse_Mem_Access;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]\EX_Sext_Op_reg[0] ;
  wire EX_Unsigned_Op;
  wire EX_Use_Carry;
  wire [0:31]GPR_Op1;
  wire [0:31]GPR_Op2;
  wire [0:31]GPR_Op3;
  wire I1;
  wire I1_0;
  wire LO;
  wire \LOCKSTEP_Out_reg[2915] ;
  wire \LOCKSTEP_Out_reg[2916] ;
  wire \LOCKSTEP_Out_reg[2917] ;
  wire \LOCKSTEP_Out_reg[2918] ;
  wire \LOCKSTEP_Out_reg[2919] ;
  wire \LOCKSTEP_Out_reg[2920] ;
  wire \LOCKSTEP_Out_reg[2921] ;
  wire \LOCKSTEP_Out_reg[2922] ;
  wire \LOCKSTEP_Out_reg[2923] ;
  wire \LOCKSTEP_Out_reg[2924] ;
  wire \LOCKSTEP_Out_reg[2925] ;
  wire \LOCKSTEP_Out_reg[2926] ;
  wire \LOCKSTEP_Out_reg[2927] ;
  wire \LOCKSTEP_Out_reg[2928] ;
  wire \LOCKSTEP_Out_reg[2929] ;
  wire \LOCKSTEP_Out_reg[2930] ;
  wire \LOCKSTEP_Out_reg[2931] ;
  wire \LOCKSTEP_Out_reg[2932] ;
  wire \LOCKSTEP_Out_reg[2933] ;
  wire \LOCKSTEP_Out_reg[2934] ;
  wire \LOCKSTEP_Out_reg[2935] ;
  wire \LOCKSTEP_Out_reg[2936] ;
  wire \LOCKSTEP_Out_reg[2937] ;
  wire \LOCKSTEP_Out_reg[2938] ;
  wire \LOCKSTEP_Out_reg[2939] ;
  wire \LOCKSTEP_Out_reg[2940] ;
  wire \LOCKSTEP_Out_reg[2941] ;
  wire \LOCKSTEP_Out_reg[2942] ;
  wire \LOCKSTEP_Out_reg[2943] ;
  wire \LOCKSTEP_Out_reg[2944] ;
  wire [15:0]\LOCKSTEP_Out_reg[3007] ;
  wire [15:0]\LOCKSTEP_Out_reg[3007]_0 ;
  wire [1:0]\LOCKSTEP_Out_reg[3031] ;
  wire [1:0]\MEM_DataBus_Addr_reg[30] ;
  wire [31:0]\MEM_DataBus_Write_Data_reg[24] ;
  wire [5:0]MEM_Fwd;
  wire MEM_PipeRun;
  wire MEM_Sel_MSR;
  wire MEM_WB_Sel_Mem_PC;
  wire [31:0]M_AXI_DC_RDATA;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire [10:0]OF_Imm_Data;
  wire OF_PipeRun;
  wire Operand_Select_I_n_0;
  wire Operand_Select_I_n_107;
  wire Operand_Select_I_n_65;
  wire Operand_Select_I_n_74;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [1:0]Q;
  wire R;
  wire [0:0]SR;
  wire \Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S ;
  wire [31:0]\Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_15 ;
  wire \Using_FPGA.Native_16 ;
  wire \Using_FPGA.Native_17 ;
  wire \Using_FPGA.Native_18 ;
  wire \Using_FPGA.Native_19 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_20 ;
  wire \Using_FPGA.Native_21 ;
  wire \Using_FPGA.Native_22 ;
  wire \Using_FPGA.Native_23 ;
  wire \Using_FPGA.Native_24 ;
  wire \Using_FPGA.Native_25 ;
  wire \Using_FPGA.Native_26 ;
  wire \Using_FPGA.Native_27 ;
  wire \Using_FPGA.Native_28 ;
  wire \Using_FPGA.Native_29 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_30 ;
  wire \Using_FPGA.Native_31 ;
  wire \Using_FPGA.Native_32 ;
  wire \Using_FPGA.Native_33 ;
  wire \Using_FPGA.Native_34 ;
  wire \Using_FPGA.Native_35 ;
  wire \Using_FPGA.Native_36 ;
  wire \Using_FPGA.Native_37 ;
  wire \Using_FPGA.Native_38 ;
  wire \Using_FPGA.Native_39 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_40 ;
  wire \Using_FPGA.Native_41 ;
  wire \Using_FPGA.Native_42 ;
  wire \Using_FPGA.Native_43 ;
  wire \Using_FPGA.Native_44 ;
  wire \Using_FPGA.Native_45 ;
  wire \Using_FPGA.Native_46 ;
  wire \Using_FPGA.Native_47 ;
  wire [31:0]\Using_FPGA.Native_48 ;
  wire [0:0]\Using_FPGA.Native_49 ;
  wire \Using_FPGA.Native_5 ;
  wire [0:0]\Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire WB_Byte_Access;
  wire WB_Doublet_Access_reg;
  wire WB_Doublet_Access_reg_0;
  wire WB_Doublet_Access_reg_1;
  wire WB_Doublet_Access_reg_10;
  wire WB_Doublet_Access_reg_11;
  wire WB_Doublet_Access_reg_12;
  wire WB_Doublet_Access_reg_13;
  wire WB_Doublet_Access_reg_14;
  wire WB_Doublet_Access_reg_2;
  wire WB_Doublet_Access_reg_3;
  wire WB_Doublet_Access_reg_4;
  wire WB_Doublet_Access_reg_5;
  wire WB_Doublet_Access_reg_6;
  wire WB_Doublet_Access_reg_7;
  wire WB_Doublet_Access_reg_8;
  wire WB_Doublet_Access_reg_9;
  wire WB_GPR_Wr_Dbg;
  wire [25:0]\WB_MEM_Result_reg[1] ;
  wire \WB_MEM_Result_reg[30] ;
  wire WB_PipeRun;
  wire \Zero_Detecting[0].nibble_Zero_reg ;
  wire [15:0]\data_rd_reg_reg[16] ;
  wire [0:0]ex_MSR;
  wire ex_MTS_MSR;
  wire ex_alu_carryin;
  wire [1:29]ex_branch_cmp_op1;
  wire ex_databus_access;
  wire ex_move_to_MSR_instr;
  wire [0:31]ex_op2;
  wire ex_pre_alu_carry;
  wire [31:0]ex_sel_alu_i_reg;
  wire [31:0]ex_sel_alu_i_reg_0;
  wire ex_valid_reg;
  wire in0;
  wire incoming_data_valid;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire lopt_10;
  wire lopt_11;
  wire \^lopt_2 ;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mem_byte_access;
  wire [0:0]mem_byte_access_reg;
  wire mem_doublet_access;
  wire [0:30]mem_ex_result;
  wire [31:0]\mem_pc_i_reg[0] ;
  wire mem_reverse_byteorder;
  wire mem_valid_req0;
  wire muxcy_di;
  wire muxcy_sel;
  wire [1:0]of_MSR;
  wire of_op1_sel_spr;
  wire out;
  wire p_26_in;
  wire read_register_MSR_1_reg;
  wire [23:0]swap_result;
  wire [0:7]swap_result_reg;
  wire sync_reset;
  wire wb_MSR_Clear_IE;
  wire \wb_MSR_i_reg[24] ;
  wire \wb_MSR_i_reg[26] ;
  wire \wb_MSR_i_reg[28] ;
  wire \wb_MSR_i_reg[29] ;
  wire wb_exception_i_reg;
  wire [0:0]\wb_exception_kind_i_reg[28] ;
  wire [16:31]wb_mem_result;
  wire [0:0]wb_read_lsb_1_sel;
  wire [0:0]\wb_read_lsb_1_sel_reg[0] ;
  wire \wb_read_lsb_sel_reg[1] ;
  wire \wb_read_lsb_sel_reg[1]_0 ;
  wire \wb_read_lsb_sel_reg[1]_1 ;
  wire \wb_read_lsb_sel_reg[1]_2 ;
  wire \wb_read_lsb_sel_reg[1]_3 ;
  wire \wb_read_lsb_sel_reg[1]_4 ;
  wire \wb_read_lsb_sel_reg[1]_5 ;
  wire \wb_read_lsb_sel_reg[1]_6 ;
  wire wb_read_msb_doublet_sel;
  wire wb_read_msb_doublet_sel_reg;
  wire wb_read_msb_doublet_sel_reg_0;
  wire wb_read_msb_doublet_sel_reg_1;
  wire wb_read_msb_doublet_sel_reg_2;
  wire wb_read_msb_doublet_sel_reg_3;
  wire wb_read_msb_doublet_sel_reg_4;
  wire wb_read_msb_doublet_sel_reg_5;
  wire wb_read_msb_doublet_sel_reg_6;
  wire wb_reset_reg;

  assign lopt = lopt_9;
  assign lopt_10 = lopt_1;
  assign lopt_11 = lopt_2;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ALU ALU_I
       (.\Data_Addr[0] (\Data_Addr[0] [93:64]),
        .\EX_ALU_Op_reg[0] (Q),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_CMP_Op_reg(Operand_Select_I_n_107),
        .EX_Enable_ALU(EX_Enable_ALU),
        .\EX_Op1_reg[0] (\Using_FPGA.Native ),
        .EX_Unsigned_Op(EX_Unsigned_Op),
        .EX_Use_Carry(EX_Use_Carry),
        .LO(LO),
        .\MEM_DataBus_Addr_reg[30] (\MEM_DataBus_Addr_reg[30] ),
        .Q({ex_op2[0],ex_op2[1],ex_op2[2],ex_op2[3],ex_op2[4],ex_op2[5],ex_op2[6],ex_op2[7],ex_op2[8],ex_op2[9],ex_op2[10],ex_op2[11],ex_op2[12],ex_op2[13],ex_op2[14],ex_op2[15],ex_op2[16],ex_op2[17],ex_op2[18],ex_op2[19],ex_op2[20],ex_op2[21],ex_op2[22],ex_op2[23],ex_op2[24],ex_op2[25],ex_op2[26],ex_op2[27],ex_op2[28],ex_op2[29],ex_op2[30],ex_op2[31]}),
        .S(\Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S ),
        .ex_MSR(ex_MSR),
        .ex_alu_carryin(ex_alu_carryin),
        .ex_databus_access(ex_databus_access),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .lopt_3(lopt_6),
        .lopt_4(lopt_7),
        .lopt_5(lopt_8),
        .mem_valid_req0(mem_valid_req0),
        .p_26_in(p_26_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Byte_Doublet_Handle_gti Byte_Doublet_Handle_gti_I
       (.Clk(Clk),
        .D(Operand_Select_I_n_0),
        .DATA_INB(DATA_INB),
        .\EX_Op2_reg[31] (\Data_Addr[0] [61:58]),
        .EX_PipeRun(EX_PipeRun),
        .EX_Reverse_Mem_Access(EX_Reverse_Mem_Access),
        .\LOCKSTEP_Out_reg[3031] (\LOCKSTEP_Out_reg[3031] ),
        .MEM_PipeRun(MEM_PipeRun),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\M_AXI_DP_WDATA[31] (\Data_Addr[0] [57:22]),
        .\Using_FPGA.Native (\Using_FPGA.Native_48 ),
        .\Using_FPGA.Native_0 (Operand_Select_I_n_65),
        .incoming_data_valid(incoming_data_valid),
        .mem_byte_access(mem_byte_access),
        .mem_byte_access_reg(mem_byte_access_reg),
        .mem_doublet_access(mem_doublet_access),
        .sync_reset(sync_reset),
        .wb_read_lsb_1_sel(wb_read_lsb_1_sel),
        .\wb_read_lsb_1_sel_reg[0]_0 (\wb_read_lsb_1_sel_reg[0] ),
        .wb_read_msb_doublet_sel(wb_read_msb_doublet_sel),
        .wb_read_msb_doublet_sel_reg_0(mem_reverse_byteorder));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_Logic Data_Flow_Logic_I
       (.Clk(Clk),
        .EX_Fwd(EX_Fwd),
        .EX_PipeRun(EX_PipeRun),
        .MEM_Fwd(MEM_Fwd),
        .MEM_PipeRun(MEM_PipeRun),
        .Q({\LOCKSTEP_Out_reg[3007]_0 ,wb_mem_result[16],wb_mem_result[17],wb_mem_result[18],wb_mem_result[19],wb_mem_result[20],wb_mem_result[21],wb_mem_result[22],wb_mem_result[23],wb_mem_result[24],wb_mem_result[25],wb_mem_result[26],wb_mem_result[27],wb_mem_result[28],wb_mem_result[29],wb_mem_result[30],wb_mem_result[31]}),
        .R(R),
        .SR(SR),
        .\WB_MEM_Result_reg[1]_0 (\WB_MEM_Result_reg[1] ),
        .mem_ex_result({mem_ex_result[0],mem_ex_result[24],mem_ex_result[26],mem_ex_result[28],mem_ex_result[29],mem_ex_result[30]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti Operand_Select_I
       (.Clk(Clk),
        .D(D),
        .\Data_Addr[30] (\Data_Addr[0] [63:58]),
        .E(E),
        .EX_Byte_Access(EX_Byte_Access),
        .EX_CMP_Op(EX_CMP_Op),
        .EX_Doublet_Access(EX_Doublet_Access),
        .\EX_Op2_reg[0]_0 (\EX_Op2_reg[0] ),
        .EX_Reverse_Mem_Access(EX_Reverse_Mem_Access),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .\EX_Sext_Op_reg[0] (\EX_Sext_Op_reg[0] ),
        .I1(I1),
        .\MEM_DataBus_Addr_reg[0] ({ex_op2[0],ex_op2[1],ex_op2[2],ex_op2[3],ex_op2[4],ex_op2[5],ex_op2[6],ex_op2[7],ex_op2[8],ex_op2[9],ex_op2[10],ex_op2[11],ex_op2[12],ex_op2[13],ex_op2[14],ex_op2[15],ex_op2[16],ex_op2[17],ex_op2[18],ex_op2[19],ex_op2[20],ex_op2[21],ex_op2[22],ex_op2[23],ex_op2[24],ex_op2[25],ex_op2[26],ex_op2[27],ex_op2[28],ex_op2[29],ex_op2[30],ex_op2[31]}),
        .\MEM_DataBus_Addr_reg[0]_0 (Operand_Select_I_n_107),
        .\MEM_DataBus_Write_Data_reg[24] (\MEM_DataBus_Write_Data_reg[24] ),
        .OF_PipeRun(OF_PipeRun),
        .Q(\Using_FPGA.Native ),
        .S(\Using_FPGA.ALL_Bits[0].ALU_Bit_I1/S ),
        .\Using_FPGA.Native (\Using_FPGA.Native_5 ),
        .\Using_FPGA.Native_0 ({\Using_FPGA.Native_6 ,ex_branch_cmp_op1[1],ex_branch_cmp_op1[2],ex_branch_cmp_op1[3],ex_branch_cmp_op1[4],ex_branch_cmp_op1[5],ex_branch_cmp_op1[6],ex_branch_cmp_op1[7],ex_branch_cmp_op1[8],ex_branch_cmp_op1[9],ex_branch_cmp_op1[10],ex_branch_cmp_op1[11],ex_branch_cmp_op1[12],ex_branch_cmp_op1[13],ex_branch_cmp_op1[14],ex_branch_cmp_op1[15],ex_branch_cmp_op1[16],ex_branch_cmp_op1[17],ex_branch_cmp_op1[18],ex_branch_cmp_op1[19],ex_branch_cmp_op1[20],ex_branch_cmp_op1[21],ex_branch_cmp_op1[22],ex_branch_cmp_op1[23],ex_branch_cmp_op1[24],ex_branch_cmp_op1[25],ex_branch_cmp_op1[26],ex_branch_cmp_op1[27],ex_branch_cmp_op1[28],ex_branch_cmp_op1[29]}),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_7 ),
        .\Using_FPGA.Native_10 (\Using_FPGA.Native_16 ),
        .\Using_FPGA.Native_11 (\Using_FPGA.Native_17 ),
        .\Using_FPGA.Native_12 (\Using_FPGA.Native_18 ),
        .\Using_FPGA.Native_13 (\Using_FPGA.Native_19 ),
        .\Using_FPGA.Native_14 (\Using_FPGA.Native_20 ),
        .\Using_FPGA.Native_15 (\Using_FPGA.Native_21 ),
        .\Using_FPGA.Native_16 (\Using_FPGA.Native_22 ),
        .\Using_FPGA.Native_17 (\Using_FPGA.Native_23 ),
        .\Using_FPGA.Native_18 (\Using_FPGA.Native_24 ),
        .\Using_FPGA.Native_19 (\Using_FPGA.Native_25 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_8 ),
        .\Using_FPGA.Native_20 (\Using_FPGA.Native_26 ),
        .\Using_FPGA.Native_21 (\Using_FPGA.Native_27 ),
        .\Using_FPGA.Native_22 (\Using_FPGA.Native_28 ),
        .\Using_FPGA.Native_23 (\Using_FPGA.Native_29 ),
        .\Using_FPGA.Native_24 (\Using_FPGA.Native_30 ),
        .\Using_FPGA.Native_25 (\Using_FPGA.Native_31 ),
        .\Using_FPGA.Native_26 (\Using_FPGA.Native_32 ),
        .\Using_FPGA.Native_27 (\Using_FPGA.Native_33 ),
        .\Using_FPGA.Native_28 (\Using_FPGA.Native_34 ),
        .\Using_FPGA.Native_29 (\Using_FPGA.Native_35 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_9 ),
        .\Using_FPGA.Native_30 (\Using_FPGA.Native_36 ),
        .\Using_FPGA.Native_31 (\Using_FPGA.Native_37 ),
        .\Using_FPGA.Native_32 (\Using_FPGA.Native_3 ),
        .\Using_FPGA.Native_33 ({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4],OF_Imm_Data}),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_10 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_11 ),
        .\Using_FPGA.Native_6 (\Using_FPGA.Native_12 ),
        .\Using_FPGA.Native_7 (\Using_FPGA.Native_13 ),
        .\Using_FPGA.Native_8 (\Using_FPGA.Native_14 ),
        .\Using_FPGA.Native_9 (\Using_FPGA.Native_15 ),
        .\Zero_Detecting[0].nibble_Zero_reg (\Zero_Detecting[0].nibble_Zero_reg ),
        .ex_move_to_MSR_instr(ex_move_to_MSR_instr),
        .ex_sel_alu_i_reg(ex_sel_alu_i_reg),
        .ex_sel_alu_i_reg_0(ex_sel_alu_i_reg_0),
        .ex_valid_reg(ex_valid_reg),
        .in0(Operand_Select_I_n_74),
        .\mem_byte_selects_reg[0] (Operand_Select_I_n_65),
        .\mem_byte_selects_reg[1] (Operand_Select_I_n_0),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result),
        .swap_result_reg(swap_result_reg),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti Register_File_I
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1(GPR_Op1),
        .GPR_Op2(GPR_Op2),
        .GPR_Op3(GPR_Op3),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Doublet_Access_reg,WB_Doublet_Access_reg_0,WB_Doublet_Access_reg_1,WB_Doublet_Access_reg_2,WB_Doublet_Access_reg_3,WB_Doublet_Access_reg_4,WB_Doublet_Access_reg_5,WB_Doublet_Access_reg_6,WB_Doublet_Access_reg_7,WB_Doublet_Access_reg_8,WB_Doublet_Access_reg_9,WB_Doublet_Access_reg_10,WB_Doublet_Access_reg_11,WB_Doublet_Access_reg_12,WB_Doublet_Access_reg_13,WB_Doublet_Access_reg_14,\Data_Addr[0] [15],\Data_Addr[0] [14],\Data_Addr[0] [13],\Data_Addr[0] [12],\Data_Addr[0] [11],\Data_Addr[0] [10],\Data_Addr[0] [9],\Data_Addr[0] [8],\Data_Addr[0] [7],\Data_Addr[0] [6],\Data_Addr[0] [5],\Data_Addr[0] [4],\Data_Addr[0] [3],\Data_Addr[0] [2],\Data_Addr[0] [1],\Data_Addr[0] [0]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti Shift_Logic_Module_I
       (.\EX_Op1_reg[24] (Operand_Select_I_n_74),
        .\Using_FPGA.Native (\Using_FPGA.Native_0 ),
        .in0(in0),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495 \Using_DAXI_ALU_Carry.Direct_MUXCY_I 
       (.\Using_FPGA.Native_0 (\Using_FPGA.Native_3 ),
        .ex_pre_alu_carry(ex_pre_alu_carry),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(EX_Use_Carry),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .lopt_8(lopt_7),
        .lopt_9(lopt_8),
        .muxcy_di(muxcy_di),
        .muxcy_sel(muxcy_sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496 \Using_DAXI_ALU_Carry.Post_MUXCY_I 
       (.ex_alu_carryin(ex_alu_carryin),
        .ex_pre_alu_carry(ex_pre_alu_carry),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1 \Using_DAXI_ALU_Carry.direct_lut_INST 
       (.muxcy_di(muxcy_di),
        .muxcy_sel(muxcy_sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti Zero_Detect_I
       (.\EX_Branch_CMP_Op1_reg[0] ({\Using_FPGA.Native_6 ,ex_branch_cmp_op1[1],ex_branch_cmp_op1[2],ex_branch_cmp_op1[3],ex_branch_cmp_op1[4],ex_branch_cmp_op1[5],ex_branch_cmp_op1[6],ex_branch_cmp_op1[7],ex_branch_cmp_op1[8],ex_branch_cmp_op1[9],ex_branch_cmp_op1[10],ex_branch_cmp_op1[11],ex_branch_cmp_op1[12],ex_branch_cmp_op1[13],ex_branch_cmp_op1[14],ex_branch_cmp_op1[15],ex_branch_cmp_op1[16],ex_branch_cmp_op1[17],ex_branch_cmp_op1[18],ex_branch_cmp_op1[19],ex_branch_cmp_op1[20],ex_branch_cmp_op1[21],ex_branch_cmp_op1[22],ex_branch_cmp_op1[23],ex_branch_cmp_op1[24],ex_branch_cmp_op1[25],ex_branch_cmp_op1[26],ex_branch_cmp_op1[27],ex_branch_cmp_op1[28],ex_branch_cmp_op1[29]}),
        .EX_Op1_CMP_Equal(EX_Op1_CMP_Equal),
        .EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .EX_Op1_Zero(EX_Op1_Zero),
        .\Zero_Detecting[0].nibble_Zero_reg (\Zero_Detecting[0].nibble_Zero_reg ),
        .lopt(lopt_9),
        .lopt_1(lopt_10),
        .lopt_2(lopt_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti exception_registers_I1
       (.Clk(Clk),
        .DI(DI),
        .I1_0(I1_0),
        .\LOCKSTEP_Out_reg[2914] ({\Data_Addr[0] [21],\Data_Addr[0] [15:0]}),
        .\LOCKSTEP_Out_reg[2915] (\LOCKSTEP_Out_reg[2915] ),
        .\LOCKSTEP_Out_reg[2916] (\LOCKSTEP_Out_reg[2916] ),
        .\LOCKSTEP_Out_reg[2917] (\LOCKSTEP_Out_reg[2917] ),
        .\LOCKSTEP_Out_reg[2918] (\LOCKSTEP_Out_reg[2918] ),
        .\LOCKSTEP_Out_reg[2919] (\LOCKSTEP_Out_reg[2919] ),
        .\LOCKSTEP_Out_reg[2920] (\LOCKSTEP_Out_reg[2920] ),
        .\LOCKSTEP_Out_reg[2921] (\LOCKSTEP_Out_reg[2921] ),
        .\LOCKSTEP_Out_reg[2922] (\LOCKSTEP_Out_reg[2922] ),
        .\LOCKSTEP_Out_reg[2923] (\LOCKSTEP_Out_reg[2923] ),
        .\LOCKSTEP_Out_reg[2924] (\LOCKSTEP_Out_reg[2924] ),
        .\LOCKSTEP_Out_reg[2925] (\LOCKSTEP_Out_reg[2925] ),
        .\LOCKSTEP_Out_reg[2926] (\LOCKSTEP_Out_reg[2926] ),
        .\LOCKSTEP_Out_reg[2927] (\LOCKSTEP_Out_reg[2927] ),
        .\LOCKSTEP_Out_reg[2928] (\LOCKSTEP_Out_reg[2928] ),
        .\LOCKSTEP_Out_reg[2929] (\LOCKSTEP_Out_reg[2929] ),
        .\LOCKSTEP_Out_reg[2930] (\LOCKSTEP_Out_reg[2930] ),
        .\LOCKSTEP_Out_reg[2931] (\LOCKSTEP_Out_reg[2931] ),
        .\LOCKSTEP_Out_reg[2932] (\LOCKSTEP_Out_reg[2932] ),
        .\LOCKSTEP_Out_reg[2933] (\LOCKSTEP_Out_reg[2933] ),
        .\LOCKSTEP_Out_reg[2934] (\LOCKSTEP_Out_reg[2934] ),
        .\LOCKSTEP_Out_reg[2935] (\LOCKSTEP_Out_reg[2935] ),
        .\LOCKSTEP_Out_reg[2936] (\LOCKSTEP_Out_reg[2936] ),
        .\LOCKSTEP_Out_reg[2937] (\LOCKSTEP_Out_reg[2937] ),
        .\LOCKSTEP_Out_reg[2938] (\LOCKSTEP_Out_reg[2938] ),
        .\LOCKSTEP_Out_reg[2939] (\LOCKSTEP_Out_reg[2939] ),
        .\LOCKSTEP_Out_reg[2940] (\LOCKSTEP_Out_reg[2940] ),
        .\LOCKSTEP_Out_reg[2941] (\LOCKSTEP_Out_reg[2941] ),
        .\LOCKSTEP_Out_reg[2942] (\LOCKSTEP_Out_reg[2942] ),
        .\LOCKSTEP_Out_reg[2943] (\LOCKSTEP_Out_reg[2943] ),
        .\LOCKSTEP_Out_reg[2944] (\LOCKSTEP_Out_reg[2944] ),
        .\LOCKSTEP_Out_reg[3007] (\LOCKSTEP_Out_reg[3007] ),
        .MEM_PipeRun(MEM_PipeRun),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q({wb_mem_result[16],wb_mem_result[17],wb_mem_result[18],wb_mem_result[19],wb_mem_result[20],wb_mem_result[21],wb_mem_result[22],wb_mem_result[23],wb_mem_result[24],wb_mem_result[25],wb_mem_result[26],wb_mem_result[27],wb_mem_result[28],wb_mem_result[29],wb_mem_result[30],wb_mem_result[31]}),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[16] (\data_rd_reg_reg[16] ),
        .\mem_pc_i_reg[0] (\mem_pc_i_reg[0] ),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[24] (\Data_Addr[0] [20:16]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1] ),
        .\wb_read_lsb_sel_reg[1]_0 (\wb_read_lsb_sel_reg[1]_0 ),
        .\wb_read_lsb_sel_reg[1]_1 (\wb_read_lsb_sel_reg[1]_1 ),
        .\wb_read_lsb_sel_reg[1]_2 (\wb_read_lsb_sel_reg[1]_2 ),
        .\wb_read_lsb_sel_reg[1]_3 (\wb_read_lsb_sel_reg[1]_3 ),
        .\wb_read_lsb_sel_reg[1]_4 (\wb_read_lsb_sel_reg[1]_4 ),
        .\wb_read_lsb_sel_reg[1]_5 (\wb_read_lsb_sel_reg[1]_5 ),
        .\wb_read_lsb_sel_reg[1]_6 (\wb_read_lsb_sel_reg[1]_6 ),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg),
        .wb_read_msb_doublet_sel_reg_0(wb_read_msb_doublet_sel_reg_0),
        .wb_read_msb_doublet_sel_reg_1(wb_read_msb_doublet_sel_reg_1),
        .wb_read_msb_doublet_sel_reg_2(wb_read_msb_doublet_sel_reg_2),
        .wb_read_msb_doublet_sel_reg_3(wb_read_msb_doublet_sel_reg_3),
        .wb_read_msb_doublet_sel_reg_4(wb_read_msb_doublet_sel_reg_4),
        .wb_read_msb_doublet_sel_reg_5(wb_read_msb_doublet_sel_reg_5),
        .wb_read_msb_doublet_sel_reg_6(wb_read_msb_doublet_sel_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti msr_reg_i
       (.Clk(Clk),
        .D({\wb_MSR_i_reg[24] ,\wb_MSR_i_reg[26] ,\wb_MSR_i_reg[28] ,\wb_MSR_i_reg[29] }),
        .\EX_Op1_reg[24] ({\Using_FPGA.Native [7],\Using_FPGA.Native [5]}),
        .EX_PipeRun(EX_PipeRun),
        .\LOCKSTEP_Out_reg[2991] (\Data_Addr[0] [20:16]),
        .MEM_Fwd(MEM_Fwd),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native (\Using_FPGA.Native_1 ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_2 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .\Using_FPGA.Native_10 (\Using_FPGA.Native_45 ),
        .\Using_FPGA.Native_11 (\Using_FPGA.Native_46 ),
        .\Using_FPGA.Native_12 (\Using_FPGA.Native_47 ),
        .\Using_FPGA.Native_13 (\Using_FPGA.Native_49 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_4 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_38 ),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_39 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_40 ),
        .\Using_FPGA.Native_6 (\Using_FPGA.Native_41 ),
        .\Using_FPGA.Native_7 (\Using_FPGA.Native_42 ),
        .\Using_FPGA.Native_8 (\Using_FPGA.Native_43 ),
        .\Using_FPGA.Native_9 (\Using_FPGA.Native_44 ),
        .\WB_MEM_Result_reg[30] (\WB_MEM_Result_reg[30] ),
        .WB_PipeRun(WB_PipeRun),
        .ex_MSR(ex_MSR),
        .ex_MTS_MSR(ex_MTS_MSR),
        .mem_ex_result({mem_ex_result[0],mem_ex_result[24],mem_ex_result[26],mem_ex_result[28],mem_ex_result[29],mem_ex_result[30]}),
        .of_MSR(of_MSR),
        .sync_reset(sync_reset),
        .wb_MSR_Clear_IE(wb_MSR_Clear_IE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug
   (LOCKSTEP_Master_Out,
    command_reg_clear_reg_0,
    \Single_Synchronize.use_async_reset.sync_reg ,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ,
    \Performance_Debug_Control.force_stop_i_reg_0 ,
    Sleep_Out,
    \Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ,
    Dbg_Trig_In,
    Dbg_Trig_Ack_Out,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ,
    p_44_out,
    Q,
    \Serial_Dbg_Intf.control_reg_reg[8]_0 ,
    Dbg_TDO,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    ex_exception_no_load_store_mask,
    \if_pc_reg[29] ,
    I041_out,
    I139_out,
    in,
    I143_out,
    I147_out,
    I151_out,
    I155_out,
    I159_out,
    I163_out,
    I167_out,
    I171_out,
    I175_out,
    I179_out,
    I183_out,
    I1127_out,
    I1131_out,
    I1135_out,
    I1139_out,
    I1143_out,
    I1147_out,
    I1151_out,
    I1159_out,
    Dbg_Clk,
    sync_reset,
    MEM_PipeRun,
    EX_PipeRun,
    OF_PipeRun,
    Dbg_Trig_Ack_In,
    Clk,
    Dbg_Trig_Out,
    Pause,
    Sleep,
    \Serial_Dbg_Intf.control_reg_reg[8]_1 ,
    wb_Halted,
    Dbg_Update,
    wb_read_imm_reg_1,
    D,
    wb_read_imm_reg,
    Dbg_Stop,
    Dbg_Capture,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1 ,
    wb_valid_reg,
    dbg_halt_reset_mode_reg_0,
    Reset_Mode,
    p_4_out,
    of_brki_0x18,
    wb_pc_valid,
    Data_Read_Reg_En,
    Config_Reg_En,
    MEM_DataBus_Access_reg,
    Dbg_Shift,
    Dbg_Reg_En,
    WB_GPR_Wr_Dbg,
    Status_Reg_En,
    ex_Exception_Taken,
    mem_Exception_Taken,
    wakeup_i,
    of_pause,
    Scan_En,
    Scan_Reset_Sel,
    Scan_Reset,
    Sleep_Decode,
    dbg_clean_stop,
    ex_Interrupt_i,
    ex_Take_Intr_or_Exc,
    ex_valid,
    ib_data,
    if_ready,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Use_XX_Accesses.xx_data_reg[31] ,
    \Use_XX_Accesses.xx_data_reg[30] ,
    \Use_XX_Accesses.xx_data_reg[29] ,
    \Use_XX_Accesses.xx_data_reg[28] ,
    \Use_XX_Accesses.xx_data_reg[27] ,
    \Use_XX_Accesses.xx_data_reg[26] ,
    \Use_XX_Accesses.xx_data_reg[25] ,
    \Use_XX_Accesses.xx_data_reg[24] ,
    \Use_XX_Accesses.xx_data_reg[23] ,
    \Use_XX_Accesses.xx_data_reg[22] ,
    \Use_XX_Accesses.xx_data_reg[21] ,
    \Use_XX_Accesses.xx_data_reg[10] ,
    \Use_XX_Accesses.xx_data_reg[9] ,
    \Use_XX_Accesses.xx_data_reg[8] ,
    \Use_XX_Accesses.xx_data_reg[7] ,
    \Use_XX_Accesses.xx_data_reg[6] ,
    \Use_XX_Accesses.xx_data_reg[5] ,
    \Use_XX_Accesses.xx_data_reg[4] ,
    \Use_XX_Accesses.xx_data_reg[2] ,
    Dbg_TDI,
    Address,
    wb_gpr_write_dbg_reg,
    dbg_stop_i);
  output [38:0]LOCKSTEP_Master_Out;
  output command_reg_clear_reg_0;
  output \Single_Synchronize.use_async_reset.sync_reg ;
  output \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ;
  output \Performance_Debug_Control.force_stop_i_reg_0 ;
  output Sleep_Out;
  output \Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ;
  output [1:0]Dbg_Trig_In;
  output [1:0]Dbg_Trig_Ack_Out;
  output \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  output p_44_out;
  output [0:0]Q;
  output \Serial_Dbg_Intf.control_reg_reg[8]_0 ;
  output Dbg_TDO;
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output ex_exception_no_load_store_mask;
  output \if_pc_reg[29] ;
  output I041_out;
  output I139_out;
  output [0:0]in;
  output I143_out;
  output I147_out;
  output I151_out;
  output I155_out;
  output I159_out;
  output I163_out;
  output I167_out;
  output I171_out;
  output I175_out;
  output I179_out;
  output I183_out;
  output I1127_out;
  output I1131_out;
  output I1135_out;
  output I1139_out;
  output I1143_out;
  output I1147_out;
  output I1151_out;
  output I1159_out;
  input Dbg_Clk;
  input sync_reset;
  input MEM_PipeRun;
  input EX_PipeRun;
  input OF_PipeRun;
  input [1:0]Dbg_Trig_Ack_In;
  input Clk;
  input [1:0]Dbg_Trig_Out;
  input Pause;
  input Sleep;
  input \Serial_Dbg_Intf.control_reg_reg[8]_1 ;
  input wb_Halted;
  input Dbg_Update;
  input wb_read_imm_reg_1;
  input [3:0]D;
  input wb_read_imm_reg;
  input Dbg_Stop;
  input Dbg_Capture;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1 ;
  input wb_valid_reg;
  input dbg_halt_reset_mode_reg_0;
  input [0:1]Reset_Mode;
  input p_4_out;
  input of_brki_0x18;
  input wb_pc_valid;
  input Data_Read_Reg_En;
  input Config_Reg_En;
  input [0:0]MEM_DataBus_Access_reg;
  input Dbg_Shift;
  input [0:7]Dbg_Reg_En;
  input WB_GPR_Wr_Dbg;
  input Status_Reg_En;
  input ex_Exception_Taken;
  input mem_Exception_Taken;
  input [0:1]wakeup_i;
  input of_pause;
  input Scan_En;
  input Scan_Reset_Sel;
  input Scan_Reset;
  input Sleep_Decode;
  input dbg_clean_stop;
  input ex_Interrupt_i;
  input ex_Take_Intr_or_Exc;
  input ex_valid;
  input [2:0]ib_data;
  input if_ready;
  input [1:0]\Using_FPGA.Native_1 ;
  input [0:0]\Using_FPGA.Native_2 ;
  input [19:0]\Using_FPGA.Native_3 ;
  input \Use_XX_Accesses.xx_data_reg[31] ;
  input \Use_XX_Accesses.xx_data_reg[30] ;
  input \Use_XX_Accesses.xx_data_reg[29] ;
  input \Use_XX_Accesses.xx_data_reg[28] ;
  input \Use_XX_Accesses.xx_data_reg[27] ;
  input \Use_XX_Accesses.xx_data_reg[26] ;
  input \Use_XX_Accesses.xx_data_reg[25] ;
  input \Use_XX_Accesses.xx_data_reg[24] ;
  input \Use_XX_Accesses.xx_data_reg[23] ;
  input \Use_XX_Accesses.xx_data_reg[22] ;
  input \Use_XX_Accesses.xx_data_reg[21] ;
  input \Use_XX_Accesses.xx_data_reg[10] ;
  input \Use_XX_Accesses.xx_data_reg[9] ;
  input \Use_XX_Accesses.xx_data_reg[8] ;
  input \Use_XX_Accesses.xx_data_reg[7] ;
  input \Use_XX_Accesses.xx_data_reg[6] ;
  input \Use_XX_Accesses.xx_data_reg[5] ;
  input \Use_XX_Accesses.xx_data_reg[4] ;
  input \Use_XX_Accesses.xx_data_reg[2] ;
  input Dbg_TDI;
  input [0:31]Address;
  input [31:0]wb_gpr_write_dbg_reg;
  input dbg_stop_i;

  wire A1;
  wire A2;
  wire A3;
  wire [0:31]Address;
  wire Clk;
  wire Command_Reg_En;
  wire Config_Reg_En;
  wire Control_Reg_En;
  wire [3:0]D;
  wire Data_Read_Reg_En;
  wire Dbg_Capture;
  wire Dbg_Clk;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_Shift;
  wire Dbg_Stop;
  wire Dbg_TDI;
  wire Dbg_TDO;
  wire Dbg_TDO_INST_0_i_10_n_0;
  wire Dbg_TDO_INST_0_i_16_n_0;
  wire Dbg_TDO_INST_0_i_17_n_0;
  wire Dbg_TDO_INST_0_i_18_n_0;
  wire Dbg_TDO_INST_0_i_19_n_0;
  wire Dbg_TDO_INST_0_i_20_n_0;
  wire Dbg_TDO_INST_0_i_21_n_0;
  wire Dbg_TDO_INST_0_i_22_n_0;
  wire Dbg_TDO_INST_0_i_27_n_0;
  wire Dbg_TDO_INST_0_i_28_n_0;
  wire Dbg_TDO_INST_0_i_29_n_0;
  wire Dbg_TDO_INST_0_i_30_n_0;
  wire Dbg_TDO_INST_0_i_31_n_0;
  wire Dbg_TDO_INST_0_i_32_n_0;
  wire Dbg_TDO_INST_0_i_33_n_0;
  wire Dbg_TDO_INST_0_i_34_n_0;
  wire Dbg_TDO_INST_0_i_35_n_0;
  wire Dbg_TDO_INST_0_i_36_n_0;
  wire Dbg_TDO_INST_0_i_7_n_0;
  wire Dbg_TDO_INST_0_i_8_n_0;
  wire Dbg_TDO_INST_0_i_9_n_0;
  wire [1:0]Dbg_Trig_Ack_In;
  wire [1:0]Dbg_Trig_Ack_Out;
  wire [1:0]Dbg_Trig_In;
  wire [1:0]Dbg_Trig_Out;
  wire Dbg_Update;
  wire Full_32_bit;
  wire Full_32_bit_1;
  wire I041_out;
  wire I1127_out;
  wire I1131_out;
  wire I1135_out;
  wire I1139_out;
  wire I1143_out;
  wire I1147_out;
  wire I1151_out;
  wire I1159_out;
  wire I139_out;
  wire I143_out;
  wire I147_out;
  wire I151_out;
  wire I155_out;
  wire I159_out;
  wire I163_out;
  wire I167_out;
  wire I171_out;
  wire I175_out;
  wire I179_out;
  wire I183_out;
  wire Instr_Insert_Reg_En;
  wire Instr_Insert_Reg_En_1;
  wire [38:0]LOCKSTEP_Master_Out;
  wire [0:0]MEM_DataBus_Access_reg;
  wire New_Dbg_Instr2_TCK;
  wire New_Dbg_Instr_TCK;
  wire Pause;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0 ;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0 ;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ;
  wire \Performance_Debug_Control.dbg_state_nohalt_i_1_n_0 ;
  wire \Performance_Debug_Control.dbg_state_nohalt_i_3_n_0 ;
  wire \Performance_Debug_Control.dbg_state_nohalt_i_4_n_0 ;
  wire \Performance_Debug_Control.dbg_stop_i_reg_n_0 ;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0 ;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0 ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1 ;
  wire \Performance_Debug_Control.force_stop_i_i_1_n_0 ;
  wire \Performance_Debug_Control.force_stop_i_reg_0 ;
  wire \Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0 ;
  wire \Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0] ;
  wire \Performance_Debug_Control.normal_stop_i_i_1_n_0 ;
  wire \Performance_Debug_Control.step_continue_hold_i_1_n_0 ;
  wire \Performance_Debug_Control.step_continue_hold_reg_n_0 ;
  wire [0:0]Q;
  wire Q0_in;
  wire Q0_out;
  wire Q11_in;
  wire Q2_in;
  wire Q2_out;
  wire Q3_in;
  wire Q3_out;
  wire Q4_out;
  wire Q6_out;
  wire Q_0;
  wire [0:1]Reset_Mode;
  wire Scan_En;
  wire Scan_Reset;
  wire Scan_Reset_Sel;
  wire \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ;
  wire \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0 ;
  wire \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0 ;
  wire \Serial_Dbg_Intf.command_reg[0]_i_2_n_0 ;
  wire \Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0 ;
  wire \Serial_Dbg_Intf.continue_from_brk_reg_n_0 ;
  wire \Serial_Dbg_Intf.control_reg_reg[8]_0 ;
  wire \Serial_Dbg_Intf.control_reg_reg[8]_1 ;
  wire \Serial_Dbg_Intf.control_reg_reg_n_0_[0] ;
  wire \Serial_Dbg_Intf.control_reg_reg_n_0_[3] ;
  wire \Serial_Dbg_Intf.control_reg_reg_n_0_[4] ;
  wire \Serial_Dbg_Intf.control_reg_reg_n_0_[5] ;
  wire \Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0 ;
  wire \Serial_Dbg_Intf.force_stop_TClk_i_1_n_0 ;
  wire \Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ;
  wire \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0 ;
  wire \Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0 ;
  wire \Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6] ;
  wire \Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8] ;
  wire \Serial_Dbg_Intf.shift_count[0]_i_1_n_0 ;
  wire \Serial_Dbg_Intf.shift_count[5]_i_2_n_0 ;
  wire \Serial_Dbg_Intf.shift_count[7]_i_2_n_0 ;
  wire \Serial_Dbg_Intf.shift_count_reg_n_0_[0] ;
  wire \Serial_Dbg_Intf.single_Step_TClk_i_1_n_0 ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[0] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[16] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[17] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[18] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[19] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[20] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[22] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[23] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[24] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[25] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[27] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[28] ;
  wire \Serial_Dbg_Intf.status_reg_reg_n_0_[29] ;
  wire \Serial_Dbg_Intf.sync_dbg_wakeup_n_0 ;
  wire \Serial_Dbg_Intf.sync_pause_n_1 ;
  wire \Serial_Dbg_Intf.sync_sample_n_10 ;
  wire \Serial_Dbg_Intf.sync_sample_n_12 ;
  wire \Serial_Dbg_Intf.sync_stop_CPU_n_0 ;
  wire \Serial_Dbg_Intf.unchanged_i_1_n_0 ;
  wire \Single_Synchronize.use_async_reset.sync_reg ;
  wire Sleep;
  wire Sleep_Decode;
  wire Sleep_Out;
  wire Status_Reg_En;
  wire TDO_Data_Reg;
  wire TDO_Instr_Reg;
  wire TDO_Status_Reg;
  wire \Use_XX_Accesses.xx_data_reg[10] ;
  wire \Use_XX_Accesses.xx_data_reg[21] ;
  wire \Use_XX_Accesses.xx_data_reg[22] ;
  wire \Use_XX_Accesses.xx_data_reg[23] ;
  wire \Use_XX_Accesses.xx_data_reg[24] ;
  wire \Use_XX_Accesses.xx_data_reg[25] ;
  wire \Use_XX_Accesses.xx_data_reg[26] ;
  wire \Use_XX_Accesses.xx_data_reg[27] ;
  wire \Use_XX_Accesses.xx_data_reg[28] ;
  wire \Use_XX_Accesses.xx_data_reg[29] ;
  wire \Use_XX_Accesses.xx_data_reg[2] ;
  wire \Use_XX_Accesses.xx_data_reg[30] ;
  wire \Use_XX_Accesses.xx_data_reg[31] ;
  wire \Use_XX_Accesses.xx_data_reg[4] ;
  wire \Use_XX_Accesses.xx_data_reg[5] ;
  wire \Use_XX_Accesses.xx_data_reg[6] ;
  wire \Use_XX_Accesses.xx_data_reg[7] ;
  wire \Use_XX_Accesses.xx_data_reg[8] ;
  wire \Use_XX_Accesses.xx_data_reg[9] ;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire [1:0]\Using_FPGA.Native_1 ;
  wire [0:0]\Using_FPGA.Native_2 ;
  wire [19:0]\Using_FPGA.Native_3 ;
  wire \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1 ;
  wire \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2 ;
  wire WB_GPR_Wr_Dbg;
  wire capture_1;
  wire [0:1]command_reg;
  wire command_reg_clear;
  wire command_reg_clear_i_1_n_0;
  wire command_reg_clear_reg_0;
  wire continue_from_brk_TClk;
  wire \data_rd_reg[0]_i_1_n_0 ;
  wire \data_rd_reg[32]_i_1_n_0 ;
  wire \data_rd_reg[32]_i_2_n_0 ;
  wire \data_rd_reg[32]_i_3_n_0 ;
  wire \data_rd_reg_reg_n_0_[0] ;
  wire \data_rd_reg_reg_n_0_[10] ;
  wire \data_rd_reg_reg_n_0_[11] ;
  wire \data_rd_reg_reg_n_0_[12] ;
  wire \data_rd_reg_reg_n_0_[13] ;
  wire \data_rd_reg_reg_n_0_[14] ;
  wire \data_rd_reg_reg_n_0_[15] ;
  wire \data_rd_reg_reg_n_0_[16] ;
  wire \data_rd_reg_reg_n_0_[17] ;
  wire \data_rd_reg_reg_n_0_[18] ;
  wire \data_rd_reg_reg_n_0_[19] ;
  wire \data_rd_reg_reg_n_0_[1] ;
  wire \data_rd_reg_reg_n_0_[20] ;
  wire \data_rd_reg_reg_n_0_[21] ;
  wire \data_rd_reg_reg_n_0_[22] ;
  wire \data_rd_reg_reg_n_0_[23] ;
  wire \data_rd_reg_reg_n_0_[24] ;
  wire \data_rd_reg_reg_n_0_[25] ;
  wire \data_rd_reg_reg_n_0_[26] ;
  wire \data_rd_reg_reg_n_0_[27] ;
  wire \data_rd_reg_reg_n_0_[28] ;
  wire \data_rd_reg_reg_n_0_[29] ;
  wire \data_rd_reg_reg_n_0_[2] ;
  wire \data_rd_reg_reg_n_0_[30] ;
  wire \data_rd_reg_reg_n_0_[31] ;
  wire \data_rd_reg_reg_n_0_[32] ;
  wire \data_rd_reg_reg_n_0_[3] ;
  wire \data_rd_reg_reg_n_0_[4] ;
  wire \data_rd_reg_reg_n_0_[5] ;
  wire \data_rd_reg_reg_n_0_[6] ;
  wire \data_rd_reg_reg_n_0_[7] ;
  wire \data_rd_reg_reg_n_0_[8] ;
  wire \data_rd_reg_reg_n_0_[9] ;
  wire [0:32]data_read_reg;
  wire dbg_brki_hit;
  wire dbg_brki_hit_synced;
  wire dbg_clean_stop;
  wire dbg_continue_i_i_2_n_0;
  wire dbg_freeze_nohalt0_in;
  wire dbg_halt_reset_mode_i_1_n_0;
  wire dbg_halt_reset_mode_reg_0;
  wire [0:0]dbg_hit;
  wire dbg_stop_1;
  wire dbg_stop_i;
  wire delay_slot_instr;
  wire ex_Exception_Taken;
  wire ex_Interrupt_i;
  wire ex_Take_Intr_or_Exc;
  wire ex_brki_hit;
  wire ex_exception_no_load_store_mask;
  wire ex_pc_brk;
  (* DIRECT_ENABLE *) wire ex_piperun_for_ce;
  wire ex_step_continue_hold;
  wire ex_valid;
  wire exception;
  wire exception_i_1_n_0;
  wire exception_i_2_n_0;
  wire executing;
  wire executing_i_1_n_0;
  wire force_stop_TClk;
  wire force_stop_cmd_1;
  wire force_stop_i;
  wire [2:0]ib_data;
  wire \if_pc_reg[29] ;
  wire if_ready;
  wire [0:0]in;
  wire [0:1]instr_read_reg;
  wire m0_brki_hit;
  (* DIRECT_ENABLE *) wire m3_piperun_for_ce;
  wire mb_halted_1;
  wire mem_Exception_Taken;
  wire normal_stop_TClk;
  wire normal_stop_cmd_1;
  wire normal_stop_i;
  wire of_brki_0x18;
  wire of_pause;
  (* DIRECT_ENABLE *) wire of_piperun_for_ce;
  wire p_0_in;
  wire p_0_in70_in;
  wire [31:1]p_0_in__0;
  wire [7:1]p_0_in__1;
  wire p_11_out;
  wire p_36_out;
  wire p_44_out;
  wire p_4_out;
  wire p_75_out;
  wire p_82_out;
  wire p_85_out;
  wire p_87_out;
  wire p_90_out;
  wire p_93_out;
  wire p_94_in;
  wire p_96_out;
  wire pause_synced;
  wire read_register_MSR;
  wire read_register_PC;
  wire read_register_PC_1_reg_n_0;
  (* DIRECT_RESET *) wire reset_bool_for_rst;
  wire running_clock;
  wire running_clock_i_1_n_0;
  wire running_clock_synced;
  wire [0:9]sample_synced;
  wire saved_reset_mode_dbg_halt;
  wire saved_reset_mode_dbg_halt_i_1_n_0;
  wire saved_reset_mode_sleep;
  wire saved_reset_mode_sleep_i_1_n_0;
  wire [0:0]sel0;
  wire [3:1]sel0__0;
  wire single_Step_N;
  wire single_Step_N_i_1_n_0;
  wire single_Step_TClk;
  wire [0:1]single_step_count;
  wire \single_step_count[0]_i_1_n_0 ;
  wire \single_step_count[1]_i_1_n_0 ;
  wire sleep_reset_mode;
  wire sleep_reset_mode_i_1_n_0;
  wire sleep_synced;
  wire start_dbg_exec_reg_n_0;
  wire start_single_cmd;
  wire start_single_step_i_1_n_0;
  wire start_single_step_reg_n_0;
  wire step_continue;
  wire sync;
  wire sync_trig_ack_in_0_n_1;
  wire sync_trig_out_0_n_1;
  wire sync_trig_out_0_n_2;
  wire tdo_config_word1_0;
  wire trig_ack_in_0_synced;
  wire trig_ack_in_0_synced_1;
  wire trig_out_0_synced;
  wire trig_out_0_synced_1;
  wire unchanged;
  wire [0:1]wakeup_i;
  wire wb_Halted;
  wire wb_brki_hit;
  wire wb_dbg_hit;
  wire [31:0]wb_gpr_write_dbg_reg;
  wire wb_pc_valid;
  wire wb_read_imm_reg;
  wire wb_read_imm_reg_1;
  wire wb_valid_reg;

  assign ex_piperun_for_ce = EX_PipeRun;
  assign m3_piperun_for_ce = MEM_PipeRun;
  assign of_piperun_for_ce = OF_PipeRun;
  assign reset_bool_for_rst = sync_reset;
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h20000002)) 
    Dbg_TDO_INST_0_i_10
       (.I0(\Serial_Dbg_Intf.status_reg_reg_n_0_[0] ),
        .I1(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I2(A3),
        .I3(A1),
        .I4(A2),
        .O(Dbg_TDO_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Dbg_TDO_INST_0_i_15
       (.I0(instr_read_reg[1]),
        .I1(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I2(instr_read_reg[0]),
        .O(TDO_Instr_Reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_16
       (.I0(Dbg_TDO_INST_0_i_27_n_0),
        .I1(Dbg_TDO_INST_0_i_28_n_0),
        .I2(Dbg_TDO_INST_0_i_29_n_0),
        .I3(Dbg_TDO_INST_0_i_30_n_0),
        .I4(Dbg_TDO_INST_0_i_31_n_0),
        .I5(Dbg_TDO_INST_0_i_32_n_0),
        .O(Dbg_TDO_INST_0_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_17
       (.I0(Dbg_TDO_INST_0_i_33_n_0),
        .I1(Dbg_TDO_INST_0_i_34_n_0),
        .I2(Dbg_TDO_INST_0_i_29_n_0),
        .I3(Dbg_TDO_INST_0_i_35_n_0),
        .I4(Dbg_TDO_INST_0_i_31_n_0),
        .I5(Dbg_TDO_INST_0_i_36_n_0),
        .O(Dbg_TDO_INST_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Dbg_TDO_INST_0_i_18
       (.I0(A2),
        .I1(A1),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A3),
        .O(Dbg_TDO_INST_0_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    Dbg_TDO_INST_0_i_19
       (.I0(A1),
        .I1(A2),
        .O(Dbg_TDO_INST_0_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_20
       (.I0(\Serial_Dbg_Intf.status_reg_reg_n_0_[23] ),
        .I1(\Serial_Dbg_Intf.status_reg_reg_n_0_[22] ),
        .I2(A1),
        .I3(\Serial_Dbg_Intf.status_reg_reg_n_0_[25] ),
        .I4(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I5(\Serial_Dbg_Intf.status_reg_reg_n_0_[24] ),
        .O(Dbg_TDO_INST_0_i_20_n_0));
  LUT5 #(
    .INIT(32'hB833B800)) 
    Dbg_TDO_INST_0_i_21
       (.I0(\Serial_Dbg_Intf.status_reg_reg_n_0_[27] ),
        .I1(A1),
        .I2(\Serial_Dbg_Intf.status_reg_reg_n_0_[29] ),
        .I3(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I4(\Serial_Dbg_Intf.status_reg_reg_n_0_[28] ),
        .O(Dbg_TDO_INST_0_i_21_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    Dbg_TDO_INST_0_i_22
       (.I0(\Serial_Dbg_Intf.status_reg_reg_n_0_[19] ),
        .I1(\Serial_Dbg_Intf.status_reg_reg_n_0_[18] ),
        .I2(A1),
        .I3(\Serial_Dbg_Intf.status_reg_reg_n_0_[20] ),
        .I4(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .O(Dbg_TDO_INST_0_i_22_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_27
       (.I0(data_read_reg[1]),
        .I1(data_read_reg[2]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[3]),
        .I5(data_read_reg[4]),
        .O(Dbg_TDO_INST_0_i_27_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_28
       (.I0(data_read_reg[5]),
        .I1(data_read_reg[6]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[7]),
        .I5(data_read_reg[8]),
        .O(Dbg_TDO_INST_0_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    Dbg_TDO_INST_0_i_29
       (.I0(A2),
        .I1(A1),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A3),
        .O(Dbg_TDO_INST_0_i_29_n_0));
  LUT6 #(
    .INIT(64'hACFAFFCFAC0A00C0)) 
    Dbg_TDO_INST_0_i_3
       (.I0(Dbg_TDO_INST_0_i_7_n_0),
        .I1(Dbg_TDO_INST_0_i_8_n_0),
        .I2(A3),
        .I3(Dbg_TDO_INST_0_i_9_n_0),
        .I4(sel0),
        .I5(Dbg_TDO_INST_0_i_10_n_0),
        .O(TDO_Status_Reg));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_30
       (.I0(data_read_reg[9]),
        .I1(data_read_reg[10]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[11]),
        .I5(data_read_reg[12]),
        .O(Dbg_TDO_INST_0_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    Dbg_TDO_INST_0_i_31
       (.I0(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I1(A1),
        .I2(A2),
        .O(Dbg_TDO_INST_0_i_31_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_32
       (.I0(data_read_reg[13]),
        .I1(data_read_reg[14]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[15]),
        .I5(data_read_reg[16]),
        .O(Dbg_TDO_INST_0_i_32_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_33
       (.I0(data_read_reg[17]),
        .I1(data_read_reg[18]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[19]),
        .I5(data_read_reg[20]),
        .O(Dbg_TDO_INST_0_i_33_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_34
       (.I0(data_read_reg[21]),
        .I1(data_read_reg[22]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[23]),
        .I5(data_read_reg[24]),
        .O(Dbg_TDO_INST_0_i_34_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_35
       (.I0(data_read_reg[25]),
        .I1(data_read_reg[26]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[27]),
        .I5(data_read_reg[28]),
        .O(Dbg_TDO_INST_0_i_35_n_0));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    Dbg_TDO_INST_0_i_36
       (.I0(data_read_reg[29]),
        .I1(data_read_reg[30]),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(data_read_reg[31]),
        .I5(data_read_reg[32]),
        .O(Dbg_TDO_INST_0_i_36_n_0));
  LUT6 #(
    .INIT(64'hFCFFAFCA0C00A0CA)) 
    Dbg_TDO_INST_0_i_6
       (.I0(Dbg_TDO_INST_0_i_16_n_0),
        .I1(Dbg_TDO_INST_0_i_17_n_0),
        .I2(sel0),
        .I3(Dbg_TDO_INST_0_i_18_n_0),
        .I4(sel0__0[1]),
        .I5(data_read_reg[0]),
        .O(TDO_Data_Reg));
  MUXF7 Dbg_TDO_INST_0_i_7
       (.I0(Dbg_TDO_INST_0_i_20_n_0),
        .I1(Dbg_TDO_INST_0_i_21_n_0),
        .O(Dbg_TDO_INST_0_i_7_n_0),
        .S(Dbg_TDO_INST_0_i_19_n_0));
  LUT6 #(
    .INIT(64'h2B2B2B2828282B28)) 
    Dbg_TDO_INST_0_i_8
       (.I0(Dbg_TDO_INST_0_i_22_n_0),
        .I1(A1),
        .I2(A2),
        .I3(\Serial_Dbg_Intf.status_reg_reg_n_0_[16] ),
        .I4(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I5(\Serial_Dbg_Intf.status_reg_reg_n_0_[17] ),
        .O(Dbg_TDO_INST_0_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    Dbg_TDO_INST_0_i_9
       (.I0(A1),
        .I1(A2),
        .O(Dbg_TDO_INST_0_i_9_n_0));
  FDRE Full_32_bit_1_reg
       (.C(Clk),
        .CE(wb_Halted),
        .D(wb_read_imm_reg_1),
        .Q(Full_32_bit_1),
        .R(reset_bool_for_rst));
  FDRE Full_32_bit_reg
       (.C(Clk),
        .CE(wb_Halted),
        .D(wb_read_imm_reg),
        .Q(Full_32_bit),
        .R(reset_bool_for_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \LOCKSTEP_Master_Out[1]_INST_0 
       (.I0(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .I1(MEM_DataBus_Access_reg),
        .O(LOCKSTEP_Master_Out[38]));
  FDRE \Performance_Debug_Control.dbg_brki_hit_reg 
       (.C(Clk),
        .CE(wb_Halted),
        .D(wb_brki_hit),
        .Q(dbg_brki_hit),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \Performance_Debug_Control.dbg_freeze_nohalt_i_1 
       (.I0(dbg_freeze_nohalt0_in),
        .I1(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I2(p_4_out),
        .I3(\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0 ),
        .I4(\Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0 ),
        .I5(\Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ),
        .O(\Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \Performance_Debug_Control.dbg_freeze_nohalt_i_3 
       (.I0(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ),
        .I1(start_single_step_reg_n_0),
        .I2(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I3(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .I4(reset_bool_for_rst),
        .O(\Performance_Debug_Control.dbg_freeze_nohalt_i_3_n_0 ));
  FDRE \Performance_Debug_Control.dbg_freeze_nohalt_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0 ),
        .Q(\Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ),
        .R(1'b0));
  FDRE \Performance_Debug_Control.dbg_hit_reg[0] 
       (.C(Clk),
        .CE(wb_Halted),
        .D(wb_dbg_hit),
        .Q(dbg_hit),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'hA888FFFFA8880000)) 
    \Performance_Debug_Control.dbg_state_nohalt_i_1 
       (.I0(dbg_freeze_nohalt0_in),
        .I1(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ),
        .I2(saved_reset_mode_dbg_halt),
        .I3(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .I4(\Performance_Debug_Control.dbg_state_nohalt_i_3_n_0 ),
        .I5(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .O(\Performance_Debug_Control.dbg_state_nohalt_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054FE5454)) 
    \Performance_Debug_Control.dbg_state_nohalt_i_2 
       (.I0(reset_bool_for_rst),
        .I1(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .I2(wb_Halted),
        .I3(Reset_Mode[1]),
        .I4(Reset_Mode[0]),
        .I5(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .O(dbg_freeze_nohalt0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \Performance_Debug_Control.dbg_state_nohalt_i_3 
       (.I0(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I1(reset_bool_for_rst),
        .I2(p_4_out),
        .I3(\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0 ),
        .I4(p_36_out),
        .I5(\Performance_Debug_Control.dbg_state_nohalt_i_4_n_0 ),
        .O(\Performance_Debug_Control.dbg_state_nohalt_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \Performance_Debug_Control.dbg_state_nohalt_i_4 
       (.I0(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .I1(saved_reset_mode_dbg_halt),
        .I2(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ),
        .O(\Performance_Debug_Control.dbg_state_nohalt_i_4_n_0 ));
  FDRE \Performance_Debug_Control.dbg_state_nohalt_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.dbg_state_nohalt_i_1_n_0 ),
        .Q(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .R(1'b0));
  FDRE \Performance_Debug_Control.dbg_stop_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Dbg_Stop),
        .Q(dbg_stop_1),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.dbg_stop_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(sync_trig_out_0_n_2),
        .Q(\Performance_Debug_Control.dbg_stop_i_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \Performance_Debug_Control.dbg_stop_if_delay_i_i_1 
       (.I0(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .I1(wb_Halted),
        .I2(\Single_Synchronize.use_async_reset.sync_reg ),
        .I3(reset_bool_for_rst),
        .I4(saved_reset_mode_sleep),
        .I5(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .O(\Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0 ));
  FDRE \Performance_Debug_Control.dbg_stop_if_delay_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.dbg_stop_if_delay_i_i_1_n_0 ),
        .Q(LOCKSTEP_Master_Out[32]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1 
       (.I0(\Single_Synchronize.use_async_reset.sync_reg ),
        .I1(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0 ),
        .I2(reset_bool_for_rst),
        .I3(dbg_halt_reset_mode_reg_0),
        .I4(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .O(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEEEFEEEE)) 
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2 
       (.I0(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .I1(wb_Halted),
        .I2(\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0 ),
        .I3(Sleep_Out),
        .I4(saved_reset_mode_sleep),
        .I5(p_36_out),
        .O(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_4 
       (.I0(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .I1(reset_bool_for_rst),
        .I2(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I3(start_single_step_reg_n_0),
        .I4(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ),
        .O(p_36_out));
  FDRE \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0 ),
        .Q(\Single_Synchronize.use_async_reset.sync_reg ),
        .R(1'b0));
  FDRE \Performance_Debug_Control.ex_brki_hit_reg 
       (.C(Clk),
        .CE(of_piperun_for_ce),
        .D(\Serial_Dbg_Intf.control_reg_reg[8]_1 ),
        .Q(ex_brki_hit),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.ex_dbg_hit_reg[0] 
       (.C(Clk),
        .CE(of_piperun_for_ce),
        .D(\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1 ),
        .Q(ex_pc_brk),
        .R(reset_bool_for_rst));
  LUT3 #(
    .INIT(8'h8F)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_4 
       (.I0(normal_stop_i),
        .I1(dbg_clean_stop),
        .I2(single_Step_N),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0 ));
  FDRE \Performance_Debug_Control.ex_dbg_pc_hit_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1 ),
        .Q(LOCKSTEP_Master_Out[35]),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2 ),
        .Q(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.ex_step_continue_hold_reg 
       (.C(Clk),
        .CE(of_piperun_for_ce),
        .D(\Performance_Debug_Control.step_continue_hold_reg_n_0 ),
        .Q(ex_step_continue_hold),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.force_stop_cmd_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .Q(force_stop_cmd_1),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h000000000000AABA)) 
    \Performance_Debug_Control.force_stop_i_i_1 
       (.I0(force_stop_i),
        .I1(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .I2(force_stop_cmd_1),
        .I3(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .I4(reset_bool_for_rst),
        .I5(wb_Halted),
        .O(\Performance_Debug_Control.force_stop_i_i_1_n_0 ));
  FDRE \Performance_Debug_Control.force_stop_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.force_stop_i_i_1_n_0 ),
        .Q(force_stop_i),
        .R(1'b0));
  FDRE \Performance_Debug_Control.m0_brki_hit_reg 
       (.C(Clk),
        .CE(ex_piperun_for_ce),
        .D(ex_brki_hit),
        .Q(m0_brki_hit),
        .R(reset_bool_for_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    \Performance_Debug_Control.m0_dbg_hit[0]_i_1 
       (.I0(ex_pc_brk),
        .I1(ex_step_continue_hold),
        .I2(\Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0] ),
        .O(\Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0 ));
  FDRE \Performance_Debug_Control.m0_dbg_hit_reg[0] 
       (.C(Clk),
        .CE(ex_piperun_for_ce),
        .D(\Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0 ),
        .Q(\Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0] ),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.normal_stop_cmd_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ),
        .Q(normal_stop_cmd_1),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h000000000000AABA)) 
    \Performance_Debug_Control.normal_stop_i_i_1 
       (.I0(normal_stop_i),
        .I1(\Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ),
        .I2(normal_stop_cmd_1),
        .I3(\Performance_Debug_Control.force_stop_i_reg_0 ),
        .I4(reset_bool_for_rst),
        .I5(wb_Halted),
        .O(\Performance_Debug_Control.normal_stop_i_i_1_n_0 ));
  FDRE \Performance_Debug_Control.normal_stop_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.normal_stop_i_i_1_n_0 ),
        .Q(normal_stop_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F0E)) 
    \Performance_Debug_Control.step_continue_hold_i_1 
       (.I0(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I1(start_single_step_reg_n_0),
        .I2(of_piperun_for_ce),
        .I3(\Performance_Debug_Control.step_continue_hold_reg_n_0 ),
        .O(\Performance_Debug_Control.step_continue_hold_i_1_n_0 ));
  FDRE \Performance_Debug_Control.step_continue_hold_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Performance_Debug_Control.step_continue_hold_i_1_n_0 ),
        .Q(\Performance_Debug_Control.step_continue_hold_reg_n_0 ),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.trig_ack_out_0_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(sync_trig_out_0_n_1),
        .Q(Dbg_Trig_Ack_Out[1]),
        .R(1'b0));
  FDRE \Performance_Debug_Control.trig_out_0_synced_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(trig_out_0_synced),
        .Q(trig_out_0_synced_1),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.wb_brki_hit_reg 
       (.C(Clk),
        .CE(m3_piperun_for_ce),
        .D(m0_brki_hit),
        .Q(wb_brki_hit),
        .R(reset_bool_for_rst));
  FDRE \Performance_Debug_Control.wb_dbg_hit_reg[0] 
       (.C(Clk),
        .CE(m3_piperun_for_ce),
        .D(\Performance_Debug_Control.m0_dbg_hit_reg_n_0_[0] ),
        .Q(wb_dbg_hit),
        .R(reset_bool_for_rst));
  LUT5 #(
    .INIT(32'h00000010)) 
    \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1 
       (.I0(\Serial_Dbg_Intf.control_reg_reg[8]_0 ),
        .I1(Dbg_Reg_En[6]),
        .I2(Dbg_Reg_En[5]),
        .I3(Dbg_Reg_En[4]),
        .I4(Dbg_Reg_En[7]),
        .O(Instr_Insert_Reg_En));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Instr_Insert_Reg_En),
        .Q(Instr_Insert_Reg_En_1));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(New_Dbg_Instr_TCK),
        .Q(New_Dbg_Instr2_TCK));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1 
       (.I0(p_94_in),
        .I1(Instr_Insert_Reg_En),
        .I2(instr_read_reg[1]),
        .I3(instr_read_reg[0]),
        .O(p_96_out));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_2 
       (.I0(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I1(A1),
        .I2(sel0),
        .I3(A3),
        .I4(A2),
        .O(p_94_in));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_96_out),
        .Q(New_Dbg_Instr_TCK));
  LUT3 #(
    .INIT(8'h08)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1 
       (.I0(Scan_Reset_Sel),
        .I1(Scan_Reset),
        .I2(Scan_En),
        .O(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[31]),
        .Q(LOCKSTEP_Master_Out[31]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[21]),
        .Q(LOCKSTEP_Master_Out[21]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[20]),
        .Q(LOCKSTEP_Master_Out[20]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[19]),
        .Q(LOCKSTEP_Master_Out[19]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[18]),
        .Q(LOCKSTEP_Master_Out[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[17]),
        .Q(LOCKSTEP_Master_Out[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[16]),
        .Q(LOCKSTEP_Master_Out[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[15]),
        .Q(LOCKSTEP_Master_Out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[14]),
        .Q(LOCKSTEP_Master_Out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[13]),
        .Q(LOCKSTEP_Master_Out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[12]),
        .Q(LOCKSTEP_Master_Out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[30]),
        .Q(LOCKSTEP_Master_Out[30]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[11]),
        .Q(LOCKSTEP_Master_Out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[10]),
        .Q(LOCKSTEP_Master_Out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(LOCKSTEP_Master_Out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(LOCKSTEP_Master_Out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(LOCKSTEP_Master_Out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(LOCKSTEP_Master_Out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(LOCKSTEP_Master_Out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(LOCKSTEP_Master_Out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(LOCKSTEP_Master_Out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(LOCKSTEP_Master_Out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[29]),
        .Q(LOCKSTEP_Master_Out[29]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(LOCKSTEP_Master_Out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Dbg_TDI),
        .Q(LOCKSTEP_Master_Out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[28]),
        .Q(LOCKSTEP_Master_Out[28]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[27]),
        .Q(LOCKSTEP_Master_Out[27]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[26]),
        .Q(LOCKSTEP_Master_Out[26]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[25]),
        .Q(LOCKSTEP_Master_Out[25]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[24]),
        .Q(LOCKSTEP_Master_Out[24]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[23]),
        .Q(LOCKSTEP_Master_Out[23]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9] 
       (.C(Dbg_Clk),
        .CE(New_Dbg_Instr_TCK),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[22]),
        .Q(LOCKSTEP_Master_Out[22]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E \Serial_Dbg_Intf.SRL16E_1 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q_0(Q_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1 \Serial_Dbg_Intf.SRL16E_2 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q11_in(Q11_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9 \Serial_Dbg_Intf.SRL16E_3 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q2_in(Q2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11 \Serial_Dbg_Intf.SRL16E_4 
       (.Config_Reg_En(Config_Reg_En),
        .Data_Read_Reg_En(Data_Read_Reg_En),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_TDO(Dbg_TDO),
        .Instr_Insert_Reg_En(Instr_Insert_Reg_En),
        .Q({sel0__0,sel0,A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q0_in(Q0_in),
        .Q0_out(Q0_out),
        .Q2_in(Q2_in),
        .Q3_in(Q3_in),
        .\Serial_Dbg_Intf.shift_count_reg[6] (\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0 ),
        .Status_Reg_En(Status_Reg_En),
        .TDO_Data_Reg(TDO_Data_Reg),
        .TDO_Instr_Reg(TDO_Instr_Reg),
        .TDO_Status_Reg(TDO_Status_Reg),
        .tdo_config_word1_0(tdo_config_word1_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198 \Serial_Dbg_Intf.SRL16E_7 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q0_in(Q0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199 \Serial_Dbg_Intf.SRL16E_8 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .tdo_config_word1_0(tdo_config_word1_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3 \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q6_out(Q6_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5 \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Dbg_TDO(\Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I_n_0 ),
        .Q({sel0__0[2:1],sel0,A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q11_in(Q11_in),
        .Q6_out(Q6_out),
        .Q_0(Q_0),
        .\Serial_Dbg_Intf.shift_count_reg[5] (\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200 \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q4_out(Q4_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7 \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q3_out(Q3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201 \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q2_out(Q2_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202 \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Dbg_TDO(\Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I_n_0 ),
        .Q({sel0__0[1],sel0,A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q2_out(Q2_out),
        .Q3_out(Q3_out),
        .Q4_out(Q4_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203 \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q0_out(Q0_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204 \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I 
       (.Dbg_Clk(Dbg_Clk),
        .Q({A3,A2,A1,\Serial_Dbg_Intf.shift_count_reg_n_0_[0] }),
        .Q3_in(Q3_in));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.capture_1_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Dbg_Capture),
        .Q(capture_1));
  LUT5 #(
    .INIT(32'h00000010)) 
    \Serial_Dbg_Intf.command_reg[0]_i_1 
       (.I0(\Serial_Dbg_Intf.control_reg_reg[8]_0 ),
        .I1(Dbg_Reg_En[7]),
        .I2(Dbg_Reg_En[6]),
        .I3(Dbg_Reg_En[4]),
        .I4(Dbg_Reg_En[5]),
        .O(Command_Reg_En));
  LUT4 #(
    .INIT(16'h00E4)) 
    \Serial_Dbg_Intf.command_reg[0]_i_2 
       (.I0(Scan_Reset_Sel),
        .I1(command_reg_clear),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(\Serial_Dbg_Intf.command_reg[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.command_reg_reg[0] 
       (.C(Dbg_Update),
        .CE(Command_Reg_En),
        .CLR(\Serial_Dbg_Intf.command_reg[0]_i_2_n_0 ),
        .D(p_0_in__0[2]),
        .Q(command_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.command_reg_reg[1] 
       (.C(Dbg_Update),
        .CE(Command_Reg_En),
        .CLR(\Serial_Dbg_Intf.command_reg[0]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(command_reg[1]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \Serial_Dbg_Intf.continue_from_brk_TClk_i_1 
       (.I0(Scan_Reset_Sel),
        .I1(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(\Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.continue_from_brk_TClk_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(continue_from_brk_TClk));
  FDRE \Serial_Dbg_Intf.continue_from_brk_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_11_out),
        .Q(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .R(reset_bool_for_rst));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.control_reg_reg[0] 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[10]),
        .Q(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.control_reg_reg[3] 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\Serial_Dbg_Intf.control_reg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.control_reg_reg[4] 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\Serial_Dbg_Intf.control_reg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.control_reg_reg[5] 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\Serial_Dbg_Intf.control_reg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.control_reg_reg[8] 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[0] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[0] ),
        .Q(data_read_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[10] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[10] ),
        .Q(data_read_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[11] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[11] ),
        .Q(data_read_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[12] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[12] ),
        .Q(data_read_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[13] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[13] ),
        .Q(data_read_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[14] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[14] ),
        .Q(data_read_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[15] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[15] ),
        .Q(data_read_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[16] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[16] ),
        .Q(data_read_reg[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[17] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[17] ),
        .Q(data_read_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[18] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[18] ),
        .Q(data_read_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[19] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[19] ),
        .Q(data_read_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[1] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[1] ),
        .Q(data_read_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[20] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[20] ),
        .Q(data_read_reg[20]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[21] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[21] ),
        .Q(data_read_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[22] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[22] ),
        .Q(data_read_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[23] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[23] ),
        .Q(data_read_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[24] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[24] ),
        .Q(data_read_reg[24]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[25] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[25] ),
        .Q(data_read_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[26] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[26] ),
        .Q(data_read_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[27] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[27] ),
        .Q(data_read_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[28] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[28] ),
        .Q(data_read_reg[28]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[29] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[29] ),
        .Q(data_read_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[2] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[2] ),
        .Q(data_read_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[30] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[30] ),
        .Q(data_read_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[31] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[31] ),
        .Q(data_read_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[32] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[32] ),
        .Q(data_read_reg[32]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[3] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[3] ),
        .Q(data_read_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[4] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[4] ),
        .Q(data_read_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[5] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[5] ),
        .Q(data_read_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[6] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[6] ),
        .Q(data_read_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[7] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[7] ),
        .Q(data_read_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[8] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[8] ),
        .Q(data_read_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.data_read_reg_reg[9] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\data_rd_reg_reg_n_0_[9] ),
        .Q(data_read_reg[9]));
  FDRE \Serial_Dbg_Intf.dbg_disable_interrupt_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[9]),
        .Q(LOCKSTEP_Master_Out[37]),
        .R(reset_bool_for_rst));
  LUT5 #(
    .INIT(32'h00000010)) 
    \Serial_Dbg_Intf.dbg_wakeup_i_i_1 
       (.I0(\Serial_Dbg_Intf.control_reg_reg[8]_0 ),
        .I1(Dbg_Reg_En[6]),
        .I2(Dbg_Reg_En[7]),
        .I3(Dbg_Reg_En[4]),
        .I4(Dbg_Reg_En[5]),
        .O(Control_Reg_En));
  LUT5 #(
    .INIT(32'h0000AB01)) 
    \Serial_Dbg_Intf.dbg_wakeup_i_i_2 
       (.I0(Scan_Reset_Sel),
        .I1(Sleep_Out),
        .I2(Sleep_Decode),
        .I3(Scan_Reset),
        .I4(Scan_En),
        .O(\Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Serial_Dbg_Intf.dbg_wakeup_i_i_3 
       (.I0(Dbg_Reg_En[0]),
        .I1(Dbg_Reg_En[1]),
        .I2(Dbg_Reg_En[3]),
        .I3(Dbg_Reg_En[2]),
        .O(\Serial_Dbg_Intf.control_reg_reg[8]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.dbg_wakeup_i_reg 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(LOCKSTEP_Master_Out[34]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \Serial_Dbg_Intf.force_stop_TClk_i_1 
       (.I0(Scan_Reset_Sel),
        .I1(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(\Serial_Dbg_Intf.force_stop_TClk_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.force_stop_TClk_reg 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.force_stop_TClk_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(force_stop_TClk));
  FDRE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.force_stop_cmd_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_90_out),
        .Q(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .R(reset_bool_for_rst));
  FDRE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.if_debug_ready_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_75_out),
        .Q(LOCKSTEP_Master_Out[36]),
        .R(reset_bool_for_rst));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.instr_read_reg_reg[0] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(executing),
        .Q(instr_read_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.instr_read_reg_reg[1] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(exception),
        .Q(instr_read_reg[1]));
  FDRE \Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Insert_Reg_En_1),
        .Q(\Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg_n_0 ),
        .R(reset_bool_for_rst));
  LUT4 #(
    .INIT(16'h00E4)) 
    \Serial_Dbg_Intf.normal_stop_TClk_i_1 
       (.I0(Scan_Reset_Sel),
        .I1(\Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(\Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.normal_stop_TClk_reg 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.normal_stop_TClk_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(normal_stop_TClk));
  FDRE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_93_out),
        .Q(\Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.read_register_MSR_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_85_out),
        .Q(read_register_MSR),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.read_register_PC_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_82_out),
        .Q(read_register_PC),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[0]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[1]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[2]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[3]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[4]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[5]),
        .Q(p_0_in),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[6]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6] ),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[7]),
        .Q(p_0_in70_in),
        .R(reset_bool_for_rst));
  FDRE \Serial_Dbg_Intf.sample_synced_1_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .D(sample_synced[8]),
        .Q(\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8] ),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.shift_count[0]_i_1 
       (.I0(Dbg_Shift),
        .I1(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .O(\Serial_Dbg_Intf.shift_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \Serial_Dbg_Intf.shift_count[1]_i_1 
       (.I0(A1),
        .I1(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I2(Dbg_Shift),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \Serial_Dbg_Intf.shift_count[2]_i_1 
       (.I0(A2),
        .I1(A1),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(Dbg_Shift),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \Serial_Dbg_Intf.shift_count[3]_i_1 
       (.I0(A3),
        .I1(A2),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(Dbg_Shift),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \Serial_Dbg_Intf.shift_count[4]_i_1 
       (.I0(sel0),
        .I1(A3),
        .I2(A1),
        .I3(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I4(A2),
        .I5(Dbg_Shift),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h60)) 
    \Serial_Dbg_Intf.shift_count[5]_i_1 
       (.I0(sel0__0[1]),
        .I1(\Serial_Dbg_Intf.shift_count[5]_i_2_n_0 ),
        .I2(Dbg_Shift),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \Serial_Dbg_Intf.shift_count[5]_i_2 
       (.I0(sel0),
        .I1(A2),
        .I2(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I3(A1),
        .I4(A3),
        .O(\Serial_Dbg_Intf.shift_count[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \Serial_Dbg_Intf.shift_count[6]_i_1 
       (.I0(sel0__0[2]),
        .I1(\Serial_Dbg_Intf.shift_count[7]_i_2_n_0 ),
        .I2(Dbg_Shift),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \Serial_Dbg_Intf.shift_count[7]_i_1 
       (.I0(sel0__0[3]),
        .I1(sel0__0[2]),
        .I2(\Serial_Dbg_Intf.shift_count[7]_i_2_n_0 ),
        .I3(Dbg_Shift),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \Serial_Dbg_Intf.shift_count[7]_i_2 
       (.I0(sel0__0[1]),
        .I1(A3),
        .I2(A1),
        .I3(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ),
        .I4(A2),
        .I5(sel0),
        .O(\Serial_Dbg_Intf.shift_count[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[0] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\Serial_Dbg_Intf.shift_count[0]_i_1_n_0 ),
        .Q(\Serial_Dbg_Intf.shift_count_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[1] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(A1));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[2] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(A2));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[3] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(A3));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[4] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sel0));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[5] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sel0__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[6] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sel0__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_count_reg[7] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sel0__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[10] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[21]),
        .Q(p_0_in__0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[11] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[20]),
        .Q(p_0_in__0[21]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[12] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[19]),
        .Q(p_0_in__0[20]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[13] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[18]),
        .Q(p_0_in__0[19]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[14] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[17]),
        .Q(p_0_in__0[18]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[15] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[16]),
        .Q(p_0_in__0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[16] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[15]),
        .Q(p_0_in__0[16]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[17] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[14]),
        .Q(p_0_in__0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[18] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[13]),
        .Q(p_0_in__0[14]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[19] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[12]),
        .Q(p_0_in__0[13]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[1] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[30]),
        .Q(p_0_in__0[31]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[20] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[11]),
        .Q(p_0_in__0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[21] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[10]),
        .Q(p_0_in__0[11]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[22] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(p_0_in__0[10]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[23] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[8]),
        .Q(p_0_in__0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[24] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[7]),
        .Q(p_0_in__0[8]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[25] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[6]),
        .Q(p_0_in__0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[26] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[5]),
        .Q(p_0_in__0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[27] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(p_0_in__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[28] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(p_0_in__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[29] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(p_0_in__0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[2] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[29]),
        .Q(p_0_in__0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[30] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(p_0_in__0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[31] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Dbg_TDI),
        .Q(p_0_in__0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[3] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[28]),
        .Q(p_0_in__0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[4] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[27]),
        .Q(p_0_in__0[28]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[5] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[26]),
        .Q(p_0_in__0[27]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[6] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[25]),
        .Q(p_0_in__0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[7] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[24]),
        .Q(p_0_in__0[25]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[8] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[23]),
        .Q(p_0_in__0[24]));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.shift_datain_reg[9] 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(p_0_in__0[22]),
        .Q(p_0_in__0[23]));
  LUT4 #(
    .INIT(16'h00E4)) 
    \Serial_Dbg_Intf.single_Step_TClk_i_1 
       (.I0(Scan_Reset_Sel),
        .I1(start_single_step_reg_n_0),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(\Serial_Dbg_Intf.single_Step_TClk_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.single_Step_TClk_reg 
       (.C(Dbg_Update),
        .CE(Control_Reg_En),
        .CLR(\Serial_Dbg_Intf.single_Step_TClk_i_1_n_0 ),
        .D(p_0_in__0[9]),
        .Q(single_Step_TClk));
  FDRE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.start_single_cmd_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_87_out),
        .Q(start_single_cmd),
        .R(reset_bool_for_rst));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[0] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(sync),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[16] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\Serial_Dbg_Intf.sync_stop_CPU_n_0 ),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[17] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(reset_bool_for_rst),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[18] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Full_32_bit),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[19] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(delay_slot_instr),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[20] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(Full_32_bit_1),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[22] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(MEM_DataBus_Access_reg),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[23] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(dbg_brki_hit_synced),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[24] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(running_clock_synced),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[24] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[25] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(D[2]),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[27] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(sleep_synced),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[28] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(pause_synced),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[28] ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.status_reg_reg[29] 
       (.C(Dbg_Clk),
        .CE(Dbg_Capture),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(unchanged),
        .Q(\Serial_Dbg_Intf.status_reg_reg_n_0_[29] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4 \Serial_Dbg_Intf.sync_dbg_brk_hit 
       (.D(dbg_brki_hit_synced),
        .Dbg_Clk(Dbg_Clk),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Serial_Dbg_Intf.sync_pause_n_1 ),
        .dbg_brki_hit(dbg_brki_hit));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec \Serial_Dbg_Intf.sync_dbg_hit 
       (.D(sync),
        .Dbg_Clk(Dbg_Clk),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Serial_Dbg_Intf.sync_pause_n_1 ),
        .dbg_hit(dbg_hit));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205 \Serial_Dbg_Intf.sync_dbg_wakeup 
       (.Clk(Clk),
        .LOCKSTEP_Master_Out(LOCKSTEP_Master_Out[34:33]),
        .\Performance_Debug_Control.dbg_stop_i_reg (\Performance_Debug_Control.dbg_stop_i_reg_n_0 ),
        .\Serial_Dbg_Intf.if_debug_ready_i_reg (dbg_continue_i_i_2_n_0),
        .\Serial_Dbg_Intf.normal_stop_cmd_i_reg (\Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 ),
        .dbg_continue_i_reg(\Serial_Dbg_Intf.sync_dbg_wakeup_n_0 ),
        .of_pause(of_pause),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206 \Serial_Dbg_Intf.sync_pause 
       (.D(pause_synced),
        .Dbg_Clk(Dbg_Clk),
        .Pause(Pause),
        .Scan_En(Scan_En),
        .Scan_Reset(Scan_Reset),
        .Scan_Reset_Sel(Scan_Reset_Sel),
        .\Single_Synchronize.use_async_reset.sync_reg_0 (\Serial_Dbg_Intf.sync_pause_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207 \Serial_Dbg_Intf.sync_running_clock 
       (.D(running_clock_synced),
        .Dbg_Clk(Dbg_Clk),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Serial_Dbg_Intf.sync_pause_n_1 ),
        .running_clock(running_clock));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1 \Serial_Dbg_Intf.sync_sample 
       (.Clk(Clk),
        .D(normal_stop_TClk),
        .Dbg_Trig_Ack_In(Dbg_Trig_Ack_In[0]),
        .Dbg_Trig_Ack_Out(Dbg_Trig_Ack_Out[0]),
        .Dbg_Trig_In(Dbg_Trig_In[0]),
        .Dbg_Trig_Out(Dbg_Trig_Out[0]),
        .Q({\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[0] ,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[1] ,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[2] ,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[3] ,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[4] ,p_0_in,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[6] ,p_0_in70_in,\Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8] }),
        .\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg (New_Dbg_Instr2_TCK),
        .\Serial_Dbg_Intf.command_reg_reg[0] ({command_reg[0],command_reg[1]}),
        .\Serial_Dbg_Intf.continue_from_brk_TClk_reg (continue_from_brk_TClk),
        .\Serial_Dbg_Intf.control_reg_reg[3] (\Serial_Dbg_Intf.control_reg_reg_n_0_[3] ),
        .\Serial_Dbg_Intf.force_stop_TClk_reg (force_stop_TClk),
        .\Serial_Dbg_Intf.single_Step_TClk_reg (single_Step_TClk),
        .\Serial_Dbg_Intf.trig_ack_out_1_reg (\Serial_Dbg_Intf.sync_sample_n_12 ),
        .\Serial_Dbg_Intf.trig_in_1_reg (\Serial_Dbg_Intf.sync_sample_n_10 ),
        .p_11_out(p_11_out),
        .p_75_out(p_75_out),
        .p_82_out(p_82_out),
        .p_85_out(p_85_out),
        .p_87_out(p_87_out),
        .p_90_out(p_90_out),
        .p_93_out(p_93_out),
        .sample_synced(sample_synced),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208 \Serial_Dbg_Intf.sync_sleep 
       (.D(sleep_synced),
        .Dbg_Clk(Dbg_Clk),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Serial_Dbg_Intf.sync_pause_n_1 ),
        .Sleep(Sleep));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209 \Serial_Dbg_Intf.sync_stop_CPU 
       (.D(\Serial_Dbg_Intf.sync_stop_CPU_n_0 ),
        .Dbg_Clk(Dbg_Clk),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Single_Synchronize.use_async_reset.sync_reg ),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Serial_Dbg_Intf.sync_pause_n_1 ));
  FDRE \Serial_Dbg_Intf.trig_ack_out_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.sync_sample_n_12 ),
        .Q(Dbg_Trig_Ack_Out[0]),
        .R(1'b0));
  FDRE \Serial_Dbg_Intf.trig_in_1_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.sync_sample_n_10 ),
        .Q(Dbg_Trig_In[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
    \Serial_Dbg_Intf.unchanged_i_1 
       (.I0(Dbg_Reg_En[5]),
        .I1(Dbg_Reg_En[4]),
        .I2(Dbg_Reg_En[7]),
        .I3(Dbg_Reg_En[6]),
        .I4(\Serial_Dbg_Intf.control_reg_reg[8]_0 ),
        .I5(unchanged),
        .O(\Serial_Dbg_Intf.unchanged_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Serial_Dbg_Intf.unchanged_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1_n_0 ),
        .D(\Serial_Dbg_Intf.unchanged_i_1_n_0 ),
        .Q(unchanged));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \Using_FPGA.Native_i_1__10 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[35]),
        .I2(ex_Interrupt_i),
        .I3(ex_valid),
        .O(\Using_FPGA.Native_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Using_FPGA.Native_i_1__12 
       (.I0(LOCKSTEP_Master_Out[35]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(ex_exception_no_load_store_mask));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__26 
       (.I0(LOCKSTEP_Master_Out[32]),
        .O(\if_pc_reg[29] ));
  LUT6 #(
    .INIT(64'h80FFFFFF80000000)) 
    \Using_FPGA.Native_i_1__59 
       (.I0(ib_data[0]),
        .I1(ib_data[1]),
        .I2(ib_data[2]),
        .I3(if_ready),
        .I4(\Using_FPGA.Native_1 [0]),
        .I5(\Using_FPGA.Native_2 ),
        .O(I041_out));
  LUT4 #(
    .INIT(16'h0F0D)) 
    \Using_FPGA.Native_i_1__9 
       (.I0(LOCKSTEP_Master_Out[35]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(ex_Interrupt_i),
        .I3(ex_Take_Intr_or_Exc),
        .O(\Using_FPGA.Native ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \Using_FPGA.Native_i_2__49 
       (.I0(ib_data[0]),
        .I1(ib_data[1]),
        .I2(ib_data[2]),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [0]),
        .O(I139_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__50 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[0]),
        .I2(\Use_XX_Accesses.xx_data_reg[31] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [1]),
        .O(I143_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__51 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[1]),
        .I2(\Use_XX_Accesses.xx_data_reg[30] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [2]),
        .O(I147_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__52 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[2]),
        .I2(\Use_XX_Accesses.xx_data_reg[29] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [3]),
        .O(I151_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__53 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[3]),
        .I2(\Use_XX_Accesses.xx_data_reg[28] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [4]),
        .O(I155_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__54 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[4]),
        .I2(\Use_XX_Accesses.xx_data_reg[27] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [5]),
        .O(I159_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__55 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[5]),
        .I2(\Use_XX_Accesses.xx_data_reg[26] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [6]),
        .O(I163_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__56 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[6]),
        .I2(\Use_XX_Accesses.xx_data_reg[25] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [7]),
        .O(I167_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__57 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[7]),
        .I2(\Use_XX_Accesses.xx_data_reg[24] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [8]),
        .O(I171_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__58 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[8]),
        .I2(\Use_XX_Accesses.xx_data_reg[23] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [9]),
        .O(I175_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__59 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[9]),
        .I2(\Use_XX_Accesses.xx_data_reg[22] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [10]),
        .O(I179_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__60 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[10]),
        .I2(\Use_XX_Accesses.xx_data_reg[21] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [11]),
        .O(I183_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__71 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[21]),
        .I2(\Use_XX_Accesses.xx_data_reg[10] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [12]),
        .O(I1127_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__72 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[22]),
        .I2(\Use_XX_Accesses.xx_data_reg[9] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [13]),
        .O(I1131_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__73 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[23]),
        .I2(\Use_XX_Accesses.xx_data_reg[8] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [14]),
        .O(I1135_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__74 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[24]),
        .I2(\Use_XX_Accesses.xx_data_reg[7] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [15]),
        .O(I1139_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__75 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[25]),
        .I2(\Use_XX_Accesses.xx_data_reg[6] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [16]),
        .O(I1143_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__76 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[26]),
        .I2(\Use_XX_Accesses.xx_data_reg[5] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [17]),
        .O(I1147_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__77 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[27]),
        .I2(\Use_XX_Accesses.xx_data_reg[4] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [18]),
        .O(I1151_out));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \Using_FPGA.Native_i_2__79 
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(LOCKSTEP_Master_Out[29]),
        .I2(\Use_XX_Accesses.xx_data_reg[2] ),
        .I3(\Using_FPGA.Native_1 [1]),
        .I4(\Using_FPGA.Native_3 [19]),
        .O(I1159_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I 
       (.Address(Address),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Reg_En(Dbg_Reg_En),
        .Dbg_TDI(Dbg_TDI),
        .EX_PipeRun(ex_piperun_for_ce),
        .Hit(\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1 ),
        .OF_PipeRun(of_piperun_for_ce),
        .\Performance_Debug_Control.dbg_stop_i_reg (\Performance_Debug_Control.dbg_stop_i_reg_n_0 ),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Single_Synchronize.use_async_reset.sync_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 (\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ),
        .\Performance_Debug_Control.normal_stop_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_i_4_n_0 ),
        .Q({\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ,Q}),
        .ex_Exception_Taken(ex_Exception_Taken),
        .force_stop_i(force_stop_i),
        .mem_Exception_Taken(mem_Exception_Taken),
        .of_brki_0x18(of_brki_0x18),
        .p_44_out(p_44_out),
        .single_Step_N(single_Step_N));
  LUT2 #(
    .INIT(4'hE)) 
    command_reg_clear_i_1
       (.I0(read_register_PC_1_reg_n_0),
        .I1(command_reg_clear_reg_0),
        .O(command_reg_clear_i_1_n_0));
  FDRE command_reg_clear_reg
       (.C(Clk),
        .CE(1'b1),
        .D(command_reg_clear_i_1_n_0),
        .Q(command_reg_clear),
        .R(reset_bool_for_rst));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \data_rd_reg[0]_i_1 
       (.I0(WB_GPR_Wr_Dbg),
        .I1(\Single_Synchronize.use_async_reset.sync_reg ),
        .I2(command_reg_clear_reg_0),
        .I3(read_register_PC_1_reg_n_0),
        .O(\data_rd_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCEAACFFFCEAACC00)) 
    \data_rd_reg[32]_i_1 
       (.I0(\data_rd_reg[32]_i_2_n_0 ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(LOCKSTEP_Master_Out[36]),
        .I3(\Single_Synchronize.use_async_reset.sync_reg ),
        .I4(\data_rd_reg[32]_i_3_n_0 ),
        .I5(\data_rd_reg_reg_n_0_[32] ),
        .O(\data_rd_reg[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data_rd_reg[32]_i_2 
       (.I0(command_reg_clear_reg_0),
        .I1(\Performance_Debug_Control.dbg_freeze_nohalt_reg_0 ),
        .I2(wb_pc_valid),
        .O(\data_rd_reg[32]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_rd_reg[32]_i_3 
       (.I0(command_reg_clear_reg_0),
        .I1(read_register_PC_1_reg_n_0),
        .O(\data_rd_reg[32]_i_3_n_0 ));
  FDRE \data_rd_reg_reg[0] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[31]),
        .Q(\data_rd_reg_reg_n_0_[0] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[10] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[21]),
        .Q(\data_rd_reg_reg_n_0_[10] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[11] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[20]),
        .Q(\data_rd_reg_reg_n_0_[11] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[12] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[19]),
        .Q(\data_rd_reg_reg_n_0_[12] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[13] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[18]),
        .Q(\data_rd_reg_reg_n_0_[13] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[14] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[17]),
        .Q(\data_rd_reg_reg_n_0_[14] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[15] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[16]),
        .Q(\data_rd_reg_reg_n_0_[15] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[16] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[15]),
        .Q(\data_rd_reg_reg_n_0_[16] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[17] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[14]),
        .Q(\data_rd_reg_reg_n_0_[17] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[18] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[13]),
        .Q(\data_rd_reg_reg_n_0_[18] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[19] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[12]),
        .Q(\data_rd_reg_reg_n_0_[19] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[1] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[30]),
        .Q(\data_rd_reg_reg_n_0_[1] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[20] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[11]),
        .Q(\data_rd_reg_reg_n_0_[20] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[21] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[10]),
        .Q(\data_rd_reg_reg_n_0_[21] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[22] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[9]),
        .Q(\data_rd_reg_reg_n_0_[22] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[23] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[8]),
        .Q(\data_rd_reg_reg_n_0_[23] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[24] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[7]),
        .Q(\data_rd_reg_reg_n_0_[24] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[25] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[6]),
        .Q(\data_rd_reg_reg_n_0_[25] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[26] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[5]),
        .Q(\data_rd_reg_reg_n_0_[26] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[27] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[4]),
        .Q(\data_rd_reg_reg_n_0_[27] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[28] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[3]),
        .Q(\data_rd_reg_reg_n_0_[28] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[29] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[2]),
        .Q(\data_rd_reg_reg_n_0_[29] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[2] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[29]),
        .Q(\data_rd_reg_reg_n_0_[2] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[30] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[1]),
        .Q(\data_rd_reg_reg_n_0_[30] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[31] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[0]),
        .Q(\data_rd_reg_reg_n_0_[31] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[32] 
       (.C(Clk),
        .CE(1'b1),
        .D(\data_rd_reg[32]_i_1_n_0 ),
        .Q(\data_rd_reg_reg_n_0_[32] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[3] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[28]),
        .Q(\data_rd_reg_reg_n_0_[3] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[4] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[27]),
        .Q(\data_rd_reg_reg_n_0_[4] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[5] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[26]),
        .Q(\data_rd_reg_reg_n_0_[5] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[6] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[25]),
        .Q(\data_rd_reg_reg_n_0_[6] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[7] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[24]),
        .Q(\data_rd_reg_reg_n_0_[7] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[8] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[23]),
        .Q(\data_rd_reg_reg_n_0_[8] ),
        .R(reset_bool_for_rst));
  FDRE \data_rd_reg_reg[9] 
       (.C(Clk),
        .CE(\data_rd_reg[0]_i_1_n_0 ),
        .D(wb_gpr_write_dbg_reg[22]),
        .Q(\data_rd_reg_reg_n_0_[9] ),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dbg_continue_i_i_2
       (.I0(LOCKSTEP_Master_Out[36]),
        .I1(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0 ),
        .I3(start_single_cmd),
        .O(dbg_continue_i_i_2_n_0));
  FDRE dbg_continue_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.sync_dbg_wakeup_n_0 ),
        .Q(LOCKSTEP_Master_Out[33]),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h22222222000000F0)) 
    dbg_halt_reset_mode_i_1
       (.I0(Reset_Mode[0]),
        .I1(Reset_Mode[1]),
        .I2(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .I3(\Serial_Dbg_Intf.control_reg_reg_n_0_[0] ),
        .I4(step_continue),
        .I5(reset_bool_for_rst),
        .O(dbg_halt_reset_mode_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    dbg_halt_reset_mode_i_2
       (.I0(start_single_step_reg_n_0),
        .I1(\Serial_Dbg_Intf.continue_from_brk_reg_n_0 ),
        .O(step_continue));
  FDRE dbg_halt_reset_mode_reg
       (.C(Clk),
        .CE(1'b1),
        .D(dbg_halt_reset_mode_i_1_n_0),
        .Q(\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .R(1'b0));
  FDRE delay_slot_instr_reg
       (.C(Clk),
        .CE(wb_Halted),
        .D(D[0]),
        .Q(delay_slot_instr),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h00000000BA8A8A8A)) 
    exception_i_1
       (.I0(exception),
        .I1(wb_Halted),
        .I2(wb_valid_reg),
        .I3(D[1]),
        .I4(\Single_Synchronize.use_async_reset.sync_reg ),
        .I5(exception_i_2_n_0),
        .O(exception_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    exception_i_2
       (.I0(reset_bool_for_rst),
        .I1(start_dbg_exec_reg_n_0),
        .I2(force_stop_i),
        .O(exception_i_2_n_0));
  FDRE exception_reg
       (.C(Clk),
        .CE(1'b1),
        .D(exception_i_1_n_0),
        .Q(exception),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EECE)) 
    executing_i_1
       (.I0(executing),
        .I1(start_dbg_exec_reg_n_0),
        .I2(wb_valid_reg),
        .I3(wb_Halted),
        .I4(reset_bool_for_rst),
        .I5(force_stop_i),
        .O(executing_i_1_n_0));
  FDRE executing_reg
       (.C(Clk),
        .CE(1'b1),
        .D(executing_i_1_n_0),
        .Q(executing),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \ibuffer_reg[3][32]_srl4_i_1 
       (.I0(ib_data[0]),
        .I1(ib_data[1]),
        .I2(ib_data[2]),
        .O(in));
  FDRE mb_halted_1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(mb_halted_1),
        .R(reset_bool_for_rst));
  FDRE read_register_MSR_1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(read_register_MSR),
        .Q(command_reg_clear_reg_0),
        .R(reset_bool_for_rst));
  FDRE read_register_PC_1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(read_register_PC),
        .Q(read_register_PC_1_reg_n_0),
        .R(reset_bool_for_rst));
  LUT4 #(
    .INIT(16'h00E4)) 
    running_clock_i_1
       (.I0(Scan_Reset_Sel),
        .I1(capture_1),
        .I2(Scan_Reset),
        .I3(Scan_En),
        .O(running_clock_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    running_clock_reg
       (.C(Clk),
        .CE(1'b1),
        .CLR(running_clock_i_1_n_0),
        .D(1'b1),
        .Q(running_clock));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    saved_reset_mode_dbg_halt_i_1
       (.I0(Reset_Mode[0]),
        .I1(Reset_Mode[1]),
        .I2(reset_bool_for_rst),
        .I3(saved_reset_mode_dbg_halt),
        .O(saved_reset_mode_dbg_halt_i_1_n_0));
  FDRE saved_reset_mode_dbg_halt_reg
       (.C(Clk),
        .CE(1'b1),
        .D(saved_reset_mode_dbg_halt_i_1_n_0),
        .Q(saved_reset_mode_dbg_halt),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22F0)) 
    saved_reset_mode_sleep_i_1
       (.I0(Reset_Mode[1]),
        .I1(Reset_Mode[0]),
        .I2(Sleep_Out),
        .I3(reset_bool_for_rst),
        .O(saved_reset_mode_sleep_i_1_n_0));
  FDRE saved_reset_mode_sleep_reg
       (.C(Clk),
        .CE(1'b1),
        .D(saved_reset_mode_sleep_i_1_n_0),
        .Q(saved_reset_mode_sleep),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFD)) 
    single_Step_N_i_1
       (.I0(start_single_step_reg_n_0),
        .I1(single_step_count[1]),
        .I2(single_step_count[0]),
        .O(single_Step_N_i_1_n_0));
  FDSE single_Step_N_reg
       (.C(Clk),
        .CE(of_piperun_for_ce),
        .D(single_Step_N_i_1_n_0),
        .Q(single_Step_N),
        .S(reset_bool_for_rst));
  LUT5 #(
    .INIT(32'hAACF55C0)) 
    \single_step_count[0]_i_1 
       (.I0(single_step_count[1]),
        .I1(\Serial_Dbg_Intf.control_reg_reg_n_0_[4] ),
        .I2(start_single_cmd),
        .I3(of_piperun_for_ce),
        .I4(single_step_count[0]),
        .O(\single_step_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0BF8)) 
    \single_step_count[1]_i_1 
       (.I0(\Serial_Dbg_Intf.control_reg_reg_n_0_[5] ),
        .I1(start_single_cmd),
        .I2(of_piperun_for_ce),
        .I3(single_step_count[1]),
        .O(\single_step_count[1]_i_1_n_0 ));
  FDRE \single_step_count_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(\single_step_count[0]_i_1_n_0 ),
        .Q(single_step_count[0]),
        .R(reset_bool_for_rst));
  FDRE \single_step_count_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\single_step_count[1]_i_1_n_0 ),
        .Q(single_step_count[1]),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'hAAAABBBFAAAA8880)) 
    sleep_reset_mode_i_1
       (.I0(sleep_reset_mode),
        .I1(saved_reset_mode_sleep),
        .I2(wakeup_i[0]),
        .I3(wakeup_i[1]),
        .I4(reset_bool_for_rst),
        .I5(Sleep_Out),
        .O(sleep_reset_mode_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sleep_reset_mode_i_2
       (.I0(Reset_Mode[0]),
        .I1(Reset_Mode[1]),
        .I2(reset_bool_for_rst),
        .O(sleep_reset_mode));
  FDRE sleep_reset_mode_reg
       (.C(Clk),
        .CE(1'b1),
        .D(sleep_reset_mode_i_1_n_0),
        .Q(Sleep_Out),
        .R(1'b0));
  FDRE start_dbg_exec_reg
       (.C(Clk),
        .CE(1'b1),
        .D(LOCKSTEP_Master_Out[36]),
        .Q(start_dbg_exec_reg_n_0),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h3232320232323232)) 
    start_single_step_i_1
       (.I0(start_single_cmd),
        .I1(reset_bool_for_rst),
        .I2(start_single_step_reg_n_0),
        .I3(single_step_count[1]),
        .I4(single_step_count[0]),
        .I5(of_piperun_for_ce),
        .O(start_single_step_i_1_n_0));
  FDRE start_single_step_reg
       (.C(Clk),
        .CE(1'b1),
        .D(start_single_step_i_1_n_0),
        .Q(start_single_step_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210 sync_trig_ack_in_0
       (.Clk(Clk),
        .D(D[3]),
        .Dbg_Trig_Ack_In(Dbg_Trig_Ack_In[1]),
        .Dbg_Trig_In(Dbg_Trig_In[1]),
        .mb_halted_1(mb_halted_1),
        .sync_reset(reset_bool_for_rst),
        .trig_ack_in_0_synced(trig_ack_in_0_synced),
        .trig_ack_in_0_synced_1(trig_ack_in_0_synced_1),
        .trig_in_0_reg(sync_trig_ack_in_0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211 sync_trig_out_0
       (.Clk(Clk),
        .D(D[3]),
        .Dbg_Stop(Dbg_Stop),
        .Dbg_Trig_Ack_Out(Dbg_Trig_Ack_Out[1]),
        .Dbg_Trig_Out(Dbg_Trig_Out[1]),
        .\Performance_Debug_Control.dbg_stop_i_reg (sync_trig_out_0_n_2),
        .\Performance_Debug_Control.dbg_stop_i_reg_0 (\Performance_Debug_Control.dbg_stop_i_reg_n_0 ),
        .\Performance_Debug_Control.trig_ack_out_0_reg (sync_trig_out_0_n_1),
        .dbg_stop_1(dbg_stop_1),
        .dbg_stop_i(dbg_stop_i),
        .sync_reset(reset_bool_for_rst),
        .trig_out_0_synced(trig_out_0_synced),
        .trig_out_0_synced_1(trig_out_0_synced_1));
  FDRE trig_ack_in_0_synced_1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(trig_ack_in_0_synced),
        .Q(trig_ack_in_0_synced_1),
        .R(reset_bool_for_rst));
  FDRE trig_in_0_reg
       (.C(Clk),
        .CE(1'b1),
        .D(sync_trig_ack_in_0_n_1),
        .Q(Dbg_Trig_In[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti
   (mem_byte_access,
    EX_PipeRun,
    EX_Byte_Access,
    mem_doublet_access,
    EX_Doublet_Access,
    of_pause,
    mem_Write_DCache,
    OF_PipeRun,
    Address,
    \Using_FPGA.Native ,
    if_ready,
    OF_GPR_Op3_Rd_Addr,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_Imm_Data,
    \Using_FPGA.Native_0 ,
    MEM_PipeRun,
    ex_valid,
    mem_write_req_reg,
    \Using_LWX_SWX_instr.ex_reservation_reg_0 ,
    EX_Reverse_Mem_Access,
    if_fetch_in_progress,
    I_AS,
    Sleep_Decode,
    Hibernate,
    Suspend,
    EX_Op1_CMP_Equal,
    EX_Op1_CMP_Equal_n,
    wb_gpr_write_i_reg_0,
    wb_exception_i_reg_0,
    ex_move_to_MSR_instr,
    ex_Interrupt_i,
    ex_Exception_Taken,
    Pause_Ack,
    mem_databus_read,
    D,
    WB_Byte_Access,
    WB_PipeRun,
    EX_CMP_Op,
    EX_Unsigned_Op,
    EX_Use_Carry,
    EX_Enable_ALU,
    EX_ALU_Sel_Logic,
    EX_SWAP_BYTE_Instr,
    MEM_Sel_MSR,
    WB_GPR_Wr_Dbg,
    wb_read_imm_reg,
    wb_read_imm_reg_1,
    wb_pc_valid,
    dbg_clean_stop,
    ex_Take_Intr_or_Exc,
    mem_write_req_reg_0,
    mem_databus_access,
    wb_valid_reg_0,
    \data_rd_reg_reg[0] ,
    LOCKSTEP_Master_Out,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    wb_Halted,
    p_4_out,
    dbg_stop_i,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    \EX_Op1_reg[31] ,
    \EX_Op1_reg[27] ,
    \EX_Op1_reg[25] ,
    \EX_Op1_reg[23] ,
    \EX_Op1_reg[22] ,
    \EX_Op1_reg[21] ,
    \EX_Op1_reg[20] ,
    \EX_Op1_reg[19] ,
    \EX_Op1_reg[18] ,
    \EX_Op1_reg[17] ,
    \EX_Op1_reg[16] ,
    \EX_Op1_reg[15] ,
    \EX_Op1_reg[14] ,
    \EX_Op1_reg[13] ,
    \EX_Op1_reg[12] ,
    \EX_Op1_reg[11] ,
    \EX_Op1_reg[10] ,
    \EX_Op1_reg[9] ,
    \EX_Op1_reg[8] ,
    \EX_Op1_reg[7] ,
    \EX_Op1_reg[6] ,
    \EX_Op1_reg[5] ,
    \EX_Op1_reg[4] ,
    \EX_Op1_reg[3] ,
    \EX_Op1_reg[2] ,
    \EX_Op1_reg[1] ,
    E,
    \Using_LWX_SWX_instr.ex_reservation_reg_1 ,
    Sleep,
    active_access_reg,
    M_AXI_DP_WVALID_i_reg,
    M_AXI_DP_AWVALID_i_reg,
    M_AXI_DP_ARVALID_i_reg,
    ex_databus_access,
    MEM_WB_Sel_Mem_PC,
    of_op1_sel_spr,
    of_brki_0x18,
    wb_MSR_Clear_IE,
    ex_MTS_MSR,
    \Comp_Carry_Chain[3].carry_sel_reg ,
    \Comp_Carry_Chain[3].carry_sel_reg_0 ,
    \Comp_Carry_Chain[2].carry_sel_reg ,
    \Comp_Carry_Chain[2].carry_sel_reg_1 ,
    \Comp_Carry_Chain[1].carry_sel_reg ,
    \Comp_Carry_Chain[1].carry_sel_reg_2 ,
    DIBDI,
    S,
    CO,
    \EX_Op3_reg[0] ,
    EX_Fwd,
    \EX_Op2_reg[0] ,
    \EX_Branch_CMP_Op1_reg[0] ,
    \EX_Op1_reg[30] ,
    \EX_Op1_reg[29] ,
    \EX_Op1_reg[28] ,
    \EX_Op1_reg[26] ,
    \EX_Op1_reg[24] ,
    I1,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \wb_MSR_i_reg[30] ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    in0,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    I1_3,
    ENB1_out,
    valid_Req_reg,
    \Not_Using_TLBS.instr_Addr_1_reg[0] ,
    valid_Req_XX_reg,
    \wb_read_lsb_sel_reg[0] ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \MEM_DataBus_Addr_reg[9]_0 ,
    SR,
    R,
    sync_reset,
    Clk,
    Pause,
    I1159_out,
    I1151_out,
    I1147_out,
    I1143_out,
    I1139_out,
    I1135_out,
    I1131_out,
    I1127_out,
    I183_out,
    I179_out,
    I175_out,
    I171_out,
    I167_out,
    I163_out,
    I159_out,
    I155_out,
    I151_out,
    I147_out,
    I143_out,
    I041_out,
    I139_out,
    EX_Op1_Zero,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ,
    mem_databus_ready,
    ib_ready,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ,
    ex_exception_no_load_store_mask,
    wakeup_i,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ,
    \EX_Op2_reg[0]_0 ,
    read_register_MSR_1_reg,
    \Performance_Debug_Control.dbg_freeze_nohalt_reg ,
    \Performance_Debug_Control.dbg_state_nohalt_reg ,
    Reset_Mode,
    dbg_halt_reset_mode_reg,
    Q,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    p_44_out,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ,
    icache_idle,
    Sleep_Out,
    new_request,
    \Serial_Dbg_Intf.force_stop_cmd_i_reg ,
    M_AXI_DP_BVALID,
    active_access,
    M_AXI_DP_RVALID,
    mem_write_req,
    M_AXI_DP_WREADY,
    M_AXI_DP_AWREADY,
    M_AXI_DP_ARREADY,
    of_MSR,
    external_interrupt,
    ib_data,
    \Use_XX_Accesses.xx_data_reg[2] ,
    \Use_XX_Accesses.xx_data_reg[4] ,
    \Use_XX_Accesses.xx_data_reg[5] ,
    \Use_XX_Accesses.xx_data_reg[6] ,
    \Use_XX_Accesses.xx_data_reg[7] ,
    \Use_XX_Accesses.xx_data_reg[8] ,
    \Use_XX_Accesses.xx_data_reg[9] ,
    \Use_XX_Accesses.xx_data_reg[10] ,
    \Use_XX_Accesses.xx_data_reg[21] ,
    \Use_XX_Accesses.xx_data_reg[22] ,
    \Use_XX_Accesses.xx_data_reg[23] ,
    \Use_XX_Accesses.xx_data_reg[24] ,
    \Use_XX_Accesses.xx_data_reg[25] ,
    \Use_XX_Accesses.xx_data_reg[26] ,
    \Use_XX_Accesses.xx_data_reg[27] ,
    \Use_XX_Accesses.xx_data_reg[28] ,
    \Use_XX_Accesses.xx_data_reg[29] ,
    \Use_XX_Accesses.xx_data_reg[30] ,
    \Use_XX_Accesses.xx_data_reg[31] ,
    Write_Resp_Received,
    delay_update_idle,
    if_fetch_in_progress_reg_0,
    \EX_Op2_reg[30] ,
    comp1_miss_A,
    \new_cacheline_addr_reg[17] ,
    GPR_Op3,
    MEM_Fwd,
    GPR_Op1,
    \Using_FPGA.Native_14 ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[24] ,
    \WB_MEM_Result_reg[0] ,
    \Using_FPGA.Native_15 ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[26] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[28] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[30] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[16] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[18] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[20] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[22] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[23] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[21] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[19] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[17] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[31] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[29] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[27] ,
    \Use_DLMB.wb_dlmb_valid_read_data_reg[25] ,
    GPR_Op2,
    \imm_reg_reg[0] ,
    \Using_FPGA.Native_16 ,
    \Using_FPGA.Native_17 ,
    \Using_FPGA.Native_18 ,
    \Using_FPGA.Native_19 ,
    ex_MSR,
    \Using_FPGA.Native_20 ,
    \Using_FPGA.Native_21 ,
    \Using_FPGA.Native_22 ,
    \Using_FPGA.Native_23 ,
    \Using_FPGA.Native_24 ,
    \EX_Op1_reg[0] ,
    \EX_Op1_reg[29]_0 ,
    LO,
    swap_result,
    out,
    \EX_Op1_reg[24]_0 ,
    swap_result_reg,
    \EX_Op3_reg[0]_0 ,
    new_tag_bits,
    icache_data_strobe,
    valid_Req,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ,
    valid_Req_XX_reg_0,
    \mem_byte_selects_reg[0] ,
    mem_reverse_byteorder,
    in,
    \EX_Branch_CMP_Op1_reg[0]_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13);
  output mem_byte_access;
  output EX_PipeRun;
  output EX_Byte_Access;
  output mem_doublet_access;
  output EX_Doublet_Access;
  output of_pause;
  output mem_Write_DCache;
  output OF_PipeRun;
  output [0:31]Address;
  output [1:0]\Using_FPGA.Native ;
  output if_ready;
  output [0:4]OF_GPR_Op3_Rd_Addr;
  output [0:4]OF_GPR_Op1_Rd_Addr;
  output [0:4]OF_GPR_Op2_Rd_Addr;
  output [10:0]OF_Imm_Data;
  output [0:0]\Using_FPGA.Native_0 ;
  output MEM_PipeRun;
  output ex_valid;
  output mem_write_req_reg;
  output \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  output EX_Reverse_Mem_Access;
  output if_fetch_in_progress;
  output I_AS;
  output Sleep_Decode;
  output Hibernate;
  output Suspend;
  output EX_Op1_CMP_Equal;
  output EX_Op1_CMP_Equal_n;
  output wb_gpr_write_i_reg_0;
  output wb_exception_i_reg_0;
  output ex_move_to_MSR_instr;
  output ex_Interrupt_i;
  output ex_Exception_Taken;
  output Pause_Ack;
  output mem_databus_read;
  output [160:0]D;
  output WB_Byte_Access;
  output WB_PipeRun;
  output EX_CMP_Op;
  output EX_Unsigned_Op;
  output EX_Use_Carry;
  output EX_Enable_ALU;
  output EX_ALU_Sel_Logic;
  output EX_SWAP_BYTE_Instr;
  output MEM_Sel_MSR;
  output WB_GPR_Wr_Dbg;
  output wb_read_imm_reg;
  output wb_read_imm_reg_1;
  output wb_pc_valid;
  output dbg_clean_stop;
  output ex_Take_Intr_or_Exc;
  output mem_write_req_reg_0;
  output mem_databus_access;
  output wb_valid_reg_0;
  output [15:0]\data_rd_reg_reg[0] ;
  output [1:0]LOCKSTEP_Master_Out;
  output \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  output wb_Halted;
  output p_4_out;
  output dbg_stop_i;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  output \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  output \EX_Op1_reg[31] ;
  output \EX_Op1_reg[27] ;
  output \EX_Op1_reg[25] ;
  output \EX_Op1_reg[23] ;
  output \EX_Op1_reg[22] ;
  output \EX_Op1_reg[21] ;
  output \EX_Op1_reg[20] ;
  output \EX_Op1_reg[19] ;
  output \EX_Op1_reg[18] ;
  output \EX_Op1_reg[17] ;
  output \EX_Op1_reg[16] ;
  output \EX_Op1_reg[15] ;
  output \EX_Op1_reg[14] ;
  output \EX_Op1_reg[13] ;
  output \EX_Op1_reg[12] ;
  output \EX_Op1_reg[11] ;
  output \EX_Op1_reg[10] ;
  output \EX_Op1_reg[9] ;
  output \EX_Op1_reg[8] ;
  output \EX_Op1_reg[7] ;
  output \EX_Op1_reg[6] ;
  output \EX_Op1_reg[5] ;
  output \EX_Op1_reg[4] ;
  output \EX_Op1_reg[3] ;
  output \EX_Op1_reg[2] ;
  output \EX_Op1_reg[1] ;
  output [0:0]E;
  output \Using_LWX_SWX_instr.ex_reservation_reg_1 ;
  output Sleep;
  output active_access_reg;
  output M_AXI_DP_WVALID_i_reg;
  output M_AXI_DP_AWVALID_i_reg;
  output M_AXI_DP_ARVALID_i_reg;
  output ex_databus_access;
  output MEM_WB_Sel_Mem_PC;
  output of_op1_sel_spr;
  output of_brki_0x18;
  output wb_MSR_Clear_IE;
  output ex_MTS_MSR;
  output \Comp_Carry_Chain[3].carry_sel_reg ;
  output \Comp_Carry_Chain[3].carry_sel_reg_0 ;
  output \Comp_Carry_Chain[2].carry_sel_reg ;
  output \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  output \Comp_Carry_Chain[1].carry_sel_reg ;
  output \Comp_Carry_Chain[1].carry_sel_reg_2 ;
  output [0:0]DIBDI;
  output S;
  output [0:0]CO;
  output [31:0]\EX_Op3_reg[0] ;
  output [0:31]EX_Fwd;
  output [31:0]\EX_Op2_reg[0] ;
  output [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  output \EX_Op1_reg[30] ;
  output \EX_Op1_reg[29] ;
  output \EX_Op1_reg[28] ;
  output \EX_Op1_reg[26] ;
  output \EX_Op1_reg[24] ;
  output I1;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output \Using_FPGA.Native_3 ;
  output \Using_FPGA.Native_4 ;
  output \Using_FPGA.Native_5 ;
  output \Using_FPGA.Native_6 ;
  output [0:0]\wb_MSR_i_reg[30] ;
  output \Using_FPGA.Native_7 ;
  output \Using_FPGA.Native_8 ;
  output [1:0]\Using_FPGA.Native_9 ;
  output in0;
  output \Using_FPGA.Native_10 ;
  output \Using_FPGA.Native_11 ;
  output I1_3;
  output ENB1_out;
  output valid_Req_reg;
  output [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  output valid_Req_XX_reg;
  output [0:0]\wb_read_lsb_sel_reg[0] ;
  output [19:0]\Using_FPGA.Native_12 ;
  output [31:0]\Using_FPGA.Native_13 ;
  output [1:0]\MEM_DataBus_Addr_reg[9]_0 ;
  output [0:0]SR;
  output R;
  input sync_reset;
  input Clk;
  input Pause;
  input I1159_out;
  input I1151_out;
  input I1147_out;
  input I1143_out;
  input I1139_out;
  input I1135_out;
  input I1131_out;
  input I1127_out;
  input I183_out;
  input I179_out;
  input I175_out;
  input I171_out;
  input I167_out;
  input I163_out;
  input I159_out;
  input I155_out;
  input I151_out;
  input I147_out;
  input I143_out;
  input I041_out;
  input I139_out;
  input EX_Op1_Zero;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  input mem_databus_ready;
  input ib_ready;
  input \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ;
  input ex_exception_no_load_store_mask;
  input [0:1]wakeup_i;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ;
  input [65:0]\EX_Op2_reg[0]_0 ;
  input read_register_MSR_1_reg;
  input \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  input \Performance_Debug_Control.dbg_state_nohalt_reg ;
  input [0:1]Reset_Mode;
  input dbg_halt_reset_mode_reg;
  input [0:0]Q;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input p_44_out;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ;
  input icache_idle;
  input Sleep_Out;
  input new_request;
  input [22:0]\Serial_Dbg_Intf.force_stop_cmd_i_reg ;
  input M_AXI_DP_BVALID;
  input active_access;
  input M_AXI_DP_RVALID;
  input mem_write_req;
  input M_AXI_DP_WREADY;
  input M_AXI_DP_AWREADY;
  input M_AXI_DP_ARREADY;
  input [1:0]of_MSR;
  input external_interrupt;
  input [0:31]ib_data;
  input \Use_XX_Accesses.xx_data_reg[2] ;
  input \Use_XX_Accesses.xx_data_reg[4] ;
  input \Use_XX_Accesses.xx_data_reg[5] ;
  input \Use_XX_Accesses.xx_data_reg[6] ;
  input \Use_XX_Accesses.xx_data_reg[7] ;
  input \Use_XX_Accesses.xx_data_reg[8] ;
  input \Use_XX_Accesses.xx_data_reg[9] ;
  input \Use_XX_Accesses.xx_data_reg[10] ;
  input \Use_XX_Accesses.xx_data_reg[21] ;
  input \Use_XX_Accesses.xx_data_reg[22] ;
  input \Use_XX_Accesses.xx_data_reg[23] ;
  input \Use_XX_Accesses.xx_data_reg[24] ;
  input \Use_XX_Accesses.xx_data_reg[25] ;
  input \Use_XX_Accesses.xx_data_reg[26] ;
  input \Use_XX_Accesses.xx_data_reg[27] ;
  input \Use_XX_Accesses.xx_data_reg[28] ;
  input \Use_XX_Accesses.xx_data_reg[29] ;
  input \Use_XX_Accesses.xx_data_reg[30] ;
  input \Use_XX_Accesses.xx_data_reg[31] ;
  input Write_Resp_Received;
  input delay_update_idle;
  input if_fetch_in_progress_reg_0;
  input [1:0]\EX_Op2_reg[30] ;
  input [11:0]comp1_miss_A;
  input [10:0]\new_cacheline_addr_reg[17] ;
  input [0:31]GPR_Op3;
  input [5:0]MEM_Fwd;
  input [0:31]GPR_Op1;
  input [15:0]\Using_FPGA.Native_14 ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[24] ;
  input [15:0]\WB_MEM_Result_reg[0] ;
  input [25:0]\Using_FPGA.Native_15 ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[26] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[28] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[30] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[16] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[18] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[20] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[22] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[23] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[21] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[19] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[17] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[31] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[29] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[27] ;
  input \Use_DLMB.wb_dlmb_valid_read_data_reg[25] ;
  input [0:31]GPR_Op2;
  input [15:0]\imm_reg_reg[0] ;
  input \Using_FPGA.Native_16 ;
  input \Using_FPGA.Native_17 ;
  input \Using_FPGA.Native_18 ;
  input \Using_FPGA.Native_19 ;
  input [0:0]ex_MSR;
  input \Using_FPGA.Native_20 ;
  input \Using_FPGA.Native_21 ;
  input \Using_FPGA.Native_22 ;
  input \Using_FPGA.Native_23 ;
  input \Using_FPGA.Native_24 ;
  input [31:0]\EX_Op1_reg[0] ;
  input \EX_Op1_reg[29]_0 ;
  input LO;
  input [23:0]swap_result;
  input out;
  input \EX_Op1_reg[24]_0 ;
  input [0:7]swap_result_reg;
  input [31:0]\EX_Op3_reg[0]_0 ;
  input [0:0]new_tag_bits;
  input icache_data_strobe;
  input valid_Req;
  input [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  input valid_Req_XX_reg_0;
  input [0:0]\mem_byte_selects_reg[0] ;
  input mem_reverse_byteorder;
  input [0:0]in;
  input [0:0]\EX_Branch_CMP_Op1_reg[0]_0 ;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;
  output lopt_4;
  output lopt_5;
  input lopt_6;
  output lopt_7;
  output lopt_8;
  input lopt_9;
  output lopt_10;
  output lopt_11;
  input lopt_12;
  output lopt_13;

  wire A;
  wire [0:31]Address;
  wire [0:0]CO;
  wire Clk;
  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire \Comp_Carry_Chain[1].carry_sel_reg_2 ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire \Comp_Carry_Chain[3].carry_sel_reg_0 ;
  wire [160:0]D;
  wire D233_out;
  wire D235_out;
  wire D237_out;
  wire D241_out;
  wire [0:0]DIBDI;
  wire [0:0]\Data_Flow_I/EX_Shift_Logic_Result ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O0_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O10_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O11_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O12_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O13_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O14_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O15_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O17_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O18_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O19_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O1_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O20_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O21_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O22_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O23_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O24_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O26_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O27_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O28_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O29_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O2_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O30_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O31_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O3_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O4_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O5_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O6_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O7_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O8_out ;
  wire \Data_Flow_I/Shift_Logic_Module_I/O9_out ;
  wire [30:30]\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ;
  wire [0:0]E;
  wire ENB1_out;
  wire EX_ALU_Sel_Logic;
  wire [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire [0:0]\EX_Branch_CMP_Op1_reg[0]_0 ;
  wire EX_Byte_Access;
  wire EX_CMP_Op;
  wire EX_CMP_Op105_out;
  wire EX_Doublet_Access;
  wire EX_Enable_ALU;
  wire [0:31]EX_Fwd;
  wire EX_Is_Div_Instr;
  wire EX_Op1_CMP_Equal;
  wire EX_Op1_CMP_Equal_n;
  wire EX_Op1_Zero;
  wire [31:0]\EX_Op1_reg[0] ;
  wire \EX_Op1_reg[10] ;
  wire \EX_Op1_reg[11] ;
  wire \EX_Op1_reg[12] ;
  wire \EX_Op1_reg[13] ;
  wire \EX_Op1_reg[14] ;
  wire \EX_Op1_reg[15] ;
  wire \EX_Op1_reg[16] ;
  wire \EX_Op1_reg[17] ;
  wire \EX_Op1_reg[18] ;
  wire \EX_Op1_reg[19] ;
  wire \EX_Op1_reg[1] ;
  wire \EX_Op1_reg[20] ;
  wire \EX_Op1_reg[21] ;
  wire \EX_Op1_reg[22] ;
  wire \EX_Op1_reg[23] ;
  wire \EX_Op1_reg[24] ;
  wire \EX_Op1_reg[24]_0 ;
  wire \EX_Op1_reg[25] ;
  wire \EX_Op1_reg[26] ;
  wire \EX_Op1_reg[27] ;
  wire \EX_Op1_reg[28] ;
  wire \EX_Op1_reg[29] ;
  wire \EX_Op1_reg[29]_0 ;
  wire \EX_Op1_reg[2] ;
  wire \EX_Op1_reg[30] ;
  wire \EX_Op1_reg[31] ;
  wire \EX_Op1_reg[3] ;
  wire \EX_Op1_reg[4] ;
  wire \EX_Op1_reg[5] ;
  wire \EX_Op1_reg[6] ;
  wire \EX_Op1_reg[7] ;
  wire \EX_Op1_reg[8] ;
  wire \EX_Op1_reg[9] ;
  wire [31:0]\EX_Op2_reg[0] ;
  wire [65:0]\EX_Op2_reg[0]_0 ;
  wire [1:0]\EX_Op2_reg[30] ;
  wire \EX_Op3[0]_i_5_n_0 ;
  wire [31:0]\EX_Op3_reg[0] ;
  wire [31:0]\EX_Op3_reg[0]_0 ;
  wire EX_PipeRun;
  wire EX_Reverse_Mem_Access;
  wire EX_SWAP_BYTE_Instr;
  wire EX_Unsigned_Op;
  wire EX_Unsigned_Op104_out;
  wire EX_Use_Carry;
  wire EX_Use_Carry103_out;
  wire [0:31]GPR_Op1;
  wire [0:31]GPR_Op2;
  wire [0:31]GPR_Op3;
  wire Hibernate;
  wire I0;
  wire I041_out;
  wire I1;
  wire I1127_out;
  wire I1131_out;
  wire I1135_out;
  wire I1139_out;
  wire I1143_out;
  wire I1147_out;
  wire I1151_out;
  wire I1159_out;
  wire I139_out;
  wire I143_out;
  wire I147_out;
  wire I151_out;
  wire I155_out;
  wire I159_out;
  wire I163_out;
  wire I167_out;
  wire I171_out;
  wire I175_out;
  wire I179_out;
  wire I183_out;
  wire I1_3;
  wire I2;
  wire I4;
  wire I5;
  wire IF_PC_Write;
  wire IFetch_INST_0_i_2_n_0;
  wire I_AS;
  wire LO;
  wire [1:0]LOCKSTEP_Master_Out;
  wire [1:0]\MEM_DataBus_Addr_reg[9]_0 ;
  wire [5:0]MEM_Fwd;
  wire MEM_PipeRun;
  wire MEM_Sel_MEM_Res;
  wire MEM_Sel_MSR;
  wire MEM_WB_Sel_Mem_PC;
  wire M_AXI_DP_ARREADY;
  wire M_AXI_DP_ARVALID_i_reg;
  wire M_AXI_DP_AWREADY;
  wire M_AXI_DP_AWVALID_i_reg;
  wire M_AXI_DP_BVALID;
  wire M_AXI_DP_RVALID;
  wire M_AXI_DP_WREADY;
  wire M_AXI_DP_WVALID_i_reg;
  wire [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  wire [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  wire O;
  wire O31_out;
  wire O33_out;
  wire O35_out;
  wire O37_out;
  wire O39_out;
  wire O41_out;
  wire O43_out;
  wire O45_out;
  wire O47_out;
  wire O49_out;
  wire O51_out;
  wire O53_out;
  wire O55_out;
  wire O56_out;
  wire O57_out;
  wire O59_out;
  wire O61_out;
  wire O63_out;
  wire O65_out;
  wire O67_out;
  wire O69_out;
  wire O71_out;
  wire O73_out;
  wire O75_out;
  wire O77_out;
  wire O79_out;
  wire O81_out;
  wire O83_out;
  wire O85_out;
  wire O87_out;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire [10:0]OF_Imm_Data;
  wire PC_Module_I_n_60;
  wire Pause;
  wire Pause_Ack;
  wire Pause_Ack0;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  wire \Performance_Debug_Control.dbg_state_nohalt_reg ;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire PreFetch_Buffer_I1_n_101;
  wire PreFetch_Buffer_I1_n_102;
  wire PreFetch_Buffer_I1_n_104;
  wire PreFetch_Buffer_I1_n_105;
  wire PreFetch_Buffer_I1_n_106;
  wire PreFetch_Buffer_I1_n_107;
  wire PreFetch_Buffer_I1_n_108;
  wire PreFetch_Buffer_I1_n_48;
  wire PreFetch_Buffer_I1_n_49;
  wire PreFetch_Buffer_I1_n_52;
  wire PreFetch_Buffer_I1_n_53;
  wire PreFetch_Buffer_I1_n_68;
  wire PreFetch_Buffer_I1_n_69;
  wire PreFetch_Buffer_I1_n_72;
  wire PreFetch_Buffer_I1_n_73;
  wire PreFetch_Buffer_I1_n_75;
  wire PreFetch_Buffer_I1_n_82;
  wire PreFetch_Buffer_I1_n_87;
  wire PreFetch_Buffer_I1_n_88;
  wire PreFetch_Buffer_I1_n_89;
  wire PreFetch_Buffer_I1_n_90;
  wire PreFetch_Buffer_I1_n_94;
  wire PreFetch_Buffer_I1_n_95;
  wire [0:0]Q;
  wire R;
  wire [0:1]Reset_Mode;
  wire S;
  wire [0:0]SR;
  wire [22:0]\Serial_Dbg_Intf.force_stop_cmd_i_reg ;
  wire Sleep;
  wire Sleep_Decode;
  wire Sleep_Out;
  wire Suspend;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[16] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[17] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[18] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[19] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[20] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[21] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[22] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[23] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[24] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[25] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[26] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[27] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[28] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[29] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[30] ;
  wire \Use_DLMB.wb_dlmb_valid_read_data_reg[31] ;
  wire \Use_MuxCy[11].OF_Piperun_Stage_n_1 ;
  wire \Use_MuxCy[11].OF_Piperun_Stage_n_2 ;
  wire \Use_MuxCy[11].OF_Piperun_Stage_n_3 ;
  wire \Use_MuxCy[11].OF_Piperun_Stage_n_4 ;
  wire \Use_MuxCy[2].OF_Piperun_Stage_n_1 ;
  wire \Use_MuxCy[3].OF_Piperun_Stage_n_2 ;
  wire \Use_MuxCy[3].OF_Piperun_Stage_n_3 ;
  wire \Use_MuxCy[3].OF_Piperun_Stage_n_5 ;
  wire \Use_MuxCy[3].OF_Piperun_Stage_n_6 ;
  wire \Use_MuxCy[3].OF_Piperun_Stage_n_7 ;
  wire \Use_XX_Accesses.xx_data_reg[10] ;
  wire \Use_XX_Accesses.xx_data_reg[21] ;
  wire \Use_XX_Accesses.xx_data_reg[22] ;
  wire \Use_XX_Accesses.xx_data_reg[23] ;
  wire \Use_XX_Accesses.xx_data_reg[24] ;
  wire \Use_XX_Accesses.xx_data_reg[25] ;
  wire \Use_XX_Accesses.xx_data_reg[26] ;
  wire \Use_XX_Accesses.xx_data_reg[27] ;
  wire \Use_XX_Accesses.xx_data_reg[28] ;
  wire \Use_XX_Accesses.xx_data_reg[29] ;
  wire \Use_XX_Accesses.xx_data_reg[2] ;
  wire \Use_XX_Accesses.xx_data_reg[30] ;
  wire \Use_XX_Accesses.xx_data_reg[31] ;
  wire \Use_XX_Accesses.xx_data_reg[4] ;
  wire \Use_XX_Accesses.xx_data_reg[5] ;
  wire \Use_XX_Accesses.xx_data_reg[6] ;
  wire \Use_XX_Accesses.xx_data_reg[7] ;
  wire \Use_XX_Accesses.xx_data_reg[8] ;
  wire \Use_XX_Accesses.xx_data_reg[9] ;
  wire [1:0]\Using_FPGA.Native ;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire [19:0]\Using_FPGA.Native_12 ;
  wire [31:0]\Using_FPGA.Native_13 ;
  wire [15:0]\Using_FPGA.Native_14 ;
  wire [25:0]\Using_FPGA.Native_15 ;
  wire \Using_FPGA.Native_16 ;
  wire \Using_FPGA.Native_17 ;
  wire \Using_FPGA.Native_18 ;
  wire \Using_FPGA.Native_19 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_20 ;
  wire \Using_FPGA.Native_21 ;
  wire \Using_FPGA.Native_22 ;
  wire \Using_FPGA.Native_23 ;
  wire \Using_FPGA.Native_24 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire [1:0]\Using_FPGA.Native_9 ;
  wire \Using_FPGA.Native_i_10_n_0 ;
  wire \Using_FPGA.Native_i_14_n_0 ;
  wire \Using_FPGA.Native_i_3__2_n_0 ;
  wire \Using_FPGA.Native_i_3__55_n_1 ;
  wire \Using_FPGA.Native_i_3__55_n_2 ;
  wire \Using_FPGA.Native_i_3__55_n_3 ;
  wire \Using_FPGA.Native_i_4__12_n_0 ;
  wire \Using_FPGA.Native_i_5__1_n_0 ;
  wire \Using_FPGA.Native_i_5__4_n_0 ;
  wire \Using_FPGA.Native_i_6__3_n_0 ;
  wire \Using_FPGA.Native_i_7__3_n_0 ;
  wire \Using_FPGA_2.ex_is_load_instr_Inst_n_3 ;
  wire \Using_FPGA_2.ex_load_store_instr_Inst_n_1 ;
  wire \Using_FPGA_2.ex_load_store_instr_Inst_n_3 ;
  wire \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0 ;
  wire \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1 ;
  wire \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0 ;
  wire \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0 ;
  wire \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1 ;
  wire \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2 ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg_1 ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [15:0]\WB_MEM_Result_reg[0] ;
  wire WB_PipeRun;
  wire Write_Resp_Received;
  wire active_access;
  wire active_access_reg;
  wire active_wakeup;
  wire active_wakeup0__0;
  wire [11:0]comp1_miss_A;
  wire [15:0]\data_rd_reg_reg[0] ;
  wire dbg_clean_stop;
  wire dbg_halt_reset_mode_reg;
  wire dbg_stop_i;
  wire delay_update_idle;
  wire ex_Enable_Sext_Shift;
  wire ex_Exception_Taken;
  wire ex_Interrupt_Brk_combo_i_2_n_0;
  wire ex_Interrupt_i;
  wire [0:0]ex_MSR;
  wire ex_MSR_Load_ALU_C;
  wire ex_MSR_Load_LWX_SWX_C;
  wire ex_MSR_Load_Shift_C;
  wire ex_MSR_Set_SW_BIP;
  wire ex_MTS_MSR;
  wire ex_Sel_SPR_BTR;
  wire ex_Sel_SPR_EAR;
  wire ex_Sel_SPR_EDR;
  wire ex_Sel_SPR_ESR;
  wire ex_Sel_SPR_FSR;
  wire ex_Sel_SPR_PVR;
  wire ex_Sel_SPR_SHR;
  wire ex_Sel_SPR_SLR;
  wire ex_Take_Intr_or_Exc;
  (* RTL_KEEP = "true" *) wire ex_Write_DCache_decode_cmb;
  wire ex_Write_DCache_decode_reg_n_0;
  wire ex_Write_ICache_i;
  (* RTL_KEEP = "true" *) wire ex_Write_ICache_i_cmb;
  wire ex_alu_sel_logic_i102_out;
  wire ex_atomic_Instruction_Pair;
  wire ex_atomic_Instruction_Pair0;
  wire ex_branch_with_delayslot;
  wire ex_databus_access;
  wire ex_delayslot_Instr;
  wire ex_delayslot_Instr0;
  wire ex_enable_sext_shift_i0;
  wire ex_exception_no_load_store_mask;
  wire ex_first_cycle;
  wire \ex_gpr_write_addr_reg_n_0_[0] ;
  wire \ex_gpr_write_addr_reg_n_0_[4] ;
  wire ex_gpr_write_dbg;
  wire ex_gpr_write_reg_n_0;
  wire ex_hibernate_i_i_1_n_0;
  wire \ex_instr_reg_n_0_[0] ;
  wire \ex_instr_reg_n_0_[10] ;
  wire \ex_instr_reg_n_0_[11] ;
  wire \ex_instr_reg_n_0_[12] ;
  wire \ex_instr_reg_n_0_[13] ;
  wire \ex_instr_reg_n_0_[14] ;
  wire \ex_instr_reg_n_0_[15] ;
  wire \ex_instr_reg_n_0_[16] ;
  wire \ex_instr_reg_n_0_[17] ;
  wire \ex_instr_reg_n_0_[18] ;
  wire \ex_instr_reg_n_0_[19] ;
  wire \ex_instr_reg_n_0_[1] ;
  wire \ex_instr_reg_n_0_[20] ;
  wire \ex_instr_reg_n_0_[21] ;
  wire \ex_instr_reg_n_0_[22] ;
  wire \ex_instr_reg_n_0_[23] ;
  wire \ex_instr_reg_n_0_[24] ;
  wire \ex_instr_reg_n_0_[25] ;
  wire \ex_instr_reg_n_0_[26] ;
  wire \ex_instr_reg_n_0_[27] ;
  wire \ex_instr_reg_n_0_[28] ;
  wire \ex_instr_reg_n_0_[29] ;
  wire \ex_instr_reg_n_0_[2] ;
  wire \ex_instr_reg_n_0_[30] ;
  wire \ex_instr_reg_n_0_[31] ;
  wire \ex_instr_reg_n_0_[3] ;
  wire \ex_instr_reg_n_0_[4] ;
  wire \ex_instr_reg_n_0_[5] ;
  wire \ex_instr_reg_n_0_[8] ;
  wire \ex_instr_reg_n_0_[9] ;
  wire ex_is_load_instr_s;
  wire ex_is_lwx_instr_s;
  wire ex_is_multi_instr2;
  wire ex_is_multi_or_load_instr;
  wire ex_is_multi_or_load_instr0;
  wire ex_jump;
  wire ex_jump_hold;
  wire ex_jump_nodelay_reg_n_0;
  wire ex_load_alu_carry96_out;
  wire ex_load_alu_carry_reg_n_0;
  wire ex_load_shift_carry;
  wire ex_load_shift_carry0;
  wire ex_mbar_decode;
  (* RTL_KEEP = "true" *) wire ex_mbar_decode_cmb;
  wire ex_mbar_is_sleep;
  (* RTL_KEEP = "true" *) wire ex_mbar_is_sleep_cmb;
  wire ex_mbar_sleep;
  wire ex_mbar_sleep_i_1_n_0;
  wire ex_mbar_sleep_i_2_n_0;
  wire ex_mbar_stall_no_sleep_1;
  wire ex_mbar_stall_no_sleep_10;
  wire ex_mfsmsr_i;
  wire ex_move_to_MSR_instr;
  wire ex_move_to_MSR_instr113_out;
  wire ex_op1_cmp_eq;
  wire ex_op1_cmp_eq1;
  wire ex_op1_cmp_eq_n5_out;
  wire [0:5]ex_opcode;
  wire ex_read_imm_reg;
  wire ex_read_imm_reg_1;
  wire ex_sel_alu;
  wire ex_sel_alu_i0;
  wire ex_set_MSR_IE_instr;
  wire ex_set_bip;
  wire ex_set_bip_reg_n_0;
  wire [0:1]ex_shift_op;
  wire ex_sleep_i0;
  wire ex_sleep_i_i_1_n_0;
  wire ex_suspend_i_i_1_n_0;
  wire ex_swap_instr;
  wire ex_valid;
  (* RTL_KEEP = "true" *) wire ex_valid_jump;
  wire ex_valid_keep;
  wire ex_write_icache_done_i;
  wire external_interrupt;
  wire flush_pipe;
  wire force12_out;
  wire force_Val10_out;
  wire ib_Ready_MMU;
  wire ib_addr_strobe_iii;
  wire [0:31]ib_data;
  wire ib_ready;
  wire ib_ready_MMU_or_not_if_fetch_in_progress;
  wire icache_data_strobe;
  wire icache_idle;
  wire if_fetch_in_progress;
  wire if_fetch_in_progress_reg_0;
  (* RTL_KEEP = "true" *) wire if_fetch_without_full_or_jump;
  wire if_missed_fetch;
  wire if_pc_incr_carry0;
  wire if_pc_incr_carry1;
  wire if_pc_incr_carry3;
  wire [1:1]if_pre_buffer_addr;
  wire if_ready;
  wire [0:0]if_sel_input;
  wire [15:0]\imm_reg_reg[0] ;
  wire [0:0]in;
  wire in0;
  wire jump_logic_I1_n_10;
  wire jump_logic_I1_n_3;
  wire jump_logic_I1_n_43;
  wire jump_logic_I1_n_44;
  wire jump_logic_I1_n_5;
  wire jump_logic_I1_n_6;
  wire jump_logic_I1_n_8;
  wire jump_or_not_full0;
  wire keep_jump_taken_with_ds;
  wire lopt;
  wire lopt_1;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire \^lopt_12 ;
  wire \^lopt_13 ;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_25;
  wire lopt_26;
  wire lopt_27;
  wire lopt_28;
  wire lopt_29;
  wire \^lopt_3 ;
  wire lopt_30;
  wire lopt_31;
  wire lopt_32;
  wire lopt_33;
  wire lopt_34;
  wire lopt_35;
  wire lopt_36;
  wire lopt_37;
  wire lopt_38;
  wire lopt_39;
  wire \^lopt_4 ;
  wire lopt_40;
  wire lopt_41;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire mem_PipeRun_carry_and_n_1;
  wire mem_Write_DCache;
  wire mem_Write_DCache_i_1_n_0;
  wire mem_byte_access;
  wire [0:0]\mem_byte_selects_reg[0] ;
  wire mem_databus_access;
  wire mem_databus_read;
  wire mem_databus_ready;
  wire mem_delayslot_instr;
  wire mem_doublet_access;
  wire mem_exception_from_ex;
  wire [28:31]mem_exception_kind;
  wire mem_gpr_write;
  wire [0:4]mem_gpr_write_addr;
  wire mem_gpr_write_dbg;
  wire [0:31]mem_instr;
  wire mem_is_multi_or_load_instr;
  wire mem_is_multi_or_load_instr0;
  wire mem_jump_taken;
  wire mem_load_store_access;
  wire mem_load_store_access0;
  wire mem_read_imm_reg;
  wire mem_read_imm_reg_1;
  wire mem_reverse_byteorder;
  wire mem_valid_i_2_n_0;
  wire mem_valid_i_3_n_0;
  wire mem_valid_reg_n_0;
  wire mem_wait_on_ready_N;
  wire mem_write_req;
  wire mem_write_req_reg;
  wire mem_write_req_reg_0;
  wire [10:0]\new_cacheline_addr_reg[17] ;
  wire new_request;
  wire [0:0]new_tag_bits;
  wire of_Interrupt;
  wire [1:0]of_MSR;
  (* RTL_KEEP = "true" *) wire [0:3]of_PVR_Select;
  wire of_PipeRun_carry_1;
  wire of_PipeRun_carry_10;
  wire of_PipeRun_carry_2;
  wire of_PipeRun_carry_3;
  wire of_PipeRun_carry_4;
  wire of_PipeRun_carry_5;
  wire of_PipeRun_carry_6;
  wire of_PipeRun_carry_7;
  wire of_PipeRun_carry_9;
  (* DIRECT_ENABLE *) wire of_PipeRun_for_ce;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_BTR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_EAR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_EDR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_ESR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_FSR;
  wire of_Sel_SPR_MSR88_out;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_PVR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_SHR;
  (* RTL_KEEP = "true" *) wire of_Sel_SPR_SLR;
  wire of_Take_Interrupt;
  wire of_Take_Interrupt_hold;
  wire of_branch_with_delayslot118_out;
  wire of_brki_0x18;
  wire of_clear_MSR_BIP_hold_cmb92_out;
  wire of_clear_MSR_BIP_hold_s;
  wire [0:5]of_instr;
  wire of_op1_sel_spr;
  wire of_op1_sel_spr_pc;
  wire of_pause;
  wire of_pipe_ctrl_reg0;
  wire [1:10]of_predecode;
  wire of_read_ex_write_op2_conflict_part1;
  wire of_read_ex_write_op2_conflict_part2;
  wire of_read_ex_write_op3_conflict_part1;
  wire of_read_imm_reg;
  wire of_read_imm_reg_ii;
  wire of_read_mem_write_op1_conflict_part1;
  wire of_read_mem_write_op2_conflict_part1;
  wire of_read_mem_write_op2_conflict_part2;
  wire of_read_mem_write_op3_conflict_part1;
  wire of_read_mem_write_op3_conflict_part2;
  wire of_set_MSR_IE_hold0;
  wire of_set_MSR_IE_hold_reg_n_0;
  wire of_valid;
  wire out;
  wire p_0_in125_in;
  wire p_1_in126_in;
  wire p_1_in3_in;
  wire p_2_in;
  wire p_44_out;
  wire p_4_out;
  wire read_register_MSR_1_reg;
  (* DIRECT_RESET *) wire reset_bool_for_rst;
  wire [23:0]swap_result;
  wire [0:7]swap_result_reg;
  wire use_Reg_Neg_DI1_out;
  wire use_Reg_Neg_S3_out;
  wire valid_Req;
  wire valid_Req_XX_reg;
  wire valid_Req_XX_reg_0;
  wire valid_Req_reg;
  wire [0:1]wakeup_i;
  wire wb_Halted;
  wire wb_MSR_Clear_IE;
  wire [0:0]\wb_MSR_i_reg[30] ;
  wire wb_doublet_access;
  wire wb_exception_i_reg_0;
  wire \wb_gpr_write_addr_reg_n_0_[0] ;
  wire \wb_gpr_write_addr_reg_n_0_[1] ;
  wire \wb_gpr_write_addr_reg_n_0_[2] ;
  wire \wb_gpr_write_addr_reg_n_0_[3] ;
  wire \wb_gpr_write_addr_reg_n_0_[4] ;
  wire wb_gpr_write_dbg0;
  wire wb_gpr_write_i;
  wire wb_gpr_write_i0;
  wire wb_gpr_write_i_reg_0;
  wire wb_pc_valid;
  wire wb_read_imm_reg;
  wire wb_read_imm_reg_1;
  wire [0:0]\wb_read_lsb_sel_reg[0] ;
  wire wb_reset;
  wire wb_valid_reg_0;
  wire [3:0]\NLW_Using_FPGA.Native_i_3__55_O_UNCONNECTED ;

  assign OF_PipeRun = of_PipeRun_for_ce;
  assign \^lopt_11  = lopt_3;
  assign lopt_10 = lopt_18;
  assign lopt_11 = lopt_19;
  assign lopt_13 = lopt_37;
  assign lopt_14 = lopt_6;
  assign lopt_17 = lopt_9;
  assign lopt_36 = lopt_12;
  assign lopt_4 = \^lopt_12 ;
  assign lopt_5 = \^lopt_13 ;
  assign lopt_7 = lopt_15;
  assign lopt_8 = lopt_16;
  assign reset_bool_for_rst = sync_reset;
  LUT4 #(
    .INIT(16'hC8CD)) 
    \Byte_Doublet_Handle_gti_I/wb_read_lsb_sel[0]_i_1 
       (.I0(mem_byte_access),
        .I1(\mem_byte_selects_reg[0] ),
        .I2(mem_doublet_access),
        .I3(mem_reverse_byteorder),
        .O(\wb_read_lsb_sel_reg[0] ));
  FDRE Dbg_Clean_Stop_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_49),
        .Q(dbg_clean_stop),
        .R(reset_bool_for_rst));
  FDRE \EX_ALU_Op_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_72),
        .Q(\MEM_DataBus_Addr_reg[9]_0 [1]),
        .R(reset_bool_for_rst));
  FDRE \EX_ALU_Op_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_73),
        .Q(\MEM_DataBus_Addr_reg[9]_0 [0]),
        .R(reset_bool_for_rst));
  FDRE EX_CMP_Op_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(EX_CMP_Op105_out),
        .Q(EX_CMP_Op),
        .R(reset_bool_for_rst));
  LUT4 #(
    .INIT(16'h00F7)) 
    \EX_Op3[0]_i_5 
       (.I0(wb_valid_reg_0),
        .I1(wb_gpr_write_i),
        .I2(wb_gpr_write_i_reg_0),
        .I3(wb_reset),
        .O(\EX_Op3[0]_i_5_n_0 ));
  FDRE EX_SWAP_BYTE_Instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(p_2_in),
        .Q(EX_SWAP_BYTE_Instr),
        .R(reset_bool_for_rst));
  FDRE EX_SWAP_Instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_90),
        .Q(ex_swap_instr),
        .R(reset_bool_for_rst));
  FDRE \EX_Sext_Op_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_88),
        .Q(\Using_FPGA.Native_9 [1]),
        .R(reset_bool_for_rst));
  FDRE \EX_Sext_Op_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_89),
        .Q(\Using_FPGA.Native_9 [0]),
        .R(reset_bool_for_rst));
  FDRE \EX_Shift_Op_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[6]),
        .Q(ex_shift_op[0]),
        .R(reset_bool_for_rst));
  FDRE \EX_Shift_Op_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[5]),
        .Q(ex_shift_op[1]),
        .R(reset_bool_for_rst));
  FDRE EX_Unsigned_Op_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(EX_Unsigned_Op104_out),
        .Q(EX_Unsigned_Op),
        .R(reset_bool_for_rst));
  FDRE EX_Use_Carry_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(EX_Use_Carry103_out),
        .Q(EX_Use_Carry),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    IFetch_INST_0_i_1
       (.I0(IFetch_INST_0_i_2_n_0),
        .I1(reset_bool_for_rst),
        .I2(\Performance_Debug_Control.dbg_state_nohalt_reg ),
        .I3(wb_Halted),
        .I4(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I5(ex_mbar_sleep),
        .O(if_fetch_without_full_or_jump));
  LUT5 #(
    .INIT(32'h00004440)) 
    IFetch_INST_0_i_2
       (.I0(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I1(ex_mbar_decode),
        .I2(ex_first_cycle),
        .I3(ex_mbar_stall_no_sleep_1),
        .I4(ex_jump_hold),
        .O(IFetch_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \LOCKSTEP_Master_Out[5]_INST_0 
       (.I0(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I1(wb_gpr_write_i_reg_0),
        .I2(D[4]),
        .I3(D[2]),
        .I4(D[3]),
        .I5(\Performance_Debug_Control.dbg_state_nohalt_reg ),
        .O(LOCKSTEP_Master_Out[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \LOCKSTEP_Master_Out[7]_INST_0 
       (.I0(\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(wb_gpr_write_i_reg_0),
        .O(LOCKSTEP_Master_Out[0]));
  FDRE MEM_DataBus_Access_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA_2.ex_load_store_instr_Inst_n_1 ),
        .Q(mem_databus_access),
        .R(1'b0));
  FDRE \MEM_DataBus_Addr_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [65]),
        .Q(D[92]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[10] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [55]),
        .Q(D[82]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[11] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [54]),
        .Q(D[81]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[12] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [53]),
        .Q(D[80]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[13] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [52]),
        .Q(D[79]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[14] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [51]),
        .Q(D[78]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[15] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [50]),
        .Q(D[77]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[16] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [49]),
        .Q(D[76]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[17] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [48]),
        .Q(D[75]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[18] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [47]),
        .Q(D[74]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[19] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [46]),
        .Q(D[73]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [64]),
        .Q(D[91]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[20] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [45]),
        .Q(D[72]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[21] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [44]),
        .Q(D[71]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[22] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [43]),
        .Q(D[70]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[23] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [42]),
        .Q(D[69]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[24] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [41]),
        .Q(D[68]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[25] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [40]),
        .Q(D[67]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[26] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [39]),
        .Q(D[66]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[27] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [38]),
        .Q(D[65]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[28] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [37]),
        .Q(D[64]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[29] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [36]),
        .Q(D[63]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[2] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [63]),
        .Q(D[90]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[30] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[30] [1]),
        .Q(D[62]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[31] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[30] [0]),
        .Q(D[61]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[3] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [62]),
        .Q(D[89]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[4] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [61]),
        .Q(D[88]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[5] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [60]),
        .Q(D[87]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[6] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [59]),
        .Q(D[86]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[7] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [58]),
        .Q(D[85]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[8] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [57]),
        .Q(D[84]),
        .R(reset_bool_for_rst));
  FDRE \MEM_DataBus_Addr_reg[9] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\EX_Op2_reg[0]_0 [56]),
        .Q(D[83]),
        .R(reset_bool_for_rst));
  FDRE MEM_DataBus_Read_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(D[94]),
        .Q(mem_databus_read),
        .R(reset_bool_for_rst));
  FDSE MEM_Sel_MEM_Res_I_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\Using_FPGA_2.ex_is_load_instr_Inst_n_3 ),
        .Q(MEM_Sel_MEM_Res),
        .S(reset_bool_for_rst));
  LUT5 #(
    .INIT(32'h00000F22)) 
    M_AXI_DP_ARVALID_i_i_1
       (.I0(new_request),
        .I1(mem_write_req),
        .I2(M_AXI_DP_ARREADY),
        .I3(\EX_Op2_reg[0]_0 [33]),
        .I4(reset_bool_for_rst),
        .O(M_AXI_DP_ARVALID_i_reg));
  LUT5 #(
    .INIT(32'h00000F88)) 
    M_AXI_DP_AWVALID_i_i_1
       (.I0(new_request),
        .I1(mem_write_req),
        .I2(M_AXI_DP_AWREADY),
        .I3(\EX_Op2_reg[0]_0 [35]),
        .I4(reset_bool_for_rst),
        .O(M_AXI_DP_AWVALID_i_reg));
  LUT5 #(
    .INIT(32'h00000F88)) 
    M_AXI_DP_WVALID_i_i_1
       (.I0(new_request),
        .I1(mem_write_req),
        .I2(M_AXI_DP_WREADY),
        .I3(\EX_Op2_reg[0]_0 [34]),
        .I4(reset_bool_for_rst),
        .O(M_AXI_DP_WVALID_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti PC_Module_I
       (.CI(if_pc_incr_carry3),
        .Clk(Clk),
        .D({Address[0],Address[1],Address[2],Address[3],Address[4],Address[5],Address[6],Address[7],Address[8],Address[9],Address[10],Address[11],Address[12],Address[13],Address[14],Address[15],Address[16],Address[17],Address[18],Address[19],Address[20],Address[21],Address[22],Address[23],Address[24],Address[25],Address[26],Address[27],Address[28],Address[29],Address[30],Address[31]}),
        .E(\Use_MuxCy[3].OF_Piperun_Stage_n_2 ),
        .\EX_Op1_reg[10] (\EX_Op1_reg[10] ),
        .\EX_Op1_reg[11] (\EX_Op1_reg[11] ),
        .\EX_Op1_reg[12] (\EX_Op1_reg[12] ),
        .\EX_Op1_reg[13] (\EX_Op1_reg[13] ),
        .\EX_Op1_reg[14] (\EX_Op1_reg[14] ),
        .\EX_Op1_reg[15] (\EX_Op1_reg[15] ),
        .\EX_Op1_reg[16] (\EX_Op1_reg[16] ),
        .\EX_Op1_reg[17] (\EX_Op1_reg[17] ),
        .\EX_Op1_reg[18] (\EX_Op1_reg[18] ),
        .\EX_Op1_reg[19] (\EX_Op1_reg[19] ),
        .\EX_Op1_reg[1] (\EX_Op1_reg[1] ),
        .\EX_Op1_reg[20] (\EX_Op1_reg[20] ),
        .\EX_Op1_reg[21] (\EX_Op1_reg[21] ),
        .\EX_Op1_reg[22] (\EX_Op1_reg[22] ),
        .\EX_Op1_reg[23] (\EX_Op1_reg[23] ),
        .\EX_Op1_reg[24] (\EX_Op1_reg[24] ),
        .\EX_Op1_reg[25] (\EX_Op1_reg[25] ),
        .\EX_Op1_reg[26] (\EX_Op1_reg[26] ),
        .\EX_Op1_reg[27] (\EX_Op1_reg[27] ),
        .\EX_Op1_reg[28] (\EX_Op1_reg[28] ),
        .\EX_Op1_reg[29] (\EX_Op1_reg[29] ),
        .\EX_Op1_reg[2] (\EX_Op1_reg[2] ),
        .\EX_Op1_reg[30] (\EX_Op1_reg[30] ),
        .\EX_Op1_reg[31] (\EX_Op1_reg[31] ),
        .\EX_Op1_reg[3] (\EX_Op1_reg[3] ),
        .\EX_Op1_reg[4] (\EX_Op1_reg[4] ),
        .\EX_Op1_reg[5] (\EX_Op1_reg[5] ),
        .\EX_Op1_reg[6] (\EX_Op1_reg[6] ),
        .\EX_Op1_reg[7] (\EX_Op1_reg[7] ),
        .\EX_Op1_reg[8] (\EX_Op1_reg[8] ),
        .\EX_Op1_reg[9] (\EX_Op1_reg[9] ),
        .I1(I1),
        .O(O87_out),
        .O56_out(O56_out),
        .Q({p_1_in3_in,PC_Module_I_n_60}),
        .\Using_FPGA.Native (\Using_FPGA.Native_13 ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native [0]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native [1]),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_16 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_17 ),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_18 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_19 ),
        .ex_MSR(ex_MSR),
        .ex_jump_hold_reg(IF_PC_Write),
        .if_missed_fetch_reg(if_ready),
        .\if_pc_reg[0]_0 (D[158:127]),
        .\if_pc_reg[10]_0 (O49_out),
        .\if_pc_reg[11]_0 (O51_out),
        .\if_pc_reg[12]_0 (O53_out),
        .\if_pc_reg[13]_0 (O55_out),
        .\if_pc_reg[14]_0 (O57_out),
        .\if_pc_reg[15]_0 (O59_out),
        .\if_pc_reg[16]_0 (O61_out),
        .\if_pc_reg[17]_0 (O63_out),
        .\if_pc_reg[18]_0 (O65_out),
        .\if_pc_reg[19]_0 (O67_out),
        .\if_pc_reg[1]_0 (O31_out),
        .\if_pc_reg[20]_0 (O69_out),
        .\if_pc_reg[21]_0 (O71_out),
        .\if_pc_reg[22]_0 (O73_out),
        .\if_pc_reg[23]_0 (O75_out),
        .\if_pc_reg[24]_0 (O77_out),
        .\if_pc_reg[25]_0 (O79_out),
        .\if_pc_reg[26]_0 (O81_out),
        .\if_pc_reg[27]_0 (O83_out),
        .\if_pc_reg[28]_0 (O85_out),
        .\if_pc_reg[2]_0 (O33_out),
        .\if_pc_reg[3]_0 (O35_out),
        .\if_pc_reg[4]_0 (O37_out),
        .\if_pc_reg[5]_0 (O39_out),
        .\if_pc_reg[6]_0 (O41_out),
        .\if_pc_reg[7]_0 (O43_out),
        .\if_pc_reg[8]_0 (O45_out),
        .\if_pc_reg[9]_0 (O47_out),
        .if_pre_buffer_addr(if_pre_buffer_addr),
        .if_sel_input(if_sel_input),
        .lopt(\^lopt_7 ),
        .lopt_1(\^lopt_8 ),
        .lopt_2(\^lopt_9 ),
        .lopt_3(\^lopt_10 ),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    Pause_Ack_i_1
       (.I0(mem_valid_reg_n_0),
        .I1(Write_Resp_Received),
        .I2(delay_update_idle),
        .I3(icache_idle),
        .I4(if_fetch_in_progress),
        .I5(of_pause),
        .O(Pause_Ack0));
  FDRE Pause_Ack_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Pause_Ack0),
        .Q(Pause_Ack),
        .R(reset_bool_for_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    \Performance_Debug_Control.dbg_brki_hit_i_1 
       (.I0(wb_gpr_write_i_reg_0),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[3]),
        .O(wb_Halted));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \Performance_Debug_Control.dbg_freeze_nohalt_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[4]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(dbg_halt_reset_mode_reg),
        .O(p_4_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \Performance_Debug_Control.dbg_stop_i_i_3 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[4]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(reset_bool_for_rst),
        .O(dbg_stop_i));
  LUT5 #(
    .INIT(32'h6666FFF0)) 
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_3 
       (.I0(Reset_Mode[0]),
        .I1(Reset_Mode[1]),
        .I2(wb_Halted),
        .I3(dbg_halt_reset_mode_reg),
        .I4(reset_bool_for_rst),
        .O(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti PreFetch_Buffer_I1
       (.Clk(Clk),
        .D({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1]}),
        .D233_out(D233_out),
        .D235_out(D235_out),
        .D237_out(D237_out),
        .D241_out(D241_out),
        .Dbg_Clean_Stop_reg(PreFetch_Buffer_I1_n_49),
        .E(E),
        .\EX_ALU_Op_reg[0] ({PreFetch_Buffer_I1_n_72,PreFetch_Buffer_I1_n_73}),
        .\EX_Branch_CMP_Op1_reg[0] (\EX_Branch_CMP_Op1_reg[0] ),
        .EX_CMP_Op105_out(EX_CMP_Op105_out),
        .EX_Is_Div_Instr(EX_Is_Div_Instr),
        .\EX_Op2_reg[0] (\EX_Op2_reg[0] ),
        .\EX_Op3_reg[0] (\EX_Op3_reg[0] ),
        .EX_SWAP_Instr_reg(PreFetch_Buffer_I1_n_90),
        .EX_SWAP_Instr_reg_0(EX_Fwd[2]),
        .EX_SWAP_Instr_reg_1(EX_Fwd[4]),
        .EX_SWAP_Instr_reg_10(EX_Fwd[22]),
        .EX_SWAP_Instr_reg_11(EX_Fwd[24]),
        .EX_SWAP_Instr_reg_12(EX_Fwd[26]),
        .EX_SWAP_Instr_reg_13(EX_Fwd[28]),
        .EX_SWAP_Instr_reg_14(EX_Fwd[30]),
        .EX_SWAP_Instr_reg_15(EX_Fwd[31]),
        .EX_SWAP_Instr_reg_16(EX_Fwd[29]),
        .EX_SWAP_Instr_reg_17(EX_Fwd[27]),
        .EX_SWAP_Instr_reg_18(EX_Fwd[25]),
        .EX_SWAP_Instr_reg_19(EX_Fwd[23]),
        .EX_SWAP_Instr_reg_2(EX_Fwd[6]),
        .EX_SWAP_Instr_reg_20(EX_Fwd[21]),
        .EX_SWAP_Instr_reg_21(EX_Fwd[19]),
        .EX_SWAP_Instr_reg_22(EX_Fwd[17]),
        .EX_SWAP_Instr_reg_23(EX_Fwd[15]),
        .EX_SWAP_Instr_reg_24(EX_Fwd[13]),
        .EX_SWAP_Instr_reg_25(EX_Fwd[11]),
        .EX_SWAP_Instr_reg_26(EX_Fwd[9]),
        .EX_SWAP_Instr_reg_27(EX_Fwd[7]),
        .EX_SWAP_Instr_reg_28(EX_Fwd[5]),
        .EX_SWAP_Instr_reg_29(EX_Fwd[3]),
        .EX_SWAP_Instr_reg_3(EX_Fwd[8]),
        .EX_SWAP_Instr_reg_30(EX_Fwd[1]),
        .EX_SWAP_Instr_reg_4(EX_Fwd[10]),
        .EX_SWAP_Instr_reg_5(EX_Fwd[12]),
        .EX_SWAP_Instr_reg_6(EX_Fwd[14]),
        .EX_SWAP_Instr_reg_7(EX_Fwd[16]),
        .EX_SWAP_Instr_reg_8(EX_Fwd[18]),
        .EX_SWAP_Instr_reg_9(EX_Fwd[20]),
        .\EX_Sext_Op_reg[0] ({PreFetch_Buffer_I1_n_88,PreFetch_Buffer_I1_n_89}),
        .EX_Unsigned_Op104_out(EX_Unsigned_Op104_out),
        .EX_Use_Carry103_out(EX_Use_Carry103_out),
        .GPR_Op1(GPR_Op1),
        .GPR_Op2(GPR_Op2),
        .GPR_Op3(GPR_Op3),
        .I0(I0),
        .I041_out(I041_out),
        .I1127_out(I1127_out),
        .I1131_out(I1131_out),
        .I1135_out(I1135_out),
        .I1139_out(I1139_out),
        .I1143_out(I1143_out),
        .I1147_out(I1147_out),
        .I1151_out(I1151_out),
        .I1159_out(I1159_out),
        .I139_out(I139_out),
        .I143_out(I143_out),
        .I147_out(I147_out),
        .I151_out(I151_out),
        .I155_out(I155_out),
        .I159_out(I159_out),
        .I163_out(I163_out),
        .I167_out(I167_out),
        .I171_out(I171_out),
        .I175_out(I175_out),
        .I179_out(I179_out),
        .I183_out(I183_out),
        .I4(I4),
        .I5(I5),
        .IFetch(D[159]),
        .MEM_Fwd(MEM_Fwd),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] (PreFetch_Buffer_I1_n_95),
        .\Performance_Debug_Control.ex_brki_hit_reg (\Performance_Debug_Control.ex_brki_hit_reg ),
        .Q(Q),
        .\Serial_Dbg_Intf.if_debug_ready_i_reg ({\Serial_Dbg_Intf.force_stop_cmd_i_reg [20],\Serial_Dbg_Intf.force_stop_cmd_i_reg [18:0]}),
        .\Use_XX_Accesses.xx_data_reg[10] (\Use_XX_Accesses.xx_data_reg[10] ),
        .\Use_XX_Accesses.xx_data_reg[21] (\Use_XX_Accesses.xx_data_reg[21] ),
        .\Use_XX_Accesses.xx_data_reg[22] (\Use_XX_Accesses.xx_data_reg[22] ),
        .\Use_XX_Accesses.xx_data_reg[23] (\Use_XX_Accesses.xx_data_reg[23] ),
        .\Use_XX_Accesses.xx_data_reg[24] (\Use_XX_Accesses.xx_data_reg[24] ),
        .\Use_XX_Accesses.xx_data_reg[25] (\Use_XX_Accesses.xx_data_reg[25] ),
        .\Use_XX_Accesses.xx_data_reg[26] (\Use_XX_Accesses.xx_data_reg[26] ),
        .\Use_XX_Accesses.xx_data_reg[27] (\Use_XX_Accesses.xx_data_reg[27] ),
        .\Use_XX_Accesses.xx_data_reg[28] (\Use_XX_Accesses.xx_data_reg[28] ),
        .\Use_XX_Accesses.xx_data_reg[29] (\Use_XX_Accesses.xx_data_reg[29] ),
        .\Use_XX_Accesses.xx_data_reg[2] (\Use_XX_Accesses.xx_data_reg[2] ),
        .\Use_XX_Accesses.xx_data_reg[30] (\Use_XX_Accesses.xx_data_reg[30] ),
        .\Use_XX_Accesses.xx_data_reg[31] (\Use_XX_Accesses.xx_data_reg[31] ),
        .\Use_XX_Accesses.xx_data_reg[4] (\Use_XX_Accesses.xx_data_reg[4] ),
        .\Use_XX_Accesses.xx_data_reg[5] (\Use_XX_Accesses.xx_data_reg[5] ),
        .\Use_XX_Accesses.xx_data_reg[6] (\Use_XX_Accesses.xx_data_reg[6] ),
        .\Use_XX_Accesses.xx_data_reg[7] (\Use_XX_Accesses.xx_data_reg[7] ),
        .\Use_XX_Accesses.xx_data_reg[8] (\Use_XX_Accesses.xx_data_reg[8] ),
        .\Use_XX_Accesses.xx_data_reg[9] (\Use_XX_Accesses.xx_data_reg[9] ),
        .\Using_FPGA.Native (\Using_FPGA.Native [0]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native [1]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_2 (if_sel_input),
        .\Using_FPGA.Native_3 (PreFetch_Buffer_I1_n_87),
        .\Using_FPGA.Native_4 (PreFetch_Buffer_I1_n_101),
        .\Using_FPGA.Native_5 (PreFetch_Buffer_I1_n_102),
        .\Using_FPGA.Native_6 (\Using_FPGA.Native_12 ),
        .\Using_FPGA.Native_7 (\Using_FPGA.Native_15 ),
        .WB_Byte_Access_reg(\EX_Op2_reg[0]_0 [15:0]),
        .WB_Doublet_Access_reg(D[21]),
        .WB_Doublet_Access_reg_0(D[19]),
        .WB_Doublet_Access_reg_1(D[17]),
        .WB_Doublet_Access_reg_10(D[12]),
        .WB_Doublet_Access_reg_11(D[14]),
        .WB_Doublet_Access_reg_12(D[16]),
        .WB_Doublet_Access_reg_13(D[18]),
        .WB_Doublet_Access_reg_14(D[20]),
        .WB_Doublet_Access_reg_2(D[15]),
        .WB_Doublet_Access_reg_3(D[13]),
        .WB_Doublet_Access_reg_4(D[11]),
        .WB_Doublet_Access_reg_5(D[9]),
        .WB_Doublet_Access_reg_6(D[7]),
        .WB_Doublet_Access_reg_7(D[6]),
        .WB_Doublet_Access_reg_8(D[8]),
        .WB_Doublet_Access_reg_9(D[10]),
        .ex_Write_DCache_decode_cmb(ex_Write_DCache_decode_cmb),
        .ex_Write_DCache_decode_reg(ex_Write_DCache_decode_reg_n_0),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_Write_ICache_i_cmb(ex_Write_ICache_i_cmb),
        .ex_alu_sel_logic_i102_out(ex_alu_sel_logic_i102_out),
        .ex_atomic_Instruction_Pair0(ex_atomic_Instruction_Pair0),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_enable_alu_i_reg(PreFetch_Buffer_I1_n_75),
        .ex_enable_sext_shift_i0(ex_enable_sext_shift_i0),
        .\ex_gpr_write_addr_reg[0] ({\ex_gpr_write_addr_reg_n_0_[0] ,I2}),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg_n_0_[4] ),
        .ex_gpr_write_dbg(ex_gpr_write_dbg),
        .ex_gpr_write_dbg_reg(PreFetch_Buffer_I1_n_105),
        .ex_gpr_write_reg(PreFetch_Buffer_I1_n_52),
        .ex_gpr_write_reg_0(ex_gpr_write_reg_n_0),
        .\ex_instr_reg[8] ({OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4],OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4],OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4],OF_Imm_Data}),
        .ex_is_div_instr_I_reg(PreFetch_Buffer_I1_n_53),
        .ex_is_multi_instr2_reg(PreFetch_Buffer_I1_n_48),
        .ex_is_multi_or_load_instr(ex_is_multi_or_load_instr),
        .ex_is_multi_or_load_instr0(ex_is_multi_or_load_instr0),
        .ex_jump(ex_jump),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg_n_0),
        .ex_load_alu_carry96_out(ex_load_alu_carry96_out),
        .ex_load_shift_carry0(ex_load_shift_carry0),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_decode_cmb(ex_mbar_decode_cmb),
        .ex_mbar_is_sleep(ex_mbar_is_sleep),
        .ex_mbar_is_sleep_cmb(ex_mbar_is_sleep_cmb),
        .ex_move_to_MSR_instr113_out(ex_move_to_MSR_instr113_out),
        .ex_op1_cmp_eq(ex_op1_cmp_eq),
        .ex_op1_cmp_eq1(ex_op1_cmp_eq1),
        .ex_op1_cmp_eq_n5_out(ex_op1_cmp_eq_n5_out),
        .ex_sel_alu_i0(ex_sel_alu_i0),
        .ex_sel_alu_i_reg(EX_Fwd[0]),
        .ex_set_bip(ex_set_bip),
        .ex_valid_jump_reg(PreFetch_Buffer_I1_n_107),
        .ex_valid_keep(ex_valid_keep),
        .ex_valid_keep_reg(PreFetch_Buffer_I1_n_108),
        .ex_valid_reg(PreFetch_Buffer_I1_n_106),
        .ex_valid_reg_0(ex_Exception_Taken),
        .ex_valid_reg_1(ex_valid),
        .ex_valid_reg_2(\Using_FPGA.Native_i_14_n_0 ),
        .force12_out(force12_out),
        .force_Val10_out(force_Val10_out),
        .force_Val2_N_reg(PreFetch_Buffer_I1_n_82),
        .if_fetch_in_progress_reg(if_fetch_in_progress),
        .if_missed_fetch_reg(if_ready),
        .if_pre_buffer_addr(if_pre_buffer_addr),
        .\imm_reg_reg[0] (\imm_reg_reg[0] ),
        .in({ib_data[0],ib_data[1],ib_data[2],ib_data[3],ib_data[4],ib_data[5],ib_data[6],ib_data[7],ib_data[8],ib_data[9],ib_data[10],ib_data[21],ib_data[22],ib_data[23],ib_data[24],ib_data[25],ib_data[26],ib_data[27],ib_data[28],ib_data[29],ib_data[30],ib_data[31],in,ib_data[11],ib_data[12],ib_data[13],ib_data[14],ib_data[15],ib_data[16],ib_data[17],ib_data[18],ib_data[19],ib_data[20]}),
        .in0(if_fetch_without_full_or_jump),
        .jump_or_not_full0(jump_or_not_full0),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_gpr_write(mem_gpr_write),
        .\mem_gpr_write_addr_reg[0] ({mem_gpr_write_addr[0],mem_gpr_write_addr[1],mem_gpr_write_addr[2],mem_gpr_write_addr[3],mem_gpr_write_addr[4]}),
        .mem_is_multi_or_load_instr(mem_is_multi_or_load_instr),
        .mem_valid_reg(mem_valid_reg_n_0),
        .mem_valid_reg_0(\Using_FPGA.Native_i_10_n_0 ),
        .of_Sel_SPR_MSR88_out(of_Sel_SPR_MSR88_out),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_branch_with_delayslot118_out(of_branch_with_delayslot118_out),
        .of_brki_0x18(of_brki_0x18),
        .of_instr({of_instr[0],of_instr[1],of_instr[2],of_instr[3],of_instr[4],of_instr[5]}),
        .of_op1_sel_spr(of_op1_sel_spr),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pause_reg(of_PipeRun_for_ce),
        .of_pipe_ctrl_reg0(of_pipe_ctrl_reg0),
        .of_predecode({of_predecode[1],of_predecode[2],of_predecode[3],of_predecode[4],of_predecode[5],of_predecode[6],of_predecode[7],of_predecode[8],of_predecode[9],of_predecode[10]}),
        .of_read_ex_write_op2_conflict_part1(of_read_ex_write_op2_conflict_part1),
        .of_read_ex_write_op2_conflict_part2(of_read_ex_write_op2_conflict_part2),
        .of_read_imm_reg(of_read_imm_reg),
        .of_read_imm_reg_ii_reg(PreFetch_Buffer_I1_n_94),
        .of_read_mem_write_op2_conflict_part1(of_read_mem_write_op2_conflict_part1),
        .of_read_mem_write_op2_conflict_part2(of_read_mem_write_op2_conflict_part2),
        .of_read_mem_write_op3_conflict_part1(of_read_mem_write_op3_conflict_part1),
        .of_read_mem_write_op3_conflict_part2(of_read_mem_write_op3_conflict_part2),
        .of_valid(of_valid),
        .out(ex_valid_jump),
        .p_2_in(p_2_in),
        .sync_reset(reset_bool_for_rst),
        .use_Reg_Neg_DI1_out(use_Reg_Neg_DI1_out),
        .use_Reg_Neg_S3_out(use_Reg_Neg_S3_out),
        .use_Reg_Neg_S_reg(PreFetch_Buffer_I1_n_68),
        .use_Reg_Neg_S_reg_0(PreFetch_Buffer_I1_n_69),
        .use_Reg_Neg_S_reg_1(PreFetch_Buffer_I1_n_104),
        .wb_exception_i_reg(wb_Halted),
        .wb_exception_i_reg_0(wb_gpr_write_i_reg_0),
        .\wb_exception_kind_i_reg[28] (D[4:2]),
        .\wb_gpr_write_addr_reg[0] ({\wb_gpr_write_addr_reg_n_0_[0] ,\wb_gpr_write_addr_reg_n_0_[1] ,\wb_gpr_write_addr_reg_n_0_[2] ,\wb_gpr_write_addr_reg_n_0_[3] ,\wb_gpr_write_addr_reg_n_0_[4] }),
        .wb_valid_reg(\EX_Op3[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    Sleep_INST_0
       (.I0(Sleep_Decode),
        .I1(Sleep_Out),
        .O(Sleep));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    Trace_Exception_Taken_INST_0
       (.I0(wb_gpr_write_i_reg_0),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[3]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    Trace_MB_Halted_INST_0
       (.I0(\Performance_Debug_Control.dbg_state_nohalt_reg ),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(wb_gpr_write_i_reg_0),
        .O(D[160]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[0]_INST_0 
       (.I0(\Using_FPGA.Native_14 [15]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[24] ),
        .I5(\WB_MEM_Result_reg[0] [15]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[10]_INST_0 
       (.I0(\Using_FPGA.Native_14 [5]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[18] ),
        .I5(\WB_MEM_Result_reg[0] [5]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[11]_INST_0 
       (.I0(\Using_FPGA.Native_14 [4]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[19] ),
        .I5(\WB_MEM_Result_reg[0] [4]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[12]_INST_0 
       (.I0(\Using_FPGA.Native_14 [3]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[20] ),
        .I5(\WB_MEM_Result_reg[0] [3]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[13]_INST_0 
       (.I0(\Using_FPGA.Native_14 [2]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[21] ),
        .I5(\WB_MEM_Result_reg[0] [2]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[14]_INST_0 
       (.I0(\Using_FPGA.Native_14 [1]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[22] ),
        .I5(\WB_MEM_Result_reg[0] [1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[15]_INST_0 
       (.I0(\Using_FPGA.Native_14 [0]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[23] ),
        .I5(\WB_MEM_Result_reg[0] [0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[1]_INST_0 
       (.I0(\Using_FPGA.Native_14 [14]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[25] ),
        .I5(\WB_MEM_Result_reg[0] [14]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[2]_INST_0 
       (.I0(\Using_FPGA.Native_14 [13]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[26] ),
        .I5(\WB_MEM_Result_reg[0] [13]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[3]_INST_0 
       (.I0(\Using_FPGA.Native_14 [12]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[27] ),
        .I5(\WB_MEM_Result_reg[0] [12]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[4]_INST_0 
       (.I0(\Using_FPGA.Native_14 [11]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[28] ),
        .I5(\WB_MEM_Result_reg[0] [11]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[5]_INST_0 
       (.I0(\Using_FPGA.Native_14 [10]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[29] ),
        .I5(\WB_MEM_Result_reg[0] [10]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[6]_INST_0 
       (.I0(\Using_FPGA.Native_14 [9]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[30] ),
        .I5(\WB_MEM_Result_reg[0] [9]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[7]_INST_0 
       (.I0(\Using_FPGA.Native_14 [8]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[31] ),
        .I5(\WB_MEM_Result_reg[0] [8]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[8]_INST_0 
       (.I0(\Using_FPGA.Native_14 [7]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[16] ),
        .I5(\WB_MEM_Result_reg[0] [7]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    \Trace_New_Reg_Value[9]_INST_0 
       (.I0(\Using_FPGA.Native_14 [6]),
        .I1(D[5]),
        .I2(wb_doublet_access),
        .I3(WB_Byte_Access),
        .I4(\Use_DLMB.wb_dlmb_valid_read_data_reg[17] ),
        .I5(\WB_MEM_Result_reg[0] [6]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \Trace_Reg_Addr[0]_INST_0 
       (.I0(\wb_gpr_write_addr_reg_n_0_[0] ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \Trace_Reg_Addr[1]_INST_0 
       (.I0(\wb_gpr_write_addr_reg_n_0_[1] ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \Trace_Reg_Addr[2]_INST_0 
       (.I0(\wb_gpr_write_addr_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \Trace_Reg_Addr[3]_INST_0 
       (.I0(\wb_gpr_write_addr_reg_n_0_[3] ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \Trace_Reg_Addr[4]_INST_0 
       (.I0(\wb_gpr_write_addr_reg_n_0_[4] ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hEFEEEEEE)) 
    Trace_Reg_Write_INST_0
       (.I0(wb_MSR_Clear_IE),
        .I1(wb_reset),
        .I2(wb_gpr_write_i_reg_0),
        .I3(wb_gpr_write_i),
        .I4(wb_valid_reg_0),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Trace_Reg_Write_INST_0_i_1
       (.I0(D[4]),
        .I1(wb_gpr_write_i_reg_0),
        .I2(D[3]),
        .I3(D[2]),
        .O(wb_MSR_Clear_IE));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    Trace_Valid_Instr_INST_0
       (.I0(wb_valid_reg_0),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(wb_gpr_write_i_reg_0),
        .O(D[28]));
  FDRE Trace_WB_Jump_Taken_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_jump_taken),
        .Q(D[1]),
        .R(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239 \Use_MuxCy[10].OF_Piperun_Stage 
       (.lopt(lopt_33),
        .lopt_1(lopt_34),
        .lopt_2(lopt_35),
        .mem_is_multi_or_load_instr_reg(PreFetch_Buffer_I1_n_104),
        .of_PipeRun_carry_1(of_PipeRun_carry_1),
        .of_PipeRun_carry_2(of_PipeRun_carry_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240 \Use_MuxCy[11].OF_Piperun_Stage 
       (.LOCKSTEP_Master_Out(LOCKSTEP_Master_Out[0]),
        .\Using_FPGA.Native (\Using_FPGA.Native_10 ),
        .\Using_FPGA.Native_0 (PreFetch_Buffer_I1_n_94),
        .ex_MSR_cmb2_out(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_jump(ex_jump),
        .ex_jump_nodelay_reg(\Use_MuxCy[11].OF_Piperun_Stage_n_2 ),
        .ex_jump_nodelay_reg_0(ex_jump_nodelay_reg_n_0),
        .ex_jump_nodelay_reg_1(jump_logic_I1_n_5),
        .ex_valid_reg(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .ex_valid_reg_0(ex_Exception_Taken),
        .ex_write_icache_done_i(ex_write_icache_done_i),
        .ex_write_icache_done_i_reg(\Use_MuxCy[11].OF_Piperun_Stage_n_1 ),
        .icache_idle(icache_idle),
        .if_missed_fetch_reg(\Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1 ),
        .lopt(lopt_33),
        .lopt_1(lopt_34),
        .lopt_2(lopt_35),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_valid_reg(mem_valid_reg_n_0),
        .of_MSR(of_MSR[0]),
        .of_PipeRun_carry_1(of_PipeRun_carry_1),
        .of_PipeRun_for_ce(of_PipeRun_for_ce),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_Take_Interrupt_hold(of_Take_Interrupt_hold),
        .of_Take_Interrupt_hold_reg(\Use_MuxCy[11].OF_Piperun_Stage_n_4 ),
        .of_branch_with_delayslot118_out(of_branch_with_delayslot118_out),
        .of_pause(of_pause),
        .of_read_imm_reg_ii(of_read_imm_reg_ii),
        .of_read_imm_reg_ii_reg(\Use_MuxCy[11].OF_Piperun_Stage_n_3 ),
        .sync_reset(reset_bool_for_rst),
        .wb_exception_i_reg(wb_gpr_write_i_reg_0),
        .\wb_exception_kind_i_reg[28] (wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241 \Use_MuxCy[1].OF_Piperun_Stage 
       (.\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .\Using_LWX_SWX_instr.ex_reservation_reg (\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_i),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_valid_reg(ex_valid),
        .ex_write_icache_done_i(ex_write_icache_done_i),
        .icache_idle(icache_idle),
        .lopt(lopt_17),
        .lopt_1(lopt_18),
        .lopt_2(lopt_19),
        .mem_valid_reg(MEM_PipeRun),
        .of_PipeRun_carry_10(of_PipeRun_carry_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242 \Use_MuxCy[2].OF_Piperun_Stage 
       (.\Using_FPGA.Native (\Use_MuxCy[2].OF_Piperun_Stage_n_1 ),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc),
        .ex_branch_with_delayslot_reg(jump_logic_I1_n_6),
        .ex_first_cycle(ex_first_cycle),
        .ex_jump_hold(ex_jump_hold),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_sleep(ex_mbar_sleep),
        .ex_mbar_stall_no_sleep_1(ex_mbar_stall_no_sleep_1),
        .lopt(lopt_20),
        .lopt_1(lopt_21),
        .lopt_2(lopt_22),
        .lopt_3(lopt_23),
        .lopt_4(lopt_24),
        .lopt_5(of_pipe_ctrl_reg0),
        .lopt_6(lopt_25),
        .lopt_7(lopt_26),
        .lopt_8(A),
        .of_PipeRun_carry_10(of_PipeRun_carry_10),
        .of_PipeRun_carry_9(of_PipeRun_carry_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243 \Use_MuxCy[3].OF_Piperun_Stage 
       (.E(\Use_MuxCy[3].OF_Piperun_Stage_n_2 ),
        .I0(I0),
        .\Performance_Debug_Control.dbg_freeze_nohalt_reg (\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ),
        .Q(D[4:2]),
        .\Use_Async_Reset.sync_reset_reg (mem_valid_i_2_n_0),
        .\Using_FPGA.Native (EX_PipeRun),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_11 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_16 ),
        .ex_Interrupt_Brk_combo_reg(\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0 ),
        .ex_MSR_cmb2_out(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ),
        .ex_Take_Intr_or_Exc_reg(mem_valid_i_3_n_0),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg_n_0_[4] ),
        .ex_gpr_write_dbg(ex_gpr_write_dbg),
        .ex_gpr_write_reg(ex_gpr_write_reg_n_0),
        .ex_valid_reg(ex_Exception_Taken),
        .lopt(lopt_20),
        .lopt_1(lopt_21),
        .lopt_2(lopt_22),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_gpr_write(mem_gpr_write),
        .mem_gpr_write_dbg(mem_gpr_write_dbg),
        .mem_gpr_write_dbg_reg(\Use_MuxCy[3].OF_Piperun_Stage_n_7 ),
        .mem_gpr_write_reg(\Use_MuxCy[3].OF_Piperun_Stage_n_6 ),
        .mem_valid_reg(\Use_MuxCy[3].OF_Piperun_Stage_n_3 ),
        .mem_valid_reg_0(wb_exception_i_reg_0),
        .mem_valid_reg_1(mem_valid_reg_n_0),
        .mem_valid_reg_2(MEM_PipeRun),
        .of_PipeRun_carry_9(of_PipeRun_carry_9),
        .of_clear_MSR_BIP_hold_cmb92_out(of_clear_MSR_BIP_hold_cmb92_out),
        .of_clear_MSR_BIP_hold_s(of_clear_MSR_BIP_hold_s),
        .of_pause_reg(of_PipeRun_for_ce),
        .of_set_MSR_IE_hold_reg(\Use_MuxCy[3].OF_Piperun_Stage_n_5 ),
        .of_set_MSR_IE_hold_reg_0(of_set_MSR_IE_hold_reg_n_0),
        .p_44_out(p_44_out),
        .sync_reset(reset_bool_for_rst),
        .wb_exception_i_reg(wb_gpr_write_i_reg_0),
        .\wb_exception_kind_i_reg[28] (wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244 \Use_MuxCy[4].OF_Piperun_Stage 
       (.ex_branch_with_delayslot_reg(EX_PipeRun),
        .lopt(lopt_23),
        .lopt_1(lopt_24),
        .of_PipeRun_carry_7(of_PipeRun_carry_7),
        .of_pipe_ctrl_reg0(of_pipe_ctrl_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245 \Use_MuxCy[5].OF_Piperun_Stage 
       (.A(A),
        .lopt(lopt_25),
        .lopt_1(lopt_26),
        .of_PipeRun_carry_6(of_PipeRun_carry_6),
        .of_PipeRun_carry_7(of_PipeRun_carry_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246 \Use_MuxCy[6].OF_Piperun_Stage 
       (.lopt(lopt_27),
        .lopt_1(lopt_28),
        .lopt_2(PreFetch_Buffer_I1_n_68),
        .lopt_3(lopt_29),
        .lopt_4(lopt_30),
        .lopt_5(PreFetch_Buffer_I1_n_69),
        .lopt_6(lopt_31),
        .lopt_7(lopt_32),
        .lopt_8(\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0 ),
        .mem_is_multi_or_load_instr_reg(\Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0 ),
        .of_PipeRun_carry_5(of_PipeRun_carry_5),
        .of_PipeRun_carry_6(of_PipeRun_carry_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247 \Use_MuxCy[7].OF_Piperun_Stage 
       (.ex_is_multi_or_load_instr_reg(PreFetch_Buffer_I1_n_68),
        .lopt(lopt_27),
        .lopt_1(lopt_28),
        .of_PipeRun_carry_4(of_PipeRun_carry_4),
        .of_PipeRun_carry_5(of_PipeRun_carry_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248 \Use_MuxCy[8].OF_Piperun_Stage 
       (.lopt(lopt_29),
        .lopt_1(lopt_30),
        .mem_is_multi_or_load_instr_reg(PreFetch_Buffer_I1_n_69),
        .of_PipeRun_carry_3(of_PipeRun_carry_3),
        .of_PipeRun_carry_4(of_PipeRun_carry_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249 \Use_MuxCy[9].OF_Piperun_Stage 
       (.\Using_FPGA.Native (\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0 ),
        .lopt(lopt_31),
        .lopt_1(lopt_32),
        .of_PipeRun_carry_2(of_PipeRun_carry_2),
        .of_PipeRun_carry_3(of_PipeRun_carry_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250 \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .D(mem_exception_kind[28]),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 ),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .mem_exception_from_ex(mem_exception_from_ex),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251 \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .D(mem_exception_kind[30]),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_i),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_valid_reg(ex_valid),
        .mem_exception_from_ex(mem_exception_from_ex),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252 \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst 
       (.Clk(Clk),
        .D(mem_exception_kind[31]),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_exception_no_load_store_mask(ex_exception_no_load_store_mask),
        .mem_exception_from_ex(mem_exception_from_ex),
        .sync_reset(reset_bool_for_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_10 
       (.I0(mem_valid_reg_n_0),
        .I1(mem_gpr_write),
        .O(\Using_FPGA.Native_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \Using_FPGA.Native_i_14 
       (.I0(ex_valid),
        .I1(ex_gpr_write_reg_n_0),
        .O(\Using_FPGA.Native_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \Using_FPGA.Native_i_17__0 
       (.I0(mem_Write_DCache),
        .I1(delay_update_idle),
        .O(DIBDI));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h45555555)) 
    \Using_FPGA.Native_i_1__0__0 
       (.I0(\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .I1(D[3]),
        .I2(D[2]),
        .I3(D[4]),
        .I4(wb_gpr_write_i_reg_0),
        .O(MEM_WB_Sel_Mem_PC));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__151 
       (.I0(\EX_Op2_reg[30] [0]),
        .I1(swap_result[0]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[31]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__152 
       (.I0(\EX_Op2_reg[30] [1]),
        .I1(swap_result[1]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O31_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[30]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__153 
       (.I0(\EX_Op2_reg[0]_0 [36]),
        .I1(swap_result[2]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O30_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__154 
       (.I0(\EX_Op2_reg[0]_0 [37]),
        .I1(swap_result[3]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O29_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[28]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__155 
       (.I0(\EX_Op2_reg[0]_0 [38]),
        .I1(swap_result[4]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O28_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__156 
       (.I0(\EX_Op2_reg[0]_0 [39]),
        .I1(swap_result[5]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O27_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[26]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__157 
       (.I0(\EX_Op2_reg[0]_0 [40]),
        .I1(swap_result[6]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O26_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[25]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__158 
       (.I0(\EX_Op2_reg[0]_0 [41]),
        .I1(swap_result[7]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O24_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[24]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__159 
       (.I0(\EX_Op2_reg[0]_0 [42]),
        .I1(swap_result[8]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O23_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[23]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__160 
       (.I0(\EX_Op2_reg[0]_0 [43]),
        .I1(swap_result[9]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O22_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[22]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__161 
       (.I0(\EX_Op2_reg[0]_0 [44]),
        .I1(swap_result[10]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O21_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[21]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__162 
       (.I0(\EX_Op2_reg[0]_0 [45]),
        .I1(swap_result[11]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O20_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[20]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__163 
       (.I0(\EX_Op2_reg[0]_0 [46]),
        .I1(swap_result[12]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O19_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[19]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__164 
       (.I0(\EX_Op2_reg[0]_0 [47]),
        .I1(swap_result[13]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O18_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[18]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__165 
       (.I0(\EX_Op2_reg[0]_0 [48]),
        .I1(swap_result[14]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O17_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[17]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__166 
       (.I0(\EX_Op2_reg[0]_0 [49]),
        .I1(swap_result[15]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O15_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[16]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__167 
       (.I0(\EX_Op2_reg[0]_0 [50]),
        .I1(swap_result[16]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O14_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[15]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__168 
       (.I0(\EX_Op2_reg[0]_0 [51]),
        .I1(swap_result[17]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O13_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[14]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__169 
       (.I0(\EX_Op2_reg[0]_0 [52]),
        .I1(swap_result[18]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O12_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[13]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__170 
       (.I0(\EX_Op2_reg[0]_0 [53]),
        .I1(swap_result[19]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O11_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[12]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__171 
       (.I0(\EX_Op2_reg[0]_0 [54]),
        .I1(swap_result[20]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O10_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__172 
       (.I0(\EX_Op2_reg[0]_0 [55]),
        .I1(swap_result[21]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O9_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__173 
       (.I0(\EX_Op2_reg[0]_0 [56]),
        .I1(swap_result[22]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O8_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[9]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__174 
       (.I0(\EX_Op2_reg[0]_0 [57]),
        .I1(swap_result[23]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O7_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__175 
       (.I0(\EX_Op2_reg[0]_0 [58]),
        .I1(swap_result_reg[7]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O6_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__176 
       (.I0(\EX_Op2_reg[0]_0 [59]),
        .I1(swap_result_reg[6]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O5_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__177 
       (.I0(\EX_Op2_reg[0]_0 [60]),
        .I1(swap_result_reg[5]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O4_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__178 
       (.I0(\EX_Op2_reg[0]_0 [61]),
        .I1(swap_result_reg[4]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O3_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[4]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__179 
       (.I0(\EX_Op2_reg[0]_0 [62]),
        .I1(swap_result_reg[3]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O2_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__180 
       (.I0(\EX_Op2_reg[0]_0 [63]),
        .I1(swap_result_reg[2]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O1_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[2]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \Using_FPGA.Native_i_1__181 
       (.I0(\EX_Op2_reg[0]_0 [64]),
        .I1(swap_result_reg[1]),
        .I2(ex_swap_instr),
        .I3(\Data_Flow_I/Shift_Logic_Module_I/O0_out ),
        .I4(ex_sel_alu),
        .O(EX_Fwd[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \Using_FPGA.Native_i_1__185 
       (.I0(reset_bool_for_rst),
        .I1(EX_Is_Div_Instr),
        .O(R));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__186 
       (.I0(D[4]),
        .O(I1_3));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \Using_FPGA.Native_i_1__187 
       (.I0(icache_idle),
        .I1(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I2(ex_Write_ICache_i),
        .I3(ex_write_icache_done_i),
        .I4(new_tag_bits),
        .O(ENB1_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__198 
       (.I0(D[85]),
        .I1(comp1_miss_A[9]),
        .I2(D[86]),
        .I3(comp1_miss_A[10]),
        .I4(comp1_miss_A[8]),
        .I5(D[84]),
        .O(\Comp_Carry_Chain[3].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__199 
       (.I0(D[87]),
        .I1(comp1_miss_A[11]),
        .I2(D[86]),
        .I3(comp1_miss_A[10]),
        .I4(comp1_miss_A[9]),
        .I5(D[85]),
        .O(\Comp_Carry_Chain[3].carry_sel_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__200 
       (.I0(D[82]),
        .I1(comp1_miss_A[6]),
        .I2(D[83]),
        .I3(comp1_miss_A[7]),
        .I4(comp1_miss_A[5]),
        .I5(D[81]),
        .O(\Comp_Carry_Chain[2].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__201 
       (.I0(D[84]),
        .I1(comp1_miss_A[8]),
        .I2(D[83]),
        .I3(comp1_miss_A[7]),
        .I4(comp1_miss_A[6]),
        .I5(D[82]),
        .O(\Comp_Carry_Chain[2].carry_sel_reg_1 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__202 
       (.I0(D[79]),
        .I1(comp1_miss_A[3]),
        .I2(D[80]),
        .I3(comp1_miss_A[4]),
        .I4(comp1_miss_A[2]),
        .I5(D[78]),
        .O(\Comp_Carry_Chain[1].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__203 
       (.I0(D[81]),
        .I1(comp1_miss_A[5]),
        .I2(D[80]),
        .I3(comp1_miss_A[4]),
        .I4(comp1_miss_A[3]),
        .I5(D[79]),
        .O(\Comp_Carry_Chain[1].carry_sel_reg_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_1__213 
       (.I0(D[77]),
        .I1(comp1_miss_A[1]),
        .I2(D[78]),
        .I3(comp1_miss_A[2]),
        .I4(comp1_miss_A[0]),
        .I5(D[76]),
        .O(S));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \Using_FPGA.Native_i_2__1 
       (.I0(ex_move_to_MSR_instr),
        .I1(ex_Interrupt_i),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .I4(ex_Take_Intr_or_Exc),
        .I5(ex_valid),
        .O(ex_MTS_MSR));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \Using_FPGA.Native_i_2__3 
       (.I0(ex_set_bip_reg_n_0),
        .I1(ex_Interrupt_i),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .I4(ex_Take_Intr_or_Exc),
        .I5(ex_valid),
        .O(ex_MSR_Set_SW_BIP));
  LUT5 #(
    .INIT(32'hCFCECACE)) 
    \Using_FPGA.Native_i_2__88 
       (.I0(ex_set_MSR_IE_instr),
        .I1(\Using_FPGA.Native_16 ),
        .I2(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I3(ex_move_to_MSR_instr),
        .I4(\EX_Op1_reg[0] [1]),
        .O(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__91 
       (.I0(\EX_Op2_reg[0]_0 [65]),
        .I1(\Data_Flow_I/EX_Shift_Logic_Result ),
        .I2(ex_sel_alu),
        .O(EX_Fwd[0]));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__10 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [7]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [8]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O24_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__11 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [8]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [9]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O23_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__12 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [9]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [10]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O22_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__13 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [10]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [11]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O21_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__14 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [11]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [12]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O20_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__15 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [12]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [13]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O19_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__16 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [13]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [14]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O18_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__17 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [14]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [15]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O17_out ));
  LUT6 #(
    .INIT(64'hA88A088AA8800880)) 
    \Using_FPGA.Native_i_3__18 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [15]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\Using_FPGA.Native_9 [1]),
        .I4(\EX_Op1_reg[0] [16]),
        .I5(out),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O15_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__19 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [17]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [16]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O14_out ));
  LUT3 #(
    .INIT(8'h20)) 
    \Using_FPGA.Native_i_3__2 
       (.I0(LO),
        .I1(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I2(ex_load_alu_carry_reg_n_0),
        .O(\Using_FPGA.Native_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__20 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [18]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [17]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O13_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__21 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [19]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [18]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O12_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__22 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [20]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [19]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O11_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__23 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [21]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [20]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O10_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__24 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [22]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [21]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O9_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__25 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [23]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [22]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O8_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__26 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [24]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [23]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O7_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__27 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [25]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [24]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O6_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__28 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [26]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [25]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O5_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__29 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [27]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [26]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O4_out ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__3 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [0]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [1]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__30 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [28]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [27]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O3_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__31 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [29]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [28]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O2_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__32 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [30]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [29]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O1_out ));
  LUT6 #(
    .INIT(64'h8A80AAAA8A800000)) 
    \Using_FPGA.Native_i_3__33 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [31]),
        .I2(\Using_FPGA.Native_9 [0]),
        .I3(\EX_Op1_reg[0] [30]),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O0_out ));
  LUT6 #(
    .INIT(64'hB888B8B8B8888888)) 
    \Using_FPGA.Native_i_3__34 
       (.I0(swap_result_reg[0]),
        .I1(ex_swap_instr),
        .I2(ex_Enable_Sext_Shift),
        .I3(\Using_FPGA.Native_i_5__1_n_0 ),
        .I4(\Using_FPGA.Native_9 [1]),
        .I5(\EX_Op1_reg[24]_0 ),
        .O(\Data_Flow_I/EX_Shift_Logic_Result ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__4 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [1]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [2]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O31_out ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__5 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [2]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [3]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O30_out ));
  CARRY4 \Using_FPGA.Native_i_3__55 
       (.CI(1'b0),
        .CO({CO,\Using_FPGA.Native_i_3__55_n_1 ,\Using_FPGA.Native_i_3__55_n_2 ,\Using_FPGA.Native_i_3__55_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_Using_FPGA.Native_i_3__55_O_UNCONNECTED [3:0]),
        .S({\Using_FPGA.Native_i_4__12_n_0 ,\Using_FPGA.Native_i_5__4_n_0 ,\Using_FPGA.Native_i_6__3_n_0 ,\Using_FPGA.Native_i_7__3_n_0 }));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__6 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [3]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [4]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O29_out ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__7 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [4]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [5]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O28_out ));
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__8 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [5]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [6]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O27_out ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hA8880888)) 
    \Using_FPGA.Native_i_3__9 
       (.I0(ex_Enable_Sext_Shift),
        .I1(\EX_Op1_reg[0] [6]),
        .I2(\Using_FPGA.Native_9 [1]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [7]),
        .O(\Data_Flow_I/Shift_Logic_Module_I/O26_out ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Using_FPGA.Native_i_4__12 
       (.I0(D[74]),
        .I1(\new_cacheline_addr_reg[17] [9]),
        .I2(D[75]),
        .I3(\new_cacheline_addr_reg[17] [10]),
        .O(\Using_FPGA.Native_i_4__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \Using_FPGA.Native_i_5 
       (.I0(ex_load_alu_carry_reg_n_0),
        .I1(ex_Interrupt_i),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .I4(ex_Take_Intr_or_Exc),
        .I5(ex_valid),
        .O(ex_MSR_Load_ALU_C));
  LUT5 #(
    .INIT(32'h0DFF0800)) 
    \Using_FPGA.Native_i_5__1 
       (.I0(ex_shift_op[1]),
        .I1(\Using_FPGA.Native_17 ),
        .I2(ex_shift_op[0]),
        .I3(\Using_FPGA.Native_9 [0]),
        .I4(\EX_Op1_reg[0] [31]),
        .O(\Using_FPGA.Native_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_5__4 
       (.I0(D[71]),
        .I1(\new_cacheline_addr_reg[17] [6]),
        .I2(\new_cacheline_addr_reg[17] [8]),
        .I3(D[73]),
        .I4(\new_cacheline_addr_reg[17] [7]),
        .I5(D[72]),
        .O(\Using_FPGA.Native_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_6__3 
       (.I0(D[68]),
        .I1(\new_cacheline_addr_reg[17] [3]),
        .I2(\new_cacheline_addr_reg[17] [5]),
        .I3(D[70]),
        .I4(\new_cacheline_addr_reg[17] [4]),
        .I5(D[69]),
        .O(\Using_FPGA.Native_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    \Using_FPGA.Native_i_7 
       (.I0(ex_load_shift_carry),
        .I1(ex_Interrupt_i),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .I4(ex_Take_Intr_or_Exc),
        .I5(ex_valid),
        .O(ex_MSR_Load_Shift_C));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_7__3 
       (.I0(D[65]),
        .I1(\new_cacheline_addr_reg[17] [0]),
        .I2(\new_cacheline_addr_reg[17] [2]),
        .I3(D[67]),
        .I4(\new_cacheline_addr_reg[17] [1]),
        .I5(D[66]),
        .O(\Using_FPGA.Native_i_7__3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253 \Using_FPGA_2.ex_byte_access_i_Inst 
       (.Clk(Clk),
        .D(D[126:95]),
        .\EX_Op3_reg[0] (\EX_Op3_reg[0]_0 ),
        .\Using_FPGA.Native_0 (PreFetch_Buffer_I1_n_101),
        .\Using_FPGA.Native_1 (EX_Doublet_Access),
        .\Using_FPGA.Native_2 (EX_Reverse_Mem_Access),
        .mem_byte_access_reg(EX_Byte_Access),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254 \Using_FPGA_2.ex_doublet_access_i_Inst 
       (.Clk(Clk),
        .EX_Doublet_Access(EX_Doublet_Access),
        .\Using_FPGA.Native_0 (PreFetch_Buffer_I1_n_102),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255 \Using_FPGA_2.ex_is_load_instr_Inst 
       (.Clk(Clk),
        .D(D[94]),
        .D233_out(D233_out),
        .MEM_Sel_MEM_Res_I_reg(\Using_FPGA_2.ex_is_load_instr_Inst_n_3 ),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_i),
        .ex_Sel_SPR_BTR(ex_Sel_SPR_BTR),
        .ex_Sel_SPR_EAR(ex_Sel_SPR_EAR),
        .ex_Sel_SPR_EDR(ex_Sel_SPR_EDR),
        .ex_Sel_SPR_ESR(ex_Sel_SPR_ESR),
        .ex_Sel_SPR_FSR(ex_Sel_SPR_FSR),
        .ex_Sel_SPR_PVR(ex_Sel_SPR_PVR),
        .ex_Sel_SPR_SHR(ex_Sel_SPR_SHR),
        .ex_Sel_SPR_SLR(ex_Sel_SPR_SLR),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc),
        .ex_is_load_instr_s(ex_is_load_instr_s),
        .ex_is_multi_instr2(ex_is_multi_instr2),
        .ex_valid_reg(ex_valid),
        .mem_is_multi_or_load_instr0(mem_is_multi_or_load_instr0),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256 \Using_FPGA_2.ex_is_lwx_instr_Inst 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (PreFetch_Buffer_I1_n_87),
        .\Using_FPGA.Native_1 (mem_write_req_reg),
        .\Using_FPGA.Native_2 (\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .ex_MSR_Load_LWX_SWX_C(ex_MSR_Load_LWX_SWX_C),
        .ex_is_lwx_instr_s(ex_is_lwx_instr_s),
        .ex_valid_reg(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .mem_valid_reg(wb_exception_i_reg_0),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst),
        .wb_exception_i_reg(wb_gpr_write_i_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257 \Using_FPGA_2.ex_is_swx_instr_Inst 
       (.Clk(Clk),
        .D235_out(D235_out),
        .\EX_Op1_reg[29] (\EX_Op1_reg[29]_0 ),
        .\EX_Op1_reg[31] (\EX_Op1_reg[0] [0]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_8 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_21 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_17 ),
        .\Using_LWX_SWX_instr.ex_reservation_reg (\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .\Using_LWX_SWX_instr.ex_reservation_reg_0 (mem_write_req_reg_0),
        .ex_MSR_Load_ALU_C(ex_MSR_Load_ALU_C),
        .ex_MSR_Load_LWX_SWX_C(ex_MSR_Load_LWX_SWX_C),
        .ex_MSR_Load_Shift_C(ex_MSR_Load_Shift_C),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_load_alu_carry_reg(\Using_FPGA.Native_i_3__2_n_0 ),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst),
        .\wb_exception_kind_i_reg[28] (wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258 \Using_FPGA_2.ex_load_store_instr_Inst 
       (.Clk(Clk),
        .D(D[93]),
        .D237_out(D237_out),
        .MEM_DataBus_Access_reg(\Using_FPGA_2.ex_load_store_instr_Inst_n_1 ),
        .\Using_FPGA.Native_0 (\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .\Using_LWX_SWX_instr.ex_reservation_reg (\Using_FPGA_2.ex_load_store_instr_Inst_n_3 ),
        .\Using_LWX_SWX_instr.ex_reservation_reg_0 (mem_write_req_reg_0),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_databus_access(ex_databus_access),
        .ex_is_load_instr_s(ex_is_load_instr_s),
        .ex_is_lwx_instr_s(ex_is_lwx_instr_s),
        .ex_set_bip_reg(ex_set_bip_reg_n_0),
        .ex_valid_reg(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .ex_valid_reg_0(ex_Exception_Taken),
        .mem_databus_access(mem_databus_access),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_load_store_access0(mem_load_store_access0),
        .mem_valid_reg(MEM_PipeRun),
        .mem_valid_reg_0(wb_exception_i_reg_0),
        .mem_valid_reg_1(mem_valid_reg_n_0),
        .mem_write_req_reg(mem_write_req_reg),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst),
        .wb_exception_i_reg(D[5]),
        .wb_exception_i_reg_0(wb_gpr_write_i_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259 \Using_FPGA_2.ex_reverse_mem_access_inst 
       (.Clk(Clk),
        .D241_out(D241_out),
        .EX_Reverse_Mem_Access(EX_Reverse_Mem_Access),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260 \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst 
       (.Clk(Clk),
        .\EX_Op1_reg[28] (\EX_Op1_reg[0] [3]),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .Q({ex_opcode[0],ex_opcode[1],ex_opcode[2],ex_opcode[3],ex_opcode[4],ex_opcode[5]}),
        .\Using_FPGA.Native_0 (\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_6 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_7 ),
        .\Using_FPGA.Native_3 (\Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1 ),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_22 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_18 ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_i),
        .ex_MSR_Set_SW_BIP(ex_MSR_Set_SW_BIP),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_move_to_MSR_instr_reg(ex_move_to_MSR_instr),
        .ex_set_bip_reg(ex_set_bip_reg_n_0),
        .ex_valid_reg(ex_valid),
        .ex_valid_reg_0(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .of_MSR(of_MSR[1]),
        .of_pause_reg(of_PipeRun_for_ce),
        .sync_reset(reset_bool_for_rst),
        .\wb_exception_kind_i_reg[28] (wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261 \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst 
       (.Clk(Clk),
        .I0(I0),
        .\Using_FPGA.Native_0 (\Using_FPGA_3.of_clear_MSR_BIP_hold_Inst_n_1 ),
        .ex_Interrupt_Brk_combo_reg(\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0 ),
        .of_clear_MSR_BIP_hold_cmb92_out(of_clear_MSR_BIP_hold_cmb92_out),
        .of_clear_MSR_BIP_hold_s(of_clear_MSR_BIP_hold_s),
        .sync_reset(reset_bool_for_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8 \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1 
       (.D({\ex_gpr_write_addr_reg_n_0_[0] ,I2,I4}),
        .O(O),
        .of_predecode({of_predecode[1],of_predecode[2],of_predecode[3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10 \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2 
       (.A(A),
        .I0(I0),
        .O(O),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg_n_0_[4] ),
        .ex_gpr_write_reg(ex_gpr_write_reg_n_0),
        .ex_is_multi_or_load_instr(ex_is_multi_or_load_instr),
        .ex_valid_reg(ex_valid),
        .of_predecode({of_predecode[4],of_predecode[5]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262 \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1 
       (.D({\ex_gpr_write_addr_reg_n_0_[0] ,I2,I4}),
        .of_predecode({of_predecode[6],of_predecode[7],of_predecode[8]}),
        .of_read_ex_write_op2_conflict_part1(of_read_ex_write_op2_conflict_part1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263 \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2 
       (.I0(I0),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg_n_0_[4] ),
        .ex_gpr_write_reg(ex_gpr_write_reg_n_0),
        .ex_valid_reg(ex_valid),
        .of_predecode({of_predecode[9],of_predecode[10]}),
        .of_read_ex_write_op2_conflict_part2(of_read_ex_write_op2_conflict_part2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264 \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1 
       (.D({\ex_gpr_write_addr_reg_n_0_[0] ,I2,I4}),
        .\Using_FPGA.Native_0 ({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1]}),
        .\Using_FPGA.Native_1 (OF_GPR_Op3_Rd_Addr[2]),
        .of_read_ex_write_op3_conflict_part1(of_read_ex_write_op3_conflict_part1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265 \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2 
       (.D({OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .I0(I0),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg_n_0_[4] ),
        .ex_gpr_write_reg(ex_gpr_write_reg_n_0),
        .ex_is_multi_or_load_instr(ex_is_multi_or_load_instr),
        .ex_valid_reg(ex_valid),
        .of_read_ex_write_op3_conflict_part1(of_read_ex_write_op3_conflict_part1),
        .use_Reg_Neg_S_reg(\Using_FPGA_4.of_read_ex_write_op3_conflict_INST2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266 \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1 
       (.Q({mem_gpr_write_addr[0],mem_gpr_write_addr[1],mem_gpr_write_addr[2]}),
        .of_predecode({of_predecode[1],of_predecode[2],of_predecode[3]}),
        .of_read_mem_write_op1_conflict_part1(of_read_mem_write_op1_conflict_part1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267 \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2 
       (.Q({mem_gpr_write_addr[3],mem_gpr_write_addr[4]}),
        .mem_gpr_write(mem_gpr_write),
        .mem_is_multi_or_load_instr(mem_is_multi_or_load_instr),
        .mem_valid_reg(mem_valid_reg_n_0),
        .of_predecode({of_predecode[4],of_predecode[5]}),
        .of_read_mem_write_op1_conflict_part1(of_read_mem_write_op1_conflict_part1),
        .use_Reg_Neg_S_reg(\Using_FPGA_4.of_read_mem_write_op1_conflict_INST2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268 \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1 
       (.Q({mem_gpr_write_addr[0],mem_gpr_write_addr[1],mem_gpr_write_addr[2]}),
        .of_predecode({of_predecode[6],of_predecode[7],of_predecode[8]}),
        .of_read_mem_write_op2_conflict_part1(of_read_mem_write_op2_conflict_part1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269 \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2 
       (.Q({mem_gpr_write_addr[3],mem_gpr_write_addr[4]}),
        .mem_gpr_write(mem_gpr_write),
        .mem_valid_reg(mem_valid_reg_n_0),
        .of_predecode({of_predecode[9],of_predecode[10]}),
        .of_read_mem_write_op2_conflict_part2(of_read_mem_write_op2_conflict_part2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270 \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1 
       (.D({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1]}),
        .Q({mem_gpr_write_addr[0],mem_gpr_write_addr[1],mem_gpr_write_addr[2]}),
        .\Using_FPGA.Native_0 (OF_GPR_Op3_Rd_Addr[2]),
        .of_read_mem_write_op3_conflict_part1(of_read_mem_write_op3_conflict_part1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271 \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2 
       (.D({OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .Q({mem_gpr_write_addr[3],mem_gpr_write_addr[4]}),
        .mem_gpr_write(mem_gpr_write),
        .mem_valid_reg(mem_valid_reg_n_0),
        .of_read_mem_write_op3_conflict_part2(of_read_mem_write_op3_conflict_part2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272 \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1 
       (.ib_Ready_MMU(ib_Ready_MMU),
        .if_missed_fetch(if_missed_fetch),
        .if_ready(if_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273 \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and 
       (.I_AS(I_AS),
        .\Using_FPGA.Native (PreFetch_Buffer_I1_n_95),
        .ib_addr_strobe_iii(ib_addr_strobe_iii),
        .lopt(lopt_40),
        .lopt_1(lopt_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274 \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or 
       (.ib_Ready_MMU(ib_Ready_MMU),
        .ib_ready_MMU_or_not_if_fetch_in_progress(ib_ready_MMU_or_not_if_fetch_in_progress),
        .if_fetch_in_progress_reg(if_fetch_in_progress),
        .lopt(lopt_38),
        .lopt_1(lopt_39),
        .lopt_2(if_fetch_without_full_or_jump),
        .lopt_3(lopt_40),
        .lopt_4(lopt_41),
        .lopt_5(PreFetch_Buffer_I1_n_95));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275 \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and 
       (.ib_addr_strobe_iii(ib_addr_strobe_iii),
        .ib_ready_MMU_or_not_if_fetch_in_progress(ib_ready_MMU_or_not_if_fetch_in_progress),
        .lopt(lopt_38),
        .lopt_1(lopt_39),
        .out(if_fetch_without_full_or_jump));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276 \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or 
       (.D(D[160]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .\Using_FPGA.Native (I_AS),
        .ex_jump_nodelay_reg(\Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_1 ),
        .ib_Ready_MMU(ib_Ready_MMU),
        .ib_ready(ib_ready),
        .if_fetch_in_progress_reg(\Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2 ),
        .if_fetch_in_progress_reg_0(if_fetch_in_progress),
        .if_missed_fetch(if_missed_fetch),
        .lopt(lopt_36),
        .lopt_1(lopt_37),
        .sync_reset(reset_bool_for_rst));
  FDRE \Using_LWX_SWX_instr.ex_reservation_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA_2.ex_load_store_instr_Inst_n_3 ),
        .Q(mem_write_req_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277 \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1 
       (.\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .if_pc_incr_carry0(if_pc_incr_carry0),
        .if_pc_incr_carry1(if_pc_incr_carry1),
        .lopt(\^lopt_3 ),
        .lopt_1(\^lopt_4 ));
  FDRE WB_Byte_Access_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_byte_access),
        .Q(WB_Byte_Access),
        .R(reset_bool_for_rst));
  FDRE WB_DelaySlot_Instr_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_delayslot_instr),
        .Q(D[0]),
        .R(reset_bool_for_rst));
  FDRE WB_Doublet_Access_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_doublet_access),
        .Q(wb_doublet_access),
        .R(reset_bool_for_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \WB_MEM_Result[0]_i_1 
       (.I0(reset_bool_for_rst),
        .I1(MEM_Sel_MEM_Res),
        .O(SR));
  FDRE WB_PC_Valid_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_valid_reg_n_0),
        .Q(wb_pc_valid),
        .R(reset_bool_for_rst));
  FDRE WB_Read_Imm_Reg_1_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_read_imm_reg_1),
        .Q(wb_read_imm_reg_1),
        .R(reset_bool_for_rst));
  FDRE WB_Read_Imm_Reg_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_read_imm_reg),
        .Q(wb_read_imm_reg),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h0000000000220322)) 
    active_access_i_1
       (.I0(new_request),
        .I1(\Serial_Dbg_Intf.force_stop_cmd_i_reg [22]),
        .I2(M_AXI_DP_BVALID),
        .I3(active_access),
        .I4(M_AXI_DP_RVALID),
        .I5(reset_bool_for_rst),
        .O(active_access_reg));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    active_wakeup0
       (.I0(wakeup_i[0]),
        .I1(wakeup_i[1]),
        .I2(Sleep_Decode),
        .I3(Hibernate),
        .I4(Suspend),
        .O(active_wakeup0__0));
  FDRE active_wakeup_reg
       (.C(Clk),
        .CE(1'b1),
        .D(active_wakeup0__0),
        .Q(active_wakeup),
        .R(reset_bool_for_rst));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[0]_i_2 
       (.I0(D[21]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [32]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [15]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[10]_i_1 
       (.I0(D[11]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [22]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [5]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[11]_i_1 
       (.I0(D[10]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [21]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [4]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[12]_i_1 
       (.I0(D[9]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [20]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [3]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[13]_i_1 
       (.I0(D[8]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [19]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [2]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[14]_i_1 
       (.I0(D[7]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [18]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [1]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[15]_i_1 
       (.I0(D[6]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [17]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [0]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[1]_i_1 
       (.I0(D[20]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [31]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [14]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[2]_i_1 
       (.I0(D[19]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [30]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [13]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[3]_i_1 
       (.I0(D[18]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [29]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [12]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[4]_i_1 
       (.I0(D[17]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [28]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [11]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[5]_i_1 
       (.I0(D[16]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [27]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [10]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[6]_i_1 
       (.I0(D[15]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [26]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [9]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[7]_i_1 
       (.I0(D[14]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [25]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [8]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[8]_i_1 
       (.I0(D[13]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [24]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [7]));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[9]_i_1 
       (.I0(D[12]),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 ),
        .I3(\EX_Op2_reg[0]_0 [23]),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[0] [6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ex_Interrupt_Brk_combo_i_1
       (.I0(ex_Interrupt_Brk_combo_i_2_n_0),
        .I1(of_MSR[0]),
        .I2(\Serial_Dbg_Intf.force_stop_cmd_i_reg [21]),
        .I3(external_interrupt),
        .I4(of_MSR[1]),
        .I5(of_Take_Interrupt),
        .O(of_Interrupt));
  LUT6 #(
    .INIT(64'h55555555FFFFFDFF)) 
    ex_Interrupt_Brk_combo_i_2
       (.I0(ex_valid_keep),
        .I1(ex_exception_no_load_store_mask),
        .I2(ex_Interrupt_i),
        .I3(ex_move_to_MSR_instr),
        .I4(ex_Take_Intr_or_Exc),
        .I5(ex_atomic_Instruction_Pair),
        .O(ex_Interrupt_Brk_combo_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    ex_Interrupt_Brk_combo_i_3
       (.I0(of_Take_Interrupt_hold),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(of_Take_Interrupt));
  FDRE ex_Interrupt_Brk_combo_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Interrupt),
        .Q(ex_Interrupt_i),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_BTR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_BTR),
        .Q(ex_Sel_SPR_BTR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_EAR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_EAR),
        .Q(ex_Sel_SPR_EAR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_EDR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_EDR),
        .Q(ex_Sel_SPR_EDR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_ESR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_ESR),
        .Q(ex_Sel_SPR_ESR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_FSR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_FSR),
        .Q(ex_Sel_SPR_FSR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_PVR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_PVR),
        .Q(ex_Sel_SPR_PVR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_SHR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_SHR),
        .Q(ex_Sel_SPR_SHR),
        .R(reset_bool_for_rst));
  FDRE ex_Sel_SPR_SLR_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_SLR),
        .Q(ex_Sel_SPR_SLR),
        .R(reset_bool_for_rst));
  FDRE ex_Take_Intr_or_Exc_reg
       (.C(Clk),
        .CE(1'b1),
        .D(jump_logic_I1_n_3),
        .Q(ex_Take_Intr_or_Exc),
        .R(1'b0));
  FDRE ex_Write_DCache_decode_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_Write_DCache_decode_cmb),
        .Q(ex_Write_DCache_decode_reg_n_0),
        .R(reset_bool_for_rst));
  FDRE ex_Write_ICache_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_Write_ICache_i_cmb),
        .Q(ex_Write_ICache_i),
        .R(reset_bool_for_rst));
  FDSE ex_alu_sel_logic_i_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_alu_sel_logic_i102_out),
        .Q(EX_ALU_Sel_Logic),
        .S(reset_bool_for_rst));
  FDRE ex_atomic_Instruction_Pair_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_atomic_Instruction_Pair0),
        .Q(ex_atomic_Instruction_Pair),
        .R(reset_bool_for_rst));
  FDRE ex_branch_with_delayslot_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_branch_with_delayslot118_out),
        .Q(ex_branch_with_delayslot),
        .R(reset_bool_for_rst));
  FDRE ex_delayslot_Instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_delayslot_Instr0),
        .Q(ex_delayslot_Instr),
        .R(reset_bool_for_rst));
  FDRE ex_enable_alu_i_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_75),
        .Q(EX_Enable_ALU),
        .R(reset_bool_for_rst));
  FDRE ex_enable_sext_shift_i_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_enable_sext_shift_i0),
        .Q(ex_Enable_Sext_Shift),
        .R(reset_bool_for_rst));
  LUT2 #(
    .INIT(4'hE)) 
    ex_first_cycle_i_1
       (.I0(wb_gpr_write_i_reg_0),
        .I1(reset_bool_for_rst),
        .O(flush_pipe));
  FDRE ex_first_cycle_reg
       (.C(Clk),
        .CE(1'b1),
        .D(of_PipeRun_for_ce),
        .Q(ex_first_cycle),
        .R(flush_pipe));
  FDRE \ex_gpr_write_addr_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[0]),
        .Q(\ex_gpr_write_addr_reg_n_0_[0] ),
        .R(reset_bool_for_rst));
  FDRE \ex_gpr_write_addr_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[1]),
        .Q(I2),
        .R(reset_bool_for_rst));
  FDRE \ex_gpr_write_addr_reg[2] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[2]),
        .Q(I4),
        .R(reset_bool_for_rst));
  FDRE \ex_gpr_write_addr_reg[3] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[3]),
        .Q(I0),
        .R(reset_bool_for_rst));
  FDRE \ex_gpr_write_addr_reg[4] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[4]),
        .Q(\ex_gpr_write_addr_reg_n_0_[4] ),
        .R(reset_bool_for_rst));
  FDRE ex_gpr_write_dbg_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_105),
        .Q(ex_gpr_write_dbg),
        .R(1'b0));
  FDRE ex_gpr_write_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_52),
        .Q(ex_gpr_write_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000002E)) 
    ex_hibernate_i_i_1
       (.I0(Hibernate),
        .I1(ex_sleep_i0),
        .I2(p_1_in126_in),
        .I3(active_wakeup),
        .I4(reset_bool_for_rst),
        .O(ex_hibernate_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA888AAAAA)) 
    ex_hibernate_i_i_2
       (.I0(ex_mbar_sleep),
        .I1(ex_jump_hold),
        .I2(ex_mbar_stall_no_sleep_1),
        .I3(ex_first_cycle),
        .I4(ex_mbar_decode),
        .I5(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .O(ex_sleep_i0));
  FDRE ex_hibernate_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_hibernate_i_i_1_n_0),
        .Q(Hibernate),
        .R(1'b0));
  FDRE \ex_instr_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[0]),
        .Q(\ex_instr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ex_instr_reg[10] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[4]),
        .Q(\ex_instr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \ex_instr_reg[11] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op1_Rd_Addr[0]),
        .Q(\ex_instr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \ex_instr_reg[12] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op1_Rd_Addr[1]),
        .Q(\ex_instr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \ex_instr_reg[13] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op1_Rd_Addr[2]),
        .Q(\ex_instr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \ex_instr_reg[14] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op1_Rd_Addr[3]),
        .Q(\ex_instr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \ex_instr_reg[15] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op1_Rd_Addr[4]),
        .Q(\ex_instr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \ex_instr_reg[16] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op2_Rd_Addr[0]),
        .Q(\ex_instr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \ex_instr_reg[17] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op2_Rd_Addr[1]),
        .Q(\ex_instr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \ex_instr_reg[18] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op2_Rd_Addr[2]),
        .Q(\ex_instr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \ex_instr_reg[19] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op2_Rd_Addr[3]),
        .Q(\ex_instr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \ex_instr_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[1]),
        .Q(\ex_instr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ex_instr_reg[20] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op2_Rd_Addr[4]),
        .Q(\ex_instr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \ex_instr_reg[21] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[10]),
        .Q(\ex_instr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \ex_instr_reg[22] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[9]),
        .Q(\ex_instr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \ex_instr_reg[23] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[8]),
        .Q(\ex_instr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \ex_instr_reg[24] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[7]),
        .Q(\ex_instr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \ex_instr_reg[25] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[6]),
        .Q(\ex_instr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \ex_instr_reg[26] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[5]),
        .Q(\ex_instr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \ex_instr_reg[27] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[4]),
        .Q(\ex_instr_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \ex_instr_reg[28] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[3]),
        .Q(\ex_instr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \ex_instr_reg[29] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[2]),
        .Q(\ex_instr_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \ex_instr_reg[2] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[2]),
        .Q(\ex_instr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ex_instr_reg[30] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[1]),
        .Q(\ex_instr_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \ex_instr_reg[31] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_Imm_Data[0]),
        .Q(\ex_instr_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \ex_instr_reg[3] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[3]),
        .Q(\ex_instr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ex_instr_reg[4] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[4]),
        .Q(\ex_instr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ex_instr_reg[5] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[5]),
        .Q(\ex_instr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ex_instr_reg[6] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[0]),
        .Q(p_1_in126_in),
        .R(1'b0));
  FDRE \ex_instr_reg[7] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[1]),
        .Q(p_0_in125_in),
        .R(1'b0));
  FDRE \ex_instr_reg[8] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[2]),
        .Q(\ex_instr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \ex_instr_reg[9] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(OF_GPR_Op3_Rd_Addr[3]),
        .Q(\ex_instr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE ex_is_div_instr_I_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_53),
        .Q(EX_Is_Div_Instr),
        .R(1'b0));
  FDRE ex_is_multi_instr2_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(PreFetch_Buffer_I1_n_48),
        .Q(ex_is_multi_instr2),
        .R(reset_bool_for_rst));
  FDRE ex_is_multi_or_load_instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_is_multi_or_load_instr0),
        .Q(ex_is_multi_or_load_instr),
        .R(reset_bool_for_rst));
  FDRE ex_jump_hold_reg
       (.C(Clk),
        .CE(1'b1),
        .D(jump_logic_I1_n_10),
        .Q(ex_jump_hold),
        .R(reset_bool_for_rst));
  FDRE ex_jump_nodelay_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[11].OF_Piperun_Stage_n_2 ),
        .Q(ex_jump_nodelay_reg_n_0),
        .R(1'b0));
  FDRE ex_load_alu_carry_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_load_alu_carry96_out),
        .Q(ex_load_alu_carry_reg_n_0),
        .R(reset_bool_for_rst));
  FDRE ex_load_shift_carry_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_load_shift_carry0),
        .Q(ex_load_shift_carry),
        .R(reset_bool_for_rst));
  FDRE ex_mbar_decode_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_mbar_decode_cmb),
        .Q(ex_mbar_decode),
        .R(reset_bool_for_rst));
  FDRE ex_mbar_is_sleep_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_mbar_is_sleep_cmb),
        .Q(ex_mbar_is_sleep),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h00000000BAAAAAAA)) 
    ex_mbar_sleep_i_1
       (.I0(ex_mbar_sleep),
        .I1(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I2(ex_mbar_decode),
        .I3(ex_mbar_is_sleep),
        .I4(ex_first_cycle),
        .I5(ex_mbar_sleep_i_2_n_0),
        .O(ex_mbar_sleep_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ex_mbar_sleep_i_2
       (.I0(reset_bool_for_rst),
        .I1(active_wakeup),
        .O(ex_mbar_sleep_i_2_n_0));
  FDRE ex_mbar_sleep_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_mbar_sleep_i_1_n_0),
        .Q(ex_mbar_sleep),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F700F700F7FFFF)) 
    ex_mbar_stall_no_sleep_1_i_1
       (.I0(delay_update_idle),
        .I1(Write_Resp_Received),
        .I2(mem_valid_reg_n_0),
        .I3(I0),
        .I4(if_fetch_in_progress_reg_0),
        .I5(\ex_gpr_write_addr_reg_n_0_[4] ),
        .O(ex_mbar_stall_no_sleep_10));
  FDRE ex_mbar_stall_no_sleep_1_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_mbar_stall_no_sleep_10),
        .Q(ex_mbar_stall_no_sleep_1),
        .R(reset_bool_for_rst));
  FDRE ex_mfsmsr_i_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_Sel_SPR_MSR88_out),
        .Q(ex_mfsmsr_i),
        .R(reset_bool_for_rst));
  FDRE ex_move_to_MSR_instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_move_to_MSR_instr113_out),
        .Q(ex_move_to_MSR_instr),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[0] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[0]),
        .Q(ex_opcode[0]),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[1] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[1]),
        .Q(ex_opcode[1]),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[2] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[2]),
        .Q(ex_opcode[2]),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[3] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[3]),
        .Q(ex_opcode[3]),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[4] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[4]),
        .Q(ex_opcode[4]),
        .R(reset_bool_for_rst));
  FDRE \ex_opcode_reg[5] 
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_instr[5]),
        .Q(ex_opcode[5]),
        .R(reset_bool_for_rst));
  FDRE ex_read_imm_reg_1_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_read_imm_reg),
        .Q(ex_read_imm_reg_1),
        .R(reset_bool_for_rst));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    ex_read_imm_reg_i_1
       (.I0(of_read_imm_reg_ii),
        .I1(wb_gpr_write_i_reg_0),
        .I2(D[4]),
        .I3(D[2]),
        .I4(D[3]),
        .I5(\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .O(of_read_imm_reg));
  FDRE ex_read_imm_reg_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_read_imm_reg),
        .Q(ex_read_imm_reg),
        .R(reset_bool_for_rst));
  FDSE ex_sel_alu_i_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_sel_alu_i0),
        .Q(ex_sel_alu),
        .S(reset_bool_for_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    ex_set_MSR_IE_instr_i_1
       (.I0(of_set_MSR_IE_hold_reg_n_0),
        .I1(\Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst_n_0 ),
        .I2(\ex_gpr_write_addr_reg_n_0_[4] ),
        .O(of_set_MSR_IE_hold0));
  FDRE ex_set_MSR_IE_instr_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(of_set_MSR_IE_hold0),
        .Q(ex_set_MSR_IE_instr),
        .R(reset_bool_for_rst));
  FDRE ex_set_bip_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_set_bip),
        .Q(ex_set_bip_reg_n_0),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h0000002E)) 
    ex_sleep_i_i_1
       (.I0(Sleep_Decode),
        .I1(ex_sleep_i0),
        .I2(p_0_in125_in),
        .I3(active_wakeup),
        .I4(reset_bool_for_rst),
        .O(ex_sleep_i_i_1_n_0));
  FDRE ex_sleep_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_sleep_i_i_1_n_0),
        .Q(Sleep_Decode),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    ex_suspend_i_i_1
       (.I0(Suspend),
        .I1(ex_sleep_i0),
        .I2(p_1_in126_in),
        .I3(p_0_in125_in),
        .I4(active_wakeup),
        .I5(reset_bool_for_rst),
        .O(ex_suspend_i_i_1_n_0));
  FDRE ex_suspend_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(ex_suspend_i_i_1_n_0),
        .Q(Suspend),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE ex_valid_jump_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_107),
        .Q(ex_valid_jump),
        .R(1'b0));
  FDRE ex_valid_keep_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_108),
        .Q(ex_valid_keep),
        .R(flush_pipe));
  FDRE ex_valid_reg
       (.C(Clk),
        .CE(1'b1),
        .D(PreFetch_Buffer_I1_n_106),
        .Q(ex_valid),
        .R(1'b0));
  FDRE ex_write_icache_done_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[11].OF_Piperun_Stage_n_1 ),
        .Q(ex_write_icache_done_i),
        .R(reset_bool_for_rst));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(of_Sel_SPR_FSR));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(of_Sel_SPR_SLR));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(of_PVR_Select[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(of_PVR_Select[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(of_Sel_SPR_EAR));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(of_Sel_SPR_SHR));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(of_Sel_SPR_EDR));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(of_Sel_SPR_ESR));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(of_Sel_SPR_PVR));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(of_Sel_SPR_BTR));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(of_PVR_Select[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(of_PVR_Select[1]));
  FDRE if_fetch_in_progress_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_ICache_Carry_Chain.ib_ready_MMU_carry_or_n_2 ),
        .Q(if_fetch_in_progress),
        .R(1'b0));
  FDRE if_missed_fetch_reg
       (.C(Clk),
        .CE(1'b1),
        .D(jump_logic_I1_n_43),
        .Q(if_missed_fetch),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278 if_pc_incr_carry_and_0
       (.if_missed_fetch(if_missed_fetch),
        .if_pc_incr_carry0(if_pc_incr_carry0),
        .lopt(\^lopt_3 ),
        .lopt_1(\^lopt_4 ),
        .lopt_2(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .lopt_3(\^lopt_5 ),
        .lopt_4(\^lopt_6 ),
        .lopt_5(jump_or_not_full0),
        .lopt_6(\^lopt_7 ),
        .lopt_7(\^lopt_8 ),
        .lopt_8(\^lopt_9 ),
        .lopt_9(\^lopt_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279 if_pc_incr_carry_and_3
       (.CI(if_pc_incr_carry3),
        .if_pc_incr_carry1(if_pc_incr_carry1),
        .jump_or_not_full0(jump_or_not_full0),
        .lopt(\^lopt_5 ),
        .lopt_1(\^lopt_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic jump_logic_I1
       (.Clk(Clk),
        .D(D[158:127]),
        .\EX_Branch_CMP_Op1_reg[0] (\EX_Branch_CMP_Op1_reg[0]_0 ),
        .EX_Op1_CMP_Equal(EX_Op1_CMP_Equal),
        .EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .EX_Op1_Zero(EX_Op1_Zero),
        .\EX_Op2_reg[0] ({\EX_Op2_reg[0]_0 [65:36],\EX_Op2_reg[30] }),
        .I5(I5),
        .LOCKSTEP_Master_Out(LOCKSTEP_Master_Out[1]),
        .\Not_Using_TLBS.instr_Addr_1_reg[0] (\Not_Using_TLBS.instr_Addr_1_reg[0] ),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ),
        .O(O87_out),
        .O56_out(O56_out),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ),
        .Q(D[4:2]),
        .\Using_FPGA.Native (jump_logic_I1_n_6),
        .\Using_FPGA.Native_0 (PreFetch_Buffer_I1_n_82),
        .\Using_FPGA.Native_1 (I_AS),
        .ex_Take_Intr_or_Exc_reg(jump_logic_I1_n_3),
        .ex_Take_Intr_or_Exc_reg_0(ex_Take_Intr_or_Exc),
        .ex_branch_with_delayslot(ex_branch_with_delayslot),
        .ex_branch_with_delayslot_reg(EX_PipeRun),
        .ex_delayslot_Instr0(ex_delayslot_Instr0),
        .ex_first_cycle(ex_first_cycle),
        .ex_jump(ex_jump),
        .ex_jump_hold(ex_jump_hold),
        .ex_jump_hold_reg(jump_logic_I1_n_10),
        .ex_jump_hold_reg_0(\Use_MuxCy[2].OF_Piperun_Stage_n_1 ),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg_n_0),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_sleep(ex_mbar_sleep),
        .ex_mbar_stall_no_sleep_1(ex_mbar_stall_no_sleep_1),
        .ex_op1_cmp_eq(ex_op1_cmp_eq),
        .ex_op1_cmp_eq1(ex_op1_cmp_eq1),
        .ex_op1_cmp_eq_n5_out(ex_op1_cmp_eq_n5_out),
        .force12_out(force12_out),
        .force_Val10_out(force_Val10_out),
        .ib_Ready_MMU(ib_Ready_MMU),
        .icache_data_strobe(icache_data_strobe),
        .if_missed_fetch(if_missed_fetch),
        .if_missed_fetch_reg(jump_logic_I1_n_43),
        .\if_pc_reg[0] (IF_PC_Write),
        .\if_pc_reg[10] (O49_out),
        .\if_pc_reg[11] (O51_out),
        .\if_pc_reg[12] (O53_out),
        .\if_pc_reg[13] (O55_out),
        .\if_pc_reg[14] (O57_out),
        .\if_pc_reg[15] (O59_out),
        .\if_pc_reg[16] (O61_out),
        .\if_pc_reg[17] (O63_out),
        .\if_pc_reg[18] (O65_out),
        .\if_pc_reg[19] (O67_out),
        .\if_pc_reg[1] (O31_out),
        .\if_pc_reg[20] (O69_out),
        .\if_pc_reg[21] (O71_out),
        .\if_pc_reg[22] (O73_out),
        .\if_pc_reg[23] (O75_out),
        .\if_pc_reg[24] (O77_out),
        .\if_pc_reg[25] (O79_out),
        .\if_pc_reg[26] (O81_out),
        .\if_pc_reg[27] (O83_out),
        .\if_pc_reg[28] (O85_out),
        .\if_pc_reg[2] (O33_out),
        .\if_pc_reg[30] ({p_1_in3_in,PC_Module_I_n_60}),
        .\if_pc_reg[3] (O35_out),
        .\if_pc_reg[4] (O37_out),
        .\if_pc_reg[5] (O39_out),
        .\if_pc_reg[6] (O41_out),
        .\if_pc_reg[7] (O43_out),
        .\if_pc_reg[8] (O45_out),
        .\if_pc_reg[9] (O47_out),
        .keep_jump_taken_with_ds(keep_jump_taken_with_ds),
        .keep_jump_taken_with_ds_reg(jump_logic_I1_n_8),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_jump_taken_reg(jump_logic_I1_n_44),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_pause_reg(of_PipeRun_for_ce),
        .of_read_imm_reg_ii_reg(jump_logic_I1_n_5),
        .of_valid(of_valid),
        .out(ex_valid_jump),
        .sync_reset(reset_bool_for_rst),
        .use_Reg_Neg_DI1_out(use_Reg_Neg_DI1_out),
        .use_Reg_Neg_S3_out(use_Reg_Neg_S3_out),
        .valid_Req(valid_Req),
        .valid_Req_XX_reg(valid_Req_XX_reg),
        .valid_Req_XX_reg_0(valid_Req_XX_reg_0),
        .valid_Req_reg(valid_Req_reg),
        .\wb_MSR_i_reg[26] (\EX_Op2_reg[0]_0 [16]),
        .wb_exception_i_reg(wb_gpr_write_i_reg_0));
  FDRE keep_jump_taken_with_ds_reg
       (.C(Clk),
        .CE(1'b1),
        .D(jump_logic_I1_n_8),
        .Q(keep_jump_taken_with_ds),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280 mem_PipeRun_carry_and
       (.Trace_WB_Jump_Taken_reg(MEM_PipeRun),
        .\Using_FPGA.Native (\Using_FPGA.Native_1 ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_2 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .\Using_FPGA.Native_10 (\Using_FPGA.Native_19 ),
        .\Using_FPGA.Native_11 (\Using_FPGA.Native_23 ),
        .\Using_FPGA.Native_12 (\Using_FPGA.Native_24 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_4 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_5 ),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_16 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_20 ),
        .\Using_FPGA.Native_6 (\Using_FPGA.Native_17 ),
        .\Using_FPGA.Native_7 (\Using_FPGA.Native_21 ),
        .\Using_FPGA.Native_8 (\Using_FPGA.Native_18 ),
        .\Using_FPGA.Native_9 (\Using_FPGA.Native_22 ),
        .WB_PipeRun(WB_PipeRun),
        .ex_MSR(ex_MSR),
        .lopt(lopt_14),
        .lopt_1(lopt_15),
        .lopt_2(lopt_16),
        .mem_gpr_write(mem_gpr_write),
        .mem_gpr_write_dbg(mem_gpr_write_dbg),
        .mem_valid_reg(mem_valid_reg_n_0),
        .mem_wait_on_ready_N(mem_wait_on_ready_N),
        .sync_reset(reset_bool_for_rst),
        .wb_exception_i_reg(wb_gpr_write_i_reg_0),
        .\wb_exception_kind_i_reg[28] (wb_MSR_Clear_IE),
        .wb_gpr_write_dbg0(wb_gpr_write_dbg0),
        .wb_gpr_write_i0(wb_gpr_write_i0),
        .wb_valid_reg(mem_PipeRun_carry_and_n_1),
        .wb_valid_reg_0(wb_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    mem_Write_DCache_i_1
       (.I0(\Using_LWX_SWX_instr.ex_reservation_reg_1 ),
        .I1(ex_Write_DCache_decode_reg_n_0),
        .I2(wb_gpr_write_i_reg_0),
        .I3(mem_exception_from_ex),
        .I4(mem_valid_reg_n_0),
        .O(mem_Write_DCache_i_1_n_0));
  FDRE mem_Write_DCache_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(mem_Write_DCache_i_1_n_0),
        .Q(mem_Write_DCache),
        .R(reset_bool_for_rst));
  FDRE mem_byte_access_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Byte_Access),
        .Q(mem_byte_access),
        .R(reset_bool_for_rst));
  FDRE mem_delayslot_instr_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(ex_delayslot_Instr),
        .Q(mem_delayslot_instr),
        .R(reset_bool_for_rst));
  FDRE mem_doublet_access_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Doublet_Access),
        .Q(mem_doublet_access),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hA0A2A0A0)) 
    mem_exception_from_ex_i_1
       (.I0(ex_valid),
        .I1(ex_Take_Intr_or_Exc),
        .I2(ex_Interrupt_i),
        .I3(\Serial_Dbg_Intf.force_stop_cmd_i_reg [19]),
        .I4(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 ),
        .O(ex_Exception_Taken));
  FDRE mem_exception_from_ex_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(ex_Exception_Taken),
        .Q(mem_exception_from_ex),
        .R(reset_bool_for_rst));
  FDRE \mem_gpr_write_addr_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_gpr_write_addr_reg_n_0_[0] ),
        .Q(mem_gpr_write_addr[0]),
        .R(reset_bool_for_rst));
  FDRE \mem_gpr_write_addr_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(I2),
        .Q(mem_gpr_write_addr[1]),
        .R(reset_bool_for_rst));
  FDRE \mem_gpr_write_addr_reg[2] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(I4),
        .Q(mem_gpr_write_addr[2]),
        .R(reset_bool_for_rst));
  FDRE \mem_gpr_write_addr_reg[3] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(I0),
        .Q(mem_gpr_write_addr[3]),
        .R(reset_bool_for_rst));
  FDRE \mem_gpr_write_addr_reg[4] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_gpr_write_addr_reg_n_0_[4] ),
        .Q(mem_gpr_write_addr[4]),
        .R(reset_bool_for_rst));
  FDRE mem_gpr_write_dbg_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[3].OF_Piperun_Stage_n_7 ),
        .Q(mem_gpr_write_dbg),
        .R(flush_pipe));
  FDRE mem_gpr_write_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[3].OF_Piperun_Stage_n_6 ),
        .Q(mem_gpr_write),
        .R(flush_pipe));
  FDRE \mem_instr_reg[0] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[0] ),
        .Q(mem_instr[0]),
        .R(1'b0));
  FDRE \mem_instr_reg[10] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[10] ),
        .Q(mem_instr[10]),
        .R(1'b0));
  FDRE \mem_instr_reg[11] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[11] ),
        .Q(mem_instr[11]),
        .R(1'b0));
  FDRE \mem_instr_reg[12] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[12] ),
        .Q(mem_instr[12]),
        .R(1'b0));
  FDRE \mem_instr_reg[13] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[13] ),
        .Q(mem_instr[13]),
        .R(1'b0));
  FDRE \mem_instr_reg[14] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[14] ),
        .Q(mem_instr[14]),
        .R(1'b0));
  FDRE \mem_instr_reg[15] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[15] ),
        .Q(mem_instr[15]),
        .R(1'b0));
  FDRE \mem_instr_reg[16] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[16] ),
        .Q(mem_instr[16]),
        .R(1'b0));
  FDRE \mem_instr_reg[17] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[17] ),
        .Q(mem_instr[17]),
        .R(1'b0));
  FDRE \mem_instr_reg[18] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[18] ),
        .Q(mem_instr[18]),
        .R(1'b0));
  FDRE \mem_instr_reg[19] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[19] ),
        .Q(mem_instr[19]),
        .R(1'b0));
  FDRE \mem_instr_reg[1] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[1] ),
        .Q(mem_instr[1]),
        .R(1'b0));
  FDRE \mem_instr_reg[20] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[20] ),
        .Q(mem_instr[20]),
        .R(1'b0));
  FDRE \mem_instr_reg[21] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[21] ),
        .Q(mem_instr[21]),
        .R(1'b0));
  FDRE \mem_instr_reg[22] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[22] ),
        .Q(mem_instr[22]),
        .R(1'b0));
  FDRE \mem_instr_reg[23] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[23] ),
        .Q(mem_instr[23]),
        .R(1'b0));
  FDRE \mem_instr_reg[24] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[24] ),
        .Q(mem_instr[24]),
        .R(1'b0));
  FDRE \mem_instr_reg[25] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[25] ),
        .Q(mem_instr[25]),
        .R(1'b0));
  FDRE \mem_instr_reg[26] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[26] ),
        .Q(mem_instr[26]),
        .R(1'b0));
  FDRE \mem_instr_reg[27] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[27] ),
        .Q(mem_instr[27]),
        .R(1'b0));
  FDRE \mem_instr_reg[28] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[28] ),
        .Q(mem_instr[28]),
        .R(1'b0));
  FDRE \mem_instr_reg[29] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[29] ),
        .Q(mem_instr[29]),
        .R(1'b0));
  FDRE \mem_instr_reg[2] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[2] ),
        .Q(mem_instr[2]),
        .R(1'b0));
  FDRE \mem_instr_reg[30] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[30] ),
        .Q(mem_instr[30]),
        .R(1'b0));
  FDRE \mem_instr_reg[31] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[31] ),
        .Q(mem_instr[31]),
        .R(1'b0));
  FDRE \mem_instr_reg[3] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[3] ),
        .Q(mem_instr[3]),
        .R(1'b0));
  FDRE \mem_instr_reg[4] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[4] ),
        .Q(mem_instr[4]),
        .R(1'b0));
  FDRE \mem_instr_reg[5] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[5] ),
        .Q(mem_instr[5]),
        .R(1'b0));
  FDRE \mem_instr_reg[6] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(p_1_in126_in),
        .Q(mem_instr[6]),
        .R(1'b0));
  FDRE \mem_instr_reg[7] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(p_0_in125_in),
        .Q(mem_instr[7]),
        .R(1'b0));
  FDRE \mem_instr_reg[8] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[8] ),
        .Q(mem_instr[8]),
        .R(1'b0));
  FDRE \mem_instr_reg[9] 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(\ex_instr_reg_n_0_[9] ),
        .Q(mem_instr[9]),
        .R(1'b0));
  FDRE mem_is_msr_instr_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(ex_mfsmsr_i),
        .Q(MEM_Sel_MSR),
        .R(reset_bool_for_rst));
  FDRE mem_is_multi_or_load_instr_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(mem_is_multi_or_load_instr0),
        .Q(mem_is_multi_or_load_instr),
        .R(reset_bool_for_rst));
  FDRE mem_jump_taken_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(jump_logic_I1_n_44),
        .Q(mem_jump_taken),
        .R(reset_bool_for_rst));
  FDRE mem_load_store_access_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(mem_load_store_access0),
        .Q(mem_load_store_access),
        .R(reset_bool_for_rst));
  FDRE mem_read_imm_reg_1_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(ex_read_imm_reg_1),
        .Q(mem_read_imm_reg_1),
        .R(reset_bool_for_rst));
  FDRE mem_read_imm_reg_reg
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(ex_read_imm_reg),
        .Q(mem_read_imm_reg),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_valid_i_2
       (.I0(reset_bool_for_rst),
        .I1(wb_gpr_write_i_reg_0),
        .O(mem_valid_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_valid_i_3
       (.I0(ex_Take_Intr_or_Exc),
        .I1(ex_valid),
        .O(mem_valid_i_3_n_0));
  FDRE mem_valid_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[3].OF_Piperun_Stage_n_3 ),
        .Q(mem_valid_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281 mem_wait_on_ready_N_carry_or
       (.lopt(\^lopt_11 ),
        .lopt_1(\^lopt_12 ),
        .lopt_2(\^lopt_13 ),
        .mem_Write_DCache(mem_Write_DCache),
        .mem_databus_ready(mem_databus_ready),
        .mem_load_store_access(mem_load_store_access),
        .mem_valid_reg(mem_valid_reg_n_0),
        .mem_wait_on_ready_N(mem_wait_on_ready_N));
  FDRE of_Take_Interrupt_hold_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[11].OF_Piperun_Stage_n_4 ),
        .Q(of_Take_Interrupt_hold),
        .R(1'b0));
  FDRE of_pause_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Pause),
        .Q(of_pause),
        .R(reset_bool_for_rst));
  FDRE of_read_imm_reg_ii_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[11].OF_Piperun_Stage_n_3 ),
        .Q(of_read_imm_reg_ii),
        .R(1'b0));
  FDRE of_set_MSR_IE_hold_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_MuxCy[3].OF_Piperun_Stage_n_5 ),
        .Q(of_set_MSR_IE_hold_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sign_16_23_inferred_i_1
       (.I0(\EX_Op1_reg[0] [7]),
        .I1(\Using_FPGA.Native_9 [0]),
        .I2(\Using_FPGA.Native_9 [1]),
        .O(in0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \wb_MSR_i[30]_i_1 
       (.I0(\Using_FPGA.Native_20 ),
        .I1(D[2]),
        .I2(D[3]),
        .I3(wb_gpr_write_i_reg_0),
        .I4(D[4]),
        .O(\wb_MSR_i_reg[30] ));
  FDRE wb_PipeRun_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(MEM_PipeRun),
        .Q(WB_PipeRun),
        .R(reset_bool_for_rst));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    wb_exception_i_i_1
       (.I0(mem_valid_reg_n_0),
        .I1(mem_exception_from_ex),
        .O(wb_exception_i_reg_0));
  FDRE wb_exception_i_reg
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_exception_i_reg_0),
        .Q(wb_gpr_write_i_reg_0),
        .R(reset_bool_for_rst));
  FDRE \wb_exception_kind_i_reg[28] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_exception_kind[28]),
        .Q(D[4]),
        .R(reset_bool_for_rst));
  FDRE \wb_exception_kind_i_reg[30] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_exception_kind[30]),
        .Q(D[3]),
        .R(reset_bool_for_rst));
  FDRE \wb_exception_kind_i_reg[31] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_exception_kind[31]),
        .Q(D[2]),
        .R(reset_bool_for_rst));
  FDRE \wb_gpr_write_addr_reg[0] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_gpr_write_addr[0]),
        .Q(\wb_gpr_write_addr_reg_n_0_[0] ),
        .R(reset_bool_for_rst));
  FDRE \wb_gpr_write_addr_reg[1] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_gpr_write_addr[1]),
        .Q(\wb_gpr_write_addr_reg_n_0_[1] ),
        .R(reset_bool_for_rst));
  FDRE \wb_gpr_write_addr_reg[2] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_gpr_write_addr[2]),
        .Q(\wb_gpr_write_addr_reg_n_0_[2] ),
        .R(reset_bool_for_rst));
  FDRE \wb_gpr_write_addr_reg[3] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_gpr_write_addr[3]),
        .Q(\wb_gpr_write_addr_reg_n_0_[3] ),
        .R(reset_bool_for_rst));
  FDRE \wb_gpr_write_addr_reg[4] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_gpr_write_addr[4]),
        .Q(\wb_gpr_write_addr_reg_n_0_[4] ),
        .R(reset_bool_for_rst));
  FDRE wb_gpr_write_dbg_reg
       (.C(Clk),
        .CE(1'b1),
        .D(wb_gpr_write_dbg0),
        .Q(WB_GPR_Wr_Dbg),
        .R(1'b0));
  FDRE wb_gpr_write_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(wb_gpr_write_i0),
        .Q(wb_gpr_write_i),
        .R(1'b0));
  FDRE \wb_instr_reg[0] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[0]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \wb_instr_reg[10] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[10]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \wb_instr_reg[11] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[11]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \wb_instr_reg[12] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[12]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \wb_instr_reg[13] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[13]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \wb_instr_reg[14] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[14]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \wb_instr_reg[15] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[15]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \wb_instr_reg[16] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[16]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \wb_instr_reg[17] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[17]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \wb_instr_reg[18] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[18]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \wb_instr_reg[19] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[19]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \wb_instr_reg[1] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[1]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \wb_instr_reg[20] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[20]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \wb_instr_reg[21] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[21]),
        .Q(D[39]),
        .R(1'b0));
  FDRE \wb_instr_reg[22] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[22]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \wb_instr_reg[23] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[23]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \wb_instr_reg[24] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[24]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \wb_instr_reg[25] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[25]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \wb_instr_reg[26] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[26]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \wb_instr_reg[27] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[27]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \wb_instr_reg[28] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[28]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \wb_instr_reg[29] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[29]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \wb_instr_reg[2] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[2]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \wb_instr_reg[30] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \wb_instr_reg[31] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[31]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \wb_instr_reg[3] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[3]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \wb_instr_reg[4] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[4]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \wb_instr_reg[5] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[5]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \wb_instr_reg[6] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[6]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \wb_instr_reg[7] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[7]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \wb_instr_reg[8] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[8]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \wb_instr_reg[9] 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(mem_instr[9]),
        .Q(D[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wb_reset_reg
       (.C(Clk),
        .CE(1'b1),
        .D(reset_bool_for_rst),
        .Q(wb_reset),
        .R(1'b0));
  FDRE wb_valid_reg
       (.C(Clk),
        .CE(1'b1),
        .D(mem_PipeRun_carry_and_n_1),
        .Q(wb_valid_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache
   (new_tag_bits,
    icache_data_strobe,
    \M_AXI_IC_ARADDR[31] ,
    A__0,
    \req_Addr_reg[27]_0 ,
    valid_Req,
    ex_mbar_stall_no_sleep_1_reg,
    icache_idle,
    Q,
    DATA_OUTA,
    \Using_FPGA.Native ,
    Clk,
    ENB1_out,
    D,
    sync_reset,
    E,
    \Use_Async_Reset.sync_reset_reg ,
    \wb_MSR_i_reg[26] ,
    M_AXI_IC_RLAST,
    M_AXI_IC_ARREADY,
    M_AXI_IC_RVALID,
    if_fetch_in_progress,
    \EX_Op1_reg[17] ,
    M_AXI_IC_RDATA,
    \if_pc_reg[0] );
  output [0:0]new_tag_bits;
  output icache_data_strobe;
  output [37:0]\M_AXI_IC_ARADDR[31] ;
  output A__0;
  output \req_Addr_reg[27]_0 ;
  output valid_Req;
  output ex_mbar_stall_no_sleep_1_reg;
  output icache_idle;
  output [29:0]Q;
  output [0:31]DATA_OUTA;
  output [31:0]\Using_FPGA.Native ;
  input Clk;
  input ENB1_out;
  input [29:0]D;
  input sync_reset;
  input [0:0]E;
  input \Use_Async_Reset.sync_reset_reg ;
  input \wb_MSR_i_reg[26] ;
  input M_AXI_IC_RLAST;
  input M_AXI_IC_ARREADY;
  input M_AXI_IC_RVALID;
  input if_fetch_in_progress;
  input [10:0]\EX_Op1_reg[17] ;
  input [31:0]M_AXI_IC_RDATA;
  input [29:0]\if_pc_reg[0] ;

  wire [0:13]A;
  wire [0:10]ADDRB;
  wire A__0;
  wire [1:13]B;
  wire Cache_Interface_I1_n_36;
  wire Cache_Interface_I1_n_38;
  wire Cache_Interface_I1_n_64;
  wire Cache_Interface_I1_n_65;
  wire Cache_Interface_I1_n_66;
  wire Cache_Interface_I1_n_67;
  wire Cache_Interface_I1_n_68;
  wire Cache_Interface_I1_n_69;
  wire Clk;
  wire [29:0]D;
  wire [0:31]DATA_OUTA;
  wire [0:0]E;
  wire ENB1_out;
  wire [10:0]\EX_Op1_reg[17] ;
  wire \FSM_sequential_cache_state[0]_i_2_n_0 ;
  wire [37:0]\M_AXI_IC_ARADDR[31] ;
  wire M_AXI_IC_ARREADY;
  wire [31:0]M_AXI_IC_RDATA;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RVALID;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[0] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[17] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[18] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[19] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[1] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[20] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[21] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[22] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[23] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[24] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[25] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[26] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[27] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[2] ;
  wire \Not_Using_TLBS.instr_Addr_1_reg_n_0_[3] ;
  wire [29:0]Q;
  wire Read_Req;
  wire Tag_RAM_Module_n_14;
  wire Trace_ICache_Hit0;
  wire \Use_Async_Reset.sync_reset_reg ;
  wire \Use_XX_Accesses.xx_wait_for_data_reg_n_0 ;
  wire [31:0]\Using_FPGA.Native ;
  wire [0:12]addr_Tag_Bits;
  wire [0:12]addr_Tag_Bits_next;
  wire cache_req_raw;
  (* RTL_KEEP = "yes" *) wire [2:0]cache_state__0;
  wire [0:1]cacheline_cnt;
  wire ex_mbar_stall_no_sleep_1_reg;
  wire icache_data_strobe;
  wire icache_idle;
  wire icache_miss_hold;
  wire if_fetch_in_progress;
  wire [29:0]\if_pc_reg[0] ;
  wire [0:31]incoming_data;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire [0:12]new_data_addr;
  wire [0:0]new_tag_bits;
  wire [0:3]new_tag_bits0_out;
  wire [1:0]p_0_in;
  wire p_20_out;
  wire read_data_stall;
  wire read_stream_valid;
  wire read_stream_valid_reg_n_0;
  wire read_victim_valid;
  wire read_victim_valid_reg_n_0;
  wire \req_Addr_reg[27]_0 ;
  wire \req_Addr_reg_n_0_[17] ;
  wire \req_Addr_reg_n_0_[18] ;
  wire \req_Addr_reg_n_0_[19] ;
  wire \req_Addr_reg_n_0_[20] ;
  wire \req_Addr_reg_n_0_[21] ;
  wire \req_Addr_reg_n_0_[22] ;
  wire \req_Addr_reg_n_0_[23] ;
  wire \req_Addr_reg_n_0_[24] ;
  wire \req_Addr_reg_n_0_[25] ;
  wire \req_Addr_reg_n_0_[26] ;
  wire \req_Addr_reg_n_0_[27] ;
  wire sync_reset;
  wire tag_ok_without_parity;
  wire update_idle;
  wire [0:3]valid_Bits;
  wire [0:3]valid_Bits_1;
  wire valid_Req;
  wire valid_addr_strobe_q;
  wire valid_req_1st;
  wire \wb_MSR_i_reg[26] ;
  wire word_is_valid;
  wire xx_wait_for_data_postponed;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cache_Interface__parameterized1 Cache_Interface_I1
       (.ADDRBWRADDR({ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10]}),
        .Carry_IN(valid_Req),
        .Carry_OUT(tag_ok_without_parity),
        .Clk(Clk),
        .D({valid_Bits[0],valid_Bits[1],valid_Bits[2],valid_Bits[3]}),
        .DIBDI({new_tag_bits0_out[0],new_tag_bits0_out[1],new_tag_bits0_out[2],new_tag_bits0_out[3],new_tag_bits}),
        .E(p_20_out),
        .\EX_Op1_reg[17] (\EX_Op1_reg[17] ),
        .\FSM_sequential_cache_state_reg[0] (Cache_Interface_I1_n_67),
        .\FSM_sequential_cache_state_reg[1] (Cache_Interface_I1_n_66),
        .\FSM_sequential_cache_state_reg[2] (Cache_Interface_I1_n_65),
        .\FSM_sequential_cache_state_reg[2]_0 (\FSM_sequential_cache_state[0]_i_2_n_0 ),
        .\M_AXI_IC_ARADDR[31] (\M_AXI_IC_ARADDR[31] [37:4]),
        .M_AXI_IC_ARREADY(M_AXI_IC_ARREADY),
        .M_AXI_IC_RLAST(M_AXI_IC_RLAST),
        .M_AXI_IC_RVALID(M_AXI_IC_RVALID),
        .Q({\Not_Using_TLBS.instr_Addr_1_reg_n_0_[0] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[1] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[2] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[3] ,B[1],B[2],B[3],B[4],B[5],B[6],B[7],B[8],B[9],B[10],B[11],B[12],B[13],\Not_Using_TLBS.instr_Addr_1_reg_n_0_[17] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[18] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[19] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[20] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[21] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[22] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[23] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[24] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[25] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[26] ,\Not_Using_TLBS.instr_Addr_1_reg_n_0_[27] ,p_0_in}),
        .Read_Req(Read_Req),
        .\Use_XX_Accesses.xx_wait_for_data_postponed_reg (Cache_Interface_I1_n_64),
        .\Use_XX_Accesses.xx_wait_for_data_reg (Cache_Interface_I1_n_36),
        .\Use_XX_Accesses.xx_wait_for_data_reg_0 (\Use_XX_Accesses.xx_wait_for_data_reg_n_0 ),
        .cache_req_raw(cache_req_raw),
        .cacheline_cnt(cacheline_cnt),
        .\cacheline_cnt_reg[0] (Cache_Interface_I1_n_68),
        .\cacheline_cnt_reg[1] (Cache_Interface_I1_n_69),
        .ex_mbar_stall_no_sleep_1_reg(ex_mbar_stall_no_sleep_1_reg),
        .icache_idle(icache_idle),
        .icache_miss_hold(icache_miss_hold),
        .icache_miss_hold_reg(Cache_Interface_I1_n_38),
        .if_fetch_in_progress(if_fetch_in_progress),
        .in0(cache_state__0),
        .new_data_addr({new_data_addr[11],new_data_addr[12]}),
        .\new_tag_addr_reg[0] ({new_data_addr[0],new_data_addr[1],new_data_addr[2],new_data_addr[3],new_data_addr[4],new_data_addr[5],new_data_addr[6],new_data_addr[7],new_data_addr[8],new_data_addr[9],new_data_addr[10]}),
        .out(cache_state__0),
        .read_data_stall(read_data_stall),
        .read_stream_valid(read_stream_valid),
        .read_stream_valid_reg(read_stream_valid_reg_n_0),
        .read_victim_valid(read_victim_valid),
        .read_victim_valid_reg(read_victim_valid_reg_n_0),
        .sync_reset(sync_reset),
        .update_idle(update_idle),
        .\valid_Bits_1_reg[0] ({valid_Bits_1[0],valid_Bits_1[1],valid_Bits_1[2],valid_Bits_1[3]}),
        .valid_Req_XX_reg(\req_Addr_reg[27]_0 ),
        .valid_addr_strobe_q(valid_addr_strobe_q),
        .xx_wait_for_data_postponed(xx_wait_for_data_postponed));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5 Data_RAM_Module
       (.ADDRBWRADDR({new_data_addr[0],new_data_addr[1],new_data_addr[2],new_data_addr[3],new_data_addr[4],new_data_addr[5],new_data_addr[6],new_data_addr[7],new_data_addr[8],new_data_addr[9],new_data_addr[10],new_data_addr[11],new_data_addr[12]}),
        .Clk(Clk),
        .D({incoming_data[0],incoming_data[1],incoming_data[2],incoming_data[3],incoming_data[4],incoming_data[5],incoming_data[6],incoming_data[7],incoming_data[8],incoming_data[9],incoming_data[10],incoming_data[11],incoming_data[12],incoming_data[13],incoming_data[14],incoming_data[15],incoming_data[16],incoming_data[17],incoming_data[18],incoming_data[19],incoming_data[20],incoming_data[21],incoming_data[22],incoming_data[23],incoming_data[24],incoming_data[25],incoming_data[26],incoming_data[27],incoming_data[28],incoming_data[29],incoming_data[30],incoming_data[31]}),
        .DATA_OUTA(DATA_OUTA),
        .ENB(new_tag_bits),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (D[12:0]),
        .read_stream_valid_reg(read_stream_valid_reg_n_0),
        .read_victim_valid_reg(read_victim_valid_reg_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cache_state[0]_i_2 
       (.I0(cache_state__0[2]),
        .I1(cache_state__0[0]),
        .O(\FSM_sequential_cache_state[0]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cache_state_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_67),
        .Q(cache_state__0[0]),
        .R(sync_reset));
  (* FSM_ENCODED_STATES = "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cache_state_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_66),
        .Q(cache_state__0[1]),
        .R(sync_reset));
  (* FSM_ENCODED_STATES = "victim_wait_on_idle:011,handle_victim_hit:100,read_from_stream:010,stream_wait_on_idle:001,idle:000,dvm_sync_msg_done:1001,wait_for_wic_to_update_cache:0111,wait_for_dvm_msg_done:1000,wait_for_dvm_msg_granted:0110,wait_for_dvm_msg_started:0101" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cache_state_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_65),
        .Q(cache_state__0[2]),
        .R(sync_reset));
  LUT1 #(
    .INIT(2'h1)) 
    M_AXI_IC_RREADY_INST_0
       (.I0(read_data_stall),
        .O(\M_AXI_IC_ARADDR[31] [3]));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[0] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[10] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(B[7]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[11] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(B[8]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[12] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(B[9]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[13] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(B[10]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[14] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(B[11]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[15] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(B[12]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[16] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(B[13]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[17] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[17] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[18] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[18] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[19] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[19] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[1] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[20] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[20] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[21] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[21] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[22] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[22] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[23] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[23] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[24] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[24] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[25] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[25] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[26] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[26] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[27] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[27] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[28] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_0_in[1]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[29] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_0_in[0]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[2] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[3] ),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(B[1]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(B[2]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(B[3]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(B[4]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(B[5]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.instr_Addr_1_reg[9] 
       (.C(Clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(B[6]),
        .R(sync_reset));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[10] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[11] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[12] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[13] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[14] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[15] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[16] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[18] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[19] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[1] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[20] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[21] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[22] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[23] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[24] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[25] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[26] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[27] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[2] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[3] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[4] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[5] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[6] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[7] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[8] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \Not_Using_TLBS.last_Valid_Instr_Addr_reg[9] 
       (.C(Clk),
        .CE(E),
        .D(\if_pc_reg[0] [20]),
        .Q(Q[20]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3 Tag_RAM_Module
       (.A(A),
        .ADDRBWRADDR({ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10]}),
        .Clk(Clk),
        .D(D[12:2]),
        .DIBDI({new_tag_bits0_out[0],new_tag_bits0_out[1],new_tag_bits0_out[2],new_tag_bits0_out[3],new_tag_bits,addr_Tag_Bits[0],addr_Tag_Bits[1],addr_Tag_Bits[2],addr_Tag_Bits[3],addr_Tag_Bits[4],addr_Tag_Bits[5],addr_Tag_Bits[6],addr_Tag_Bits[7],addr_Tag_Bits[8],addr_Tag_Bits[9],addr_Tag_Bits[10]}),
        .ENB1_out(ENB1_out),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] (Q[1:0]),
        .Q({addr_Tag_Bits[11],addr_Tag_Bits[12]}),
        .Trace_ICache_Rdy_reg(Tag_RAM_Module_n_14));
  FDRE Trace_ICache_Hit_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_ICache_Hit0),
        .Q(\M_AXI_IC_ARADDR[31] [1]),
        .R(sync_reset));
  FDRE Trace_ICache_Rdy_reg
       (.C(Clk),
        .CE(1'b1),
        .D(icache_data_strobe),
        .Q(\M_AXI_IC_ARADDR[31] [0]),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h8)) 
    Trace_ICache_Req_i_1
       (.I0(valid_Req),
        .I1(valid_addr_strobe_q),
        .O(valid_req_1st));
  FDRE Trace_ICache_Req_reg
       (.C(Clk),
        .CE(1'b1),
        .D(valid_req_1st),
        .Q(\M_AXI_IC_ARADDR[31] [2]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[0] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[0]),
        .Q(\Using_FPGA.Native [31]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[10] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[10]),
        .Q(\Using_FPGA.Native [21]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[11] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[11]),
        .Q(\Using_FPGA.Native [20]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[12] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[12]),
        .Q(\Using_FPGA.Native [19]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[13] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[13]),
        .Q(\Using_FPGA.Native [18]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[14] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[14]),
        .Q(\Using_FPGA.Native [17]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[15] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[15]),
        .Q(\Using_FPGA.Native [16]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[16] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[16]),
        .Q(\Using_FPGA.Native [15]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[17] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[17]),
        .Q(\Using_FPGA.Native [14]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[18] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[18]),
        .Q(\Using_FPGA.Native [13]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[19] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[19]),
        .Q(\Using_FPGA.Native [12]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[1] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[1]),
        .Q(\Using_FPGA.Native [30]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[20] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[20]),
        .Q(\Using_FPGA.Native [11]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[21] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[21]),
        .Q(\Using_FPGA.Native [10]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[22] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[22]),
        .Q(\Using_FPGA.Native [9]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[23] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[23]),
        .Q(\Using_FPGA.Native [8]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[24] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[24]),
        .Q(\Using_FPGA.Native [7]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[25] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[25]),
        .Q(\Using_FPGA.Native [6]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[26] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[26]),
        .Q(\Using_FPGA.Native [5]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[27] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[27]),
        .Q(\Using_FPGA.Native [4]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[28] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[28]),
        .Q(\Using_FPGA.Native [3]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[29] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[29]),
        .Q(\Using_FPGA.Native [2]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[2] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[2]),
        .Q(\Using_FPGA.Native [29]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[30] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[30]),
        .Q(\Using_FPGA.Native [1]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[31] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[31]),
        .Q(\Using_FPGA.Native [0]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[3] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[3]),
        .Q(\Using_FPGA.Native [28]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[4] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[4]),
        .Q(\Using_FPGA.Native [27]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[5] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[5]),
        .Q(\Using_FPGA.Native [26]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[6] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[6]),
        .Q(\Using_FPGA.Native [25]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[7] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[7]),
        .Q(\Using_FPGA.Native [24]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[8] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[8]),
        .Q(\Using_FPGA.Native [23]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_data_reg[9] 
       (.C(Clk),
        .CE(p_20_out),
        .D(incoming_data[9]),
        .Q(\Using_FPGA.Native [22]),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_valid_data_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(p_20_out),
        .Q(A__0),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_wait_for_data_postponed_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_64),
        .Q(xx_wait_for_data_postponed),
        .R(sync_reset));
  FDRE \Use_XX_Accesses.xx_wait_for_data_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_36),
        .Q(\Use_XX_Accesses.xx_wait_for_data_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2 \Using_FPGA_FSL_1.tag_hit_comparator 
       (.A(A),
        .Carry_IN(valid_Req),
        .Carry_OUT(tag_ok_without_parity),
        .E(cache_req_raw),
        .Q({B[1],B[2],B[3],B[4],B[5],B[6],B[7],B[8],B[9],B[10],B[11],B[12],B[13]}),
        .Read_Req(Read_Req),
        .Trace_ICache_Hit0(Trace_ICache_Hit0),
        .\cacheline_cnt_reg[1] (update_idle),
        .icache_miss_hold(icache_miss_hold),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(Tag_RAM_Module_n_14),
        .lopt_3(lopt_2),
        .lopt_4(lopt_3),
        .lopt_5(lopt_4),
        .read_stream_valid_reg(read_stream_valid_reg_n_0),
        .read_victim_valid_reg(read_victim_valid_reg_n_0),
        .valid_Req_XX_reg(\req_Addr_reg[27]_0 ),
        .valid_addr_strobe_q(valid_addr_strobe_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4 \Using_XX_Access_Part2.carry_or_I1 
       (.A__0(A__0),
        .icache_data_strobe(icache_data_strobe),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .lopt_2(lopt_4),
        .word_is_valid(word_is_valid));
  FDRE \addr_Tag_Bits_reg[0] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[0]),
        .Q(addr_Tag_Bits[0]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[10] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[10]),
        .Q(addr_Tag_Bits[10]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[11] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[11]),
        .Q(addr_Tag_Bits[11]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[12] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[12]),
        .Q(addr_Tag_Bits[12]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[1] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[1]),
        .Q(addr_Tag_Bits[1]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[2] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[2]),
        .Q(addr_Tag_Bits[2]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[3] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[3]),
        .Q(addr_Tag_Bits[3]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[4] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[4]),
        .Q(addr_Tag_Bits[4]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[5] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[5]),
        .Q(addr_Tag_Bits[5]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[6] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[6]),
        .Q(addr_Tag_Bits[6]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[7] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[7]),
        .Q(addr_Tag_Bits[7]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[8] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[8]),
        .Q(addr_Tag_Bits[8]),
        .R(1'b0));
  FDRE \addr_Tag_Bits_reg[9] 
       (.C(Clk),
        .CE(update_idle),
        .D(addr_Tag_Bits_next[9]),
        .Q(addr_Tag_Bits[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect cache_valid_bit_detect_I1
       (.Carry_OUT(tag_ok_without_parity),
        .\Using_FPGA.Native (Tag_RAM_Module_n_14),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .word_is_valid(word_is_valid));
  FDRE \cacheline_cnt_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_68),
        .Q(cacheline_cnt[0]),
        .R(sync_reset));
  FDRE \cacheline_cnt_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_69),
        .Q(cacheline_cnt[1]),
        .R(sync_reset));
  FDRE icache_miss_hold_reg
       (.C(Clk),
        .CE(1'b1),
        .D(Cache_Interface_I1_n_38),
        .Q(icache_miss_hold),
        .R(1'b0));
  FDRE \new_tag_addr_reg[0] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[17] ),
        .Q(new_data_addr[0]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[10] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[27] ),
        .Q(new_data_addr[10]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[1] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[18] ),
        .Q(new_data_addr[1]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[2] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[19] ),
        .Q(new_data_addr[2]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[3] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[20] ),
        .Q(new_data_addr[3]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[4] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[21] ),
        .Q(new_data_addr[4]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[5] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[22] ),
        .Q(new_data_addr[5]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[6] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[23] ),
        .Q(new_data_addr[6]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[7] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[24] ),
        .Q(new_data_addr[7]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[8] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[25] ),
        .Q(new_data_addr[8]),
        .R(1'b0));
  FDRE \new_tag_addr_reg[9] 
       (.C(Clk),
        .CE(update_idle),
        .D(\req_Addr_reg_n_0_[26] ),
        .Q(new_data_addr[9]),
        .R(1'b0));
  FDRE read_data_stall_reg
       (.C(Clk),
        .CE(1'b1),
        .D(read_victim_valid_reg_n_0),
        .Q(read_data_stall),
        .R(sync_reset));
  FDRE read_stream_valid_reg
       (.C(Clk),
        .CE(1'b1),
        .D(read_stream_valid),
        .Q(read_stream_valid_reg_n_0),
        .R(sync_reset));
  FDRE read_victim_valid_reg
       (.C(Clk),
        .CE(1'b1),
        .D(read_victim_valid),
        .Q(read_victim_valid_reg_n_0),
        .R(sync_reset));
  FDRE \req_Addr_reg[10] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[7]),
        .Q(addr_Tag_Bits_next[6]),
        .R(sync_reset));
  FDRE \req_Addr_reg[11] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[8]),
        .Q(addr_Tag_Bits_next[7]),
        .R(sync_reset));
  FDRE \req_Addr_reg[12] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[9]),
        .Q(addr_Tag_Bits_next[8]),
        .R(sync_reset));
  FDRE \req_Addr_reg[13] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[10]),
        .Q(addr_Tag_Bits_next[9]),
        .R(sync_reset));
  FDRE \req_Addr_reg[14] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[11]),
        .Q(addr_Tag_Bits_next[10]),
        .R(sync_reset));
  FDRE \req_Addr_reg[15] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[12]),
        .Q(addr_Tag_Bits_next[11]),
        .R(sync_reset));
  FDRE \req_Addr_reg[16] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[13]),
        .Q(addr_Tag_Bits_next[12]),
        .R(sync_reset));
  FDRE \req_Addr_reg[17] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[17] ),
        .Q(\req_Addr_reg_n_0_[17] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[18] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[18] ),
        .Q(\req_Addr_reg_n_0_[18] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[19] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[19] ),
        .Q(\req_Addr_reg_n_0_[19] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[20] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[20] ),
        .Q(\req_Addr_reg_n_0_[20] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[21] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[21] ),
        .Q(\req_Addr_reg_n_0_[21] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[22] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[22] ),
        .Q(\req_Addr_reg_n_0_[22] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[23] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[23] ),
        .Q(\req_Addr_reg_n_0_[23] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[24] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[24] ),
        .Q(\req_Addr_reg_n_0_[24] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[25] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[25] ),
        .Q(\req_Addr_reg_n_0_[25] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[26] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[26] ),
        .Q(\req_Addr_reg_n_0_[26] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[27] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(\Not_Using_TLBS.instr_Addr_1_reg_n_0_[27] ),
        .Q(\req_Addr_reg_n_0_[27] ),
        .R(sync_reset));
  FDRE \req_Addr_reg[4] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[1]),
        .Q(addr_Tag_Bits_next[0]),
        .R(sync_reset));
  FDRE \req_Addr_reg[5] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[2]),
        .Q(addr_Tag_Bits_next[1]),
        .R(sync_reset));
  FDRE \req_Addr_reg[6] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[3]),
        .Q(addr_Tag_Bits_next[2]),
        .R(sync_reset));
  FDRE \req_Addr_reg[7] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[4]),
        .Q(addr_Tag_Bits_next[3]),
        .R(sync_reset));
  FDRE \req_Addr_reg[8] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[5]),
        .Q(addr_Tag_Bits_next[4]),
        .R(sync_reset));
  FDRE \req_Addr_reg[9] 
       (.C(Clk),
        .CE(cache_req_raw),
        .D(B[6]),
        .Q(addr_Tag_Bits_next[5]),
        .R(sync_reset));
  FDRE \valid_Bits_1_reg[0] 
       (.C(Clk),
        .CE(new_tag_bits),
        .D(valid_Bits[0]),
        .Q(valid_Bits_1[0]),
        .R(update_idle));
  FDRE \valid_Bits_1_reg[1] 
       (.C(Clk),
        .CE(new_tag_bits),
        .D(valid_Bits[1]),
        .Q(valid_Bits_1[1]),
        .R(update_idle));
  FDRE \valid_Bits_1_reg[2] 
       (.C(Clk),
        .CE(new_tag_bits),
        .D(valid_Bits[2]),
        .Q(valid_Bits_1[2]),
        .R(update_idle));
  FDRE \valid_Bits_1_reg[3] 
       (.C(Clk),
        .CE(new_tag_bits),
        .D(valid_Bits[3]),
        .Q(valid_Bits_1[3]),
        .R(update_idle));
  FDRE valid_Req_XX_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Use_Async_Reset.sync_reset_reg ),
        .Q(\req_Addr_reg[27]_0 ),
        .R(1'b0));
  FDRE valid_Req_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\wb_MSR_i_reg[26] ),
        .Q(valid_Req),
        .R(1'b0));
  FDRE valid_addr_strobe_q_reg
       (.C(Clk),
        .CE(1'b1),
        .D(E),
        .Q(valid_addr_strobe_q),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L
   (D,
    EX_PipeRun,
    SRI);
  output [0:0]D;
  input EX_PipeRun;
  input SRI;

  wire [0:0]D;
  wire EX_PipeRun;
  wire SRI;

  (* box_type = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.DI(EX_PipeRun),
        .O(D),
        .SRI(SRI));
endmodule

(* ORIG_REF_NAME = "MB_AND2B1L" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_272
   (if_ready,
    ib_Ready_MMU,
    if_missed_fetch);
  output if_ready;
  input ib_Ready_MMU;
  input if_missed_fetch;

  wire ib_Ready_MMU;
  wire if_missed_fetch;
  wire if_ready;

  (* box_type = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.DI(ib_Ready_MMU),
        .O(if_ready),
        .SRI(if_missed_fetch));
endmodule

(* ORIG_REF_NAME = "MB_AND2B1L" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_29
   (E,
    mem_tag_miss_without_parity,
    mem_valid_req_XX_reg);
  output [0:0]E;
  input mem_tag_miss_without_parity;
  input mem_valid_req_XX_reg;

  wire [0:0]E;
  wire SRI;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req_XX_reg;

  (* box_type = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.DI(mem_tag_miss_without_parity),
        .O(E),
        .SRI(SRI));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__209 
       (.I0(mem_valid_req_XX_reg),
        .O(SRI));
endmodule

(* ORIG_REF_NAME = "MB_AND2B1L" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L_30
   (mem_cache_hit_pending,
    in0,
    mem_tag_hit_without_parity,
    \Using_FPGA.Native_0 ,
    use_cacheline_copy,
    A,
    delay_update_idle_reg,
    mem_read_cache_miss,
    EX_PipeRun);
  output mem_cache_hit_pending;
  output in0;
  input mem_tag_hit_without_parity;
  input \Using_FPGA.Native_0 ;
  input use_cacheline_copy;
  input A;
  input delay_update_idle_reg;
  input mem_read_cache_miss;
  input EX_PipeRun;

  wire A;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_0 ;
  wire delay_update_idle_reg;
  wire in0;
  wire mem_cache_hit_pending;
  wire mem_read_cache_miss;
  wire mem_tag_hit_without_parity;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  AND2B1L #(
    .IS_SRI_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.DI(mem_tag_hit_without_parity),
        .O(mem_cache_hit_pending),
        .SRI(\Using_FPGA.Native_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEEEE)) 
    use_cacheline_copy_cmb_inferred_i_1
       (.I0(mem_cache_hit_pending),
        .I1(use_cacheline_copy),
        .I2(A),
        .I3(delay_update_idle_reg),
        .I4(mem_read_cache_miss),
        .I5(EX_PipeRun),
        .O(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE
   (\LOCKSTEP_Out_reg[2914] ,
    MEM_PipeRun,
    wb_PC_II_31,
    Clk);
  output [0:0]\LOCKSTEP_Out_reg[2914] ;
  input MEM_PipeRun;
  input wb_PC_II_31;
  input Clk;

  wire Clk;
  wire [0:0]\LOCKSTEP_Out_reg[2914] ;
  wire MEM_PipeRun;
  wire wb_PC_II_31;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_31),
        .Q(\LOCKSTEP_Out_reg[2914] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513
   (\LOCKSTEP_Out_reg[2924] ,
    MEM_PipeRun,
    wb_PC_II_21,
    Clk);
  output \LOCKSTEP_Out_reg[2924] ;
  input MEM_PipeRun;
  input wb_PC_II_21;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2924] ;
  wire MEM_PipeRun;
  wire wb_PC_II_21;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_21),
        .Q(\LOCKSTEP_Out_reg[2924] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516
   (\LOCKSTEP_Out_reg[2925] ,
    MEM_PipeRun,
    wb_PC_II_20,
    Clk);
  output \LOCKSTEP_Out_reg[2925] ;
  input MEM_PipeRun;
  input wb_PC_II_20;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2925] ;
  wire MEM_PipeRun;
  wire wb_PC_II_20;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_20),
        .Q(\LOCKSTEP_Out_reg[2925] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519
   (\LOCKSTEP_Out_reg[2926] ,
    MEM_PipeRun,
    wb_PC_II_19,
    Clk);
  output \LOCKSTEP_Out_reg[2926] ;
  input MEM_PipeRun;
  input wb_PC_II_19;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2926] ;
  wire MEM_PipeRun;
  wire wb_PC_II_19;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_19),
        .Q(\LOCKSTEP_Out_reg[2926] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522
   (\LOCKSTEP_Out_reg[2927] ,
    MEM_PipeRun,
    wb_PC_II_18,
    Clk);
  output \LOCKSTEP_Out_reg[2927] ;
  input MEM_PipeRun;
  input wb_PC_II_18;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2927] ;
  wire MEM_PipeRun;
  wire wb_PC_II_18;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_18),
        .Q(\LOCKSTEP_Out_reg[2927] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525
   (\LOCKSTEP_Out_reg[2928] ,
    MEM_PipeRun,
    wb_PC_II_17,
    Clk);
  output \LOCKSTEP_Out_reg[2928] ;
  input MEM_PipeRun;
  input wb_PC_II_17;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2928] ;
  wire MEM_PipeRun;
  wire wb_PC_II_17;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_17),
        .Q(\LOCKSTEP_Out_reg[2928] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528
   (\LOCKSTEP_Out_reg[2929] ,
    MEM_PipeRun,
    wb_PC_II_16,
    Clk);
  output \LOCKSTEP_Out_reg[2929] ;
  input MEM_PipeRun;
  input wb_PC_II_16;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2929] ;
  wire MEM_PipeRun;
  wire wb_PC_II_16;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_16),
        .Q(\LOCKSTEP_Out_reg[2929] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531
   (\LOCKSTEP_Out_reg[2930] ,
    MEM_PipeRun,
    wb_PC_II_15,
    Clk);
  output \LOCKSTEP_Out_reg[2930] ;
  input MEM_PipeRun;
  input wb_PC_II_15;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2930] ;
  wire MEM_PipeRun;
  wire wb_PC_II_15;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_15),
        .Q(\LOCKSTEP_Out_reg[2930] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534
   (\LOCKSTEP_Out_reg[2931] ,
    MEM_PipeRun,
    wb_PC_II_14,
    Clk);
  output \LOCKSTEP_Out_reg[2931] ;
  input MEM_PipeRun;
  input wb_PC_II_14;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2931] ;
  wire MEM_PipeRun;
  wire wb_PC_II_14;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_14),
        .Q(\LOCKSTEP_Out_reg[2931] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537
   (\LOCKSTEP_Out_reg[2932] ,
    MEM_PipeRun,
    wb_PC_II_13,
    Clk);
  output \LOCKSTEP_Out_reg[2932] ;
  input MEM_PipeRun;
  input wb_PC_II_13;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2932] ;
  wire MEM_PipeRun;
  wire wb_PC_II_13;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_13),
        .Q(\LOCKSTEP_Out_reg[2932] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540
   (\LOCKSTEP_Out_reg[2933] ,
    MEM_PipeRun,
    wb_PC_II_12,
    Clk);
  output \LOCKSTEP_Out_reg[2933] ;
  input MEM_PipeRun;
  input wb_PC_II_12;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2933] ;
  wire MEM_PipeRun;
  wire wb_PC_II_12;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_12),
        .Q(\LOCKSTEP_Out_reg[2933] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543
   (\LOCKSTEP_Out_reg[2915] ,
    MEM_PipeRun,
    wb_PC_II_30,
    Clk);
  output \LOCKSTEP_Out_reg[2915] ;
  input MEM_PipeRun;
  input wb_PC_II_30;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2915] ;
  wire MEM_PipeRun;
  wire wb_PC_II_30;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_30),
        .Q(\LOCKSTEP_Out_reg[2915] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546
   (\LOCKSTEP_Out_reg[2934] ,
    MEM_PipeRun,
    wb_PC_II_11,
    Clk);
  output \LOCKSTEP_Out_reg[2934] ;
  input MEM_PipeRun;
  input wb_PC_II_11;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2934] ;
  wire MEM_PipeRun;
  wire wb_PC_II_11;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_11),
        .Q(\LOCKSTEP_Out_reg[2934] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549
   (\LOCKSTEP_Out_reg[2935] ,
    MEM_PipeRun,
    wb_PC_II_10,
    Clk);
  output \LOCKSTEP_Out_reg[2935] ;
  input MEM_PipeRun;
  input wb_PC_II_10;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2935] ;
  wire MEM_PipeRun;
  wire wb_PC_II_10;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_10),
        .Q(\LOCKSTEP_Out_reg[2935] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552
   (\LOCKSTEP_Out_reg[2936] ,
    MEM_PipeRun,
    wb_PC_II_9,
    Clk);
  output \LOCKSTEP_Out_reg[2936] ;
  input MEM_PipeRun;
  input wb_PC_II_9;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2936] ;
  wire MEM_PipeRun;
  wire wb_PC_II_9;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_9),
        .Q(\LOCKSTEP_Out_reg[2936] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555
   (\LOCKSTEP_Out_reg[2937] ,
    MEM_PipeRun,
    wb_PC_II_8,
    Clk);
  output \LOCKSTEP_Out_reg[2937] ;
  input MEM_PipeRun;
  input wb_PC_II_8;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2937] ;
  wire MEM_PipeRun;
  wire wb_PC_II_8;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_8),
        .Q(\LOCKSTEP_Out_reg[2937] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558
   (\LOCKSTEP_Out_reg[2938] ,
    MEM_PipeRun,
    wb_PC_II_7,
    Clk);
  output \LOCKSTEP_Out_reg[2938] ;
  input MEM_PipeRun;
  input wb_PC_II_7;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2938] ;
  wire MEM_PipeRun;
  wire wb_PC_II_7;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_7),
        .Q(\LOCKSTEP_Out_reg[2938] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561
   (\LOCKSTEP_Out_reg[2939] ,
    MEM_PipeRun,
    wb_PC_II_6,
    Clk);
  output \LOCKSTEP_Out_reg[2939] ;
  input MEM_PipeRun;
  input wb_PC_II_6;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2939] ;
  wire MEM_PipeRun;
  wire wb_PC_II_6;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_6),
        .Q(\LOCKSTEP_Out_reg[2939] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564
   (\LOCKSTEP_Out_reg[2940] ,
    MEM_PipeRun,
    wb_PC_II_5,
    Clk);
  output \LOCKSTEP_Out_reg[2940] ;
  input MEM_PipeRun;
  input wb_PC_II_5;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2940] ;
  wire MEM_PipeRun;
  wire wb_PC_II_5;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_5),
        .Q(\LOCKSTEP_Out_reg[2940] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567
   (\LOCKSTEP_Out_reg[2941] ,
    MEM_PipeRun,
    wb_PC_II_4,
    Clk);
  output \LOCKSTEP_Out_reg[2941] ;
  input MEM_PipeRun;
  input wb_PC_II_4;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2941] ;
  wire MEM_PipeRun;
  wire wb_PC_II_4;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_4),
        .Q(\LOCKSTEP_Out_reg[2941] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570
   (\LOCKSTEP_Out_reg[2942] ,
    MEM_PipeRun,
    wb_PC_II_3,
    Clk);
  output \LOCKSTEP_Out_reg[2942] ;
  input MEM_PipeRun;
  input wb_PC_II_3;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2942] ;
  wire MEM_PipeRun;
  wire wb_PC_II_3;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_3),
        .Q(\LOCKSTEP_Out_reg[2942] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573
   (\LOCKSTEP_Out_reg[2943] ,
    MEM_PipeRun,
    wb_PC_II_2,
    Clk);
  output \LOCKSTEP_Out_reg[2943] ;
  input MEM_PipeRun;
  input wb_PC_II_2;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2943] ;
  wire MEM_PipeRun;
  wire wb_PC_II_2;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_2),
        .Q(\LOCKSTEP_Out_reg[2943] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576
   (\LOCKSTEP_Out_reg[2916] ,
    MEM_PipeRun,
    wb_PC_II_29,
    Clk);
  output \LOCKSTEP_Out_reg[2916] ;
  input MEM_PipeRun;
  input wb_PC_II_29;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2916] ;
  wire MEM_PipeRun;
  wire wb_PC_II_29;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_29),
        .Q(\LOCKSTEP_Out_reg[2916] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579
   (\LOCKSTEP_Out_reg[2944] ,
    MEM_PipeRun,
    wb_PC_II_1,
    Clk);
  output \LOCKSTEP_Out_reg[2944] ;
  input MEM_PipeRun;
  input wb_PC_II_1;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2944] ;
  wire MEM_PipeRun;
  wire wb_PC_II_1;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_1),
        .Q(\LOCKSTEP_Out_reg[2944] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582
   (DI,
    MEM_PipeRun,
    wb_PC_II_0,
    Clk);
  output DI;
  input MEM_PipeRun;
  input wb_PC_II_0;
  input Clk;

  wire Clk;
  wire DI;
  wire MEM_PipeRun;
  wire wb_PC_II_0;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_0),
        .Q(DI),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585
   (\LOCKSTEP_Out_reg[2917] ,
    MEM_PipeRun,
    wb_PC_II_28,
    Clk);
  output \LOCKSTEP_Out_reg[2917] ;
  input MEM_PipeRun;
  input wb_PC_II_28;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2917] ;
  wire MEM_PipeRun;
  wire wb_PC_II_28;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_28),
        .Q(\LOCKSTEP_Out_reg[2917] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588
   (\LOCKSTEP_Out_reg[2918] ,
    MEM_PipeRun,
    wb_PC_II_27,
    Clk);
  output \LOCKSTEP_Out_reg[2918] ;
  input MEM_PipeRun;
  input wb_PC_II_27;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2918] ;
  wire MEM_PipeRun;
  wire wb_PC_II_27;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_27),
        .Q(\LOCKSTEP_Out_reg[2918] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591
   (\LOCKSTEP_Out_reg[2919] ,
    MEM_PipeRun,
    wb_PC_II_26,
    Clk);
  output \LOCKSTEP_Out_reg[2919] ;
  input MEM_PipeRun;
  input wb_PC_II_26;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2919] ;
  wire MEM_PipeRun;
  wire wb_PC_II_26;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_26),
        .Q(\LOCKSTEP_Out_reg[2919] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594
   (\LOCKSTEP_Out_reg[2920] ,
    MEM_PipeRun,
    wb_PC_II_25,
    Clk);
  output \LOCKSTEP_Out_reg[2920] ;
  input MEM_PipeRun;
  input wb_PC_II_25;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2920] ;
  wire MEM_PipeRun;
  wire wb_PC_II_25;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_25),
        .Q(\LOCKSTEP_Out_reg[2920] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597
   (\LOCKSTEP_Out_reg[2921] ,
    MEM_PipeRun,
    wb_PC_II_24,
    Clk);
  output \LOCKSTEP_Out_reg[2921] ;
  input MEM_PipeRun;
  input wb_PC_II_24;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2921] ;
  wire MEM_PipeRun;
  wire wb_PC_II_24;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_24),
        .Q(\LOCKSTEP_Out_reg[2921] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600
   (\LOCKSTEP_Out_reg[2922] ,
    MEM_PipeRun,
    wb_PC_II_23,
    Clk);
  output \LOCKSTEP_Out_reg[2922] ;
  input MEM_PipeRun;
  input wb_PC_II_23;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2922] ;
  wire MEM_PipeRun;
  wire wb_PC_II_23;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_23),
        .Q(\LOCKSTEP_Out_reg[2922] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MB_FDE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603
   (\LOCKSTEP_Out_reg[2923] ,
    MEM_PipeRun,
    wb_PC_II_22,
    Clk);
  output \LOCKSTEP_Out_reg[2923] ;
  input MEM_PipeRun;
  input wb_PC_II_22;
  input Clk;

  wire Clk;
  wire \LOCKSTEP_Out_reg[2923] ;
  wire MEM_PipeRun;
  wire wb_PC_II_22;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(MEM_PipeRun),
        .D(wb_PC_II_22),
        .Q(\LOCKSTEP_Out_reg[2923] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_31,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_31;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_31;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_31),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE
   (w_fifo_exist,
    D,
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg ,
    \M_AXI_DC_WSTRB[3] ,
    M_AXI_DC_WVALID,
    E,
    \Using_AXI.Use_AXI_Write.write_data_stall_i_reg ,
    sync_reset,
    w_fifo_exist_i,
    Clk,
    Q,
    \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ,
    M_AXI_DC_WREADY,
    write_req_granted,
    \Using_AXI.Use_AXI_Write.pending_write_reg[4] ,
    allow_aw_write,
    w_read_fifo_addr_3,
    w_read_fifo_addr_0,
    w_read_fifo_addr_1,
    w_read_fifo_addr_2,
    Write_Data_Valid,
    out,
    write_cacheline_offset,
    Write_Data_Stall);
  output w_fifo_exist;
  output [2:0]D;
  output \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg ;
  output [4:0]\M_AXI_DC_WSTRB[3] ;
  output M_AXI_DC_WVALID;
  output [0:0]E;
  output \Using_AXI.Use_AXI_Write.write_data_stall_i_reg ;
  input sync_reset;
  input w_fifo_exist_i;
  input Clk;
  input [3:0]Q;
  input \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ;
  input M_AXI_DC_WREADY;
  input write_req_granted;
  input [3:0]\Using_AXI.Use_AXI_Write.pending_write_reg[4] ;
  input allow_aw_write;
  input w_read_fifo_addr_3;
  input w_read_fifo_addr_0;
  input w_read_fifo_addr_1;
  input w_read_fifo_addr_2;
  input Write_Data_Valid;
  input [3:0]out;
  input [0:1]write_cacheline_offset;
  input Write_Data_Stall;

  wire Clk;
  wire [2:0]D;
  wire [0:0]E;
  wire M_AXI_DC_WREADY;
  wire [4:0]\M_AXI_DC_WSTRB[3] ;
  wire M_AXI_DC_WVALID;
  wire [3:0]Q;
  wire \Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ;
  wire \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ;
  wire \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg ;
  wire [3:0]\Using_AXI.Use_AXI_Write.pending_write_reg[4] ;
  wire \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0 ;
  wire \Using_AXI.Use_AXI_Write.write_data_stall_i_reg ;
  wire Write_Data_Stall;
  wire Write_Data_Valid;
  wire allow_aw_w_write;
  wire allow_aw_write;
  wire new_write_aw_w__0;
  wire [3:0]out;
  wire p_41_out__0;
  wire sync_reset;
  wire w_fifo_exist;
  wire w_fifo_exist_i;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_3;
  wire [0:1]write_cacheline_offset;
  wire write_req_granted;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    M_AXI_DC_WLAST_INST_0
       (.I0(w_fifo_exist),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I2(write_cacheline_offset[1]),
        .I3(write_cacheline_offset[0]),
        .O(\M_AXI_DC_WSTRB[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \M_AXI_DC_WSTRB[0]_INST_0 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I1(w_fifo_exist),
        .I2(out[0]),
        .O(\M_AXI_DC_WSTRB[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \M_AXI_DC_WSTRB[1]_INST_0 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I1(w_fifo_exist),
        .I2(out[1]),
        .O(\M_AXI_DC_WSTRB[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \M_AXI_DC_WSTRB[2]_INST_0 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I1(w_fifo_exist),
        .I2(out[2]),
        .O(\M_AXI_DC_WSTRB[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \M_AXI_DC_WSTRB[3]_INST_0 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I1(w_fifo_exist),
        .I2(out[3]),
        .O(\M_AXI_DC_WSTRB[3] [4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    M_AXI_DC_WVALID_INST_0
       (.I0(w_fifo_exist),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .O(M_AXI_DC_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1 
       (.I0(M_AXI_DC_WREADY),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I2(w_fifo_exist),
        .I3(write_req_granted),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3 
       (.I0(w_fifo_exist),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I2(M_AXI_DC_WREADY),
        .I3(write_req_granted),
        .O(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[1]_i_1 
       (.I0(Q[0]),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[2]_i_1 
       (.I0(Q[0]),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ),
        .I2(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7F000000FF000000)) 
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.pending_write_reg[4] [2]),
        .I1(\Using_AXI.Use_AXI_Write.pending_write_reg[4] [1]),
        .I2(\Using_AXI.Use_AXI_Write.pending_write_reg[4] [3]),
        .I3(allow_aw_w_write),
        .I4(allow_aw_write),
        .I5(\Using_AXI.Use_AXI_Write.pending_write_reg[4] [0]),
        .O(\Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg ));
  LUT6 #(
    .INIT(64'hFB3FFFFFFBFFFFFF)) 
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_2 
       (.I0(\Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_3_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(new_write_aw_w__0),
        .O(allow_aw_w_write));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \Using_AXI.Use_AXI_Write.new_write_cmd_allowed_i_4 
       (.I0(write_req_granted),
        .I1(w_fifo_exist),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I3(M_AXI_DC_WREADY),
        .O(new_write_aw_w__0));
  LUT6 #(
    .INIT(64'hEAAABFFF2AAA8000)) 
    \Using_AXI.Use_AXI_Write.write_data_stall_i_i_1 
       (.I0(\Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0 ),
        .I1(M_AXI_DC_WREADY),
        .I2(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I3(w_fifo_exist),
        .I4(Write_Data_Valid),
        .I5(Write_Data_Stall),
        .O(\Using_AXI.Use_AXI_Write.write_data_stall_i_reg ));
  LUT5 #(
    .INIT(32'h08440000)) 
    \Using_AXI.Use_AXI_Write.write_data_stall_i_i_2 
       (.I0(p_41_out__0),
        .I1(w_read_fifo_addr_3),
        .I2(w_read_fifo_addr_0),
        .I3(w_read_fifo_addr_1),
        .I4(w_read_fifo_addr_2),
        .O(\Using_AXI.Use_AXI_Write.write_data_stall_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \Using_AXI.Use_AXI_Write.write_data_stall_i_i_3 
       (.I0(w_fifo_exist),
        .I1(\Using_AXI.Use_AXI_Write.aw_w_fifo_exist_reg ),
        .I2(M_AXI_DC_WREADY),
        .I3(Write_Data_Valid),
        .O(p_41_out__0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(w_fifo_exist_i),
        .Q(w_fifo_exist),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_250
   (D,
    sync_reset,
    ex_branch_with_delayslot_reg,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    Clk,
    mem_exception_from_ex);
  output [0:0]D;
  input sync_reset;
  input ex_branch_with_delayslot_reg;
  input \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input Clk;
  input mem_exception_from_ex;

  wire Clk;
  wire [0:0]D;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire Q2_out;
  wire ex_branch_with_delayslot_reg;
  wire mem_exception_from_ex;
  wire sync_reset;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(ex_branch_with_delayslot_reg),
        .D(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .Q(Q2_out),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h8)) 
    \wb_exception_kind_i[28]_i_1 
       (.I0(mem_exception_from_ex),
        .I1(Q2_out),
        .O(D));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_251
   (D,
    sync_reset,
    ex_branch_with_delayslot_reg,
    Clk,
    ex_Interrupt_Brk_combo_reg,
    ex_valid_reg,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    mem_exception_from_ex);
  output [0:0]D;
  input sync_reset;
  input ex_branch_with_delayslot_reg;
  input Clk;
  input ex_Interrupt_Brk_combo_reg;
  input ex_valid_reg;
  input [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input mem_exception_from_ex;

  wire Clk;
  wire [0:0]D;
  wire [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire Q0_out;
  wire \Using_FPGA.Native_i_1__11_n_0 ;
  wire ex_Interrupt_Brk_combo_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_valid_reg;
  wire mem_exception_from_ex;
  wire sync_reset;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(ex_branch_with_delayslot_reg),
        .D(\Using_FPGA.Native_i_1__11_n_0 ),
        .Q(Q0_out),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'h8088)) 
    \Using_FPGA.Native_i_1__11 
       (.I0(ex_Interrupt_Brk_combo_reg),
        .I1(ex_valid_reg),
        .I2(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .O(\Using_FPGA.Native_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wb_exception_kind_i[30]_i_1 
       (.I0(mem_exception_from_ex),
        .I1(Q0_out),
        .O(D));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_252
   (D,
    sync_reset,
    ex_branch_with_delayslot_reg,
    ex_exception_no_load_store_mask,
    Clk,
    mem_exception_from_ex);
  output [0:0]D;
  input sync_reset;
  input ex_branch_with_delayslot_reg;
  input ex_exception_no_load_store_mask;
  input Clk;
  input mem_exception_from_ex;

  wire Clk;
  wire [0:0]D;
  wire \Using_FPGA.Native_n_0 ;
  wire ex_branch_with_delayslot_reg;
  wire ex_exception_no_load_store_mask;
  wire mem_exception_from_ex;
  wire sync_reset;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(ex_branch_with_delayslot_reg),
        .D(ex_exception_no_load_store_mask),
        .Q(\Using_FPGA.Native_n_0 ),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h8)) 
    \wb_exception_kind_i[31]_i_1 
       (.I0(mem_exception_from_ex),
        .I1(\Using_FPGA.Native_n_0 ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_253
   (mem_byte_access_reg,
    D,
    sync_reset,
    of_pause_reg,
    \Using_FPGA.Native_0 ,
    Clk,
    \EX_Op3_reg[0] ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output mem_byte_access_reg;
  output [31:0]D;
  input sync_reset;
  input of_pause_reg;
  input \Using_FPGA.Native_0 ;
  input Clk;
  input [31:0]\EX_Op3_reg[0] ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire [31:0]D;
  wire [31:0]\EX_Op3_reg[0] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire mem_byte_access_reg;
  wire of_pause_reg;
  wire sync_reset;

  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[0]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [15]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [7]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[10]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [5]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [13]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[11]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [4]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [12]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[12]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [3]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [11]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[13]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [2]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [10]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[14]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [9]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[15]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [0]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [8]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[16]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [7]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [23]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[17]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [6]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [22]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[18]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [5]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [21]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[19]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [4]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [20]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[1]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [14]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [6]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [30]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[20]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [3]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [19]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[21]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [2]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [18]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[22]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [17]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \Data_Write[23]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [0]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [16]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[24]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [15]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [31]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[25]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [14]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [30]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[26]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [13]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [29]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[27]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [12]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [28]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[28]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [11]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [27]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[29]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [10]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [26]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[2]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [13]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [5]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[30]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [9]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [25]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFEAFFFF45400000)) 
    \Data_Write[31]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [8]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [24]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[3]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [12]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [4]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[4]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [11]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [3]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[5]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [10]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [2]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[6]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [9]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [1]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \Data_Write[7]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [8]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [0]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[8]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [7]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [15]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hDD88CDCDDD88C8C8)) 
    \Data_Write[9]_INST_0 
       (.I0(mem_byte_access_reg),
        .I1(\EX_Op3_reg[0] [6]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\EX_Op3_reg[0] [14]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\EX_Op3_reg[0] [22]),
        .O(D[22]));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(\Using_FPGA.Native_0 ),
        .Q(mem_byte_access_reg),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_254
   (EX_Doublet_Access,
    sync_reset,
    of_pause_reg,
    \Using_FPGA.Native_0 ,
    Clk);
  output EX_Doublet_Access;
  input sync_reset;
  input of_pause_reg;
  input \Using_FPGA.Native_0 ;
  input Clk;

  wire Clk;
  wire EX_Doublet_Access;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire sync_reset;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(\Using_FPGA.Native_0 ),
        .Q(EX_Doublet_Access),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_255
   (ex_is_load_instr_s,
    D,
    mem_is_multi_or_load_instr0,
    MEM_Sel_MEM_Res_I_reg,
    sync_reset,
    of_pause_reg,
    D233_out,
    Clk,
    ex_Interrupt_Brk_combo_reg,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    ex_Take_Intr_or_Exc_reg,
    ex_valid_reg,
    ex_is_multi_instr2,
    ex_Sel_SPR_EAR,
    ex_Sel_SPR_EDR,
    ex_Sel_SPR_PVR,
    ex_Sel_SPR_BTR,
    ex_Sel_SPR_SHR,
    ex_Sel_SPR_FSR,
    ex_Sel_SPR_SLR,
    ex_Sel_SPR_ESR);
  output ex_is_load_instr_s;
  output [0:0]D;
  output mem_is_multi_or_load_instr0;
  output MEM_Sel_MEM_Res_I_reg;
  input sync_reset;
  input of_pause_reg;
  input D233_out;
  input Clk;
  input ex_Interrupt_Brk_combo_reg;
  input [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input ex_Take_Intr_or_Exc_reg;
  input ex_valid_reg;
  input ex_is_multi_instr2;
  input ex_Sel_SPR_EAR;
  input ex_Sel_SPR_EDR;
  input ex_Sel_SPR_PVR;
  input ex_Sel_SPR_BTR;
  input ex_Sel_SPR_SHR;
  input ex_Sel_SPR_FSR;
  input ex_Sel_SPR_SLR;
  input ex_Sel_SPR_ESR;

  wire Clk;
  wire [0:0]D;
  wire D233_out;
  wire MEM_Sel_MEM_Res_I_i_2_n_0;
  wire MEM_Sel_MEM_Res_I_reg;
  wire [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire ex_Interrupt_Brk_combo_reg;
  wire ex_Sel_SPR_BTR;
  wire ex_Sel_SPR_EAR;
  wire ex_Sel_SPR_EDR;
  wire ex_Sel_SPR_ESR;
  wire ex_Sel_SPR_FSR;
  wire ex_Sel_SPR_PVR;
  wire ex_Sel_SPR_SHR;
  wire ex_Sel_SPR_SLR;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_is_load_instr_s;
  wire ex_is_multi_instr2;
  wire ex_valid_reg;
  wire mem_is_multi_or_load_instr0;
  wire of_pause_reg;
  wire sync_reset;

  LUT4 #(
    .INIT(16'h0001)) 
    MEM_Sel_MEM_Res_I_i_1
       (.I0(ex_Sel_SPR_EAR),
        .I1(ex_Sel_SPR_EDR),
        .I2(ex_Sel_SPR_PVR),
        .I3(MEM_Sel_MEM_Res_I_i_2_n_0),
        .O(MEM_Sel_MEM_Res_I_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    MEM_Sel_MEM_Res_I_i_2
       (.I0(ex_Sel_SPR_BTR),
        .I1(ex_Sel_SPR_SHR),
        .I2(ex_is_load_instr_s),
        .I3(ex_Sel_SPR_FSR),
        .I4(ex_Sel_SPR_SLR),
        .I5(ex_Sel_SPR_ESR),
        .O(MEM_Sel_MEM_Res_I_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000202200000000)) 
    Read_Strobe_INST_0
       (.I0(ex_is_load_instr_s),
        .I1(ex_Interrupt_Brk_combo_reg),
        .I2(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .I4(ex_Take_Intr_or_Exc_reg),
        .I5(ex_valid_reg),
        .O(D));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D233_out),
        .Q(ex_is_load_instr_s),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'hE)) 
    mem_is_multi_or_load_instr_i_1
       (.I0(ex_is_load_instr_s),
        .I1(ex_is_multi_instr2),
        .O(mem_is_multi_or_load_instr0));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_256
   (ex_is_lwx_instr_s,
    ex_MSR_Load_LWX_SWX_C,
    sync_reset,
    of_pause_reg,
    \Using_FPGA.Native_0 ,
    Clk,
    ex_valid_reg,
    \Using_FPGA.Native_1 ,
    mem_valid_reg,
    wb_exception_i_reg,
    \Using_FPGA.Native_2 );
  output ex_is_lwx_instr_s;
  output ex_MSR_Load_LWX_SWX_C;
  input sync_reset;
  input of_pause_reg;
  input \Using_FPGA.Native_0 ;
  input Clk;
  input ex_valid_reg;
  input \Using_FPGA.Native_1 ;
  input mem_valid_reg;
  input wb_exception_i_reg;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire ex_MSR_Load_LWX_SWX_C;
  wire ex_is_lwx_instr_s;
  wire ex_valid_reg;
  wire mem_valid_reg;
  wire of_pause_reg;
  wire sync_reset;
  wire wb_exception_i_reg;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(\Using_FPGA.Native_0 ),
        .Q(ex_is_lwx_instr_s),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h0000003000000020)) 
    \Using_FPGA.Native_i_8 
       (.I0(ex_is_lwx_instr_s),
        .I1(ex_valid_reg),
        .I2(\Using_FPGA.Native_1 ),
        .I3(mem_valid_reg),
        .I4(wb_exception_i_reg),
        .I5(\Using_FPGA.Native_2 ),
        .O(ex_MSR_Load_LWX_SWX_C));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_257
   (\Using_LWX_SWX_instr.ex_reservation_reg ,
    \Using_FPGA.Native_0 ,
    sync_reset,
    of_pause_reg,
    D235_out,
    Clk,
    \Using_LWX_SWX_instr.ex_reservation_reg_0 ,
    \Using_FPGA.Native_1 ,
    \wb_exception_kind_i_reg[28] ,
    ex_load_alu_carry_reg,
    ex_branch_with_delayslot_reg,
    \Using_FPGA.Native_2 ,
    \EX_Op1_reg[29] ,
    ex_MSR_Load_ALU_C,
    \EX_Op1_reg[31] ,
    ex_MSR_Load_Shift_C,
    ex_MSR_Load_LWX_SWX_C);
  output \Using_LWX_SWX_instr.ex_reservation_reg ;
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input of_pause_reg;
  input D235_out;
  input Clk;
  input \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  input \Using_FPGA.Native_1 ;
  input \wb_exception_kind_i_reg[28] ;
  input ex_load_alu_carry_reg;
  input ex_branch_with_delayslot_reg;
  input \Using_FPGA.Native_2 ;
  input \EX_Op1_reg[29] ;
  input ex_MSR_Load_ALU_C;
  input [0:0]\EX_Op1_reg[31] ;
  input ex_MSR_Load_Shift_C;
  input ex_MSR_Load_LWX_SWX_C;

  wire Clk;
  wire D235_out;
  wire \EX_Op1_reg[29] ;
  wire [0:0]\EX_Op1_reg[31] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_i_2__89_n_0 ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  wire ex_LWX_SWX_Carry;
  wire ex_MSR_Load_ALU_C;
  wire ex_MSR_Load_LWX_SWX_C;
  wire ex_MSR_Load_Shift_C;
  wire ex_branch_with_delayslot_reg;
  wire ex_load_alu_carry_reg;
  wire of_pause_reg;
  wire sync_reset;
  wire \wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D235_out),
        .Q(\Using_LWX_SWX_instr.ex_reservation_reg ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \Using_FPGA.Native_i_1__149 
       (.I0(\Using_FPGA.Native_1 ),
        .I1(\wb_exception_kind_i_reg[28] ),
        .I2(\Using_FPGA.Native_i_2__89_n_0 ),
        .I3(ex_load_alu_carry_reg),
        .I4(ex_branch_with_delayslot_reg),
        .I5(\Using_FPGA.Native_2 ),
        .O(\Using_FPGA.Native_0 ));
  LUT6 #(
    .INIT(64'h3030330030302222)) 
    \Using_FPGA.Native_i_2__89 
       (.I0(\EX_Op1_reg[29] ),
        .I1(ex_MSR_Load_ALU_C),
        .I2(\EX_Op1_reg[31] ),
        .I3(ex_LWX_SWX_Carry),
        .I4(ex_MSR_Load_Shift_C),
        .I5(ex_MSR_Load_LWX_SWX_C),
        .O(\Using_FPGA.Native_i_2__89_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Using_FPGA.Native_i_6__0 
       (.I0(\Using_LWX_SWX_instr.ex_reservation_reg ),
        .I1(\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .O(ex_LWX_SWX_Carry));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_258
   (mem_write_req_reg,
    MEM_DataBus_Access_reg,
    ex_databus_access,
    \Using_LWX_SWX_instr.ex_reservation_reg ,
    D,
    mem_load_store_access0,
    sync_reset,
    of_pause_reg,
    D237_out,
    Clk,
    mem_databus_access,
    ex_branch_with_delayslot_reg,
    mem_valid_reg,
    \Using_FPGA.Native_0 ,
    ex_set_bip_reg,
    ex_valid_reg,
    wb_exception_i_reg,
    ex_is_lwx_instr_s,
    \Using_LWX_SWX_instr.ex_reservation_reg_0 ,
    ex_is_load_instr_s,
    wb_exception_i_reg_0,
    mem_valid_reg_0,
    mem_valid_reg_1,
    mem_exception_from_ex,
    ex_Take_Intr_or_Exc_reg,
    ex_valid_reg_0);
  output mem_write_req_reg;
  output MEM_DataBus_Access_reg;
  output ex_databus_access;
  output \Using_LWX_SWX_instr.ex_reservation_reg ;
  output [0:0]D;
  output mem_load_store_access0;
  input sync_reset;
  input of_pause_reg;
  input D237_out;
  input Clk;
  input mem_databus_access;
  input ex_branch_with_delayslot_reg;
  input mem_valid_reg;
  input \Using_FPGA.Native_0 ;
  input ex_set_bip_reg;
  input ex_valid_reg;
  input wb_exception_i_reg;
  input ex_is_lwx_instr_s;
  input \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  input ex_is_load_instr_s;
  input wb_exception_i_reg_0;
  input mem_valid_reg_0;
  input mem_valid_reg_1;
  input mem_exception_from_ex;
  input ex_Take_Intr_or_Exc_reg;
  input ex_valid_reg_0;

  wire Clk;
  wire [0:0]D;
  wire D237_out;
  wire MEM_DataBus_Access_reg;
  wire \Using_FPGA.Native_0 ;
  wire \Using_LWX_SWX_instr.ex_reservation_i_2_n_0 ;
  wire \Using_LWX_SWX_instr.ex_reservation_i_3_n_0 ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg_0 ;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_databus_access;
  wire ex_is_load_instr_s;
  wire ex_is_lwx_instr_s;
  wire ex_set_bip_reg;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire mem_databus_access;
  wire mem_exception_from_ex;
  wire mem_load_store_access0;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_write_req_reg;
  wire of_pause_reg;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire wb_exception_i_reg_0;

  LUT5 #(
    .INIT(32'h44004450)) 
    MEM_DataBus_Access_i_1
       (.I0(sync_reset),
        .I1(ex_databus_access),
        .I2(mem_databus_access),
        .I3(ex_branch_with_delayslot_reg),
        .I4(mem_valid_reg),
        .O(MEM_DataBus_Access_reg));
  LUT6 #(
    .INIT(64'h0010000000100010)) 
    MEM_DataBus_Access_i_2
       (.I0(wb_exception_i_reg_0),
        .I1(mem_valid_reg_0),
        .I2(mem_write_req_reg),
        .I3(ex_valid_reg),
        .I4(\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .I5(\Using_FPGA.Native_0 ),
        .O(ex_databus_access));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D237_out),
        .Q(mem_write_req_reg),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h007F007F0000007F)) 
    \Using_LWX_SWX_instr.ex_reservation_i_1 
       (.I0(ex_branch_with_delayslot_reg),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_LWX_SWX_instr.ex_reservation_i_2_n_0 ),
        .I3(\Using_LWX_SWX_instr.ex_reservation_i_3_n_0 ),
        .I4(ex_set_bip_reg),
        .I5(ex_valid_reg),
        .O(\Using_LWX_SWX_instr.ex_reservation_reg ));
  LUT5 #(
    .INIT(32'h00000444)) 
    \Using_LWX_SWX_instr.ex_reservation_i_2 
       (.I0(ex_valid_reg),
        .I1(mem_write_req_reg),
        .I2(mem_valid_reg_1),
        .I3(mem_exception_from_ex),
        .I4(wb_exception_i_reg_0),
        .O(\Using_LWX_SWX_instr.ex_reservation_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \Using_LWX_SWX_instr.ex_reservation_i_3 
       (.I0(wb_exception_i_reg),
        .I1(\Using_LWX_SWX_instr.ex_reservation_i_2_n_0 ),
        .I2(ex_is_lwx_instr_s),
        .I3(\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .I4(sync_reset),
        .O(\Using_LWX_SWX_instr.ex_reservation_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004404)) 
    Write_Strobe_INST_0
       (.I0(ex_valid_reg),
        .I1(mem_write_req_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .I4(ex_is_load_instr_s),
        .O(D));
  LUT5 #(
    .INIT(32'h00004404)) 
    mem_load_store_access_i_1
       (.I0(ex_Take_Intr_or_Exc_reg),
        .I1(mem_write_req_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_LWX_SWX_instr.ex_reservation_reg_0 ),
        .I4(ex_valid_reg_0),
        .O(mem_load_store_access0));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_259
   (EX_Reverse_Mem_Access,
    sync_reset,
    of_pause_reg,
    D241_out,
    Clk);
  output EX_Reverse_Mem_Access;
  input sync_reset;
  input of_pause_reg;
  input D241_out;
  input Clk;

  wire Clk;
  wire D241_out;
  wire EX_Reverse_Mem_Access;
  wire of_pause_reg;
  wire sync_reset;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D241_out),
        .Q(EX_Reverse_Mem_Access),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_260
   (\Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    sync_reset,
    of_pause_reg,
    \Using_FPGA.Native_3 ,
    Clk,
    ex_Interrupt_Brk_combo_reg,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    ex_Take_Intr_or_Exc_reg,
    ex_valid_reg,
    Q,
    \Using_FPGA.Native_4 ,
    \wb_exception_kind_i_reg[28] ,
    ex_MSR_Set_SW_BIP,
    of_MSR,
    ex_branch_with_delayslot_reg,
    \Using_FPGA.Native_5 ,
    ex_set_bip_reg,
    ex_valid_reg_0,
    \EX_Op1_reg[28] ,
    ex_move_to_MSR_instr_reg);
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  input sync_reset;
  input of_pause_reg;
  input \Using_FPGA.Native_3 ;
  input Clk;
  input ex_Interrupt_Brk_combo_reg;
  input [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input ex_Take_Intr_or_Exc_reg;
  input ex_valid_reg;
  input [5:0]Q;
  input \Using_FPGA.Native_4 ;
  input \wb_exception_kind_i_reg[28] ;
  input ex_MSR_Set_SW_BIP;
  input [0:0]of_MSR;
  input ex_branch_with_delayslot_reg;
  input \Using_FPGA.Native_5 ;
  input ex_set_bip_reg;
  input ex_valid_reg_0;
  input [0:0]\EX_Op1_reg[28] ;
  input ex_move_to_MSR_instr_reg;

  wire Clk;
  wire [28:28]\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ;
  wire [0:0]\EX_Op1_reg[28] ;
  wire [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire [5:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_i_3__0_n_0 ;
  wire ex_Interrupt_Brk_combo_reg;
  wire ex_MSR_Set_SW_BIP;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_clear_MSR_BIP_instr_s;
  wire ex_move_to_MSR_instr_reg;
  wire ex_set_bip_reg;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire [0:0]of_MSR;
  wire of_pause_reg;
  wire sync_reset;
  wire \wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(\Using_FPGA.Native_3 ),
        .Q(ex_clear_MSR_BIP_instr_s),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \Using_FPGA.Native_i_1__145 
       (.I0(\Using_FPGA.Native_4 ),
        .I1(\wb_exception_kind_i_reg[28] ),
        .I2(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ),
        .I3(of_pause_reg),
        .I4(ex_MSR_Set_SW_BIP),
        .I5(of_MSR),
        .O(\Using_FPGA.Native_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Using_FPGA.Native_i_1__148 
       (.I0(\Using_FPGA.Native_4 ),
        .I1(\wb_exception_kind_i_reg[28] ),
        .I2(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ),
        .I3(ex_branch_with_delayslot_reg),
        .I4(\Using_FPGA.Native_5 ),
        .O(\Using_FPGA.Native_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBAFFFF)) 
    \Using_FPGA.Native_i_2__2 
       (.I0(ex_Interrupt_Brk_combo_reg),
        .I1(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .I2(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .I3(ex_Take_Intr_or_Exc_reg),
        .I4(ex_valid_reg),
        .I5(\Using_FPGA.Native_i_3__0_n_0 ),
        .O(\Using_FPGA.Native_0 ));
  LUT6 #(
    .INIT(64'hFBFAFBFB0B0A0A0A)) 
    \Using_FPGA.Native_i_2__90 
       (.I0(ex_set_bip_reg),
        .I1(ex_clear_MSR_BIP_instr_s),
        .I2(ex_valid_reg_0),
        .I3(\EX_Op1_reg[28] ),
        .I4(ex_move_to_MSR_instr_reg),
        .I5(\Using_FPGA.Native_5 ),
        .O(\Data_Flow_I/msr_reg_i/ex_MSR_cmb2_out ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \Using_FPGA.Native_i_3__0 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\Using_FPGA.Native_i_3__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_658
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_659
   (\WB_MEM_Result_reg[10] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[10] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[10] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[10] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_660
   (\WB_MEM_Result_reg[11] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[11] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[11] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[11] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_661
   (\WB_MEM_Result_reg[12] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[12] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[12] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[12] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_662
   (\WB_MEM_Result_reg[13] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[13] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[13] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[13] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_663
   (\WB_MEM_Result_reg[14] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[14] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[14] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[14] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_664
   (\WB_MEM_Result_reg[15] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[15] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[15] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[15] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_665
   (\WB_MEM_Result_reg[16] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[16] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[16] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[16] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_666
   (\WB_MEM_Result_reg[17] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[17] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[17] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[17] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_667
   (\WB_MEM_Result_reg[18] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[18] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[18] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[18] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_668
   (\WB_MEM_Result_reg[19] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[19] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[19] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[19] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_669
   (\WB_MEM_Result_reg[1] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[1] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[1] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[1] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_670
   (\WB_MEM_Result_reg[20] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[20] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[20] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[20] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_671
   (\WB_MEM_Result_reg[21] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[21] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[21] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[21] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_672
   (\WB_MEM_Result_reg[22] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[22] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[22] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[22] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_673
   (\WB_MEM_Result_reg[23] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[23] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[23] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[23] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_674
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_675
   (\WB_MEM_Result_reg[25] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[25] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[25] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[25] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_676
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_677
   (\WB_MEM_Result_reg[27] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[27] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[27] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[27] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_678
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_679
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_680
   (\WB_MEM_Result_reg[2] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[2] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[2] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[2] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_681
   (mem_ex_result,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]mem_ex_result;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]mem_ex_result;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(mem_ex_result),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_682
   (\WB_MEM_Result_reg[31] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[31] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[31] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[31] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_683
   (\WB_MEM_Result_reg[3] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[3] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[3] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[3] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_684
   (\WB_MEM_Result_reg[4] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[4] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[4] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[4] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_685
   (\WB_MEM_Result_reg[5] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[5] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[5] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[5] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_686
   (\WB_MEM_Result_reg[6] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[6] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[6] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[6] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_687
   (\WB_MEM_Result_reg[7] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[7] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[7] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[7] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_688
   (\WB_MEM_Result_reg[8] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[8] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[8] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[8] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDRE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDRE_689
   (\WB_MEM_Result_reg[9] ,
    R,
    EX_PipeRun,
    EX_Fwd,
    Clk);
  output [0:0]\WB_MEM_Result_reg[9] ;
  input R;
  input EX_PipeRun;
  input [0:0]EX_Fwd;
  input Clk;

  wire Clk;
  wire [0:0]EX_Fwd;
  wire EX_PipeRun;
  wire R;
  wire [0:0]\WB_MEM_Result_reg[9] ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(EX_PipeRun),
        .D(EX_Fwd),
        .Q(\WB_MEM_Result_reg[9] ),
        .R(R));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_100
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_3,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_3;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_3;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_3),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_102
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_2,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_2;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_2;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_2),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_104
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_29,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_29;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_29;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_29),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_106
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_1,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_1;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_1;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_1),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_108
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_0,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_0;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_0;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_0),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_110
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_28,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_28;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_28;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_28),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_112
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_27,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_27;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_27;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_27),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_114
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_26,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_26;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_26;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_26),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_116
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_25,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_25;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_25;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_25),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_118
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_24,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_24;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_24;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_24),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_120
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_23,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_23;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_23;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_23),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_122
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_22,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_22;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_22;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_22),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_261
   (of_clear_MSR_BIP_hold_s,
    \Using_FPGA.Native_0 ,
    sync_reset,
    of_clear_MSR_BIP_hold_cmb92_out,
    Clk,
    ex_Interrupt_Brk_combo_reg,
    I0);
  output of_clear_MSR_BIP_hold_s;
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input of_clear_MSR_BIP_hold_cmb92_out;
  input Clk;
  input ex_Interrupt_Brk_combo_reg;
  input I0;

  wire Clk;
  wire I0;
  wire \Using_FPGA.Native_0 ;
  wire ex_Interrupt_Brk_combo_reg;
  wire of_clear_MSR_BIP_hold_cmb92_out;
  wire of_clear_MSR_BIP_hold_s;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_clear_MSR_BIP_hold_cmb92_out),
        .Q(of_clear_MSR_BIP_hold_s),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \Using_FPGA.Native_i_1__7 
       (.I0(of_clear_MSR_BIP_hold_s),
        .I1(ex_Interrupt_Brk_combo_reg),
        .I2(I0),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308
   (addr,
    jump_or_not_full0,
    sync_reset,
    sel_input_iii_3,
    Clk,
    if_sel_input);
  output [0:0]addr;
  output jump_or_not_full0;
  input sync_reset;
  input sel_input_iii_3;
  input Clk;
  input [0:0]if_sel_input;

  wire Clk;
  wire [0:0]addr;
  wire [0:0]if_sel_input;
  wire jump_or_not_full0;
  wire sel_input_iii_3;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(sel_input_iii_3),
        .Q(addr),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h1)) 
    \Using_FPGA.Native_i_1__17 
       (.I0(addr),
        .I1(if_sel_input),
        .O(jump_or_not_full0));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309
   (if_sel_input,
    addr,
    IFetch,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ,
    sync_reset,
    sel_input_iii_2,
    Clk,
    \Using_FPGA.Native_0 ,
    if_fetch_in_progress_reg,
    in0,
    ex_jump);
  output [0:0]if_sel_input;
  output [0:0]addr;
  output [0:0]IFetch;
  output \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ;
  input sync_reset;
  input sel_input_iii_2;
  input Clk;
  input [0:0]\Using_FPGA.Native_0 ;
  input if_fetch_in_progress_reg;
  input in0;
  input ex_jump;

  wire Clk;
  wire [0:0]IFetch;
  wire \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire [0:0]addr;
  wire ex_jump;
  wire if_fetch_in_progress_reg;
  wire [0:0]if_sel_input;
  wire in0;
  wire sel_input_iii_2;
  wire sync_reset;

  LUT5 #(
    .INIT(32'hEAEAEAEE)) 
    IFetch_INST_0
       (.I0(if_fetch_in_progress_reg),
        .I1(in0),
        .I2(ex_jump),
        .I3(if_sel_input),
        .I4(\Using_FPGA.Native_0 ),
        .O(IFetch));
  LUT2 #(
    .INIT(4'h2)) 
    \PC_Buffer_reg[3][31]_srl4_i_1 
       (.I0(if_sel_input),
        .I1(\Using_FPGA.Native_0 ),
        .O(addr));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(sel_input_iii_2),
        .Q(if_sel_input),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hAB)) 
    \Using_FPGA.Native_i_1__16 
       (.I0(ex_jump),
        .I1(if_sel_input),
        .I2(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311
   (if_sel_input,
    sync_reset,
    sel_input_iii_1,
    Clk);
  output [0:0]if_sel_input;
  input sync_reset;
  input sel_input_iii_1;
  input Clk;

  wire Clk;
  wire [0:0]if_sel_input;
  wire sel_input_iii_1;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(sel_input_iii_1),
        .Q(if_sel_input),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313
   (\Using_FPGA.Native_0 ,
    I1,
    I13_out,
    I17_out,
    I111_out,
    I115_out,
    I119_out,
    I123_out,
    I127_out,
    I131_out,
    I135_out,
    I187_out,
    I191_out,
    I195_out,
    I199_out,
    I1103_out,
    I1107_out,
    I1111_out,
    I1115_out,
    I1119_out,
    I1123_out,
    I1155_out,
    I1163_out,
    I1167_out,
    sync_reset,
    sel_input_i_1,
    Clk,
    in,
    out);
  output \Using_FPGA.Native_0 ;
  output I1;
  output I13_out;
  output I17_out;
  output I111_out;
  output I115_out;
  output I119_out;
  output I123_out;
  output I127_out;
  output I131_out;
  output I135_out;
  output I187_out;
  output I191_out;
  output I195_out;
  output I199_out;
  output I1103_out;
  output I1107_out;
  output I1111_out;
  output I1115_out;
  output I1119_out;
  output I1123_out;
  output I1155_out;
  output I1163_out;
  output I1167_out;
  input sync_reset;
  input sel_input_i_1;
  input Clk;
  input [12:0]in;
  input [22:0]out;

  wire Clk;
  wire I1;
  wire I1103_out;
  wire I1107_out;
  wire I1111_out;
  wire I1115_out;
  wire I1119_out;
  wire I111_out;
  wire I1123_out;
  wire I1155_out;
  wire I115_out;
  wire I1163_out;
  wire I1167_out;
  wire I119_out;
  wire I123_out;
  wire I127_out;
  wire I131_out;
  wire I135_out;
  wire I13_out;
  wire I17_out;
  wire I187_out;
  wire I191_out;
  wire I195_out;
  wire I199_out;
  wire \Using_FPGA.Native_0 ;
  wire [12:0]in;
  wire [22:0]out;
  wire sel_input_i_1;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(sel_input_i_1),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__39 
       (.I0(in[0]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[0]),
        .O(I1));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__40 
       (.I0(in[1]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[1]),
        .O(I13_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__41 
       (.I0(in[2]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[2]),
        .O(I17_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__42 
       (.I0(in[3]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[3]),
        .O(I111_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__43 
       (.I0(in[4]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[4]),
        .O(I115_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__44 
       (.I0(in[5]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[5]),
        .O(I119_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__45 
       (.I0(in[6]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[6]),
        .O(I123_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__46 
       (.I0(in[7]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[7]),
        .O(I127_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__47 
       (.I0(in[8]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[8]),
        .O(I131_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__48 
       (.I0(in[9]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[9]),
        .O(I135_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__61 
       (.I0(in[0]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[10]),
        .O(I187_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__62 
       (.I0(in[1]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[11]),
        .O(I191_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__63 
       (.I0(in[2]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[12]),
        .O(I195_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__64 
       (.I0(in[3]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[13]),
        .O(I199_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__65 
       (.I0(in[4]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[14]),
        .O(I1103_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__66 
       (.I0(in[5]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[15]),
        .O(I1107_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__67 
       (.I0(in[6]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[16]),
        .O(I1111_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__68 
       (.I0(in[7]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[17]),
        .O(I1115_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__69 
       (.I0(in[8]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[18]),
        .O(I1119_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__70 
       (.I0(in[9]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[19]),
        .O(I1123_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__78 
       (.I0(in[10]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[20]),
        .O(I1155_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__80 
       (.I0(in[11]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[21]),
        .O(I1163_out));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__81 
       (.I0(in[12]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out[22]),
        .O(I1167_out));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315
   (\ex_opcode_reg[0] ,
    ex_is_div_instr_I_reg,
    use_Reg_Neg_S_reg,
    ex_Write_DCache_decode_reg,
    use_Reg_Neg_S_reg_0,
    ex_gpr_write,
    ex_gpr_write_dbg_reg,
    sync_reset,
    of_instr_ii_42,
    Clk,
    EX_Is_Div_Instr,
    ex_branch_with_delayslot_reg,
    of_pause_reg,
    of_op2_sel_imm,
    ex_is_multi_or_load_instr,
    of_read_ex_write_op2_conflict_part1,
    of_read_ex_write_op2_conflict_part2,
    mem_is_multi_or_load_instr,
    of_read_mem_write_op2_conflict_part1,
    of_read_mem_write_op2_conflict_part2,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    wb_exception_i_reg,
    ex_gpr_write_dbg);
  output \ex_opcode_reg[0] ;
  output ex_is_div_instr_I_reg;
  output use_Reg_Neg_S_reg;
  output ex_Write_DCache_decode_reg;
  output use_Reg_Neg_S_reg_0;
  output ex_gpr_write;
  output ex_gpr_write_dbg_reg;
  input sync_reset;
  input of_instr_ii_42;
  input Clk;
  input EX_Is_Div_Instr;
  input ex_branch_with_delayslot_reg;
  input of_pause_reg;
  input of_op2_sel_imm;
  input ex_is_multi_or_load_instr;
  input of_read_ex_write_op2_conflict_part1;
  input of_read_ex_write_op2_conflict_part2;
  input mem_is_multi_or_load_instr;
  input of_read_mem_write_op2_conflict_part1;
  input of_read_mem_write_op2_conflict_part2;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input wb_exception_i_reg;
  input ex_gpr_write_dbg;

  wire Clk;
  wire EX_Is_Div_Instr;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire ex_Write_DCache_decode_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_gpr_write;
  wire ex_gpr_write_dbg;
  wire ex_gpr_write_dbg_reg;
  wire ex_is_div_instr_I0;
  wire ex_is_div_instr_I_reg;
  wire ex_is_multi_or_load_instr;
  wire \ex_opcode_reg[0] ;
  wire mem_is_multi_or_load_instr;
  wire of_instr_ii_42;
  wire of_op2_sel_imm;
  wire of_pause_reg;
  wire of_read_ex_write_op2_conflict_part1;
  wire of_read_ex_write_op2_conflict_part2;
  wire of_read_mem_write_op2_conflict_part1;
  wire of_read_mem_write_op2_conflict_part2;
  wire sync_reset;
  wire use_Reg_Neg_S_reg;
  wire use_Reg_Neg_S_reg_0;
  wire wb_exception_i_reg;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_42),
        .Q(\ex_opcode_reg[0] ),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \Using_FPGA.Native_i_1__3__0 
       (.I0(ex_Write_DCache_decode_reg),
        .I1(of_op2_sel_imm),
        .I2(ex_is_multi_or_load_instr),
        .I3(of_read_ex_write_op2_conflict_part1),
        .I4(of_read_ex_write_op2_conflict_part2),
        .O(use_Reg_Neg_S_reg));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \Using_FPGA.Native_i_1__4 
       (.I0(ex_Write_DCache_decode_reg),
        .I1(of_op2_sel_imm),
        .I2(mem_is_multi_or_load_instr),
        .I3(of_read_mem_write_op2_conflict_part1),
        .I4(of_read_mem_write_op2_conflict_part2),
        .O(use_Reg_Neg_S_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \Using_FPGA.Native_i_2__4 
       (.I0(\ex_opcode_reg[0] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_4 ),
        .I3(\Using_FPGA.Native_6 ),
        .I4(\Using_FPGA.Native_7 ),
        .I5(\Using_FPGA.Native_1 ),
        .O(ex_Write_DCache_decode_reg));
  LUT6 #(
    .INIT(64'h000000A3000000A0)) 
    ex_gpr_write_dbg_i_1
       (.I0(ex_gpr_write),
        .I1(ex_branch_with_delayslot_reg),
        .I2(of_pause_reg),
        .I3(wb_exception_i_reg),
        .I4(sync_reset),
        .I5(ex_gpr_write_dbg),
        .O(ex_gpr_write_dbg_reg));
  LUT6 #(
    .INIT(64'h7F7F00007F7F007F)) 
    ex_gpr_write_i_3
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\ex_opcode_reg[0] ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(ex_Write_DCache_decode_reg),
        .I5(\Using_FPGA.Native_3 ),
        .O(ex_gpr_write));
  LUT5 #(
    .INIT(32'h0000CC0A)) 
    ex_is_div_instr_I_i_1
       (.I0(EX_Is_Div_Instr),
        .I1(ex_is_div_instr_I0),
        .I2(ex_branch_with_delayslot_reg),
        .I3(of_pause_reg),
        .I4(sync_reset),
        .O(ex_is_div_instr_I_reg));
  LUT5 #(
    .INIT(32'h00000400)) 
    ex_is_div_instr_I_i_2
       (.I0(\ex_opcode_reg[0] ),
        .I1(\Using_FPGA.Native_4 ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_6 ),
        .I4(\Using_FPGA.Native_1 ),
        .O(ex_is_div_instr_I0));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317
   (\ex_instr_reg[10] ,
    \EX_Op3_reg[1] ,
    sync_reset,
    of_instr_ii_32,
    Clk,
    \mem_gpr_write_addr_reg[2] ,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 );
  output \ex_instr_reg[10] ;
  output \EX_Op3_reg[1] ;
  input sync_reset;
  input of_instr_ii_32;
  input Clk;
  input [2:0]\mem_gpr_write_addr_reg[2] ;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;

  wire Clk;
  wire \EX_Op3_reg[1] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \ex_instr_reg[10] ;
  wire [2:0]\mem_gpr_write_addr_reg[2] ;
  wire of_instr_ii_32;
  wire sync_reset;

  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \EX_Op3[0]_i_10 
       (.I0(\mem_gpr_write_addr_reg[2] [0]),
        .I1(\ex_instr_reg[10] ),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\mem_gpr_write_addr_reg[2] [2]),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\mem_gpr_write_addr_reg[2] [1]),
        .O(\EX_Op3_reg[1] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_32),
        .Q(\ex_instr_reg[10] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319
   (\ex_instr_reg[11] ,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    ex_branch_with_delayslot_reg,
    sync_reset,
    of_instr_ii_31,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 );
  output \ex_instr_reg[11] ;
  output \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  output ex_branch_with_delayslot_reg;
  input sync_reset;
  input of_instr_ii_31;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire ex_branch_with_delayslot_reg;
  wire \ex_instr_reg[11] ;
  wire of_instr_ii_31;
  wire sync_reset;

  LUT3 #(
    .INIT(8'h40)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_7 
       (.I0(\ex_instr_reg[11] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_31),
        .Q(\ex_instr_reg[11] ),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    ex_branch_with_delayslot_i_2
       (.I0(\ex_instr_reg[11] ),
        .I1(\Using_FPGA.Native_2 ),
        .I2(\Using_FPGA.Native_3 ),
        .I3(\Using_FPGA.Native_4 ),
        .I4(\Using_FPGA.Native_5 ),
        .O(ex_branch_with_delayslot_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321
   (\ex_instr_reg[12] ,
    sync_reset,
    of_instr_ii_30,
    Clk);
  output \ex_instr_reg[12] ;
  input sync_reset;
  input of_instr_ii_30;
  input Clk;

  wire Clk;
  wire \ex_instr_reg[12] ;
  wire of_instr_ii_30;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_30),
        .Q(\ex_instr_reg[12] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323
   (\ex_instr_reg[13] ,
    sync_reset,
    of_instr_ii_29,
    Clk);
  output \ex_instr_reg[13] ;
  input sync_reset;
  input of_instr_ii_29;
  input Clk;

  wire Clk;
  wire \ex_instr_reg[13] ;
  wire of_instr_ii_29;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_29),
        .Q(\ex_instr_reg[13] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325
   (\ex_instr_reg[14] ,
    sync_reset,
    of_instr_ii_28,
    Clk);
  output [0:0]\ex_instr_reg[14] ;
  input sync_reset;
  input of_instr_ii_28;
  input Clk;

  wire Clk;
  wire [0:0]\ex_instr_reg[14] ;
  wire of_instr_ii_28;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_28),
        .Q(\ex_instr_reg[14] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327
   (\ex_instr_reg[15] ,
    sync_reset,
    of_instr_ii_27,
    Clk);
  output [0:0]\ex_instr_reg[15] ;
  input sync_reset;
  input of_instr_ii_27;
  input Clk;

  wire Clk;
  wire [0:0]\ex_instr_reg[15] ;
  wire of_instr_ii_27;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_27),
        .Q(\ex_instr_reg[15] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329
   (\ex_instr_reg[16] ,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    sync_reset,
    of_instr_ii_26,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[16] ;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  input sync_reset;
  input of_instr_ii_26;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[16] ;
  wire of_instr_ii_26;
  wire sync_reset;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \Performance_Debug_Control.ex_brki_hit_i_4 
       (.I0(\ex_instr_reg[16] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(\Performance_Debug_Control.ex_brki_hit_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_26),
        .Q(\ex_instr_reg[16] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331
   (\ex_instr_reg[17] ,
    ex_is_multi_instr2_reg,
    sync_reset,
    of_instr_ii_25,
    Clk,
    \Using_FPGA.Native_0 );
  output \ex_instr_reg[17] ;
  output ex_is_multi_instr2_reg;
  input sync_reset;
  input of_instr_ii_25;
  input Clk;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \ex_instr_reg[17] ;
  wire ex_is_multi_instr2_reg;
  wire of_instr_ii_25;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_25),
        .Q(\ex_instr_reg[17] ),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h1)) 
    ex_is_multi_instr2_i_1
       (.I0(\ex_instr_reg[17] ),
        .I1(\Using_FPGA.Native_0 ),
        .O(ex_is_multi_instr2_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333
   (\ex_instr_reg[18] ,
    of_brki_0x18,
    sync_reset,
    of_instr_ii_24,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 );
  output \ex_instr_reg[18] ;
  output of_brki_0x18;
  input sync_reset;
  input of_instr_ii_24;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0 ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \ex_instr_reg[18] ;
  wire of_brki_0x18;
  wire of_instr_ii_24;
  wire sync_reset;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_3 
       (.I0(\Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0 ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\Using_FPGA.Native_4 ),
        .O(of_brki_0x18));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_6 
       (.I0(\ex_instr_reg[18] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_6 ),
        .I3(\Using_FPGA.Native_7 ),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_i_i_6_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_24),
        .Q(\ex_instr_reg[18] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335
   (\ex_instr_reg[19] ,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    sync_reset,
    of_instr_ii_23,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[19] ;
  output \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input sync_reset;
  input of_instr_ii_23;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[19] ;
  wire of_instr_ii_23;
  wire sync_reset;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_8 
       (.I0(\ex_instr_reg[19] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_23),
        .Q(\ex_instr_reg[19] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337
   (\ex_opcode_reg[1] ,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    Dbg_Clean_Stop_reg,
    E,
    ex_op1_cmp_eq_n5_out,
    force2_reg,
    use_Reg_Neg_DI1_out,
    force_Val10_out,
    use_Reg_Neg_S3_out,
    force12_out,
    ex_gpr_write_dbg_reg,
    ex_set_bip,
    \EX_ALU_Op_reg[0] ,
    ex_load_alu_carry96_out,
    ex_enable_alu_i_reg,
    ex_alu_sel_logic_i102_out,
    EX_Use_Carry103_out,
    EX_Unsigned_Op104_out,
    EX_CMP_Op105_out,
    ex_mbar_decode_reg,
    ex_mbar_decode_reg_0,
    D237_out,
    D233_out,
    sync_reset,
    of_instr_ii_41,
    Clk,
    Q,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    ex_jump_nodelay_reg,
    ex_jump,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 ,
    \Using_FPGA.Native_15 ,
    \Using_FPGA.Native_16 ,
    \Using_FPGA.Native_17 ,
    \Using_FPGA.Native_18 ,
    \Using_FPGA.Native_19 ,
    of_Take_Interrupt,
    \Using_FPGA.Native_20 ,
    \Using_FPGA.Native_21 ,
    \Using_FPGA.Native_22 ,
    \Using_FPGA.Native_23 ,
    ex_branch_with_delayslot_reg,
    ex_mbar_decode,
    of_pause_reg,
    \Using_FPGA.Native_24 );
  output \ex_opcode_reg[1] ;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  output Dbg_Clean_Stop_reg;
  output [0:0]E;
  output ex_op1_cmp_eq_n5_out;
  output force2_reg;
  output use_Reg_Neg_DI1_out;
  output force_Val10_out;
  output use_Reg_Neg_S3_out;
  output force12_out;
  output ex_gpr_write_dbg_reg;
  output ex_set_bip;
  output [1:0]\EX_ALU_Op_reg[0] ;
  output ex_load_alu_carry96_out;
  output ex_enable_alu_i_reg;
  output ex_alu_sel_logic_i102_out;
  output EX_Use_Carry103_out;
  output EX_Unsigned_Op104_out;
  output EX_CMP_Op105_out;
  output ex_mbar_decode_reg;
  output ex_mbar_decode_reg_0;
  output D237_out;
  output D233_out;
  input sync_reset;
  input of_instr_ii_41;
  input Clk;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input ex_jump_nodelay_reg;
  input ex_jump;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input \Using_FPGA.Native_14 ;
  input \Using_FPGA.Native_15 ;
  input \Using_FPGA.Native_16 ;
  input \Using_FPGA.Native_17 ;
  input \Using_FPGA.Native_18 ;
  input \Using_FPGA.Native_19 ;
  input of_Take_Interrupt;
  input \Using_FPGA.Native_20 ;
  input \Using_FPGA.Native_21 ;
  input \Using_FPGA.Native_22 ;
  input \Using_FPGA.Native_23 ;
  input ex_branch_with_delayslot_reg;
  input ex_mbar_decode;
  input of_pause_reg;
  input [0:0]\Using_FPGA.Native_24 ;

  wire Clk;
  wire D233_out;
  wire D237_out;
  wire Dbg_Clean_Stop_reg;
  wire [0:0]E;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_CMP_Op105_out;
  wire EX_CMP_Op_i_2_n_0;
  wire EX_Unsigned_Op104_out;
  wire EX_Use_Carry103_out;
  wire \Performance_Debug_Control.ex_brki_hit_i_2_n_0 ;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_15 ;
  wire \Using_FPGA.Native_16 ;
  wire \Using_FPGA.Native_17 ;
  wire \Using_FPGA.Native_18 ;
  wire \Using_FPGA.Native_19 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_20 ;
  wire \Using_FPGA.Native_21 ;
  wire \Using_FPGA.Native_22 ;
  wire \Using_FPGA.Native_23 ;
  wire [0:0]\Using_FPGA.Native_24 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire ex_alu_sel_logic_i102_out;
  wire ex_branch_with_delayslot_reg;
  wire ex_enable_alu_i_reg;
  wire ex_gpr_write_dbg_reg;
  wire ex_jump;
  wire ex_jump_nodelay_reg;
  wire ex_load_alu_carry96_out;
  wire ex_mbar_decode;
  wire ex_mbar_decode_reg;
  wire ex_mbar_decode_reg_0;
  wire ex_op1_cmp_eq_n5_out;
  wire \ex_opcode_reg[1] ;
  wire ex_set_bip;
  wire ex_set_bip_i_2_n_0;
  wire force12_out;
  wire force2_reg;
  wire force_Val10_out;
  wire of_Take_Interrupt;
  wire of_instr_ii_41;
  wire of_pause_reg;
  wire sync_reset;
  wire use_Reg_Neg_DI1_out;
  wire use_Reg_Neg_S3_out;

  LUT4 #(
    .INIT(16'h888F)) 
    Dbg_Clean_Stop_i_1
       (.I0(ex_jump_nodelay_reg),
        .I1(ex_jump),
        .I2(E),
        .I3(\Using_FPGA.Native_4 ),
        .O(Dbg_Clean_Stop_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000F9FF)) 
    \EX_ALU_Op[0]_i_1 
       (.I0(\Using_FPGA.Native_13 ),
        .I1(\ex_opcode_reg[1] ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_16 ),
        .I4(EX_CMP_Op_i_2_n_0),
        .O(\EX_ALU_Op_reg[0] [1]));
  LUT5 #(
    .INIT(32'hBFAAABAA)) 
    \EX_ALU_Op[1]_i_1 
       (.I0(EX_CMP_Op_i_2_n_0),
        .I1(\ex_opcode_reg[1] ),
        .I2(\Using_FPGA.Native_13 ),
        .I3(\Using_FPGA.Native_14 ),
        .I4(\Using_FPGA.Native_16 ),
        .O(\EX_ALU_Op_reg[0] [0]));
  LUT5 #(
    .INIT(32'h00000100)) 
    EX_CMP_Op_i_1
       (.I0(\Using_FPGA.Native_7 ),
        .I1(\ex_opcode_reg[1] ),
        .I2(\Using_FPGA.Native_13 ),
        .I3(\Using_FPGA.Native_19 ),
        .I4(EX_CMP_Op_i_2_n_0),
        .O(EX_CMP_Op105_out));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    EX_CMP_Op_i_2
       (.I0(of_Take_Interrupt),
        .I1(\ex_opcode_reg[1] ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_8 ),
        .I4(\Using_FPGA.Native_6 ),
        .I5(\Using_FPGA.Native_1 ),
        .O(EX_CMP_Op_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000100)) 
    EX_Unsigned_Op_i_1
       (.I0(\Using_FPGA.Native_7 ),
        .I1(\ex_opcode_reg[1] ),
        .I2(\Using_FPGA.Native_13 ),
        .I3(\Using_FPGA.Native_18 ),
        .I4(EX_CMP_Op_i_2_n_0),
        .O(EX_Unsigned_Op104_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    EX_Use_Carry_i_1
       (.I0(\Using_FPGA.Native_5 ),
        .I1(\Using_FPGA.Native_13 ),
        .I2(\ex_opcode_reg[1] ),
        .I3(EX_CMP_Op_i_2_n_0),
        .O(EX_Use_Carry103_out));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \Performance_Debug_Control.ex_brki_hit_i_1 
       (.I0(Q),
        .I1(\Performance_Debug_Control.ex_brki_hit_i_2_n_0 ),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_1 ),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\Using_FPGA.Native_3 ),
        .O(\Performance_Debug_Control.ex_brki_hit_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Performance_Debug_Control.ex_brki_hit_i_2 
       (.I0(ex_mbar_decode_reg),
        .I1(\Using_FPGA.Native_20 ),
        .I2(\Using_FPGA.Native_21 ),
        .I3(\Using_FPGA.Native_17 ),
        .I4(\Using_FPGA.Native_22 ),
        .I5(\Using_FPGA.Native_23 ),
        .O(\Performance_Debug_Control.ex_brki_hit_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_41),
        .Q(\ex_opcode_reg[1] ),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Using_FPGA.Native_i_1__18 
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_13 ),
        .I2(\Using_FPGA.Native_8 ),
        .O(D233_out));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \Using_FPGA.Native_i_1__8 
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_13 ),
        .I2(ex_jump_nodelay_reg),
        .I3(ex_jump),
        .O(D237_out));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    ex_alu_sel_logic_i_i_1
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_13 ),
        .I2(EX_CMP_Op_i_2_n_0),
        .I3(\Using_FPGA.Native_8 ),
        .O(ex_alu_sel_logic_i102_out));
  LUT6 #(
    .INIT(64'hFFFFFEEFFFFFFFFF)) 
    ex_enable_alu_i_i_1
       (.I0(\Using_FPGA.Native_8 ),
        .I1(EX_CMP_Op_i_2_n_0),
        .I2(\Using_FPGA.Native_13 ),
        .I3(\ex_opcode_reg[1] ),
        .I4(\Using_FPGA.Native_7 ),
        .I5(\Using_FPGA.Native_17 ),
        .O(ex_enable_alu_i_reg));
  LUT6 #(
    .INIT(64'h55BBFFFF55BBFAAA)) 
    ex_gpr_write_i_4
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_15 ),
        .I3(\Using_FPGA.Native_14 ),
        .I4(\Using_FPGA.Native_5 ),
        .I5(\Using_FPGA.Native_7 ),
        .O(ex_gpr_write_dbg_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ex_load_alu_carry_i_1
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_13 ),
        .I2(EX_CMP_Op_i_2_n_0),
        .I3(\Using_FPGA.Native_8 ),
        .O(ex_load_alu_carry96_out));
  LUT5 #(
    .INIT(32'h0F440044)) 
    ex_mbar_decode_cmb_inferred_i_1
       (.I0(ex_branch_with_delayslot_reg),
        .I1(ex_mbar_decode),
        .I2(ex_mbar_decode_reg),
        .I3(of_pause_reg),
        .I4(\Using_FPGA.Native_24 ),
        .O(ex_mbar_decode_reg_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    ex_mbar_decode_cmb_inferred_i_2
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_14 ),
        .I2(\Using_FPGA.Native_13 ),
        .I3(\Using_FPGA.Native_8 ),
        .I4(\Using_FPGA.Native_5 ),
        .I5(\Using_FPGA.Native_7 ),
        .O(ex_mbar_decode_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    ex_op1_cmp_eq_n_i_1
       (.I0(force2_reg),
        .I1(\Using_FPGA.Native_10 ),
        .I2(\Using_FPGA.Native_11 ),
        .I3(\Using_FPGA.Native_12 ),
        .O(ex_op1_cmp_eq_n5_out));
  LUT4 #(
    .INIT(16'h0080)) 
    ex_set_bip_i_1
       (.I0(ex_set_bip_i_2_n_0),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(ex_set_bip));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ex_set_bip_i_2
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_8 ),
        .I3(\Using_FPGA.Native_14 ),
        .I4(\Using_FPGA.Native_13 ),
        .O(ex_set_bip_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    force1_i_1
       (.I0(force2_reg),
        .I1(\Using_FPGA.Native_12 ),
        .I2(\Using_FPGA.Native_10 ),
        .O(force12_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    force2_i_1
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_8 ),
        .I3(\Using_FPGA.Native_13 ),
        .I4(\Using_FPGA.Native_14 ),
        .O(force2_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    force_Val1_i_1
       (.I0(force2_reg),
        .I1(\Using_FPGA.Native_12 ),
        .I2(\Using_FPGA.Native_10 ),
        .O(force_Val10_out));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \imm_reg[0]_i_1 
       (.I0(\ex_opcode_reg[1] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_6 ),
        .I3(\Using_FPGA.Native_7 ),
        .I4(\Using_FPGA.Native_8 ),
        .I5(\Using_FPGA.Native_9 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2008)) 
    use_Reg_Neg_DI_i_1
       (.I0(force2_reg),
        .I1(\Using_FPGA.Native_12 ),
        .I2(\Using_FPGA.Native_10 ),
        .I3(\Using_FPGA.Native_11 ),
        .O(use_Reg_Neg_DI1_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2008)) 
    use_Reg_Neg_S_i_1
       (.I0(force2_reg),
        .I1(\Using_FPGA.Native_10 ),
        .I2(\Using_FPGA.Native_12 ),
        .I3(\Using_FPGA.Native_11 ),
        .O(use_Reg_Neg_S3_out));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339
   (\ex_instr_reg[20] ,
    sync_reset,
    of_instr_ii_22,
    Clk);
  output \ex_instr_reg[20] ;
  input sync_reset;
  input of_instr_ii_22;
  input Clk;

  wire Clk;
  wire \ex_instr_reg[20] ;
  wire of_instr_ii_22;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_22),
        .Q(\ex_instr_reg[20] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341
   (\ex_instr_reg[21] ,
    ex_sel_alu_i0,
    sync_reset,
    of_instr_ii_21,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[21] ;
  output ex_sel_alu_i0;
  input sync_reset;
  input of_instr_ii_21;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[21] ;
  wire ex_sel_alu_i0;
  wire of_instr_ii_21;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_21),
        .Q(\ex_instr_reg[21] ),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'h0DFF)) 
    ex_sel_alu_i_i_1
       (.I0(\ex_instr_reg[21] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(ex_sel_alu_i0));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343
   (\ex_instr_reg[22] ,
    D241_out,
    sync_reset,
    of_instr_ii_20,
    Clk,
    \Using_FPGA.Native_0 );
  output \ex_instr_reg[22] ;
  output D241_out;
  input sync_reset;
  input of_instr_ii_20;
  input Clk;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire D241_out;
  wire \Using_FPGA.Native_0 ;
  wire \ex_instr_reg[22] ;
  wire of_instr_ii_20;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_20),
        .Q(\ex_instr_reg[22] ),
        .R(sync_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \Using_FPGA.Native_i_1__19 
       (.I0(\ex_instr_reg[22] ),
        .I1(\Using_FPGA.Native_0 ),
        .O(D241_out));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345
   (\ex_instr_reg[23] ,
    EX_SWAP_Instr_reg,
    sync_reset,
    of_instr_ii_19,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[23] ;
  output EX_SWAP_Instr_reg;
  input sync_reset;
  input of_instr_ii_19;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire EX_SWAP_Instr_reg;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[23] ;
  wire of_instr_ii_19;
  wire sync_reset;

  LUT4 #(
    .INIT(16'h2000)) 
    EX_SWAP_Instr_i_1
       (.I0(\ex_instr_reg[23] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(EX_SWAP_Instr_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_19),
        .Q(\ex_instr_reg[23] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347
   (\ex_instr_reg[24] ,
    sync_reset,
    of_instr_ii_18,
    Clk);
  output \ex_instr_reg[24] ;
  input sync_reset;
  input of_instr_ii_18;
  input Clk;

  wire Clk;
  wire \ex_instr_reg[24] ;
  wire of_instr_ii_18;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_18),
        .Q(\ex_instr_reg[24] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349
   (\EX_Shift_Op_reg[0] ,
    ex_load_shift_carry0,
    sync_reset,
    of_instr_ii_17,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 );
  output \EX_Shift_Op_reg[0] ;
  output ex_load_shift_carry0;
  input sync_reset;
  input of_instr_ii_17;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;

  wire Clk;
  wire \EX_Shift_Op_reg[0] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire ex_load_shift_carry0;
  wire of_instr_ii_17;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_17),
        .Q(\EX_Shift_Op_reg[0] ),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'h07)) 
    ex_load_shift_carry_i_1
       (.I0(\EX_Shift_Op_reg[0] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .O(ex_load_shift_carry0));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351
   (\EX_Shift_Op_reg[1] ,
    \EX_Sext_Op_reg[1] ,
    sync_reset,
    of_instr_ii_16,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \EX_Shift_Op_reg[1] ;
  output [0:0]\EX_Sext_Op_reg[1] ;
  input sync_reset;
  input of_instr_ii_16;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire [0:0]\EX_Sext_Op_reg[1] ;
  wire \EX_Shift_Op_reg[1] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire of_instr_ii_16;
  wire sync_reset;

  LUT4 #(
    .INIT(16'h00F7)) 
    \EX_Sext_Op[1]_i_1 
       (.I0(\EX_Shift_Op_reg[1] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(\EX_Sext_Op_reg[1] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_16),
        .Q(\EX_Shift_Op_reg[1] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353
   (\ex_instr_reg[27] ,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    sync_reset,
    of_instr_ii_15,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[27] ;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  input sync_reset;
  input of_instr_ii_15;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[27] ;
  wire of_instr_ii_15;
  wire sync_reset;

  LUT4 #(
    .INIT(16'hFFFD)) 
    \Performance_Debug_Control.ex_brki_hit_i_5 
       (.I0(\ex_instr_reg[27] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(\Performance_Debug_Control.ex_brki_hit_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_15),
        .Q(\ex_instr_reg[27] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355
   (\ex_instr_reg[28] ,
    \EX_Sext_Op_reg[0] ,
    ex_Write_ICache_i_reg,
    sync_reset,
    of_instr_ii_14,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    of_pause_reg,
    ex_Write_ICache_i,
    ex_branch_with_delayslot_reg);
  output \ex_instr_reg[28] ;
  output [0:0]\EX_Sext_Op_reg[0] ;
  output ex_Write_ICache_i_reg;
  input sync_reset;
  input of_instr_ii_14;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input of_pause_reg;
  input ex_Write_ICache_i;
  input ex_branch_with_delayslot_reg;

  wire Clk;
  wire [0:0]\EX_Sext_Op_reg[0] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire ex_Write_ICache_i;
  wire ex_Write_ICache_i_reg;
  wire ex_branch_with_delayslot_reg;
  wire \ex_instr_reg[28] ;
  wire of_instr_ii_14;
  wire of_pause_reg;
  wire sync_reset;

  LUT6 #(
    .INIT(64'hFF0EFFFFFFFFFFFF)) 
    \EX_Sext_Op[0]_i_1 
       (.I0(\ex_instr_reg[28] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\Using_FPGA.Native_4 ),
        .O(\EX_Sext_Op_reg[0] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_14),
        .Q(\ex_instr_reg[28] ),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ex_Write_ICache_i_cmb_inferred_i_1
       (.I0(\ex_instr_reg[28] ),
        .I1(\Using_FPGA.Native_2 ),
        .I2(of_pause_reg),
        .I3(ex_Write_ICache_i),
        .I4(ex_branch_with_delayslot_reg),
        .O(ex_Write_ICache_i_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357
   (\ex_instr_reg[29] ,
    ex_Write_DCache_decode_reg,
    sync_reset,
    of_instr_ii_13,
    Clk,
    \Using_FPGA.Native_0 ,
    of_pause_reg,
    ex_Write_DCache_decode_reg_0,
    ex_branch_with_delayslot_reg);
  output \ex_instr_reg[29] ;
  output ex_Write_DCache_decode_reg;
  input sync_reset;
  input of_instr_ii_13;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input of_pause_reg;
  input ex_Write_DCache_decode_reg_0;
  input ex_branch_with_delayslot_reg;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire ex_Write_DCache_decode_reg;
  wire ex_Write_DCache_decode_reg_0;
  wire ex_branch_with_delayslot_reg;
  wire \ex_instr_reg[29] ;
  wire of_instr_ii_13;
  wire of_pause_reg;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_13),
        .Q(\ex_instr_reg[29] ),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h20202F20)) 
    ex_Write_DCache_decode_cmb_inferred_i_1
       (.I0(\ex_instr_reg[29] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(of_pause_reg),
        .I3(ex_Write_DCache_decode_reg_0),
        .I4(ex_branch_with_delayslot_reg),
        .O(ex_Write_DCache_decode_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359
   (\ex_opcode_reg[2] ,
    sync_reset,
    of_instr_ii_40,
    Clk);
  output \ex_opcode_reg[2] ;
  input sync_reset;
  input of_instr_ii_40;
  input Clk;

  wire Clk;
  wire \ex_opcode_reg[2] ;
  wire of_instr_ii_40;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_40),
        .Q(\ex_opcode_reg[2] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361
   (\ex_instr_reg[30] ,
    p_2_in,
    sync_reset,
    of_instr_ii_12,
    Clk);
  output \ex_instr_reg[30] ;
  output p_2_in;
  input sync_reset;
  input of_instr_ii_12;
  input Clk;

  wire Clk;
  wire \ex_instr_reg[30] ;
  wire of_instr_ii_12;
  wire p_2_in;
  wire sync_reset;

  LUT1 #(
    .INIT(2'h1)) 
    EX_SWAP_BYTE_Instr_i_1
       (.I0(\ex_instr_reg[30] ),
        .O(p_2_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_12),
        .Q(\ex_instr_reg[30] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363
   (\ex_instr_reg[31] ,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    sync_reset,
    of_instr_ii_11,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 );
  output \ex_instr_reg[31] ;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  input sync_reset;
  input of_instr_ii_11;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;

  wire Clk;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \ex_instr_reg[31] ;
  wire of_instr_ii_11;
  wire sync_reset;

  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \Performance_Debug_Control.ex_brki_hit_i_3 
       (.I0(\ex_instr_reg[31] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(\Using_FPGA.Native_3 ),
        .O(\Performance_Debug_Control.ex_brki_hit_reg ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_11),
        .Q(\ex_instr_reg[31] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365
   (\Using_FPGA.Native_0 ,
    \EX_Op3_reg[1] ,
    use_Reg_Neg_S_reg,
    sync_reset,
    of_instr_ii_10,
    Clk,
    mem_gpr_write,
    mem_valid_reg,
    mem_is_multi_or_load_instr,
    of_read_mem_write_op3_conflict_part2,
    of_read_mem_write_op3_conflict_part1);
  output \Using_FPGA.Native_0 ;
  output \EX_Op3_reg[1] ;
  output use_Reg_Neg_S_reg;
  input sync_reset;
  input of_instr_ii_10;
  input Clk;
  input mem_gpr_write;
  input mem_valid_reg;
  input mem_is_multi_or_load_instr;
  input of_read_mem_write_op3_conflict_part2;
  input of_read_mem_write_op3_conflict_part1;

  wire Clk;
  wire \EX_Op3_reg[1] ;
  wire \Using_FPGA.Native_0 ;
  wire mem_gpr_write;
  wire mem_is_multi_or_load_instr;
  wire mem_valid_reg;
  wire of_instr_ii_10;
  wire of_read_mem_write_op3_conflict_part1;
  wire of_read_mem_write_op3_conflict_part2;
  wire sync_reset;
  wire use_Reg_Neg_S_reg;

  LUT3 #(
    .INIT(8'h80)) 
    \EX_Op3[0]_i_11 
       (.I0(mem_gpr_write),
        .I1(mem_valid_reg),
        .I2(\Using_FPGA.Native_0 ),
        .O(\EX_Op3_reg[1] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_10),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Using_FPGA.Native_i_1__103 
       (.I0(mem_is_multi_or_load_instr),
        .I1(\Using_FPGA.Native_0 ),
        .I2(of_read_mem_write_op3_conflict_part2),
        .I3(of_read_mem_write_op3_conflict_part1),
        .O(use_Reg_Neg_S_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367
   (\Using_FPGA.Native_0 ,
    \EX_Branch_CMP_Op1_reg[1] ,
    \EX_Branch_CMP_Op1_reg[0] ,
    sync_reset,
    of_instr_ii_9,
    Clk,
    \Using_FPGA.Native_1 ,
    \wb_gpr_write_addr_reg[3] ,
    \Using_FPGA.Native_2 ,
    mem_valid_reg,
    \mem_gpr_write_addr_reg[0] ,
    \mem_gpr_write_addr_reg[4] ,
    \Using_FPGA.Native_3 ,
    ex_sel_alu_i_reg,
    GPR_Op1,
    WB_Doublet_Access_reg,
    MEM_Fwd,
    EX_SWAP_Instr_reg,
    WB_Doublet_Access_reg_0,
    \Using_FPGA.Native_4 ,
    EX_SWAP_Instr_reg_0,
    WB_Doublet_Access_reg_1,
    EX_SWAP_Instr_reg_1,
    WB_Doublet_Access_reg_2,
    EX_SWAP_Instr_reg_2,
    WB_Doublet_Access_reg_3,
    EX_SWAP_Instr_reg_3,
    WB_Doublet_Access_reg_4,
    EX_SWAP_Instr_reg_4,
    WB_Doublet_Access_reg_5,
    EX_SWAP_Instr_reg_5,
    WB_Doublet_Access_reg_6,
    EX_SWAP_Instr_reg_6,
    WB_Byte_Access_reg,
    EX_SWAP_Instr_reg_7,
    EX_SWAP_Instr_reg_8,
    EX_SWAP_Instr_reg_9,
    EX_SWAP_Instr_reg_10,
    EX_SWAP_Instr_reg_11,
    EX_SWAP_Instr_reg_12,
    EX_SWAP_Instr_reg_13,
    EX_SWAP_Instr_reg_14,
    EX_SWAP_Instr_reg_15,
    EX_SWAP_Instr_reg_16,
    EX_SWAP_Instr_reg_17,
    EX_SWAP_Instr_reg_18,
    EX_SWAP_Instr_reg_19,
    EX_SWAP_Instr_reg_20,
    EX_SWAP_Instr_reg_21,
    EX_SWAP_Instr_reg_22,
    WB_Doublet_Access_reg_7,
    EX_SWAP_Instr_reg_23,
    WB_Doublet_Access_reg_8,
    EX_SWAP_Instr_reg_24,
    WB_Doublet_Access_reg_9,
    EX_SWAP_Instr_reg_25,
    WB_Doublet_Access_reg_10,
    EX_SWAP_Instr_reg_26,
    WB_Doublet_Access_reg_11,
    EX_SWAP_Instr_reg_27,
    WB_Doublet_Access_reg_12,
    EX_SWAP_Instr_reg_28,
    WB_Doublet_Access_reg_13,
    EX_SWAP_Instr_reg_29,
    WB_Doublet_Access_reg_14);
  output \Using_FPGA.Native_0 ;
  output \EX_Branch_CMP_Op1_reg[1] ;
  output [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  input sync_reset;
  input of_instr_ii_9;
  input Clk;
  input [0:0]\Using_FPGA.Native_1 ;
  input \wb_gpr_write_addr_reg[3] ;
  input \Using_FPGA.Native_2 ;
  input mem_valid_reg;
  input [1:0]\mem_gpr_write_addr_reg[0] ;
  input \mem_gpr_write_addr_reg[4] ;
  input \Using_FPGA.Native_3 ;
  input ex_sel_alu_i_reg;
  input [0:31]GPR_Op1;
  input WB_Doublet_Access_reg;
  input [5:0]MEM_Fwd;
  input EX_SWAP_Instr_reg;
  input WB_Doublet_Access_reg_0;
  input [25:0]\Using_FPGA.Native_4 ;
  input EX_SWAP_Instr_reg_0;
  input WB_Doublet_Access_reg_1;
  input EX_SWAP_Instr_reg_1;
  input WB_Doublet_Access_reg_2;
  input EX_SWAP_Instr_reg_2;
  input WB_Doublet_Access_reg_3;
  input EX_SWAP_Instr_reg_3;
  input WB_Doublet_Access_reg_4;
  input EX_SWAP_Instr_reg_4;
  input WB_Doublet_Access_reg_5;
  input EX_SWAP_Instr_reg_5;
  input WB_Doublet_Access_reg_6;
  input EX_SWAP_Instr_reg_6;
  input [15:0]WB_Byte_Access_reg;
  input EX_SWAP_Instr_reg_7;
  input EX_SWAP_Instr_reg_8;
  input EX_SWAP_Instr_reg_9;
  input EX_SWAP_Instr_reg_10;
  input EX_SWAP_Instr_reg_11;
  input EX_SWAP_Instr_reg_12;
  input EX_SWAP_Instr_reg_13;
  input EX_SWAP_Instr_reg_14;
  input EX_SWAP_Instr_reg_15;
  input EX_SWAP_Instr_reg_16;
  input EX_SWAP_Instr_reg_17;
  input EX_SWAP_Instr_reg_18;
  input EX_SWAP_Instr_reg_19;
  input EX_SWAP_Instr_reg_20;
  input EX_SWAP_Instr_reg_21;
  input EX_SWAP_Instr_reg_22;
  input WB_Doublet_Access_reg_7;
  input EX_SWAP_Instr_reg_23;
  input WB_Doublet_Access_reg_8;
  input EX_SWAP_Instr_reg_24;
  input WB_Doublet_Access_reg_9;
  input EX_SWAP_Instr_reg_25;
  input WB_Doublet_Access_reg_10;
  input EX_SWAP_Instr_reg_26;
  input WB_Doublet_Access_reg_11;
  input EX_SWAP_Instr_reg_27;
  input WB_Doublet_Access_reg_12;
  input EX_SWAP_Instr_reg_28;
  input WB_Doublet_Access_reg_13;
  input EX_SWAP_Instr_reg_29;
  input WB_Doublet_Access_reg_14;

  wire Clk;
  wire [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire \EX_Branch_CMP_Op1_reg[1] ;
  wire EX_SWAP_Instr_reg;
  wire EX_SWAP_Instr_reg_0;
  wire EX_SWAP_Instr_reg_1;
  wire EX_SWAP_Instr_reg_10;
  wire EX_SWAP_Instr_reg_11;
  wire EX_SWAP_Instr_reg_12;
  wire EX_SWAP_Instr_reg_13;
  wire EX_SWAP_Instr_reg_14;
  wire EX_SWAP_Instr_reg_15;
  wire EX_SWAP_Instr_reg_16;
  wire EX_SWAP_Instr_reg_17;
  wire EX_SWAP_Instr_reg_18;
  wire EX_SWAP_Instr_reg_19;
  wire EX_SWAP_Instr_reg_2;
  wire EX_SWAP_Instr_reg_20;
  wire EX_SWAP_Instr_reg_21;
  wire EX_SWAP_Instr_reg_22;
  wire EX_SWAP_Instr_reg_23;
  wire EX_SWAP_Instr_reg_24;
  wire EX_SWAP_Instr_reg_25;
  wire EX_SWAP_Instr_reg_26;
  wire EX_SWAP_Instr_reg_27;
  wire EX_SWAP_Instr_reg_28;
  wire EX_SWAP_Instr_reg_29;
  wire EX_SWAP_Instr_reg_3;
  wire EX_SWAP_Instr_reg_4;
  wire EX_SWAP_Instr_reg_5;
  wire EX_SWAP_Instr_reg_6;
  wire EX_SWAP_Instr_reg_7;
  wire EX_SWAP_Instr_reg_8;
  wire EX_SWAP_Instr_reg_9;
  wire [0:31]GPR_Op1;
  wire [5:0]MEM_Fwd;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire [25:0]\Using_FPGA.Native_4 ;
  wire [15:0]WB_Byte_Access_reg;
  wire WB_Doublet_Access_reg;
  wire WB_Doublet_Access_reg_0;
  wire WB_Doublet_Access_reg_1;
  wire WB_Doublet_Access_reg_10;
  wire WB_Doublet_Access_reg_11;
  wire WB_Doublet_Access_reg_12;
  wire WB_Doublet_Access_reg_13;
  wire WB_Doublet_Access_reg_14;
  wire WB_Doublet_Access_reg_2;
  wire WB_Doublet_Access_reg_3;
  wire WB_Doublet_Access_reg_4;
  wire WB_Doublet_Access_reg_5;
  wire WB_Doublet_Access_reg_6;
  wire WB_Doublet_Access_reg_7;
  wire WB_Doublet_Access_reg_8;
  wire WB_Doublet_Access_reg_9;
  wire ex_sel_alu_i_reg;
  wire [1:0]\mem_gpr_write_addr_reg[0] ;
  wire \mem_gpr_write_addr_reg[4] ;
  wire mem_valid_reg;
  wire of_instr_ii_9;
  wire [0:0]of_op1_sel;
  wire sync_reset;
  wire \wb_gpr_write_addr_reg[3] ;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_9),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__109 
       (.I0(EX_SWAP_Instr_reg),
        .I1(GPR_Op1[2]),
        .I2(WB_Doublet_Access_reg_0),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [24]),
        .O(\EX_Branch_CMP_Op1_reg[0] [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__110 
       (.I0(EX_SWAP_Instr_reg_0),
        .I1(GPR_Op1[4]),
        .I2(WB_Doublet_Access_reg_1),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [22]),
        .O(\EX_Branch_CMP_Op1_reg[0] [27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__111 
       (.I0(EX_SWAP_Instr_reg_1),
        .I1(GPR_Op1[6]),
        .I2(WB_Doublet_Access_reg_2),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [20]),
        .O(\EX_Branch_CMP_Op1_reg[0] [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__112 
       (.I0(EX_SWAP_Instr_reg_2),
        .I1(GPR_Op1[8]),
        .I2(WB_Doublet_Access_reg_3),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [18]),
        .O(\EX_Branch_CMP_Op1_reg[0] [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__113 
       (.I0(EX_SWAP_Instr_reg_3),
        .I1(GPR_Op1[10]),
        .I2(WB_Doublet_Access_reg_4),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [16]),
        .O(\EX_Branch_CMP_Op1_reg[0] [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__114 
       (.I0(EX_SWAP_Instr_reg_4),
        .I1(GPR_Op1[12]),
        .I2(WB_Doublet_Access_reg_5),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [14]),
        .O(\EX_Branch_CMP_Op1_reg[0] [19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__115 
       (.I0(EX_SWAP_Instr_reg_5),
        .I1(GPR_Op1[14]),
        .I2(WB_Doublet_Access_reg_6),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [12]),
        .O(\EX_Branch_CMP_Op1_reg[0] [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__116 
       (.I0(EX_SWAP_Instr_reg_6),
        .I1(GPR_Op1[16]),
        .I2(WB_Byte_Access_reg[15]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [10]),
        .O(\EX_Branch_CMP_Op1_reg[0] [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__117 
       (.I0(EX_SWAP_Instr_reg_7),
        .I1(GPR_Op1[18]),
        .I2(WB_Byte_Access_reg[13]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [8]),
        .O(\EX_Branch_CMP_Op1_reg[0] [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__118 
       (.I0(EX_SWAP_Instr_reg_8),
        .I1(GPR_Op1[20]),
        .I2(WB_Byte_Access_reg[11]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [6]),
        .O(\EX_Branch_CMP_Op1_reg[0] [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__119 
       (.I0(EX_SWAP_Instr_reg_9),
        .I1(GPR_Op1[22]),
        .I2(WB_Byte_Access_reg[9]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [4]),
        .O(\EX_Branch_CMP_Op1_reg[0] [9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__120 
       (.I0(EX_SWAP_Instr_reg_10),
        .I1(GPR_Op1[24]),
        .I2(WB_Byte_Access_reg[7]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[4]),
        .O(\EX_Branch_CMP_Op1_reg[0] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__121 
       (.I0(EX_SWAP_Instr_reg_11),
        .I1(GPR_Op1[26]),
        .I2(WB_Byte_Access_reg[5]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[3]),
        .O(\EX_Branch_CMP_Op1_reg[0] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__122 
       (.I0(EX_SWAP_Instr_reg_12),
        .I1(GPR_Op1[28]),
        .I2(WB_Byte_Access_reg[3]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[2]),
        .O(\EX_Branch_CMP_Op1_reg[0] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__123 
       (.I0(EX_SWAP_Instr_reg_13),
        .I1(GPR_Op1[30]),
        .I2(WB_Byte_Access_reg[1]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[0]),
        .O(\EX_Branch_CMP_Op1_reg[0] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__124 
       (.I0(EX_SWAP_Instr_reg_14),
        .I1(GPR_Op1[31]),
        .I2(WB_Byte_Access_reg[0]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [0]),
        .O(\EX_Branch_CMP_Op1_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__125 
       (.I0(EX_SWAP_Instr_reg_15),
        .I1(GPR_Op1[29]),
        .I2(WB_Byte_Access_reg[2]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[1]),
        .O(\EX_Branch_CMP_Op1_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__126 
       (.I0(EX_SWAP_Instr_reg_16),
        .I1(GPR_Op1[27]),
        .I2(WB_Byte_Access_reg[4]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [1]),
        .O(\EX_Branch_CMP_Op1_reg[0] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__127 
       (.I0(EX_SWAP_Instr_reg_17),
        .I1(GPR_Op1[25]),
        .I2(WB_Byte_Access_reg[6]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [2]),
        .O(\EX_Branch_CMP_Op1_reg[0] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__128 
       (.I0(EX_SWAP_Instr_reg_18),
        .I1(GPR_Op1[23]),
        .I2(WB_Byte_Access_reg[8]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [3]),
        .O(\EX_Branch_CMP_Op1_reg[0] [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__129 
       (.I0(EX_SWAP_Instr_reg_19),
        .I1(GPR_Op1[21]),
        .I2(WB_Byte_Access_reg[10]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [5]),
        .O(\EX_Branch_CMP_Op1_reg[0] [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__130 
       (.I0(EX_SWAP_Instr_reg_20),
        .I1(GPR_Op1[19]),
        .I2(WB_Byte_Access_reg[12]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [7]),
        .O(\EX_Branch_CMP_Op1_reg[0] [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__131 
       (.I0(EX_SWAP_Instr_reg_21),
        .I1(GPR_Op1[17]),
        .I2(WB_Byte_Access_reg[14]),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [9]),
        .O(\EX_Branch_CMP_Op1_reg[0] [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__132 
       (.I0(EX_SWAP_Instr_reg_22),
        .I1(GPR_Op1[15]),
        .I2(WB_Doublet_Access_reg_7),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [11]),
        .O(\EX_Branch_CMP_Op1_reg[0] [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__133 
       (.I0(EX_SWAP_Instr_reg_23),
        .I1(GPR_Op1[13]),
        .I2(WB_Doublet_Access_reg_8),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [13]),
        .O(\EX_Branch_CMP_Op1_reg[0] [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__134 
       (.I0(EX_SWAP_Instr_reg_24),
        .I1(GPR_Op1[11]),
        .I2(WB_Doublet_Access_reg_9),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [15]),
        .O(\EX_Branch_CMP_Op1_reg[0] [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__135 
       (.I0(EX_SWAP_Instr_reg_25),
        .I1(GPR_Op1[9]),
        .I2(WB_Doublet_Access_reg_10),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [17]),
        .O(\EX_Branch_CMP_Op1_reg[0] [22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__136 
       (.I0(EX_SWAP_Instr_reg_26),
        .I1(GPR_Op1[7]),
        .I2(WB_Doublet_Access_reg_11),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [19]),
        .O(\EX_Branch_CMP_Op1_reg[0] [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__137 
       (.I0(EX_SWAP_Instr_reg_27),
        .I1(GPR_Op1[5]),
        .I2(WB_Doublet_Access_reg_12),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [21]),
        .O(\EX_Branch_CMP_Op1_reg[0] [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__138 
       (.I0(EX_SWAP_Instr_reg_28),
        .I1(GPR_Op1[3]),
        .I2(WB_Doublet_Access_reg_13),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [23]),
        .O(\EX_Branch_CMP_Op1_reg[0] [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_1__139 
       (.I0(EX_SWAP_Instr_reg_29),
        .I1(GPR_Op1[1]),
        .I2(WB_Doublet_Access_reg_14),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(\Using_FPGA.Native_4 [25]),
        .O(\EX_Branch_CMP_Op1_reg[0] [30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \Using_FPGA.Native_i_2__82 
       (.I0(ex_sel_alu_i_reg),
        .I1(GPR_Op1[0]),
        .I2(WB_Doublet_Access_reg),
        .I3(of_op1_sel),
        .I4(\Using_FPGA.Native_1 ),
        .I5(MEM_Fwd[5]),
        .O(\EX_Branch_CMP_Op1_reg[0] [31]));
  LUT3 #(
    .INIT(8'h0E)) 
    \Using_FPGA.Native_i_4 
       (.I0(\EX_Branch_CMP_Op1_reg[1] ),
        .I1(\wb_gpr_write_addr_reg[3] ),
        .I2(\Using_FPGA.Native_2 ),
        .O(of_op1_sel));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    \Using_FPGA.Native_i_7__0 
       (.I0(mem_valid_reg),
        .I1(\mem_gpr_write_addr_reg[0] [1]),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\mem_gpr_write_addr_reg[4] ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\mem_gpr_write_addr_reg[0] [0]),
        .O(\EX_Branch_CMP_Op1_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369
   (\Using_FPGA.Native_0 ,
    \EX_Branch_CMP_Op1_reg[0] ,
    \EX_Branch_CMP_Op1_reg[0]_0 ,
    sync_reset,
    of_instr_ii_8,
    Clk,
    \mem_gpr_write_addr_reg[0] ,
    \wb_gpr_write_addr_reg[3] ,
    \ex_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    ex_valid_reg);
  output \Using_FPGA.Native_0 ;
  output [0:0]\EX_Branch_CMP_Op1_reg[0] ;
  output \EX_Branch_CMP_Op1_reg[0]_0 ;
  input sync_reset;
  input of_instr_ii_8;
  input Clk;
  input \mem_gpr_write_addr_reg[0] ;
  input \wb_gpr_write_addr_reg[3] ;
  input [1:0]\ex_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input ex_valid_reg;

  wire Clk;
  wire [0:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire \EX_Branch_CMP_Op1_reg[0]_0 ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire [1:0]\ex_gpr_write_addr_reg[0] ;
  wire ex_valid_reg;
  wire \mem_gpr_write_addr_reg[0] ;
  wire of_instr_ii_8;
  wire sync_reset;
  wire \wb_gpr_write_addr_reg[3] ;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_8),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \Using_FPGA.Native_i_5__0 
       (.I0(\EX_Branch_CMP_Op1_reg[0]_0 ),
        .I1(\mem_gpr_write_addr_reg[0] ),
        .I2(\wb_gpr_write_addr_reg[3] ),
        .O(\EX_Branch_CMP_Op1_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \Using_FPGA.Native_i_9 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\ex_gpr_write_addr_reg[0] [0]),
        .I2(\ex_gpr_write_addr_reg[0] [1]),
        .I3(\Using_FPGA.Native_1 ),
        .I4(\Using_FPGA.Native_2 ),
        .I5(ex_valid_reg),
        .O(\EX_Branch_CMP_Op1_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371
   (\Using_FPGA.Native_0 ,
    sync_reset,
    of_instr_ii_7,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input of_instr_ii_7;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire of_instr_ii_7;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_7),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373
   (\Using_FPGA.Native_0 ,
    sync_reset,
    of_instr_ii_6,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input of_instr_ii_6;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire of_instr_ii_6;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_6),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375
   (\Using_FPGA.Native_0 ,
    \EX_Branch_CMP_Op1_reg[0] ,
    \EX_Branch_CMP_Op1_reg[0]_0 ,
    \EX_Branch_CMP_Op1_reg[1] ,
    sync_reset,
    of_instr_ii_5,
    Clk,
    \wb_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    wb_valid_reg,
    \ex_gpr_write_addr_reg[4] ,
    I0,
    \Using_FPGA.Native_3 ,
    I4,
    \mem_gpr_write_addr_reg[2] ,
    \Using_FPGA.Native_4 );
  output \Using_FPGA.Native_0 ;
  output \EX_Branch_CMP_Op1_reg[0] ;
  output \EX_Branch_CMP_Op1_reg[0]_0 ;
  output \EX_Branch_CMP_Op1_reg[1] ;
  input sync_reset;
  input of_instr_ii_5;
  input Clk;
  input [4:0]\wb_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input wb_valid_reg;
  input \ex_gpr_write_addr_reg[4] ;
  input I0;
  input \Using_FPGA.Native_3 ;
  input I4;
  input [2:0]\mem_gpr_write_addr_reg[2] ;
  input \Using_FPGA.Native_4 ;

  wire Clk;
  wire \EX_Branch_CMP_Op1_reg[0] ;
  wire \EX_Branch_CMP_Op1_reg[0]_0 ;
  wire \EX_Branch_CMP_Op1_reg[1] ;
  wire I0;
  wire I4;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_i_12_n_0 ;
  wire \ex_gpr_write_addr_reg[4] ;
  wire [2:0]\mem_gpr_write_addr_reg[2] ;
  wire of_instr_ii_5;
  wire sync_reset;
  wire [4:0]\wb_gpr_write_addr_reg[0] ;
  wire wb_valid_reg;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_5),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \Using_FPGA.Native_i_11 
       (.I0(\mem_gpr_write_addr_reg[2] [0]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\mem_gpr_write_addr_reg[2] [1]),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\mem_gpr_write_addr_reg[2] [2]),
        .O(\EX_Branch_CMP_Op1_reg[1] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native_i_12 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\wb_gpr_write_addr_reg[0] [0]),
        .I2(\Using_FPGA.Native_3 ),
        .I3(\wb_gpr_write_addr_reg[0] [2]),
        .I4(\wb_gpr_write_addr_reg[0] [3]),
        .I5(\Using_FPGA.Native_4 ),
        .O(\Using_FPGA.Native_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \Using_FPGA.Native_i_13 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\ex_gpr_write_addr_reg[4] ),
        .I2(I0),
        .I3(\Using_FPGA.Native_1 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(I4),
        .O(\EX_Branch_CMP_Op1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \Using_FPGA.Native_i_8__0 
       (.I0(\Using_FPGA.Native_i_12_n_0 ),
        .I1(\wb_gpr_write_addr_reg[0] [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\wb_gpr_write_addr_reg[0] [4]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(wb_valid_reg),
        .O(\EX_Branch_CMP_Op1_reg[0] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377
   (\Using_FPGA.Native_0 ,
    \EX_Op2_reg[0] ,
    \EX_Op2_reg[0]_0 ,
    sync_reset,
    of_instr_ii_4,
    Clk,
    ex_valid_reg,
    \ex_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \mem_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 );
  output \Using_FPGA.Native_0 ;
  output \EX_Op2_reg[0] ;
  output \EX_Op2_reg[0]_0 ;
  input sync_reset;
  input of_instr_ii_4;
  input Clk;
  input ex_valid_reg;
  input [1:0]\ex_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input [2:0]\mem_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;

  wire Clk;
  wire \EX_Op2_reg[0] ;
  wire \EX_Op2_reg[0]_0 ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire [1:0]\ex_gpr_write_addr_reg[0] ;
  wire ex_valid_reg;
  wire [2:0]\mem_gpr_write_addr_reg[0] ;
  wire of_instr_ii_4;
  wire sync_reset;

  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    \EX_Op2[0]_i_7 
       (.I0(ex_valid_reg),
        .I1(\ex_gpr_write_addr_reg[0] [1]),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_1 ),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\ex_gpr_write_addr_reg[0] [0]),
        .O(\EX_Op2_reg[0] ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \EX_Op2[0]_i_9 
       (.I0(\mem_gpr_write_addr_reg[0] [2]),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\mem_gpr_write_addr_reg[0] [1]),
        .I3(\Using_FPGA.Native_3 ),
        .I4(\mem_gpr_write_addr_reg[0] [0]),
        .I5(\Using_FPGA.Native_4 ),
        .O(\EX_Op2_reg[0]_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_4),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379
   (\Using_FPGA.Native_0 ,
    sync_reset,
    of_instr_ii_3,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input of_instr_ii_3;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire of_instr_ii_3;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_3),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381
   (\ex_opcode_reg[3] ,
    \EX_ALU_Op_reg[1] ,
    ex_branch_with_delayslot_i_reg,
    ex_branch_with_delayslot_reg,
    of_op2_sel_imm,
    ex_atomic_Instruction_Pair0,
    ex_enable_sext_shift_i0,
    of_read_imm_reg_ii_reg,
    \EX_Op2_reg[0] ,
    sync_reset,
    of_instr_ii_39,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    wb_exception_i_reg,
    of_pause_reg,
    ex_branch_with_delayslot_i,
    \wb_gpr_write_addr_reg[3] ,
    \Using_FPGA.Native_2 ,
    of_Take_Interrupt,
    \wb_gpr_write_addr_reg[3]_0 ,
    mem_gpr_write_reg,
    \ex_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    E,
    \Using_FPGA.Native_7 ,
    ex_sel_alu_i_reg,
    WB_Doublet_Access_reg,
    MEM_Fwd,
    EX_SWAP_Instr_reg,
    WB_Doublet_Access_reg_0,
    \Using_FPGA.Native_8 ,
    EX_SWAP_Instr_reg_0,
    WB_Doublet_Access_reg_1,
    EX_SWAP_Instr_reg_1,
    WB_Doublet_Access_reg_2,
    EX_SWAP_Instr_reg_2,
    WB_Doublet_Access_reg_3,
    EX_SWAP_Instr_reg_3,
    WB_Doublet_Access_reg_4,
    EX_SWAP_Instr_reg_4,
    WB_Doublet_Access_reg_5,
    EX_SWAP_Instr_reg_5,
    WB_Doublet_Access_reg_6,
    EX_SWAP_Instr_reg_6,
    WB_Byte_Access_reg,
    EX_SWAP_Instr_reg_7,
    EX_SWAP_Instr_reg_8,
    EX_SWAP_Instr_reg_9,
    EX_SWAP_Instr_reg_10,
    EX_SWAP_Instr_reg_11,
    EX_SWAP_Instr_reg_12,
    EX_SWAP_Instr_reg_13,
    EX_SWAP_Instr_reg_14,
    EX_SWAP_Instr_reg_15,
    EX_SWAP_Instr_reg_16,
    EX_SWAP_Instr_reg_17,
    EX_SWAP_Instr_reg_18,
    EX_SWAP_Instr_reg_19,
    EX_SWAP_Instr_reg_20,
    EX_SWAP_Instr_reg_21,
    EX_SWAP_Instr_reg_22,
    WB_Doublet_Access_reg_7,
    EX_SWAP_Instr_reg_23,
    WB_Doublet_Access_reg_8,
    EX_SWAP_Instr_reg_24,
    WB_Doublet_Access_reg_9,
    EX_SWAP_Instr_reg_25,
    WB_Doublet_Access_reg_10,
    EX_SWAP_Instr_reg_26,
    WB_Doublet_Access_reg_11,
    EX_SWAP_Instr_reg_27,
    WB_Doublet_Access_reg_12,
    EX_SWAP_Instr_reg_28,
    WB_Doublet_Access_reg_13,
    EX_SWAP_Instr_reg_29,
    WB_Doublet_Access_reg_14,
    GPR_Op2,
    \Using_FPGA.Native_9 ,
    of_read_imm_reg,
    \imm_reg_reg[0] ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 );
  output \ex_opcode_reg[3] ;
  output \EX_ALU_Op_reg[1] ;
  output ex_branch_with_delayslot_i_reg;
  output ex_branch_with_delayslot_reg;
  output of_op2_sel_imm;
  output ex_atomic_Instruction_Pair0;
  output ex_enable_sext_shift_i0;
  output of_read_imm_reg_ii_reg;
  output [31:0]\EX_Op2_reg[0] ;
  input sync_reset;
  input of_instr_ii_39;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input wb_exception_i_reg;
  input of_pause_reg;
  input ex_branch_with_delayslot_i;
  input [0:0]\wb_gpr_write_addr_reg[3] ;
  input \Using_FPGA.Native_2 ;
  input of_Take_Interrupt;
  input \wb_gpr_write_addr_reg[3]_0 ;
  input mem_gpr_write_reg;
  input \ex_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input [0:0]E;
  input \Using_FPGA.Native_7 ;
  input ex_sel_alu_i_reg;
  input WB_Doublet_Access_reg;
  input [5:0]MEM_Fwd;
  input EX_SWAP_Instr_reg;
  input WB_Doublet_Access_reg_0;
  input [25:0]\Using_FPGA.Native_8 ;
  input EX_SWAP_Instr_reg_0;
  input WB_Doublet_Access_reg_1;
  input EX_SWAP_Instr_reg_1;
  input WB_Doublet_Access_reg_2;
  input EX_SWAP_Instr_reg_2;
  input WB_Doublet_Access_reg_3;
  input EX_SWAP_Instr_reg_3;
  input WB_Doublet_Access_reg_4;
  input EX_SWAP_Instr_reg_4;
  input WB_Doublet_Access_reg_5;
  input EX_SWAP_Instr_reg_5;
  input WB_Doublet_Access_reg_6;
  input EX_SWAP_Instr_reg_6;
  input [15:0]WB_Byte_Access_reg;
  input EX_SWAP_Instr_reg_7;
  input EX_SWAP_Instr_reg_8;
  input EX_SWAP_Instr_reg_9;
  input EX_SWAP_Instr_reg_10;
  input EX_SWAP_Instr_reg_11;
  input EX_SWAP_Instr_reg_12;
  input EX_SWAP_Instr_reg_13;
  input EX_SWAP_Instr_reg_14;
  input EX_SWAP_Instr_reg_15;
  input EX_SWAP_Instr_reg_16;
  input EX_SWAP_Instr_reg_17;
  input EX_SWAP_Instr_reg_18;
  input EX_SWAP_Instr_reg_19;
  input EX_SWAP_Instr_reg_20;
  input EX_SWAP_Instr_reg_21;
  input EX_SWAP_Instr_reg_22;
  input WB_Doublet_Access_reg_7;
  input EX_SWAP_Instr_reg_23;
  input WB_Doublet_Access_reg_8;
  input EX_SWAP_Instr_reg_24;
  input WB_Doublet_Access_reg_9;
  input EX_SWAP_Instr_reg_25;
  input WB_Doublet_Access_reg_10;
  input EX_SWAP_Instr_reg_26;
  input WB_Doublet_Access_reg_11;
  input EX_SWAP_Instr_reg_27;
  input WB_Doublet_Access_reg_12;
  input EX_SWAP_Instr_reg_28;
  input WB_Doublet_Access_reg_13;
  input EX_SWAP_Instr_reg_29;
  input WB_Doublet_Access_reg_14;
  input [0:31]GPR_Op2;
  input \Using_FPGA.Native_9 ;
  input of_read_imm_reg;
  input [15:0]\imm_reg_reg[0] ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input [9:0]\Using_FPGA.Native_14 ;

  wire Clk;
  wire [4:4]\Data_Flow_I/of_op2_imm_addr ;
  wire [0:0]E;
  wire \EX_ALU_Op_reg[1] ;
  wire \EX_Op2[0]_i_2_n_0 ;
  wire \EX_Op2[10]_i_2_n_0 ;
  wire \EX_Op2[11]_i_2_n_0 ;
  wire \EX_Op2[12]_i_2_n_0 ;
  wire \EX_Op2[13]_i_2_n_0 ;
  wire \EX_Op2[14]_i_2_n_0 ;
  wire \EX_Op2[15]_i_2_n_0 ;
  wire \EX_Op2[16]_i_2_n_0 ;
  wire \EX_Op2[17]_i_2_n_0 ;
  wire \EX_Op2[18]_i_2_n_0 ;
  wire \EX_Op2[19]_i_2_n_0 ;
  wire \EX_Op2[1]_i_2_n_0 ;
  wire \EX_Op2[20]_i_2_n_0 ;
  wire \EX_Op2[21]_i_2_n_0 ;
  wire \EX_Op2[22]_i_2_n_0 ;
  wire \EX_Op2[23]_i_2_n_0 ;
  wire \EX_Op2[24]_i_2_n_0 ;
  wire \EX_Op2[25]_i_2_n_0 ;
  wire \EX_Op2[26]_i_2_n_0 ;
  wire \EX_Op2[28]_i_2_n_0 ;
  wire \EX_Op2[29]_i_2_n_0 ;
  wire \EX_Op2[2]_i_2_n_0 ;
  wire \EX_Op2[30]_i_2_n_0 ;
  wire \EX_Op2[31]_i_2_n_0 ;
  wire \EX_Op2[3]_i_2_n_0 ;
  wire \EX_Op2[4]_i_2_n_0 ;
  wire \EX_Op2[5]_i_2_n_0 ;
  wire \EX_Op2[6]_i_2_n_0 ;
  wire \EX_Op2[7]_i_2_n_0 ;
  wire \EX_Op2[8]_i_2_n_0 ;
  wire \EX_Op2[9]_i_2_n_0 ;
  wire [31:0]\EX_Op2_reg[0] ;
  wire EX_SWAP_Instr_reg;
  wire EX_SWAP_Instr_reg_0;
  wire EX_SWAP_Instr_reg_1;
  wire EX_SWAP_Instr_reg_10;
  wire EX_SWAP_Instr_reg_11;
  wire EX_SWAP_Instr_reg_12;
  wire EX_SWAP_Instr_reg_13;
  wire EX_SWAP_Instr_reg_14;
  wire EX_SWAP_Instr_reg_15;
  wire EX_SWAP_Instr_reg_16;
  wire EX_SWAP_Instr_reg_17;
  wire EX_SWAP_Instr_reg_18;
  wire EX_SWAP_Instr_reg_19;
  wire EX_SWAP_Instr_reg_2;
  wire EX_SWAP_Instr_reg_20;
  wire EX_SWAP_Instr_reg_21;
  wire EX_SWAP_Instr_reg_22;
  wire EX_SWAP_Instr_reg_23;
  wire EX_SWAP_Instr_reg_24;
  wire EX_SWAP_Instr_reg_25;
  wire EX_SWAP_Instr_reg_26;
  wire EX_SWAP_Instr_reg_27;
  wire EX_SWAP_Instr_reg_28;
  wire EX_SWAP_Instr_reg_29;
  wire EX_SWAP_Instr_reg_3;
  wire EX_SWAP_Instr_reg_4;
  wire EX_SWAP_Instr_reg_5;
  wire EX_SWAP_Instr_reg_6;
  wire EX_SWAP_Instr_reg_7;
  wire EX_SWAP_Instr_reg_8;
  wire EX_SWAP_Instr_reg_9;
  wire [0:31]GPR_Op2;
  wire [5:0]MEM_Fwd;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire [9:0]\Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire [25:0]\Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire [15:0]WB_Byte_Access_reg;
  wire WB_Doublet_Access_reg;
  wire WB_Doublet_Access_reg_0;
  wire WB_Doublet_Access_reg_1;
  wire WB_Doublet_Access_reg_10;
  wire WB_Doublet_Access_reg_11;
  wire WB_Doublet_Access_reg_12;
  wire WB_Doublet_Access_reg_13;
  wire WB_Doublet_Access_reg_14;
  wire WB_Doublet_Access_reg_2;
  wire WB_Doublet_Access_reg_3;
  wire WB_Doublet_Access_reg_4;
  wire WB_Doublet_Access_reg_5;
  wire WB_Doublet_Access_reg_6;
  wire WB_Doublet_Access_reg_7;
  wire WB_Doublet_Access_reg_8;
  wire WB_Doublet_Access_reg_9;
  wire ex_atomic_Instruction_Pair0;
  wire ex_branch_with_delayslot_i;
  wire ex_branch_with_delayslot_i_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_enable_sext_shift_i0;
  wire \ex_gpr_write_addr_reg[0] ;
  wire \ex_opcode_reg[3] ;
  wire ex_sel_alu_i_reg;
  wire [15:0]\imm_reg_reg[0] ;
  wire mem_gpr_write_reg;
  wire of_Take_Interrupt;
  wire of_instr_ii_39;
  wire [1:1]of_op2_sel;
  wire of_op2_sel_imm;
  wire of_pause_reg;
  wire of_read_imm_reg;
  wire of_read_imm_reg_ii_reg;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire [0:0]\wb_gpr_write_addr_reg[3] ;
  wire \wb_gpr_write_addr_reg[3]_0 ;

  LUT3 #(
    .INIT(8'h45)) 
    \EX_ALU_Op[0]_i_2 
       (.I0(\ex_opcode_reg[3] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .O(\EX_ALU_Op_reg[1] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[0]_i_1 
       (.I0(ex_sel_alu_i_reg),
        .I1(\EX_Op2[0]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[5]),
        .O(\EX_Op2_reg[0] [31]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[0]_i_2 
       (.I0(GPR_Op2[0]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [15]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040004040404)) 
    \EX_Op2[0]_i_4 
       (.I0(of_op2_sel_imm),
        .I1(\Using_FPGA.Native_2 ),
        .I2(of_Take_Interrupt),
        .I3(\wb_gpr_write_addr_reg[3]_0 ),
        .I4(mem_gpr_write_reg),
        .I5(\ex_gpr_write_addr_reg[0] ),
        .O(of_op2_sel));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[10]_i_1 
       (.I0(EX_SWAP_Instr_reg_3),
        .I1(\EX_Op2[10]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_4),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [16]),
        .O(\EX_Op2_reg[0] [21]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[10]_i_2 
       (.I0(GPR_Op2[10]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [5]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[11]_i_1 
       (.I0(EX_SWAP_Instr_reg_24),
        .I1(\EX_Op2[11]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_9),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [15]),
        .O(\EX_Op2_reg[0] [20]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[11]_i_2 
       (.I0(GPR_Op2[11]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [4]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[12]_i_1 
       (.I0(EX_SWAP_Instr_reg_4),
        .I1(\EX_Op2[12]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_5),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [14]),
        .O(\EX_Op2_reg[0] [19]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[12]_i_2 
       (.I0(GPR_Op2[12]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [3]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[13]_i_1 
       (.I0(EX_SWAP_Instr_reg_23),
        .I1(\EX_Op2[13]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_8),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [13]),
        .O(\EX_Op2_reg[0] [18]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[13]_i_2 
       (.I0(GPR_Op2[13]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [2]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[14]_i_1 
       (.I0(EX_SWAP_Instr_reg_5),
        .I1(\EX_Op2[14]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_6),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [12]),
        .O(\EX_Op2_reg[0] [17]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[14]_i_2 
       (.I0(GPR_Op2[14]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [1]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[15]_i_1 
       (.I0(EX_SWAP_Instr_reg_22),
        .I1(\EX_Op2[15]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_7),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [11]),
        .O(\EX_Op2_reg[0] [16]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[15]_i_2 
       (.I0(GPR_Op2[15]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [0]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[16]_i_1 
       (.I0(EX_SWAP_Instr_reg_6),
        .I1(\EX_Op2[16]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[15]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [10]),
        .O(\EX_Op2_reg[0] [15]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[16]_i_2 
       (.I0(GPR_Op2[16]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[17]_i_1 
       (.I0(EX_SWAP_Instr_reg_21),
        .I1(\EX_Op2[17]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[14]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [9]),
        .O(\EX_Op2_reg[0] [14]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[17]_i_2 
       (.I0(GPR_Op2[17]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [9]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[18]_i_1 
       (.I0(EX_SWAP_Instr_reg_7),
        .I1(\EX_Op2[18]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[13]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [8]),
        .O(\EX_Op2_reg[0] [13]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[18]_i_2 
       (.I0(GPR_Op2[18]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [8]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[19]_i_1 
       (.I0(EX_SWAP_Instr_reg_20),
        .I1(\EX_Op2[19]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[12]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [7]),
        .O(\EX_Op2_reg[0] [12]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[19]_i_2 
       (.I0(GPR_Op2[19]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [7]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[1]_i_1 
       (.I0(EX_SWAP_Instr_reg_29),
        .I1(\EX_Op2[1]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_14),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [25]),
        .O(\EX_Op2_reg[0] [30]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[1]_i_2 
       (.I0(GPR_Op2[1]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [14]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[20]_i_1 
       (.I0(EX_SWAP_Instr_reg_8),
        .I1(\EX_Op2[20]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[11]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [6]),
        .O(\EX_Op2_reg[0] [11]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[20]_i_2 
       (.I0(GPR_Op2[20]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [6]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[21]_i_1 
       (.I0(EX_SWAP_Instr_reg_19),
        .I1(\EX_Op2[21]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[10]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [5]),
        .O(\EX_Op2_reg[0] [10]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[21]_i_2 
       (.I0(GPR_Op2[21]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_1 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[22]_i_1 
       (.I0(EX_SWAP_Instr_reg_9),
        .I1(\EX_Op2[22]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[9]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [4]),
        .O(\EX_Op2_reg[0] [9]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[22]_i_2 
       (.I0(GPR_Op2[22]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [5]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[23]_i_1 
       (.I0(EX_SWAP_Instr_reg_18),
        .I1(\EX_Op2[23]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[8]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [3]),
        .O(\EX_Op2_reg[0] [8]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[23]_i_2 
       (.I0(GPR_Op2[23]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [4]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[24]_i_1 
       (.I0(EX_SWAP_Instr_reg_10),
        .I1(\EX_Op2[24]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[7]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[4]),
        .O(\EX_Op2_reg[0] [7]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[24]_i_2 
       (.I0(GPR_Op2[24]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [3]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[25]_i_1 
       (.I0(EX_SWAP_Instr_reg_17),
        .I1(\EX_Op2[25]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[6]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [2]),
        .O(\EX_Op2_reg[0] [6]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[25]_i_2 
       (.I0(GPR_Op2[25]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [2]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[26]_i_1 
       (.I0(EX_SWAP_Instr_reg_11),
        .I1(\EX_Op2[26]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[5]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[3]),
        .O(\EX_Op2_reg[0] [5]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[26]_i_2 
       (.I0(GPR_Op2[26]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_14 [1]),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[27]_i_1 
       (.I0(EX_SWAP_Instr_reg_16),
        .I1(\Data_Flow_I/of_op2_imm_addr ),
        .I2(WB_Byte_Access_reg[4]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [1]),
        .O(\EX_Op2_reg[0] [4]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \EX_Op2[27]_i_2 
       (.I0(of_Take_Interrupt),
        .I1(GPR_Op2[27]),
        .I2(of_op2_sel_imm),
        .I3(\Using_FPGA.Native_14 [0]),
        .O(\Data_Flow_I/of_op2_imm_addr ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[28]_i_1 
       (.I0(EX_SWAP_Instr_reg_12),
        .I1(\EX_Op2[28]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[3]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[2]),
        .O(\EX_Op2_reg[0] [3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[28]_i_2 
       (.I0(GPR_Op2[28]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_13 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[29]_i_1 
       (.I0(EX_SWAP_Instr_reg_15),
        .I1(\EX_Op2[29]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[2]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[1]),
        .O(\EX_Op2_reg[0] [2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[29]_i_2 
       (.I0(GPR_Op2[29]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_12 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[2]_i_1 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\EX_Op2[2]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_0),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [24]),
        .O(\EX_Op2_reg[0] [29]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[2]_i_2 
       (.I0(GPR_Op2[2]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [13]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[30]_i_1 
       (.I0(EX_SWAP_Instr_reg_13),
        .I1(\EX_Op2[30]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[1]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(MEM_Fwd[0]),
        .O(\EX_Op2_reg[0] [1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[30]_i_2 
       (.I0(GPR_Op2[30]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_11 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[31]_i_1 
       (.I0(EX_SWAP_Instr_reg_14),
        .I1(\EX_Op2[31]_i_2_n_0 ),
        .I2(WB_Byte_Access_reg[0]),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [0]),
        .O(\EX_Op2_reg[0] [0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \EX_Op2[31]_i_2 
       (.I0(GPR_Op2[31]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_10 ),
        .I3(of_Take_Interrupt),
        .O(\EX_Op2[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[3]_i_1 
       (.I0(EX_SWAP_Instr_reg_28),
        .I1(\EX_Op2[3]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_13),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [23]),
        .O(\EX_Op2_reg[0] [28]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[3]_i_2 
       (.I0(GPR_Op2[3]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [12]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[4]_i_1 
       (.I0(EX_SWAP_Instr_reg_0),
        .I1(\EX_Op2[4]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_1),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [22]),
        .O(\EX_Op2_reg[0] [27]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[4]_i_2 
       (.I0(GPR_Op2[4]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [11]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[5]_i_1 
       (.I0(EX_SWAP_Instr_reg_27),
        .I1(\EX_Op2[5]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_12),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [21]),
        .O(\EX_Op2_reg[0] [26]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[5]_i_2 
       (.I0(GPR_Op2[5]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [10]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[6]_i_1 
       (.I0(EX_SWAP_Instr_reg_1),
        .I1(\EX_Op2[6]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_2),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [20]),
        .O(\EX_Op2_reg[0] [25]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[6]_i_2 
       (.I0(GPR_Op2[6]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [9]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[7]_i_1 
       (.I0(EX_SWAP_Instr_reg_26),
        .I1(\EX_Op2[7]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_11),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [19]),
        .O(\EX_Op2_reg[0] [24]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[7]_i_2 
       (.I0(GPR_Op2[7]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [8]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[8]_i_1 
       (.I0(EX_SWAP_Instr_reg_2),
        .I1(\EX_Op2[8]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_3),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [18]),
        .O(\EX_Op2_reg[0] [23]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[8]_i_2 
       (.I0(GPR_Op2[8]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [7]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op2[9]_i_1 
       (.I0(EX_SWAP_Instr_reg_25),
        .I1(\EX_Op2[9]_i_2_n_0 ),
        .I2(WB_Doublet_Access_reg_10),
        .I3(\wb_gpr_write_addr_reg[3] ),
        .I4(of_op2_sel),
        .I5(\Using_FPGA.Native_8 [17]),
        .O(\EX_Op2_reg[0] [22]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \EX_Op2[9]_i_2 
       (.I0(GPR_Op2[9]),
        .I1(of_op2_sel_imm),
        .I2(\Using_FPGA.Native_9 ),
        .I3(of_read_imm_reg),
        .I4(\imm_reg_reg[0] [6]),
        .I5(of_Take_Interrupt),
        .O(\EX_Op2[9]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_39),
        .Q(\ex_opcode_reg[3] ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hCCCECCCCCCCCCCCC)) 
    \Using_FPGA.Native_i_3 
       (.I0(\ex_opcode_reg[3] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_3 ),
        .I3(\Using_FPGA.Native_4 ),
        .I4(\Using_FPGA.Native_5 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(of_op2_sel_imm));
  LUT2 #(
    .INIT(4'hE)) 
    ex_atomic_Instruction_Pair_i_1
       (.I0(ex_branch_with_delayslot_reg),
        .I1(E),
        .O(ex_atomic_Instruction_Pair0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    ex_branch_with_delayslot_i_1
       (.I0(of_Take_Interrupt),
        .I1(\ex_opcode_reg[3] ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_4 ),
        .I4(\Using_FPGA.Native_7 ),
        .O(ex_branch_with_delayslot_reg));
  LUT5 #(
    .INIT(32'h00004540)) 
    ex_branch_with_delayslot_i_i_1
       (.I0(wb_exception_i_reg),
        .I1(ex_branch_with_delayslot_reg),
        .I2(of_pause_reg),
        .I3(ex_branch_with_delayslot_i),
        .I4(sync_reset),
        .O(ex_branch_with_delayslot_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ex_enable_sext_shift_i_i_1
       (.I0(\ex_opcode_reg[3] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_4 ),
        .O(ex_enable_sext_shift_i0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    of_read_imm_reg_ii_i_4
       (.I0(\ex_opcode_reg[3] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_6 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\Using_FPGA.Native_4 ),
        .O(of_read_imm_reg_ii_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383
   (\Using_FPGA.Native_0 ,
    \EX_Op2_reg[0] ,
    \EX_Op2_reg[0]_0 ,
    sync_reset,
    of_instr_ii_2,
    Clk,
    \wb_gpr_write_addr_reg[3] ,
    of_Take_Interrupt,
    \Using_FPGA.Native_1 ,
    of_op2_sel_imm,
    \ex_gpr_write_addr_reg[0] ,
    \mem_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_2 ,
    mem_gpr_write,
    mem_valid_reg,
    \mem_gpr_write_addr_reg[2] ,
    \Using_FPGA.Native_3 );
  output \Using_FPGA.Native_0 ;
  output [0:0]\EX_Op2_reg[0] ;
  output \EX_Op2_reg[0]_0 ;
  input sync_reset;
  input of_instr_ii_2;
  input Clk;
  input \wb_gpr_write_addr_reg[3] ;
  input of_Take_Interrupt;
  input \Using_FPGA.Native_1 ;
  input of_op2_sel_imm;
  input \ex_gpr_write_addr_reg[0] ;
  input \mem_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_2 ;
  input mem_gpr_write;
  input mem_valid_reg;
  input [1:0]\mem_gpr_write_addr_reg[2] ;
  input \Using_FPGA.Native_3 ;

  wire Clk;
  wire \EX_Op2[0]_i_8_n_0 ;
  wire [0:0]\EX_Op2_reg[0] ;
  wire \EX_Op2_reg[0]_0 ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \ex_gpr_write_addr_reg[0] ;
  wire mem_gpr_write;
  wire \mem_gpr_write_addr_reg[0] ;
  wire [1:0]\mem_gpr_write_addr_reg[2] ;
  wire mem_valid_reg;
  wire of_Take_Interrupt;
  wire of_instr_ii_2;
  wire of_op2_sel_imm;
  wire sync_reset;
  wire \wb_gpr_write_addr_reg[3] ;

  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    \EX_Op2[0]_i_3 
       (.I0(\EX_Op2_reg[0]_0 ),
        .I1(\wb_gpr_write_addr_reg[3] ),
        .I2(of_Take_Interrupt),
        .I3(\Using_FPGA.Native_1 ),
        .I4(of_op2_sel_imm),
        .I5(\ex_gpr_write_addr_reg[0] ),
        .O(\EX_Op2_reg[0] ));
  LUT3 #(
    .INIT(8'h02)) 
    \EX_Op2[0]_i_5 
       (.I0(\EX_Op2[0]_i_8_n_0 ),
        .I1(\mem_gpr_write_addr_reg[0] ),
        .I2(\Using_FPGA.Native_2 ),
        .O(\EX_Op2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8808880800008808)) 
    \EX_Op2[0]_i_8 
       (.I0(mem_gpr_write),
        .I1(mem_valid_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\mem_gpr_write_addr_reg[2] [1]),
        .I4(\mem_gpr_write_addr_reg[2] [0]),
        .I5(\Using_FPGA.Native_3 ),
        .O(\EX_Op2[0]_i_8_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_2),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385
   (\Using_FPGA.Native_0 ,
    \EX_Op2_reg[0] ,
    sync_reset,
    of_instr_ii_1,
    Clk,
    \mem_gpr_write_addr_reg[1] ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 );
  output \Using_FPGA.Native_0 ;
  output \EX_Op2_reg[0] ;
  input sync_reset;
  input of_instr_ii_1;
  input Clk;
  input [2:0]\mem_gpr_write_addr_reg[1] ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \EX_Op2_reg[0] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire [2:0]\mem_gpr_write_addr_reg[1] ;
  wire of_instr_ii_1;
  wire sync_reset;

  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \EX_Op2[0]_i_10 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\mem_gpr_write_addr_reg[1] [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\mem_gpr_write_addr_reg[1] [2]),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\mem_gpr_write_addr_reg[1] [0]),
        .O(\EX_Op2_reg[0] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_1),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387
   (\Using_FPGA.Native_0 ,
    \EX_Op2_reg[0] ,
    \EX_Op2_reg[0]_0 ,
    sync_reset,
    of_instr_ii_0,
    Clk,
    \wb_gpr_write_addr_reg[0] ,
    \Using_FPGA.Native_1 ,
    of_predecode,
    wb_valid_reg,
    \ex_gpr_write_addr_reg[4] ,
    I0,
    I4);
  output \Using_FPGA.Native_0 ;
  output \EX_Op2_reg[0] ;
  output \EX_Op2_reg[0]_0 ;
  input sync_reset;
  input of_instr_ii_0;
  input Clk;
  input [4:0]\wb_gpr_write_addr_reg[0] ;
  input \Using_FPGA.Native_1 ;
  input [2:0]of_predecode;
  input wb_valid_reg;
  input \ex_gpr_write_addr_reg[4] ;
  input I0;
  input I4;

  wire Clk;
  wire \EX_Op2[0]_i_11_n_0 ;
  wire \EX_Op2_reg[0] ;
  wire \EX_Op2_reg[0]_0 ;
  wire I0;
  wire I4;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \ex_gpr_write_addr_reg[4] ;
  wire of_instr_ii_0;
  wire [2:0]of_predecode;
  wire sync_reset;
  wire [4:0]\wb_gpr_write_addr_reg[0] ;
  wire wb_valid_reg;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \EX_Op2[0]_i_11 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\wb_gpr_write_addr_reg[0] [0]),
        .I2(of_predecode[0]),
        .I3(\wb_gpr_write_addr_reg[0] [2]),
        .I4(\wb_gpr_write_addr_reg[0] [3]),
        .I5(of_predecode[1]),
        .O(\EX_Op2[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \EX_Op2[0]_i_12 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\ex_gpr_write_addr_reg[4] ),
        .I2(I0),
        .I3(\Using_FPGA.Native_1 ),
        .I4(of_predecode[0]),
        .I5(I4),
        .O(\EX_Op2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \EX_Op2[0]_i_6 
       (.I0(\EX_Op2[0]_i_11_n_0 ),
        .I1(\wb_gpr_write_addr_reg[0] [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\wb_gpr_write_addr_reg[0] [4]),
        .I4(of_predecode[2]),
        .I5(wb_valid_reg),
        .O(\EX_Op2_reg[0] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_0),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389
   (\ex_opcode_reg[4] ,
    force_Val2_N_reg,
    sync_reset,
    of_instr_ii_38,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 );
  output \ex_opcode_reg[4] ;
  output force_Val2_N_reg;
  input sync_reset;
  input of_instr_ii_38;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \ex_opcode_reg[4] ;
  wire force_Val2_N_reg;
  wire of_instr_ii_38;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_38),
        .Q(\ex_opcode_reg[4] ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hFF9DFFFFFFFFFFFF)) 
    force_Val2_N_i_1
       (.I0(\ex_opcode_reg[4] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\Using_FPGA.Native_4 ),
        .O(force_Val2_N_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391
   (\ex_opcode_reg[5] ,
    ex_is_multi_or_load_instr0,
    ex_is_multi_or_load_instr_reg,
    of_Sel_SPR_MSR88_out,
    of_op1_sel_spr_pc,
    of_op1_sel_spr,
    ex_move_to_MSR_instr113_out,
    D235_out,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    sync_reset,
    of_instr_ii_37,
    Clk,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 );
  output \ex_opcode_reg[5] ;
  output ex_is_multi_or_load_instr0;
  output ex_is_multi_or_load_instr_reg;
  output of_Sel_SPR_MSR88_out;
  output of_op1_sel_spr_pc;
  output of_op1_sel_spr;
  output ex_move_to_MSR_instr113_out;
  output D235_out;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output \Using_FPGA.Native_3 ;
  input sync_reset;
  input of_instr_ii_37;
  input Clk;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input \Using_FPGA.Native_14 ;

  wire Clk;
  wire D235_out;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire ex_is_multi_or_load_instr0;
  wire ex_is_multi_or_load_instr_reg;
  wire ex_move_to_MSR_instr113_out;
  wire \ex_opcode_reg[5] ;
  wire of_Sel_SPR_MSR88_out;
  wire of_instr_ii_37;
  wire of_op1_sel_spr;
  wire of_op1_sel_spr_pc;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_37),
        .Q(\ex_opcode_reg[5] ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \Using_FPGA.Native_i_1__13 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_14 ),
        .I2(\Using_FPGA.Native_7 ),
        .I3(\Using_FPGA.Native_12 ),
        .I4(\Using_FPGA.Native_13 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(D235_out));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \Using_FPGA.Native_i_1__14 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_14 ),
        .I2(\Using_FPGA.Native_7 ),
        .I3(\Using_FPGA.Native_12 ),
        .I4(\Using_FPGA.Native_13 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(\Using_FPGA.Native_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Using_FPGA.Native_i_1__23 
       (.I0(\ex_opcode_reg[5] ),
        .I1(\Using_FPGA.Native_12 ),
        .O(\Using_FPGA.Native_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Using_FPGA.Native_i_1__24 
       (.I0(\ex_opcode_reg[5] ),
        .I1(\Using_FPGA.Native_12 ),
        .O(\Using_FPGA.Native_3 ));
  LUT6 #(
    .INIT(64'h11F1111111111111)) 
    \Using_FPGA.Native_i_1__2__0 
       (.I0(ex_is_multi_or_load_instr_reg),
        .I1(\Using_FPGA.Native_4 ),
        .I2(\Using_FPGA.Native_12 ),
        .I3(\Using_FPGA.Native_7 ),
        .I4(\Using_FPGA.Native_5 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(of_op1_sel_spr));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Using_FPGA.Native_i_2__5 
       (.I0(\ex_opcode_reg[5] ),
        .I1(\Using_FPGA.Native_5 ),
        .O(\Using_FPGA.Native_0 ));
  LUT6 #(
    .INIT(64'h00800000AAAAAAAA)) 
    \Using_FPGA.Native_i_6 
       (.I0(of_op1_sel_spr),
        .I1(\Using_FPGA.Native_6 ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_7 ),
        .I4(\Using_FPGA.Native_12 ),
        .I5(\Using_FPGA.Native_11 ),
        .O(of_op1_sel_spr_pc));
  LUT5 #(
    .INIT(32'h1FFF1111)) 
    ex_is_multi_or_load_instr_i_1
       (.I0(ex_is_multi_or_load_instr_reg),
        .I1(\Using_FPGA.Native_4 ),
        .I2(\Using_FPGA.Native_5 ),
        .I3(\Using_FPGA.Native_6 ),
        .I4(\Using_FPGA.Native_7 ),
        .O(ex_is_multi_or_load_instr0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ex_mfsmsr_i_i_1
       (.I0(ex_is_multi_or_load_instr_reg),
        .I1(\Using_FPGA.Native_4 ),
        .I2(\Using_FPGA.Native_8 ),
        .I3(\Using_FPGA.Native_9 ),
        .I4(\Using_FPGA.Native_10 ),
        .I5(\Using_FPGA.Native_11 ),
        .O(of_Sel_SPR_MSR88_out));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ex_move_to_MSR_instr_i_1
       (.I0(ex_is_multi_or_load_instr_reg),
        .I1(\Using_FPGA.Native_4 ),
        .I2(\Using_FPGA.Native_11 ),
        .I3(\Using_FPGA.Native_10 ),
        .I4(\Using_FPGA.Native_9 ),
        .I5(\Using_FPGA.Native_8 ),
        .O(ex_move_to_MSR_instr113_out));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    ex_move_to_MSR_instr_i_2
       (.I0(\ex_opcode_reg[5] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(\Using_FPGA.Native_7 ),
        .I3(\Using_FPGA.Native_12 ),
        .I4(\Using_FPGA.Native_13 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(ex_is_multi_or_load_instr_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393
   (\ex_gpr_write_addr_reg[0] ,
    ex_gpr_write_reg,
    ex_mbar_is_sleep_reg,
    \EX_Op3_reg[0] ,
    sync_reset,
    of_instr_ii_36,
    Clk,
    \Using_FPGA.Native_0 ,
    wb_valid_reg,
    \wb_gpr_write_addr_reg[3] ,
    wb_exception_i_reg,
    ex_gpr_write,
    of_pause_reg,
    ex_gpr_write_reg_0,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    ex_mbar_is_sleep,
    \ex_gpr_write_addr_reg[2] ,
    \ex_gpr_write_addr_reg[3] ,
    \ex_gpr_write_addr_reg[0]_0 ,
    ex_valid_reg,
    \mem_gpr_write_addr_reg[0] ,
    \mem_gpr_write_addr_reg[4] ,
    mem_gpr_write_reg,
    \wb_gpr_write_addr_reg[0] ,
    ex_sel_alu_i_reg,
    GPR_Op3,
    WB_Doublet_Access_reg,
    MEM_Fwd,
    EX_SWAP_Instr_reg,
    WB_Doublet_Access_reg_0,
    \Using_FPGA.Native_5 ,
    EX_SWAP_Instr_reg_0,
    WB_Doublet_Access_reg_1,
    EX_SWAP_Instr_reg_1,
    WB_Doublet_Access_reg_2,
    EX_SWAP_Instr_reg_2,
    WB_Doublet_Access_reg_3,
    EX_SWAP_Instr_reg_3,
    WB_Doublet_Access_reg_4,
    EX_SWAP_Instr_reg_4,
    WB_Doublet_Access_reg_5,
    EX_SWAP_Instr_reg_5,
    WB_Doublet_Access_reg_6,
    EX_SWAP_Instr_reg_6,
    WB_Byte_Access_reg,
    EX_SWAP_Instr_reg_7,
    EX_SWAP_Instr_reg_8,
    EX_SWAP_Instr_reg_9,
    EX_SWAP_Instr_reg_10,
    EX_SWAP_Instr_reg_11,
    EX_SWAP_Instr_reg_12,
    EX_SWAP_Instr_reg_13,
    EX_SWAP_Instr_reg_14,
    EX_SWAP_Instr_reg_15,
    EX_SWAP_Instr_reg_16,
    EX_SWAP_Instr_reg_17,
    EX_SWAP_Instr_reg_18,
    EX_SWAP_Instr_reg_19,
    EX_SWAP_Instr_reg_20,
    EX_SWAP_Instr_reg_21,
    EX_SWAP_Instr_reg_22,
    WB_Doublet_Access_reg_7,
    EX_SWAP_Instr_reg_23,
    WB_Doublet_Access_reg_8,
    EX_SWAP_Instr_reg_24,
    WB_Doublet_Access_reg_9,
    EX_SWAP_Instr_reg_25,
    WB_Doublet_Access_reg_10,
    EX_SWAP_Instr_reg_26,
    WB_Doublet_Access_reg_11,
    EX_SWAP_Instr_reg_27,
    WB_Doublet_Access_reg_12,
    EX_SWAP_Instr_reg_28,
    WB_Doublet_Access_reg_13,
    EX_SWAP_Instr_reg_29,
    WB_Doublet_Access_reg_14);
  output \ex_gpr_write_addr_reg[0] ;
  output ex_gpr_write_reg;
  output ex_mbar_is_sleep_reg;
  output [31:0]\EX_Op3_reg[0] ;
  input sync_reset;
  input of_instr_ii_36;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input wb_valid_reg;
  input \wb_gpr_write_addr_reg[3] ;
  input wb_exception_i_reg;
  input ex_gpr_write;
  input of_pause_reg;
  input ex_gpr_write_reg_0;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input ex_mbar_is_sleep;
  input \ex_gpr_write_addr_reg[2] ;
  input \ex_gpr_write_addr_reg[3] ;
  input [1:0]\ex_gpr_write_addr_reg[0]_0 ;
  input ex_valid_reg;
  input [1:0]\mem_gpr_write_addr_reg[0] ;
  input \mem_gpr_write_addr_reg[4] ;
  input mem_gpr_write_reg;
  input [1:0]\wb_gpr_write_addr_reg[0] ;
  input ex_sel_alu_i_reg;
  input [0:31]GPR_Op3;
  input WB_Doublet_Access_reg;
  input [5:0]MEM_Fwd;
  input EX_SWAP_Instr_reg;
  input WB_Doublet_Access_reg_0;
  input [25:0]\Using_FPGA.Native_5 ;
  input EX_SWAP_Instr_reg_0;
  input WB_Doublet_Access_reg_1;
  input EX_SWAP_Instr_reg_1;
  input WB_Doublet_Access_reg_2;
  input EX_SWAP_Instr_reg_2;
  input WB_Doublet_Access_reg_3;
  input EX_SWAP_Instr_reg_3;
  input WB_Doublet_Access_reg_4;
  input EX_SWAP_Instr_reg_4;
  input WB_Doublet_Access_reg_5;
  input EX_SWAP_Instr_reg_5;
  input WB_Doublet_Access_reg_6;
  input EX_SWAP_Instr_reg_6;
  input [15:0]WB_Byte_Access_reg;
  input EX_SWAP_Instr_reg_7;
  input EX_SWAP_Instr_reg_8;
  input EX_SWAP_Instr_reg_9;
  input EX_SWAP_Instr_reg_10;
  input EX_SWAP_Instr_reg_11;
  input EX_SWAP_Instr_reg_12;
  input EX_SWAP_Instr_reg_13;
  input EX_SWAP_Instr_reg_14;
  input EX_SWAP_Instr_reg_15;
  input EX_SWAP_Instr_reg_16;
  input EX_SWAP_Instr_reg_17;
  input EX_SWAP_Instr_reg_18;
  input EX_SWAP_Instr_reg_19;
  input EX_SWAP_Instr_reg_20;
  input EX_SWAP_Instr_reg_21;
  input EX_SWAP_Instr_reg_22;
  input WB_Doublet_Access_reg_7;
  input EX_SWAP_Instr_reg_23;
  input WB_Doublet_Access_reg_8;
  input EX_SWAP_Instr_reg_24;
  input WB_Doublet_Access_reg_9;
  input EX_SWAP_Instr_reg_25;
  input WB_Doublet_Access_reg_10;
  input EX_SWAP_Instr_reg_26;
  input WB_Doublet_Access_reg_11;
  input EX_SWAP_Instr_reg_27;
  input WB_Doublet_Access_reg_12;
  input EX_SWAP_Instr_reg_28;
  input WB_Doublet_Access_reg_13;
  input EX_SWAP_Instr_reg_29;
  input WB_Doublet_Access_reg_14;

  wire Clk;
  wire \EX_Op3[0]_i_12_n_0 ;
  wire \EX_Op3[0]_i_7_n_0 ;
  wire \EX_Op3[0]_i_8_n_0 ;
  wire \EX_Op3[0]_i_9_n_0 ;
  wire [31:0]\EX_Op3_reg[0] ;
  wire EX_SWAP_Instr_reg;
  wire EX_SWAP_Instr_reg_0;
  wire EX_SWAP_Instr_reg_1;
  wire EX_SWAP_Instr_reg_10;
  wire EX_SWAP_Instr_reg_11;
  wire EX_SWAP_Instr_reg_12;
  wire EX_SWAP_Instr_reg_13;
  wire EX_SWAP_Instr_reg_14;
  wire EX_SWAP_Instr_reg_15;
  wire EX_SWAP_Instr_reg_16;
  wire EX_SWAP_Instr_reg_17;
  wire EX_SWAP_Instr_reg_18;
  wire EX_SWAP_Instr_reg_19;
  wire EX_SWAP_Instr_reg_2;
  wire EX_SWAP_Instr_reg_20;
  wire EX_SWAP_Instr_reg_21;
  wire EX_SWAP_Instr_reg_22;
  wire EX_SWAP_Instr_reg_23;
  wire EX_SWAP_Instr_reg_24;
  wire EX_SWAP_Instr_reg_25;
  wire EX_SWAP_Instr_reg_26;
  wire EX_SWAP_Instr_reg_27;
  wire EX_SWAP_Instr_reg_28;
  wire EX_SWAP_Instr_reg_29;
  wire EX_SWAP_Instr_reg_3;
  wire EX_SWAP_Instr_reg_4;
  wire EX_SWAP_Instr_reg_5;
  wire EX_SWAP_Instr_reg_6;
  wire EX_SWAP_Instr_reg_7;
  wire EX_SWAP_Instr_reg_8;
  wire EX_SWAP_Instr_reg_9;
  wire [0:31]GPR_Op3;
  wire [5:0]MEM_Fwd;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire [25:0]\Using_FPGA.Native_5 ;
  wire [15:0]WB_Byte_Access_reg;
  wire WB_Doublet_Access_reg;
  wire WB_Doublet_Access_reg_0;
  wire WB_Doublet_Access_reg_1;
  wire WB_Doublet_Access_reg_10;
  wire WB_Doublet_Access_reg_11;
  wire WB_Doublet_Access_reg_12;
  wire WB_Doublet_Access_reg_13;
  wire WB_Doublet_Access_reg_14;
  wire WB_Doublet_Access_reg_2;
  wire WB_Doublet_Access_reg_3;
  wire WB_Doublet_Access_reg_4;
  wire WB_Doublet_Access_reg_5;
  wire WB_Doublet_Access_reg_6;
  wire WB_Doublet_Access_reg_7;
  wire WB_Doublet_Access_reg_8;
  wire WB_Doublet_Access_reg_9;
  wire ex_gpr_write;
  wire \ex_gpr_write_addr_reg[0] ;
  wire [1:0]\ex_gpr_write_addr_reg[0]_0 ;
  wire \ex_gpr_write_addr_reg[2] ;
  wire \ex_gpr_write_addr_reg[3] ;
  wire ex_gpr_write_i_2_n_0;
  wire ex_gpr_write_reg;
  wire ex_gpr_write_reg_0;
  wire ex_mbar_is_sleep;
  wire ex_mbar_is_sleep_reg;
  wire ex_sel_alu_i_reg;
  wire ex_valid_reg;
  wire [1:0]\mem_gpr_write_addr_reg[0] ;
  wire \mem_gpr_write_addr_reg[4] ;
  wire mem_gpr_write_reg;
  wire of_instr_ii_36;
  wire [0:1]of_op3_sel;
  wire of_pause_reg;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire [1:0]\wb_gpr_write_addr_reg[0] ;
  wire \wb_gpr_write_addr_reg[3] ;
  wire wb_valid_reg;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[0]_i_1 
       (.I0(ex_sel_alu_i_reg),
        .I1(GPR_Op3[0]),
        .I2(WB_Doublet_Access_reg),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[5]),
        .O(\EX_Op3_reg[0] [31]));
  LUT6 #(
    .INIT(64'hB00B000000000000)) 
    \EX_Op3[0]_i_12 
       (.I0(\ex_gpr_write_addr_reg[0] ),
        .I1(\ex_gpr_write_addr_reg[0]_0 [1]),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\ex_gpr_write_addr_reg[0]_0 [0]),
        .I4(ex_valid_reg),
        .I5(ex_gpr_write_reg_0),
        .O(\EX_Op3[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000000100FFFF)) 
    \EX_Op3[0]_i_2 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(wb_valid_reg),
        .I2(\wb_gpr_write_addr_reg[3] ),
        .I3(\EX_Op3[0]_i_7_n_0 ),
        .I4(\EX_Op3[0]_i_8_n_0 ),
        .I5(\EX_Op3[0]_i_9_n_0 ),
        .O(of_op3_sel[0]));
  LUT6 #(
    .INIT(64'hFFFF0100FFFF0000)) 
    \EX_Op3[0]_i_3 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(wb_valid_reg),
        .I2(\wb_gpr_write_addr_reg[3] ),
        .I3(\EX_Op3[0]_i_7_n_0 ),
        .I4(\EX_Op3[0]_i_9_n_0 ),
        .I5(\EX_Op3[0]_i_8_n_0 ),
        .O(of_op3_sel[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_Op3[0]_i_7 
       (.I0(\ex_gpr_write_addr_reg[0] ),
        .I1(\wb_gpr_write_addr_reg[0] [1]),
        .I2(\wb_gpr_write_addr_reg[0] [0]),
        .I3(\Using_FPGA.Native_1 ),
        .O(\EX_Op3[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFF6FFFFFFFF)) 
    \EX_Op3[0]_i_8 
       (.I0(\mem_gpr_write_addr_reg[0] [1]),
        .I1(\ex_gpr_write_addr_reg[0] ),
        .I2(\mem_gpr_write_addr_reg[4] ),
        .I3(\Using_FPGA.Native_1 ),
        .I4(\mem_gpr_write_addr_reg[0] [0]),
        .I5(mem_gpr_write_reg),
        .O(\EX_Op3[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \EX_Op3[0]_i_9 
       (.I0(\EX_Op3[0]_i_12_n_0 ),
        .I1(\ex_gpr_write_addr_reg[2] ),
        .I2(\ex_gpr_write_addr_reg[3] ),
        .O(\EX_Op3[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[10]_i_1 
       (.I0(EX_SWAP_Instr_reg_3),
        .I1(GPR_Op3[10]),
        .I2(WB_Doublet_Access_reg_4),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [16]),
        .O(\EX_Op3_reg[0] [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[11]_i_1 
       (.I0(EX_SWAP_Instr_reg_24),
        .I1(GPR_Op3[11]),
        .I2(WB_Doublet_Access_reg_9),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [15]),
        .O(\EX_Op3_reg[0] [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[12]_i_1 
       (.I0(EX_SWAP_Instr_reg_4),
        .I1(GPR_Op3[12]),
        .I2(WB_Doublet_Access_reg_5),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [14]),
        .O(\EX_Op3_reg[0] [19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[13]_i_1 
       (.I0(EX_SWAP_Instr_reg_23),
        .I1(GPR_Op3[13]),
        .I2(WB_Doublet_Access_reg_8),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [13]),
        .O(\EX_Op3_reg[0] [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[14]_i_1 
       (.I0(EX_SWAP_Instr_reg_5),
        .I1(GPR_Op3[14]),
        .I2(WB_Doublet_Access_reg_6),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [12]),
        .O(\EX_Op3_reg[0] [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[15]_i_1 
       (.I0(EX_SWAP_Instr_reg_22),
        .I1(GPR_Op3[15]),
        .I2(WB_Doublet_Access_reg_7),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [11]),
        .O(\EX_Op3_reg[0] [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[16]_i_1 
       (.I0(EX_SWAP_Instr_reg_6),
        .I1(GPR_Op3[16]),
        .I2(WB_Byte_Access_reg[15]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [10]),
        .O(\EX_Op3_reg[0] [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[17]_i_1 
       (.I0(EX_SWAP_Instr_reg_21),
        .I1(GPR_Op3[17]),
        .I2(WB_Byte_Access_reg[14]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [9]),
        .O(\EX_Op3_reg[0] [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[18]_i_1 
       (.I0(EX_SWAP_Instr_reg_7),
        .I1(GPR_Op3[18]),
        .I2(WB_Byte_Access_reg[13]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [8]),
        .O(\EX_Op3_reg[0] [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[19]_i_1 
       (.I0(EX_SWAP_Instr_reg_20),
        .I1(GPR_Op3[19]),
        .I2(WB_Byte_Access_reg[12]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [7]),
        .O(\EX_Op3_reg[0] [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[1]_i_1 
       (.I0(EX_SWAP_Instr_reg_29),
        .I1(GPR_Op3[1]),
        .I2(WB_Doublet_Access_reg_14),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [25]),
        .O(\EX_Op3_reg[0] [30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[20]_i_1 
       (.I0(EX_SWAP_Instr_reg_8),
        .I1(GPR_Op3[20]),
        .I2(WB_Byte_Access_reg[11]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [6]),
        .O(\EX_Op3_reg[0] [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[21]_i_1 
       (.I0(EX_SWAP_Instr_reg_19),
        .I1(GPR_Op3[21]),
        .I2(WB_Byte_Access_reg[10]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [5]),
        .O(\EX_Op3_reg[0] [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[22]_i_1 
       (.I0(EX_SWAP_Instr_reg_9),
        .I1(GPR_Op3[22]),
        .I2(WB_Byte_Access_reg[9]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [4]),
        .O(\EX_Op3_reg[0] [9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[23]_i_1 
       (.I0(EX_SWAP_Instr_reg_18),
        .I1(GPR_Op3[23]),
        .I2(WB_Byte_Access_reg[8]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [3]),
        .O(\EX_Op3_reg[0] [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[24]_i_1 
       (.I0(EX_SWAP_Instr_reg_10),
        .I1(GPR_Op3[24]),
        .I2(WB_Byte_Access_reg[7]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[4]),
        .O(\EX_Op3_reg[0] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[25]_i_1 
       (.I0(EX_SWAP_Instr_reg_17),
        .I1(GPR_Op3[25]),
        .I2(WB_Byte_Access_reg[6]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [2]),
        .O(\EX_Op3_reg[0] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[26]_i_1 
       (.I0(EX_SWAP_Instr_reg_11),
        .I1(GPR_Op3[26]),
        .I2(WB_Byte_Access_reg[5]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[3]),
        .O(\EX_Op3_reg[0] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[27]_i_1 
       (.I0(EX_SWAP_Instr_reg_16),
        .I1(GPR_Op3[27]),
        .I2(WB_Byte_Access_reg[4]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [1]),
        .O(\EX_Op3_reg[0] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[28]_i_1 
       (.I0(EX_SWAP_Instr_reg_12),
        .I1(GPR_Op3[28]),
        .I2(WB_Byte_Access_reg[3]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[2]),
        .O(\EX_Op3_reg[0] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[29]_i_1 
       (.I0(EX_SWAP_Instr_reg_15),
        .I1(GPR_Op3[29]),
        .I2(WB_Byte_Access_reg[2]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[1]),
        .O(\EX_Op3_reg[0] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[2]_i_1 
       (.I0(EX_SWAP_Instr_reg),
        .I1(GPR_Op3[2]),
        .I2(WB_Doublet_Access_reg_0),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [24]),
        .O(\EX_Op3_reg[0] [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[30]_i_1 
       (.I0(EX_SWAP_Instr_reg_13),
        .I1(GPR_Op3[30]),
        .I2(WB_Byte_Access_reg[1]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(MEM_Fwd[0]),
        .O(\EX_Op3_reg[0] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[31]_i_1 
       (.I0(EX_SWAP_Instr_reg_14),
        .I1(GPR_Op3[31]),
        .I2(WB_Byte_Access_reg[0]),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [0]),
        .O(\EX_Op3_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[3]_i_1 
       (.I0(EX_SWAP_Instr_reg_28),
        .I1(GPR_Op3[3]),
        .I2(WB_Doublet_Access_reg_13),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [23]),
        .O(\EX_Op3_reg[0] [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[4]_i_1 
       (.I0(EX_SWAP_Instr_reg_0),
        .I1(GPR_Op3[4]),
        .I2(WB_Doublet_Access_reg_1),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [22]),
        .O(\EX_Op3_reg[0] [27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[5]_i_1 
       (.I0(EX_SWAP_Instr_reg_27),
        .I1(GPR_Op3[5]),
        .I2(WB_Doublet_Access_reg_12),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [21]),
        .O(\EX_Op3_reg[0] [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[6]_i_1 
       (.I0(EX_SWAP_Instr_reg_1),
        .I1(GPR_Op3[6]),
        .I2(WB_Doublet_Access_reg_2),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [20]),
        .O(\EX_Op3_reg[0] [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[7]_i_1 
       (.I0(EX_SWAP_Instr_reg_26),
        .I1(GPR_Op3[7]),
        .I2(WB_Doublet_Access_reg_11),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [19]),
        .O(\EX_Op3_reg[0] [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[8]_i_1 
       (.I0(EX_SWAP_Instr_reg_2),
        .I1(GPR_Op3[8]),
        .I2(WB_Doublet_Access_reg_3),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [18]),
        .O(\EX_Op3_reg[0] [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \EX_Op3[9]_i_1 
       (.I0(EX_SWAP_Instr_reg_25),
        .I1(GPR_Op3[9]),
        .I2(WB_Doublet_Access_reg_10),
        .I3(of_op3_sel[0]),
        .I4(of_op3_sel[1]),
        .I5(\Using_FPGA.Native_5 [17]),
        .O(\EX_Op3_reg[0] [22]));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_36),
        .Q(\ex_gpr_write_addr_reg[0] ),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h0200020202000000)) 
    ex_gpr_write_i_1
       (.I0(ex_gpr_write_i_2_n_0),
        .I1(sync_reset),
        .I2(wb_exception_i_reg),
        .I3(ex_gpr_write),
        .I4(of_pause_reg),
        .I5(ex_gpr_write_reg_0),
        .O(ex_gpr_write_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ex_gpr_write_i_2
       (.I0(of_pause_reg),
        .I1(\ex_gpr_write_addr_reg[0] ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(\Using_FPGA.Native_2 ),
        .I4(\Using_FPGA.Native_3 ),
        .I5(\Using_FPGA.Native_4 ),
        .O(ex_gpr_write_i_2_n_0));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ex_mbar_is_sleep_cmb_inferred_i_1
       (.I0(\ex_gpr_write_addr_reg[0] ),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_pause_reg),
        .I3(ex_mbar_is_sleep),
        .O(ex_mbar_is_sleep_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395
   (D,
    sync_reset,
    of_instr_ii_35,
    Clk);
  output [0:0]D;
  input sync_reset;
  input of_instr_ii_35;
  input Clk;

  wire Clk;
  wire [0:0]D;
  wire of_instr_ii_35;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_35),
        .Q(D),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397
   (\ex_instr_reg[8] ,
    \EX_Op3_reg[1] ,
    \EX_Op3_reg[1]_0 ,
    sync_reset,
    of_instr_ii_34,
    Clk,
    I4,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    I0,
    \wb_gpr_write_addr_reg[2] ,
    \Using_FPGA.Native_2 );
  output \ex_instr_reg[8] ;
  output \EX_Op3_reg[1] ;
  output \EX_Op3_reg[1]_0 ;
  input sync_reset;
  input of_instr_ii_34;
  input Clk;
  input I4;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input I0;
  input [1:0]\wb_gpr_write_addr_reg[2] ;
  input \Using_FPGA.Native_2 ;

  wire Clk;
  wire \EX_Op3_reg[1] ;
  wire \EX_Op3_reg[1]_0 ;
  wire I0;
  wire I4;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \ex_instr_reg[8] ;
  wire of_instr_ii_34;
  wire sync_reset;
  wire [1:0]\wb_gpr_write_addr_reg[2] ;

  LUT5 #(
    .INIT(32'h6F6FFF6F)) 
    \EX_Op3[0]_i_13 
       (.I0(I4),
        .I1(\ex_instr_reg[8] ),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_1 ),
        .I4(I0),
        .O(\EX_Op3_reg[1] ));
  LUT4 #(
    .INIT(16'h2FF2)) 
    \EX_Op3[0]_i_4 
       (.I0(\ex_instr_reg[8] ),
        .I1(\wb_gpr_write_addr_reg[2] [1]),
        .I2(\Using_FPGA.Native_2 ),
        .I3(\wb_gpr_write_addr_reg[2] [0]),
        .O(\EX_Op3_reg[1]_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_34),
        .Q(\ex_instr_reg[8] ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399
   (\ex_instr_reg[9] ,
    ex_op1_cmp_eq,
    \EX_Op3_reg[1] ,
    \EX_Op3_reg[1]_0 ,
    sync_reset,
    of_instr_ii_33,
    Clk,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    ex_op1_cmp_eq1,
    I0,
    \ex_gpr_write_addr_reg[4] ,
    \Using_FPGA.Native_2 ,
    \ex_gpr_write_addr_reg[0] ,
    \wb_gpr_write_addr_reg[2] ,
    \Using_FPGA.Native_3 );
  output \ex_instr_reg[9] ;
  output ex_op1_cmp_eq;
  output \EX_Op3_reg[1] ;
  output \EX_Op3_reg[1]_0 ;
  input sync_reset;
  input of_instr_ii_33;
  input Clk;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input ex_op1_cmp_eq1;
  input I0;
  input \ex_gpr_write_addr_reg[4] ;
  input \Using_FPGA.Native_2 ;
  input [0:0]\ex_gpr_write_addr_reg[0] ;
  input [1:0]\wb_gpr_write_addr_reg[2] ;
  input \Using_FPGA.Native_3 ;

  wire Clk;
  wire \EX_Op3_reg[1] ;
  wire \EX_Op3_reg[1]_0 ;
  wire I0;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire [0:0]\ex_gpr_write_addr_reg[0] ;
  wire \ex_gpr_write_addr_reg[4] ;
  wire \ex_instr_reg[9] ;
  wire ex_op1_cmp_eq;
  wire ex_op1_cmp_eq1;
  wire of_instr_ii_33;
  wire sync_reset;
  wire [1:0]\wb_gpr_write_addr_reg[2] ;

  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \EX_Op3[0]_i_14 
       (.I0(I0),
        .I1(\ex_instr_reg[9] ),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\ex_gpr_write_addr_reg[4] ),
        .I4(\Using_FPGA.Native_2 ),
        .I5(\ex_gpr_write_addr_reg[0] ),
        .O(\EX_Op3_reg[1] ));
  LUT5 #(
    .INIT(32'h6F6FFF6F)) 
    \EX_Op3[0]_i_6 
       (.I0(\wb_gpr_write_addr_reg[2] [0]),
        .I1(\ex_instr_reg[9] ),
        .I2(\Using_FPGA.Native_3 ),
        .I3(\wb_gpr_write_addr_reg[2] [1]),
        .I4(\Using_FPGA.Native_1 ),
        .O(\EX_Op3_reg[1]_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_instr_ii_33),
        .Q(\ex_instr_reg[9] ),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hEBFF)) 
    ex_op1_cmp_eq_i_1
       (.I0(\ex_instr_reg[9] ),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(ex_op1_cmp_eq1),
        .O(ex_op1_cmp_eq));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401
   (\imm_reg_reg[0] ,
    of_pipe_ctrl_reg0,
    ex_valid_reg,
    ex_valid_jump_reg,
    ex_valid_keep_reg,
    sync_reset,
    of_Valid_II,
    Clk,
    \wb_exception_kind_i_reg[28] ,
    wb_exception_i_reg,
    mem_exception_from_ex,
    mem_valid_reg,
    ex_jump,
    ex_jump_nodelay_reg,
    ex_valid_reg_0,
    ex_valid_reg_1,
    ex_branch_with_delayslot_reg,
    of_pause_reg,
    out,
    ex_valid_keep);
  output \imm_reg_reg[0] ;
  output of_pipe_ctrl_reg0;
  output ex_valid_reg;
  output ex_valid_jump_reg;
  output ex_valid_keep_reg;
  input sync_reset;
  input of_Valid_II;
  input Clk;
  input [2:0]\wb_exception_kind_i_reg[28] ;
  input wb_exception_i_reg;
  input mem_exception_from_ex;
  input mem_valid_reg;
  input ex_jump;
  input ex_jump_nodelay_reg;
  input ex_valid_reg_0;
  input ex_valid_reg_1;
  input ex_branch_with_delayslot_reg;
  input of_pause_reg;
  input out;
  input ex_valid_keep;

  wire Clk;
  wire ex_branch_with_delayslot_reg;
  wire ex_jump;
  wire ex_jump_nodelay_reg;
  wire ex_valid_jump_reg;
  wire ex_valid_keep;
  wire ex_valid_keep_reg;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire ex_valid_reg_1;
  wire \imm_reg_reg[0] ;
  wire mem_exception_from_ex;
  wire mem_valid_reg;
  wire of_Valid_II;
  wire of_next_ex_valid;
  wire of_pause_reg;
  wire of_pipe_ctrl_reg0;
  wire out;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire [2:0]\wb_exception_kind_i_reg[28] ;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_Valid_II),
        .Q(\imm_reg_reg[0] ),
        .R(sync_reset));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \Using_FPGA.Native_i_1__1__0 
       (.I0(\imm_reg_reg[0] ),
        .I1(\wb_exception_kind_i_reg[28] [1]),
        .I2(\wb_exception_kind_i_reg[28] [0]),
        .I3(\wb_exception_kind_i_reg[28] [2]),
        .I4(wb_exception_i_reg),
        .O(of_pipe_ctrl_reg0));
  LUT6 #(
    .INIT(64'h000C000C0000000A)) 
    ex_valid_i_1
       (.I0(ex_valid_reg_1),
        .I1(of_next_ex_valid),
        .I2(sync_reset),
        .I3(wb_exception_i_reg),
        .I4(ex_branch_with_delayslot_reg),
        .I5(of_pause_reg),
        .O(ex_valid_reg));
  LUT6 #(
    .INIT(64'h0000000000707070)) 
    ex_valid_i_2
       (.I0(mem_exception_from_ex),
        .I1(mem_valid_reg),
        .I2(\imm_reg_reg[0] ),
        .I3(ex_jump),
        .I4(ex_jump_nodelay_reg),
        .I5(ex_valid_reg_0),
        .O(of_next_ex_valid));
  LUT6 #(
    .INIT(64'h000C000C0000000A)) 
    ex_valid_jump_i_1
       (.I0(out),
        .I1(of_next_ex_valid),
        .I2(sync_reset),
        .I3(wb_exception_i_reg),
        .I4(ex_branch_with_delayslot_reg),
        .I5(of_pause_reg),
        .O(ex_valid_jump_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ex_valid_keep_i_1
       (.I0(of_next_ex_valid),
        .I1(of_pause_reg),
        .I2(ex_valid_keep),
        .O(ex_valid_keep_reg));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402
   (D,
    I0125_out,
    I1,
    sync_reset,
    of_pc_ii_31,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I0125_out;
  output I1;
  input sync_reset;
  input of_pc_ii_31;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire I0125_out;
  wire I1;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_31;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_31),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__70 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0125_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_3__1 
       (.I0(D),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_op1_sel_spr_pc),
        .O(I1));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404
   (D,
    \EX_Op1_reg[10] ,
    I085_out,
    sync_reset,
    of_pc_ii_21,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[10] ;
  output I085_out;
  input sync_reset;
  input of_pc_ii_21;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[10] ;
  wire I085_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_21;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_21),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__80 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I085_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__166 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[10] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406
   (D,
    \EX_Op1_reg[11] ,
    I081_out,
    sync_reset,
    of_pc_ii_20,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[11] ;
  output I081_out;
  input sync_reset;
  input of_pc_ii_20;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[11] ;
  wire I081_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_20;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_20),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__81 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I081_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__165 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[11] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408
   (D,
    \EX_Op1_reg[12] ,
    I077_out,
    sync_reset,
    of_pc_ii_19,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[12] ;
  output I077_out;
  input sync_reset;
  input of_pc_ii_19;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[12] ;
  wire I077_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_19;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_19),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__82 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I077_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__164 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[12] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410
   (D,
    \EX_Op1_reg[13] ,
    I073_out,
    sync_reset,
    of_pc_ii_18,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[13] ;
  output I073_out;
  input sync_reset;
  input of_pc_ii_18;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[13] ;
  wire I073_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_18;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_18),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__83 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I073_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__163 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[13] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412
   (D,
    \EX_Op1_reg[14] ,
    I069_out,
    sync_reset,
    of_pc_ii_17,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[14] ;
  output I069_out;
  input sync_reset;
  input of_pc_ii_17;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[14] ;
  wire I069_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_17;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_17),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__84 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I069_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__162 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[14] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414
   (D,
    \EX_Op1_reg[15] ,
    I065_out,
    sync_reset,
    of_pc_ii_16,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[15] ;
  output I065_out;
  input sync_reset;
  input of_pc_ii_16;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[15] ;
  wire I065_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_16;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_16),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__85 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I065_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__161 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[15] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416
   (D,
    \EX_Op1_reg[16] ,
    I061_out,
    sync_reset,
    of_pc_ii_15,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[16] ;
  output I061_out;
  input sync_reset;
  input of_pc_ii_15;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[16] ;
  wire I061_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_15;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_15),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__86 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I061_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__160 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[16] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418
   (D,
    \EX_Op1_reg[17] ,
    I057_out,
    sync_reset,
    of_pc_ii_14,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[17] ;
  output I057_out;
  input sync_reset;
  input of_pc_ii_14;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[17] ;
  wire I057_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_14;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_14),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__87 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I057_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__159 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[17] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420
   (D,
    \EX_Op1_reg[18] ,
    I053_out,
    sync_reset,
    of_pc_ii_13,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[18] ;
  output I053_out;
  input sync_reset;
  input of_pc_ii_13;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[18] ;
  wire I053_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_13;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_13),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__88 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I053_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__158 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[18] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422
   (D,
    \EX_Op1_reg[19] ,
    I049_out,
    sync_reset,
    of_pc_ii_12,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[19] ;
  output I049_out;
  input sync_reset;
  input of_pc_ii_12;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[19] ;
  wire I049_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_12;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_12),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__89 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I049_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__157 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[19] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424
   (D,
    \EX_Op1_reg[1] ,
    I0121_out,
    sync_reset,
    of_pc_ii_30,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[1] ;
  output I0121_out;
  input sync_reset;
  input of_pc_ii_30;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[1] ;
  wire I0121_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_30;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_30),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__71 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0121_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__175 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[1] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426
   (D,
    \EX_Op1_reg[20] ,
    I045_out,
    sync_reset,
    of_pc_ii_11,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[20] ;
  output I045_out;
  input sync_reset;
  input of_pc_ii_11;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[20] ;
  wire I045_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_11;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_11),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__90 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I045_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__156 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[20] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428
   (D,
    \EX_Op1_reg[21] ,
    I041_out,
    sync_reset,
    of_pc_ii_10,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[21] ;
  output I041_out;
  input sync_reset;
  input of_pc_ii_10;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[21] ;
  wire I041_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_10;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_10),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__91 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I041_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__155 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[21] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430
   (D,
    \EX_Op1_reg[22] ,
    I037_out,
    sync_reset,
    of_pc_ii_9,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[22] ;
  output I037_out;
  input sync_reset;
  input of_pc_ii_9;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[22] ;
  wire I037_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_9;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_9),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__92 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I037_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__154 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[22] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432
   (D,
    \EX_Op1_reg[23] ,
    I033_out,
    sync_reset,
    of_pc_ii_8,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[23] ;
  output I033_out;
  input sync_reset;
  input of_pc_ii_8;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[23] ;
  wire I033_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_8;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_8),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__93 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I033_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__153 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[23] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434
   (D,
    I029_out,
    \EX_Op1_reg[24] ,
    sync_reset,
    of_pc_ii_7,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    ex_MSR,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I029_out;
  output \EX_Op1_reg[24] ;
  input sync_reset;
  input of_pc_ii_7;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input [0:0]ex_MSR;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[24] ;
  wire I029_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]ex_MSR;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_7;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_7),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__94 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I029_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__87 
       (.I0(D),
        .I1(ex_MSR),
        .I2(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[24] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436
   (D,
    \EX_Op1_reg[25] ,
    I025_out,
    sync_reset,
    of_pc_ii_6,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[25] ;
  output I025_out;
  input sync_reset;
  input of_pc_ii_6;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[25] ;
  wire I025_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_6;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_6),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__95 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I025_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__152 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[25] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438
   (D,
    I021_out,
    \EX_Op1_reg[26] ,
    sync_reset,
    of_pc_ii_5,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I021_out;
  output \EX_Op1_reg[26] ;
  input sync_reset;
  input of_pc_ii_5;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[26] ;
  wire I021_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_5;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_5),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__96 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I021_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__86 
       (.I0(D),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[26] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440
   (D,
    \EX_Op1_reg[27] ,
    I017_out,
    sync_reset,
    of_pc_ii_4,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[27] ;
  output I017_out;
  input sync_reset;
  input of_pc_ii_4;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[27] ;
  wire I017_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_4;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_4),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__97 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I017_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__151 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[27] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442
   (D,
    I013_out,
    \EX_Op1_reg[28] ,
    sync_reset,
    of_pc_ii_3,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I013_out;
  output \EX_Op1_reg[28] ;
  input sync_reset;
  input of_pc_ii_3;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[28] ;
  wire I013_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_3;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_3),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__98 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I013_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__85 
       (.I0(D),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[28] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444
   (D,
    I09_out,
    \EX_Op1_reg[29] ,
    sync_reset,
    of_pc_ii_2,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I09_out;
  output \EX_Op1_reg[29] ;
  input sync_reset;
  input of_pc_ii_2;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[29] ;
  wire I09_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_2;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_2),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__99 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I09_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__84 
       (.I0(D),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[29] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446
   (D,
    \EX_Op1_reg[2] ,
    I0117_out,
    sync_reset,
    of_pc_ii_29,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[2] ;
  output I0117_out;
  input sync_reset;
  input of_pc_ii_29;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[2] ;
  wire I0117_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_29;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_29),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__72 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0117_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__174 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448
   (D,
    I05_out,
    \EX_Op1_reg[30] ,
    sync_reset,
    of_pc_ii_1,
    Clk,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    of_op1_sel_spr_pc);
  output [0:0]D;
  output I05_out;
  output \EX_Op1_reg[30] ;
  input sync_reset;
  input of_pc_ii_1;
  input Clk;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input of_op1_sel_spr_pc;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[30] ;
  wire I05_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_1;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_1),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__100 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I05_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \Using_FPGA.Native_i_2__83 
       (.I0(D),
        .I1(\Using_FPGA.Native_1 ),
        .I2(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[30] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450
   (D,
    \EX_Op1_reg[31] ,
    I0,
    sync_reset,
    of_pc_ii_0,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[31] ;
  output I0;
  input sync_reset;
  input of_pc_ii_0;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[31] ;
  wire I0;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_0;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_0),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__101 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__150 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[31] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452
   (D,
    \EX_Op1_reg[3] ,
    I0113_out,
    sync_reset,
    of_pc_ii_28,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[3] ;
  output I0113_out;
  input sync_reset;
  input of_pc_ii_28;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[3] ;
  wire I0113_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_28;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_28),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__73 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0113_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__173 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[3] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454
   (D,
    \EX_Op1_reg[4] ,
    I0109_out,
    sync_reset,
    of_pc_ii_27,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[4] ;
  output I0109_out;
  input sync_reset;
  input of_pc_ii_27;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[4] ;
  wire I0109_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_27;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_27),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__74 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0109_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__172 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[4] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456
   (D,
    \EX_Op1_reg[5] ,
    I0105_out,
    sync_reset,
    of_pc_ii_26,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[5] ;
  output I0105_out;
  input sync_reset;
  input of_pc_ii_26;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[5] ;
  wire I0105_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_26;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_26),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__75 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0105_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__171 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[5] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458
   (D,
    \EX_Op1_reg[6] ,
    I0101_out,
    sync_reset,
    of_pc_ii_25,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[6] ;
  output I0101_out;
  input sync_reset;
  input of_pc_ii_25;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[6] ;
  wire I0101_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_25;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_25),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__76 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I0101_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__170 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[6] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460
   (D,
    \EX_Op1_reg[7] ,
    I097_out,
    sync_reset,
    of_pc_ii_24,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[7] ;
  output I097_out;
  input sync_reset;
  input of_pc_ii_24;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[7] ;
  wire I097_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_24;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_24),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__77 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I097_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__169 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[7] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462
   (D,
    \EX_Op1_reg[8] ,
    I093_out,
    sync_reset,
    of_pc_ii_23,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[8] ;
  output I093_out;
  input sync_reset;
  input of_pc_ii_23;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[8] ;
  wire I093_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_23;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_23),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__78 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I093_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__168 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[8] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464
   (D,
    \EX_Op1_reg[9] ,
    I089_out,
    sync_reset,
    of_pc_ii_22,
    Clk,
    of_op1_sel_spr_pc,
    Q,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 );
  output [0:0]D;
  output \EX_Op1_reg[9] ;
  output I089_out;
  input sync_reset;
  input of_pc_ii_22;
  input Clk;
  input of_op1_sel_spr_pc;
  input [0:0]Q;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;

  wire Clk;
  wire [0:0]D;
  wire \EX_Op1_reg[9] ;
  wire I089_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire of_op1_sel_spr_pc;
  wire of_pc_ii_22;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(of_pc_ii_22),
        .Q(D),
        .R(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__79 
       (.I0(Q),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(D),
        .O(I089_out));
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native_i_2__167 
       (.I0(D),
        .I1(of_op1_sel_spr_pc),
        .O(\EX_Op1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497
   (D,
    \Using_FPGA.Native_0 ,
    MEM_Fwd,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk,
    wb_MSR_Clear_IE,
    \EX_Op1_reg[24] ,
    ex_MTS_MSR,
    EX_PipeRun,
    ex_MSR,
    MEM_Sel_MSR,
    mem_ex_result);
  output [0:0]D;
  output \Using_FPGA.Native_0 ;
  output [0:0]MEM_Fwd;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;
  input wb_MSR_Clear_IE;
  input [0:0]\EX_Op1_reg[24] ;
  input ex_MTS_MSR;
  input EX_PipeRun;
  input [0:0]ex_MSR;
  input MEM_Sel_MSR;
  input [0:0]mem_ex_result;

  wire Clk;
  wire [0:0]D;
  wire [0:0]\EX_Op1_reg[24] ;
  wire EX_PipeRun;
  wire [0:0]MEM_Fwd;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire [0:0]ex_MSR;
  wire ex_MTS_MSR;
  wire [0:0]mem_ex_result;
  wire sync_reset;
  wire wb_MSR_Clear_IE;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(D),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \Using_FPGA.Native_i_1__146 
       (.I0(D),
        .I1(wb_MSR_Clear_IE),
        .I2(\EX_Op1_reg[24] ),
        .I3(ex_MTS_MSR),
        .I4(EX_PipeRun),
        .I5(ex_MSR),
        .O(\Using_FPGA.Native_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[24]_i_1 
       (.I0(D),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result),
        .O(MEM_Fwd));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498
   (D,
    \Using_FPGA.Native_0 ,
    MEM_Fwd,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk,
    wb_MSR_Clear_IE,
    \EX_Op1_reg[26] ,
    ex_MTS_MSR,
    EX_PipeRun,
    \Using_FPGA.Native_2 ,
    MEM_Sel_MSR,
    mem_ex_result);
  output [0:0]D;
  output \Using_FPGA.Native_0 ;
  output [0:0]MEM_Fwd;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;
  input wb_MSR_Clear_IE;
  input [0:0]\EX_Op1_reg[26] ;
  input ex_MTS_MSR;
  input EX_PipeRun;
  input \Using_FPGA.Native_2 ;
  input MEM_Sel_MSR;
  input [0:0]mem_ex_result;

  wire Clk;
  wire [0:0]D;
  wire [0:0]\EX_Op1_reg[26] ;
  wire EX_PipeRun;
  wire [0:0]MEM_Fwd;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire ex_MTS_MSR;
  wire [0:0]mem_ex_result;
  wire sync_reset;
  wire wb_MSR_Clear_IE;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(D),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \Using_FPGA.Native_i_1__147 
       (.I0(D),
        .I1(wb_MSR_Clear_IE),
        .I2(\EX_Op1_reg[26] ),
        .I3(ex_MTS_MSR),
        .I4(EX_PipeRun),
        .I5(\Using_FPGA.Native_2 ),
        .O(\Using_FPGA.Native_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[26]_i_1 
       (.I0(D),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result),
        .O(MEM_Fwd));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499
   (D,
    MEM_Fwd,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk,
    MEM_Sel_MSR,
    mem_ex_result);
  output [0:0]D;
  output [0:0]MEM_Fwd;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;
  input MEM_Sel_MSR;
  input [0:0]mem_ex_result;

  wire Clk;
  wire [0:0]D;
  wire [0:0]MEM_Fwd;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]mem_ex_result;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(D),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[28]_i_1 
       (.I0(D),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result),
        .O(MEM_Fwd));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500
   (D,
    MEM_Fwd,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk,
    MEM_Sel_MSR,
    mem_ex_result);
  output [0:0]D;
  output [1:0]MEM_Fwd;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;
  input MEM_Sel_MSR;
  input [1:0]mem_ex_result;

  wire Clk;
  wire [0:0]D;
  wire [1:0]MEM_Fwd;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native_0 ;
  wire [1:0]mem_ex_result;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(D),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[0]_i_2 
       (.I0(D),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result[1]),
        .O(MEM_Fwd[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[29]_i_1 
       (.I0(D),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result[0]),
        .O(MEM_Fwd[0]));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501
   (\WB_MEM_Result_reg[30] ,
    MEM_Fwd,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk,
    MEM_Sel_MSR,
    mem_ex_result);
  output \WB_MEM_Result_reg[30] ;
  output [0:0]MEM_Fwd;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;
  input MEM_Sel_MSR;
  input [0:0]mem_ex_result;

  wire Clk;
  wire [0:0]MEM_Fwd;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native_0 ;
  wire \WB_MEM_Result_reg[30] ;
  wire [0:0]mem_ex_result;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(\WB_MEM_Result_reg[30] ),
        .R(sync_reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \WB_MEM_Result[30]_i_1 
       (.I0(\WB_MEM_Result_reg[30] ),
        .I1(MEM_Sel_MSR),
        .I2(mem_ex_result),
        .O(MEM_Fwd));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502
   (ex_MSR,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk);
  output [0:0]ex_MSR;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]ex_MSR;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(ex_MSR),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503
   (\Using_FPGA.Native_0 ,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504
   (\Using_FPGA.Native_0 ,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505
   (of_MSR,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk);
  output [0:0]of_MSR;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]of_MSR;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(of_MSR),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506
   (\Using_FPGA.Native_0 ,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507
   (\Using_FPGA.Native_0 ,
    sync_reset,
    \Using_FPGA.Native_1 ,
    Clk);
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input \Using_FPGA.Native_1 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_1 ),
        .Q(\Using_FPGA.Native_0 ),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508
   (of_MSR,
    sync_reset,
    \Using_FPGA.Native_0 ,
    Clk);
  output [0:0]of_MSR;
  input sync_reset;
  input \Using_FPGA.Native_0 ;
  input Clk;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]of_MSR;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(\Using_FPGA.Native_0 ),
        .Q(of_MSR),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_62
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_21,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_21;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_21;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_21),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_64
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_20,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_20;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_20;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_20),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_66
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_19,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_19;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_19;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_19),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_68
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_18,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_18;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_18;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_18),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_70
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_17,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_17;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_17;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_17),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_72
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_16,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_16;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_16;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_16),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_74
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_15,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_15;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_15;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_15),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_76
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_14,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_14;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_14;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_14),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_78
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_13,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_13;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_13;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_13),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_80
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_12,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_12;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_12;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_12),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_82
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_30,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_30;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_30;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_30),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_84
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_11,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_11;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_11;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_11),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_86
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_10,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_10;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_10;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_10),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_88
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_9,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_9;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_9;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_9),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_90
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_8,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_8;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_8;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_8),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_92
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_7,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_7;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_7;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_7),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_94
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_6,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_6;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_6;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_6),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_96
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_5,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_5;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_5;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_5),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "MB_FDR" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_98
   (wb_dcache_valid_read_data,
    sync_reset,
    WB_DCache_Valid_Read_data_i_4,
    Clk);
  output [0:0]wb_dcache_valid_read_data;
  input sync_reset;
  input WB_DCache_Valid_Read_data_i_4;
  input Clk;

  wire Clk;
  wire WB_DCache_Valid_Read_data_i_4;
  wire sync_reset;
  wire [0:0]wb_dcache_valid_read_data;

  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(WB_DCache_Valid_Read_data_i_4),
        .Q(wb_dcache_valid_read_data),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS
   (\Using_FPGA.Native_0 ,
    I0169_out,
    I0165_out,
    I0161_out,
    I0157_out,
    I0153_out,
    I0149_out,
    I0145_out,
    I0141_out,
    I0137_out,
    I0133_out,
    I0129_out,
    I0125_out,
    I0121_out,
    I0117_out,
    I0113_out,
    I0109_out,
    I0105_out,
    I0101_out,
    I097_out,
    I093_out,
    I089_out,
    I085_out,
    I081_out,
    I077_out,
    I073_out,
    I069_out,
    I065_out,
    I061_out,
    I057_out,
    I053_out,
    I049_out,
    I045_out,
    I037_out,
    I033_out,
    I029_out,
    I025_out,
    I021_out,
    I017_out,
    I013_out,
    I09_out,
    I05_out,
    I0_1,
    sync_reset,
    sel_input_i_0,
    Clk,
    in,
    if_missed_fetch_reg,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Serial_Dbg_Intf.if_debug_ready_i_reg ,
    \Use_XX_Accesses.xx_data_reg[2] ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Use_XX_Accesses.xx_data_reg[4] ,
    \Using_FPGA.Native_5 ,
    \Use_XX_Accesses.xx_data_reg[5] ,
    \Using_FPGA.Native_6 ,
    \Use_XX_Accesses.xx_data_reg[6] ,
    \Using_FPGA.Native_7 ,
    \Use_XX_Accesses.xx_data_reg[7] ,
    D,
    \Use_XX_Accesses.xx_data_reg[8] ,
    \Using_FPGA.Native_8 ,
    \Use_XX_Accesses.xx_data_reg[9] ,
    \Using_FPGA.Native_9 ,
    \Use_XX_Accesses.xx_data_reg[10] ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Use_XX_Accesses.xx_data_reg[21] ,
    \Use_XX_Accesses.xx_data_reg[22] ,
    \Use_XX_Accesses.xx_data_reg[23] ,
    \Use_XX_Accesses.xx_data_reg[24] ,
    \Use_XX_Accesses.xx_data_reg[25] ,
    \Use_XX_Accesses.xx_data_reg[26] ,
    \Use_XX_Accesses.xx_data_reg[27] ,
    \Use_XX_Accesses.xx_data_reg[28] ,
    \Use_XX_Accesses.xx_data_reg[29] ,
    \Use_XX_Accesses.xx_data_reg[30] ,
    \Use_XX_Accesses.xx_data_reg[31] ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    of_predecode);
  output \Using_FPGA.Native_0 ;
  output I0169_out;
  output I0165_out;
  output I0161_out;
  output I0157_out;
  output I0153_out;
  output I0149_out;
  output I0145_out;
  output I0141_out;
  output I0137_out;
  output I0133_out;
  output I0129_out;
  output I0125_out;
  output I0121_out;
  output I0117_out;
  output I0113_out;
  output I0109_out;
  output I0105_out;
  output I0101_out;
  output I097_out;
  output I093_out;
  output I089_out;
  output I085_out;
  output I081_out;
  output I077_out;
  output I073_out;
  output I069_out;
  output I065_out;
  output I061_out;
  output I057_out;
  output I053_out;
  output I049_out;
  output I045_out;
  output I037_out;
  output I033_out;
  output I029_out;
  output I025_out;
  output I021_out;
  output I017_out;
  output I013_out;
  output I09_out;
  output I05_out;
  output I0_1;
  input sync_reset;
  input sel_input_i_0;
  input Clk;
  input [12:0]in;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input [19:0]\Serial_Dbg_Intf.if_debug_ready_i_reg ;
  input \Use_XX_Accesses.xx_data_reg[2] ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Use_XX_Accesses.xx_data_reg[4] ;
  input \Using_FPGA.Native_5 ;
  input \Use_XX_Accesses.xx_data_reg[5] ;
  input \Using_FPGA.Native_6 ;
  input \Use_XX_Accesses.xx_data_reg[6] ;
  input \Using_FPGA.Native_7 ;
  input \Use_XX_Accesses.xx_data_reg[7] ;
  input [0:0]D;
  input \Use_XX_Accesses.xx_data_reg[8] ;
  input \Using_FPGA.Native_8 ;
  input \Use_XX_Accesses.xx_data_reg[9] ;
  input \Using_FPGA.Native_9 ;
  input \Use_XX_Accesses.xx_data_reg[10] ;
  input \Using_FPGA.Native_10 ;
  input [20:0]\Using_FPGA.Native_11 ;
  input \Use_XX_Accesses.xx_data_reg[21] ;
  input \Use_XX_Accesses.xx_data_reg[22] ;
  input \Use_XX_Accesses.xx_data_reg[23] ;
  input \Use_XX_Accesses.xx_data_reg[24] ;
  input \Use_XX_Accesses.xx_data_reg[25] ;
  input \Use_XX_Accesses.xx_data_reg[26] ;
  input \Use_XX_Accesses.xx_data_reg[27] ;
  input \Use_XX_Accesses.xx_data_reg[28] ;
  input \Use_XX_Accesses.xx_data_reg[29] ;
  input \Use_XX_Accesses.xx_data_reg[30] ;
  input \Use_XX_Accesses.xx_data_reg[31] ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input [7:0]of_predecode;

  wire Clk;
  wire [0:0]D;
  wire I0101_out;
  wire I0105_out;
  wire I0109_out;
  wire I0113_out;
  wire I0117_out;
  wire I0121_out;
  wire I0125_out;
  wire I0129_out;
  wire I0133_out;
  wire I0137_out;
  wire I013_out;
  wire I0141_out;
  wire I0145_out;
  wire I0149_out;
  wire I0153_out;
  wire I0157_out;
  wire I0161_out;
  wire I0165_out;
  wire I0169_out;
  wire I017_out;
  wire I021_out;
  wire I025_out;
  wire I029_out;
  wire I033_out;
  wire I037_out;
  wire I045_out;
  wire I049_out;
  wire I053_out;
  wire I057_out;
  wire I05_out;
  wire I061_out;
  wire I065_out;
  wire I069_out;
  wire I073_out;
  wire I077_out;
  wire I081_out;
  wire I085_out;
  wire I089_out;
  wire I093_out;
  wire I097_out;
  wire I09_out;
  wire I0_1;
  wire [19:0]\Serial_Dbg_Intf.if_debug_ready_i_reg ;
  wire \Use_XX_Accesses.xx_data_reg[10] ;
  wire \Use_XX_Accesses.xx_data_reg[21] ;
  wire \Use_XX_Accesses.xx_data_reg[22] ;
  wire \Use_XX_Accesses.xx_data_reg[23] ;
  wire \Use_XX_Accesses.xx_data_reg[24] ;
  wire \Use_XX_Accesses.xx_data_reg[25] ;
  wire \Use_XX_Accesses.xx_data_reg[26] ;
  wire \Use_XX_Accesses.xx_data_reg[27] ;
  wire \Use_XX_Accesses.xx_data_reg[28] ;
  wire \Use_XX_Accesses.xx_data_reg[29] ;
  wire \Use_XX_Accesses.xx_data_reg[2] ;
  wire \Use_XX_Accesses.xx_data_reg[30] ;
  wire \Use_XX_Accesses.xx_data_reg[31] ;
  wire \Use_XX_Accesses.xx_data_reg[4] ;
  wire \Use_XX_Accesses.xx_data_reg[5] ;
  wire \Use_XX_Accesses.xx_data_reg[6] ;
  wire \Use_XX_Accesses.xx_data_reg[7] ;
  wire \Use_XX_Accesses.xx_data_reg[8] ;
  wire \Use_XX_Accesses.xx_data_reg[9] ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire [20:0]\Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire if_missed_fetch_reg;
  wire [12:0]in;
  wire [7:0]of_predecode;
  wire sel_input_i_0;
  wire sync_reset;

  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(sel_input_i_0),
        .Q(\Using_FPGA.Native_0 ),
        .S(sync_reset));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__27 
       (.I0(in[12]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_1 ),
        .O(I0169_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__28 
       (.I0(in[11]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(I0165_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__29 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [18]),
        .I2(\Use_XX_Accesses.xx_data_reg[2] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_3 ),
        .O(I0161_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__30 
       (.I0(in[10]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_4 ),
        .O(I0157_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__31 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [17]),
        .I2(\Use_XX_Accesses.xx_data_reg[4] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_5 ),
        .O(I0153_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__32 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [16]),
        .I2(\Use_XX_Accesses.xx_data_reg[5] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_6 ),
        .O(I0149_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__33 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [15]),
        .I2(\Use_XX_Accesses.xx_data_reg[6] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_7 ),
        .O(I0145_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__34 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [14]),
        .I2(\Use_XX_Accesses.xx_data_reg[7] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(D),
        .O(I0141_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__35 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [13]),
        .I2(\Use_XX_Accesses.xx_data_reg[8] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_8 ),
        .O(I0137_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__36 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [12]),
        .I2(\Use_XX_Accesses.xx_data_reg[9] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_9 ),
        .O(I0133_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__37 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [11]),
        .I2(\Use_XX_Accesses.xx_data_reg[10] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_10 ),
        .O(I0129_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__38 
       (.I0(in[9]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [20]),
        .O(I0125_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__39 
       (.I0(in[8]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [19]),
        .O(I0121_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__40 
       (.I0(in[7]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [18]),
        .O(I0117_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__41 
       (.I0(in[6]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [17]),
        .O(I0113_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__42 
       (.I0(in[5]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [16]),
        .O(I0109_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__43 
       (.I0(in[4]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [15]),
        .O(I0105_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__44 
       (.I0(in[3]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [14]),
        .O(I0101_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__45 
       (.I0(in[2]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [13]),
        .O(I097_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__46 
       (.I0(in[1]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [12]),
        .O(I093_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__47 
       (.I0(in[0]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_11 [11]),
        .O(I089_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__48 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [10]),
        .I2(\Use_XX_Accesses.xx_data_reg[21] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [10]),
        .O(I085_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__49 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [9]),
        .I2(\Use_XX_Accesses.xx_data_reg[22] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [9]),
        .O(I081_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__50 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [8]),
        .I2(\Use_XX_Accesses.xx_data_reg[23] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [8]),
        .O(I077_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__51 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [7]),
        .I2(\Use_XX_Accesses.xx_data_reg[24] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [7]),
        .O(I073_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__52 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [6]),
        .I2(\Use_XX_Accesses.xx_data_reg[25] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [6]),
        .O(I069_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__53 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [5]),
        .I2(\Use_XX_Accesses.xx_data_reg[26] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [5]),
        .O(I065_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__54 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [4]),
        .I2(\Use_XX_Accesses.xx_data_reg[27] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [4]),
        .O(I061_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__55 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [3]),
        .I2(\Use_XX_Accesses.xx_data_reg[28] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [3]),
        .O(I057_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__56 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [2]),
        .I2(\Use_XX_Accesses.xx_data_reg[29] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [2]),
        .O(I053_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__57 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [1]),
        .I2(\Use_XX_Accesses.xx_data_reg[30] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [1]),
        .O(I049_out));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8000000)) 
    \Using_FPGA.Native_i_1__58 
       (.I0(\Serial_Dbg_Intf.if_debug_ready_i_reg [19]),
        .I1(\Serial_Dbg_Intf.if_debug_ready_i_reg [0]),
        .I2(\Use_XX_Accesses.xx_data_reg[31] ),
        .I3(if_missed_fetch_reg),
        .I4(\Using_FPGA.Native_0 ),
        .I5(\Using_FPGA.Native_11 [0]),
        .O(I045_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__60 
       (.I0(in[9]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_12 ),
        .O(I037_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__61 
       (.I0(in[8]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_13 ),
        .O(I033_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__62 
       (.I0(in[7]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[7]),
        .O(I029_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__63 
       (.I0(in[6]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[6]),
        .O(I025_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__64 
       (.I0(in[5]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[5]),
        .O(I021_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__65 
       (.I0(in[4]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[4]),
        .O(I017_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__66 
       (.I0(in[3]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[3]),
        .O(I013_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__67 
       (.I0(in[2]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[2]),
        .O(I09_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__68 
       (.I0(in[1]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[1]),
        .O(I05_out));
  LUT4 #(
    .INIT(16'hBF80)) 
    \Using_FPGA.Native_i_1__69 
       (.I0(in[0]),
        .I1(if_missed_fetch_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_predecode[0]),
        .O(I0_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE
   (w_read_fifo_addr_3,
    \Using_FPGA.Native_0 ,
    sync_reset,
    w_read_fifo_addr_i_3,
    Clk,
    w_read_fifo_addr_2,
    w_read_fifo_addr_0,
    w_read_fifo_addr_1);
  output w_read_fifo_addr_3;
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input w_read_fifo_addr_i_3;
  input Clk;
  input w_read_fifo_addr_2;
  input w_read_fifo_addr_0;
  input w_read_fifo_addr_1;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire sync_reset;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_3;
  wire w_read_fifo_addr_i_3;

  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(w_read_fifo_addr_i_3),
        .Q(w_read_fifo_addr_3),
        .S(sync_reset));
  LUT4 #(
    .INIT(16'h0001)) 
    \Using_FPGA.Native_i_1__214 
       (.I0(w_read_fifo_addr_3),
        .I1(w_read_fifo_addr_2),
        .I2(w_read_fifo_addr_0),
        .I3(w_read_fifo_addr_1),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDSE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_181
   (w_read_fifo_addr_2,
    \Using_FPGA.Native_0 ,
    sync_reset,
    w_read_fifo_addr_i_2,
    Clk,
    w_read_fifo_addr_0,
    w_read_fifo_addr_1,
    w_read_fifo_addr_3);
  output w_read_fifo_addr_2;
  output \Using_FPGA.Native_0 ;
  input sync_reset;
  input w_read_fifo_addr_i_2;
  input Clk;
  input w_read_fifo_addr_0;
  input w_read_fifo_addr_1;
  input w_read_fifo_addr_3;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire sync_reset;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_3;
  wire w_read_fifo_addr_i_2;

  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(w_read_fifo_addr_i_2),
        .Q(w_read_fifo_addr_2),
        .S(sync_reset));
  LUT4 #(
    .INIT(16'hFE01)) 
    \Using_FPGA.Native_i_2__177 
       (.I0(w_read_fifo_addr_2),
        .I1(w_read_fifo_addr_0),
        .I2(w_read_fifo_addr_1),
        .I3(w_read_fifo_addr_3),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDSE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_183
   (w_read_fifo_addr_1,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    I1,
    sync_reset,
    w_read_fifo_addr_i_1,
    Clk,
    w_read_fifo_addr_0,
    w_read_fifo_addr_2,
    w_read_fifo_addr_3);
  output w_read_fifo_addr_1;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output I1;
  input sync_reset;
  input w_read_fifo_addr_i_1;
  input Clk;
  input w_read_fifo_addr_0;
  input w_read_fifo_addr_2;
  input w_read_fifo_addr_3;

  wire Clk;
  wire I1;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire sync_reset;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_3;
  wire w_read_fifo_addr_i_1;

  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(w_read_fifo_addr_i_1),
        .Q(w_read_fifo_addr_1),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \Using_FPGA.Native_i_1__228 
       (.I0(w_read_fifo_addr_1),
        .I1(w_read_fifo_addr_0),
        .I2(w_read_fifo_addr_2),
        .I3(w_read_fifo_addr_3),
        .O(I1));
  LUT2 #(
    .INIT(4'h9)) 
    \Using_FPGA.Native_i_2__135 
       (.I0(w_read_fifo_addr_1),
        .I1(w_read_fifo_addr_0),
        .O(\Using_FPGA.Native_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Using_FPGA.Native_i_2__176 
       (.I0(w_read_fifo_addr_1),
        .I1(w_read_fifo_addr_0),
        .I2(w_read_fifo_addr_2),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_FDSE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDSE_185
   (w_read_fifo_addr_0,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    sync_reset,
    w_read_fifo_addr_i_0,
    Clk,
    w_read_fifo_addr_1,
    w_read_fifo_addr_2);
  output w_read_fifo_addr_0;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  input sync_reset;
  input w_read_fifo_addr_i_0;
  input Clk;
  input w_read_fifo_addr_1;
  input w_read_fifo_addr_2;

  wire Clk;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire sync_reset;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_i_0;

  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.C(Clk),
        .CE(1'b1),
        .D(w_read_fifo_addr_i_0),
        .Q(w_read_fifo_addr_0),
        .S(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \Using_FPGA.Native_i_1__215 
       (.I0(w_read_fifo_addr_0),
        .I1(w_read_fifo_addr_1),
        .O(\Using_FPGA.Native_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__227 
       (.I0(w_read_fifo_addr_0),
        .O(\Using_FPGA.Native_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \Using_FPGA.Native_i_1__229 
       (.I0(w_read_fifo_addr_0),
        .I1(w_read_fifo_addr_1),
        .I2(w_read_fifo_addr_2),
        .O(\Using_FPGA.Native_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4
   (S,
    Q,
    \EX_ALU_Op_reg[0] ,
    EX_CMP_Op_reg,
    alu_AddSub_1);
  output S;
  input [0:0]Q;
  input [0:0]\EX_ALU_Op_reg[0] ;
  input EX_CMP_Op_reg;
  input alu_AddSub_1;

  wire [0:0]\EX_ALU_Op_reg[0] ;
  wire EX_CMP_Op_reg;
  wire [0:0]Q;
  wire S;
  wire alu_AddSub_1;

  (* box_type = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFA0A)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] ),
        .I2(EX_CMP_Op_reg),
        .I3(alu_AddSub_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1
   (WEB,
    cacheline_copy_hit0,
    mem_cache_hit,
    mem_mch_adjusted_be_posted,
    I2,
    p_0_in44_out,
    Q,
    D);
  output [0:0]WEB;
  output cacheline_copy_hit0;
  input mem_cache_hit;
  input [0:0]mem_mch_adjusted_be_posted;
  input I2;
  input p_0_in44_out;
  input [3:0]Q;
  input [1:0]D;

  wire [1:0]D;
  wire I2;
  wire [3:0]Q;
  wire [0:0]WEB;
  wire cacheline_copy_hit0;
  wire mem_cache_hit;
  wire [0:0]mem_mch_adjusted_be_posted;
  wire p_0_in44_out;

  (* box_type = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    \Using_FPGA.Native 
       (.I0(mem_cache_hit),
        .I1(mem_mch_adjusted_be_posted),
        .I2(I2),
        .I3(p_0_in44_out),
        .O(WEB));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Using_FPGA.Native_i_2__149 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(D[1]),
        .I3(Q[2]),
        .I4(D[0]),
        .I5(Q[3]),
        .O(cacheline_copy_hit0));
endmodule

(* ORIG_REF_NAME = "MB_LUT4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_24
   (WEB,
    mem_cache_hit,
    mem_mch_adjusted_be_posted,
    mem_write_req_reg,
    p_0_in44_out);
  output [0:0]WEB;
  input mem_cache_hit;
  input [0:0]mem_mch_adjusted_be_posted;
  input mem_write_req_reg;
  input p_0_in44_out;

  wire [0:0]WEB;
  wire mem_cache_hit;
  wire [0:0]mem_mch_adjusted_be_posted;
  wire mem_write_req_reg;
  wire p_0_in44_out;

  (* box_type = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    \Using_FPGA.Native 
       (.I0(mem_cache_hit),
        .I1(mem_mch_adjusted_be_posted),
        .I2(mem_write_req_reg),
        .I3(p_0_in44_out),
        .O(WEB));
endmodule

(* ORIG_REF_NAME = "MB_LUT4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_25
   (WEB,
    mem_cache_hit,
    mem_mch_adjusted_be_posted,
    mem_write_req_reg,
    p_0_in44_out);
  output [0:0]WEB;
  input mem_cache_hit;
  input [0:0]mem_mch_adjusted_be_posted;
  input mem_write_req_reg;
  input p_0_in44_out;

  wire [0:0]WEB;
  wire mem_cache_hit;
  wire [0:0]mem_mch_adjusted_be_posted;
  wire mem_write_req_reg;
  wire p_0_in44_out;

  (* box_type = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    \Using_FPGA.Native 
       (.I0(mem_cache_hit),
        .I1(mem_mch_adjusted_be_posted),
        .I2(mem_write_req_reg),
        .I3(p_0_in44_out),
        .O(WEB));
endmodule

(* ORIG_REF_NAME = "MB_LUT4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT4__parameterized1_26
   (WEB,
    mem_cache_hit,
    mem_mch_adjusted_be_posted,
    mem_write_req_reg,
    p_0_in44_out);
  output [0:0]WEB;
  input mem_cache_hit;
  input [0:0]mem_mch_adjusted_be_posted;
  input mem_write_req_reg;
  input p_0_in44_out;

  wire [0:0]WEB;
  wire mem_cache_hit;
  wire [0:0]mem_mch_adjusted_be_posted;
  wire mem_write_req_reg;
  wire p_0_in44_out;

  (* box_type = "PRIMITIVE" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    \Using_FPGA.Native 
       (.I0(mem_cache_hit),
        .I1(mem_mch_adjusted_be_posted),
        .I2(mem_write_req_reg),
        .I3(p_0_in44_out),
        .O(WEB));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5
   (WB_DCache_Valid_Read_data_i_31,
    cacheline_copy_data_31,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_31;
  input cacheline_copy_data_31;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_31;
  wire cacheline_copy_data_31;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_31),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_31));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_101
   (WB_DCache_Valid_Read_data_i_3,
    cacheline_copy_data_3,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_3;
  input cacheline_copy_data_3;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_3;
  wire cacheline_copy_data_3;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_3),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_3));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_103
   (WB_DCache_Valid_Read_data_i_2,
    cacheline_copy_data_2,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_2;
  input cacheline_copy_data_2;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_2;
  wire cacheline_copy_data_2;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_2),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_2));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_105
   (WB_DCache_Valid_Read_data_i_29,
    cacheline_copy_data_29,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_29;
  input cacheline_copy_data_29;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_29;
  wire cacheline_copy_data_29;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_29),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_29));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_107
   (WB_DCache_Valid_Read_data_i_1,
    cacheline_copy_data_1,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_1;
  input cacheline_copy_data_1;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_1;
  wire cacheline_copy_data_1;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_1),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_1));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_109
   (WB_DCache_Valid_Read_data_i_0,
    cacheline_copy_data_0,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_0;
  input cacheline_copy_data_0;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_0;
  wire cacheline_copy_data_0;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_0),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_0));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_111
   (WB_DCache_Valid_Read_data_i_28,
    cacheline_copy_data_28,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_28;
  input cacheline_copy_data_28;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_28;
  wire cacheline_copy_data_28;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_28),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_28));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_113
   (WB_DCache_Valid_Read_data_i_27,
    cacheline_copy_data_27,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_27;
  input cacheline_copy_data_27;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_27;
  wire cacheline_copy_data_27;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_27),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_27));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_115
   (WB_DCache_Valid_Read_data_i_26,
    cacheline_copy_data_26,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_26;
  input cacheline_copy_data_26;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_26;
  wire cacheline_copy_data_26;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_26),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_26));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_117
   (WB_DCache_Valid_Read_data_i_25,
    cacheline_copy_data_25,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_25;
  input cacheline_copy_data_25;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_25;
  wire cacheline_copy_data_25;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_25),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_25));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_119
   (WB_DCache_Valid_Read_data_i_24,
    cacheline_copy_data_24,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_24;
  input cacheline_copy_data_24;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_24;
  wire cacheline_copy_data_24;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_24),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_24));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_121
   (WB_DCache_Valid_Read_data_i_23,
    cacheline_copy_data_23,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_23;
  input cacheline_copy_data_23;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_23;
  wire cacheline_copy_data_23;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_23),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_23));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_123
   (WB_DCache_Valid_Read_data_i_22,
    cacheline_copy_data_22,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_22;
  input cacheline_copy_data_22;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_22;
  wire cacheline_copy_data_22;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_22),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_22));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_63
   (WB_DCache_Valid_Read_data_i_21,
    cacheline_copy_data_21,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_21;
  input cacheline_copy_data_21;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_21;
  wire cacheline_copy_data_21;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_21),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_21));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_65
   (WB_DCache_Valid_Read_data_i_20,
    cacheline_copy_data_20,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_20;
  input cacheline_copy_data_20;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_20;
  wire cacheline_copy_data_20;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_20),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_20));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_67
   (WB_DCache_Valid_Read_data_i_19,
    cacheline_copy_data_19,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_19;
  input cacheline_copy_data_19;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_19;
  wire cacheline_copy_data_19;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_19),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_19));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_69
   (WB_DCache_Valid_Read_data_i_18,
    cacheline_copy_data_18,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_18;
  input cacheline_copy_data_18;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_18;
  wire cacheline_copy_data_18;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_18),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_18));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_71
   (WB_DCache_Valid_Read_data_i_17,
    cacheline_copy_data_17,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_17;
  input cacheline_copy_data_17;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_17;
  wire cacheline_copy_data_17;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_17),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_17));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_73
   (WB_DCache_Valid_Read_data_i_16,
    cacheline_copy_data_16,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_16;
  input cacheline_copy_data_16;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_16;
  wire cacheline_copy_data_16;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_16),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_16));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_75
   (WB_DCache_Valid_Read_data_i_15,
    cacheline_copy_data_15,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_15;
  input cacheline_copy_data_15;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_15;
  wire cacheline_copy_data_15;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_15),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_15));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_77
   (WB_DCache_Valid_Read_data_i_14,
    cacheline_copy_data_14,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_14;
  input cacheline_copy_data_14;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_14;
  wire cacheline_copy_data_14;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_14),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_14));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_79
   (WB_DCache_Valid_Read_data_i_13,
    cacheline_copy_data_13,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_13;
  input cacheline_copy_data_13;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_13;
  wire cacheline_copy_data_13;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_13),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_13));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_81
   (WB_DCache_Valid_Read_data_i_12,
    cacheline_copy_data_12,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_12;
  input cacheline_copy_data_12;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_12;
  wire cacheline_copy_data_12;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_12),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_12));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_83
   (WB_DCache_Valid_Read_data_i_30,
    cacheline_copy_data_30,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_30;
  input cacheline_copy_data_30;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_30;
  wire cacheline_copy_data_30;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_30),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_30));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_85
   (WB_DCache_Valid_Read_data_i_11,
    cacheline_copy_data_11,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_11;
  input cacheline_copy_data_11;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_11;
  wire cacheline_copy_data_11;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_11),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_11));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_87
   (WB_DCache_Valid_Read_data_i_10,
    cacheline_copy_data_10,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_10;
  input cacheline_copy_data_10;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_10;
  wire cacheline_copy_data_10;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_10),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_10));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_89
   (WB_DCache_Valid_Read_data_i_9,
    cacheline_copy_data_9,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_9;
  input cacheline_copy_data_9;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_9;
  wire cacheline_copy_data_9;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_9),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_9));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_91
   (WB_DCache_Valid_Read_data_i_8,
    cacheline_copy_data_8,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_8;
  input cacheline_copy_data_8;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_8;
  wire cacheline_copy_data_8;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_8),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_8));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_93
   (WB_DCache_Valid_Read_data_i_7,
    cacheline_copy_data_7,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_7;
  input cacheline_copy_data_7;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_7;
  wire cacheline_copy_data_7;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_7),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_7));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_95
   (WB_DCache_Valid_Read_data_i_6,
    cacheline_copy_data_6,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_6;
  input cacheline_copy_data_6;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_6;
  wire cacheline_copy_data_6;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_6),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_6));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_97
   (WB_DCache_Valid_Read_data_i_5,
    cacheline_copy_data_5,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_5;
  input cacheline_copy_data_5;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_5;
  wire cacheline_copy_data_5;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_5),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_5));
endmodule

(* ORIG_REF_NAME = "MB_LUT5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT5_99
   (WB_DCache_Valid_Read_data_i_4,
    cacheline_copy_data_4,
    DATA_OUTA,
    use_cacheline_copy,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 );
  output WB_DCache_Valid_Read_data_i_4;
  input cacheline_copy_data_4;
  input [0:0]DATA_OUTA;
  input use_cacheline_copy;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;

  wire [0:0]DATA_OUTA;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ;
  wire WB_DCache_Valid_Read_data_i_4;
  wire cacheline_copy_data_4;
  wire use_cacheline_copy;

  (* box_type = "PRIMITIVE" *) 
  LUT5 #(
    .INIT(32'hAAAC0000)) 
    \Using_FPGA.Native 
       (.I0(cacheline_copy_data_4),
        .I1(DATA_OUTA),
        .I2(use_cacheline_copy),
        .I3(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .I4(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg_0 ),
        .O(WB_DCache_Valid_Read_data_i_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6
   (sel_input_iii_3,
    if_sel_input,
    addr,
    if_missed_fetch_reg,
    of_pause_reg,
    I5);
  output sel_input_iii_3;
  input [0:0]if_sel_input;
  input [0:0]addr;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;

  wire I5;
  wire [0:0]addr;
  wire if_missed_fetch_reg;
  wire [0:0]if_sel_input;
  wire of_pause_reg;
  wire sel_input_iii_3;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000CCF0AACC)) 
    \Using_FPGA.Native 
       (.I0(if_sel_input),
        .I1(addr),
        .I2(1'b0),
        .I3(if_missed_fetch_reg),
        .I4(of_pause_reg),
        .I5(I5),
        .O(sel_input_iii_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[9] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[9] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[9] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[9] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_722
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[8] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[8] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[8] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[8] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_724
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[7] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[7] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[7] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[7] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_726
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[6] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[6] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[6] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[6] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_728
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[5] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[5] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[5] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[5] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_730
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[4] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[4] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[4] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[4] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_732
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[3] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[3] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[3] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[3] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_734
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[31] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[31] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[31] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[31] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_736
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[30] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[30] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[30] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[30] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_738
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[2] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[2] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[2] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[2] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_740
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[29] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[29] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[29] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[29] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_742
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[28] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[28] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[28] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[28] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_744
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[27] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[27] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[27] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[27] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_746
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[26] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[26] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[26] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[26] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_748
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[25] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[25] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[25] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[25] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_750
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[24] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[24] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[24] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[24] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_752
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[23] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[23] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[23] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[23] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_754
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[22] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[22] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[22] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[22] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_756
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[21] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[21] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[21] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[21] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_758
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[20] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[20] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[20] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[20] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_760
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[1] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[1] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[1] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[1] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_762
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[19] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[19] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[19] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[19] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_764
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[18] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[18] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[18] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[18] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_766
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[17] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[17] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[17] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[17] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_768
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[16] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[16] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[16] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[16] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_770
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[15] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[15] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[15] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[15] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_772
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[14] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[14] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[14] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[14] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_774
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[13] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[13] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[13] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[13] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_776
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[12] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[12] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[12] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[12] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_778
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[11] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[11] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[11] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[11] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2_780
   (DI,
    S,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[10] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output DI;
  output S;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[10] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire DI;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[10] ;
  wire [0:0]Q;
  wire S;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[10] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O5(DI),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized1
   (muxcy_di,
    muxcy_sel);
  output muxcy_di;
  output muxcy_sel;

  wire muxcy_di;
  wire muxcy_sel;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h00FF00FFFEFEFEFE)) 
    \Using_FPGA.Native 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b1),
        .O5(muxcy_di),
        .O6(muxcy_sel));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5
   (wb_PC_II_31,
    addr_AddSub_31,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[0] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_31;
  output addr_AddSub_31;
  input [0:0]\Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[0] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire addr_AddSub_31;
  wire [0:0]\mem_pc_i_reg[0] ;
  wire wb_PC_II_31;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[0] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_31),
        .O6(addr_AddSub_31));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511
   (wb_PC_II_21,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[10] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_21;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[10] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[10] ;
  wire wb_PC_II_21;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[10] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_21),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514
   (wb_PC_II_20,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[11] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_20;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[11] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[11] ;
  wire wb_PC_II_20;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[11] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_20),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517
   (wb_PC_II_19,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[12] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_19;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[12] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[12] ;
  wire wb_PC_II_19;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[12] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_19),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520
   (wb_PC_II_18,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[13] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_18;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[13] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[13] ;
  wire wb_PC_II_18;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[13] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_18),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523
   (wb_PC_II_17,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[14] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_17;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[14] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[14] ;
  wire wb_PC_II_17;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[14] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_17),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526
   (wb_PC_II_16,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[15] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_16;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[15] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[15] ;
  wire wb_PC_II_16;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[15] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_16),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529
   (wb_PC_II_15,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[16] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_15;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[16] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[16] ;
  wire wb_PC_II_15;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[16] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_15),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532
   (wb_PC_II_14,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[17] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_14;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[17] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[17] ;
  wire wb_PC_II_14;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[17] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_14),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535
   (wb_PC_II_13,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[18] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_13;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[18] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[18] ;
  wire wb_PC_II_13;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[18] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_13),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538
   (wb_PC_II_12,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[19] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_12;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[19] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[19] ;
  wire wb_PC_II_12;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[19] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_12),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541
   (wb_PC_II_30,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[1] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_30;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[1] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[1] ;
  wire wb_PC_II_30;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[1] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_30),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544
   (wb_PC_II_11,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[20] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_11;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[20] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[20] ;
  wire wb_PC_II_11;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[20] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_11),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547
   (wb_PC_II_10,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[21] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_10;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[21] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[21] ;
  wire wb_PC_II_10;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[21] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_10),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550
   (wb_PC_II_9,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[22] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_9;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[22] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[22] ;
  wire wb_PC_II_9;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[22] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_9),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553
   (wb_PC_II_8,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[23] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_8;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[23] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[23] ;
  wire wb_PC_II_8;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[23] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_8),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556
   (wb_PC_II_7,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[24] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_7;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[24] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[24] ;
  wire wb_PC_II_7;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[24] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_7),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559
   (wb_PC_II_6,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[25] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_6;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[25] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[25] ;
  wire wb_PC_II_6;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[25] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_6),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562
   (wb_PC_II_5,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[26] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_5;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[26] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[26] ;
  wire wb_PC_II_5;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[26] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_5),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565
   (wb_PC_II_4,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[27] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_4;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[27] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[27] ;
  wire wb_PC_II_4;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[27] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_4),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568
   (wb_PC_II_3,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[28] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_3;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[28] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[28] ;
  wire wb_PC_II_3;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[28] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_3),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571
   (wb_PC_II_2,
    S,
    DI,
    I1_0,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[29] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_2;
  output S;
  input DI;
  input I1_0;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[29] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire I1_0;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[29] ;
  wire wb_PC_II_2;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(I1_0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[29] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_2),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574
   (wb_PC_II_29,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[2] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_29;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[2] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[2] ;
  wire wb_PC_II_29;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[2] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_29),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577
   (wb_PC_II_1,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[30] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_1;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[30] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[30] ;
  wire wb_PC_II_1;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[30] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_1),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580
   (wb_PC_II_0,
    S,
    DI,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[31] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_0;
  output S;
  input DI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[31] ;
  input MEM_WB_Sel_Mem_PC;

  wire DI;
  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire [0:0]\mem_pc_i_reg[31] ;
  wire wb_PC_II_0;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(DI),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[31] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_0),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583
   (wb_PC_II_28,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[3] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_28;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[3] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[3] ;
  wire wb_PC_II_28;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[3] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_28),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586
   (wb_PC_II_27,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[4] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_27;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[4] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[4] ;
  wire wb_PC_II_27;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[4] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_27),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589
   (wb_PC_II_26,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[5] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_26;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[5] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[5] ;
  wire wb_PC_II_26;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[5] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_26),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592
   (wb_PC_II_25,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[6] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_25;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[6] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[6] ;
  wire wb_PC_II_25;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[6] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_25),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595
   (wb_PC_II_24,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[7] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_24;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[7] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[7] ;
  wire wb_PC_II_24;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[7] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_24),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598
   (wb_PC_II_23,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[8] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_23;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[8] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[8] ;
  wire wb_PC_II_23;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[8] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_23),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601
   (wb_PC_II_22,
    S,
    \Using_FPGA.Native_0 ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[9] ,
    MEM_WB_Sel_Mem_PC);
  output wb_PC_II_22;
  output S;
  input \Using_FPGA.Native_0 ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [0:0]\mem_pc_i_reg[9] ;
  input MEM_WB_Sel_Mem_PC;

  wire MEM_WB_Sel_Mem_PC;
  wire S;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]\mem_pc_i_reg[9] ;
  wire wb_PC_II_22;
  wire [0:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  LUT6_2 #(
    .INIT(64'h96969696FF00AAAA)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(1'b0),
        .I2(\wb_exception_kind_i_reg[28] ),
        .I3(\mem_pc_i_reg[9] ),
        .I4(MEM_WB_Sel_Mem_PC),
        .I5(1'b1),
        .O5(wb_PC_II_22),
        .O6(S));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310
   (sel_input_iii_2,
    if_sel_input,
    addr,
    if_missed_fetch_reg,
    of_pause_reg,
    I5);
  output sel_input_iii_2;
  input [1:0]if_sel_input;
  input [0:0]addr;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;

  wire I5;
  wire [0:0]addr;
  wire if_missed_fetch_reg;
  wire [1:0]if_sel_input;
  wire of_pause_reg;
  wire sel_input_iii_2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000CCF0AACC)) 
    \Using_FPGA.Native 
       (.I0(if_sel_input[0]),
        .I1(if_sel_input[1]),
        .I2(addr),
        .I3(if_missed_fetch_reg),
        .I4(of_pause_reg),
        .I5(I5),
        .O(sel_input_iii_2));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312
   (sel_input_iii_1,
    \Using_FPGA.Native_0 ,
    if_sel_input,
    if_missed_fetch_reg,
    of_pause_reg,
    I5);
  output sel_input_iii_1;
  input \Using_FPGA.Native_0 ;
  input [1:0]if_sel_input;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;

  wire I5;
  wire \Using_FPGA.Native_0 ;
  wire if_missed_fetch_reg;
  wire [1:0]if_sel_input;
  wire of_pause_reg;
  wire sel_input_iii_1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000CCF0AACC)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(if_sel_input[0]),
        .I2(if_sel_input[1]),
        .I3(if_missed_fetch_reg),
        .I4(of_pause_reg),
        .I5(I5),
        .O(sel_input_iii_1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314
   (sel_input_iii_0,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    if_sel_input,
    if_missed_fetch_reg,
    of_pause_reg,
    I5);
  output sel_input_iii_0;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [0:0]if_sel_input;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;

  wire I5;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire [0:0]if_sel_input;
  wire of_pause_reg;
  wire sel_input_iii_0;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00000000CCF0AACC)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .I2(if_sel_input),
        .I3(if_missed_fetch_reg),
        .I4(of_pause_reg),
        .I5(I5),
        .O(sel_input_iii_0));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10
   (A,
    I0,
    of_predecode,
    \ex_gpr_write_addr_reg[4] ,
    ex_gpr_write_reg,
    ex_valid_reg,
    O,
    ex_is_multi_or_load_instr);
  output A;
  input I0;
  input [1:0]of_predecode;
  input \ex_gpr_write_addr_reg[4] ;
  input ex_gpr_write_reg;
  input ex_valid_reg;
  input O;
  input ex_is_multi_or_load_instr;

  wire A;
  wire I0;
  wire O;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_reg;
  wire ex_is_multi_or_load_instr;
  wire ex_valid_reg;
  wire [1:0]of_predecode;
  wire of_read_ex_write_op1_conflict_part2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(I0),
        .I1(of_predecode[1]),
        .I2(\ex_gpr_write_addr_reg[4] ),
        .I3(of_predecode[0]),
        .I4(ex_gpr_write_reg),
        .I5(ex_valid_reg),
        .O(of_read_ex_write_op1_conflict_part2));
  LUT3 #(
    .INIT(8'h7F)) 
    \Using_FPGA.Native_i_1__106 
       (.I0(of_read_ex_write_op1_conflict_part2),
        .I1(O),
        .I2(ex_is_multi_or_load_instr),
        .O(A));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_263
   (of_read_ex_write_op2_conflict_part2,
    I0,
    of_predecode,
    \ex_gpr_write_addr_reg[4] ,
    ex_gpr_write_reg,
    ex_valid_reg);
  output of_read_ex_write_op2_conflict_part2;
  input I0;
  input [1:0]of_predecode;
  input \ex_gpr_write_addr_reg[4] ;
  input ex_gpr_write_reg;
  input ex_valid_reg;

  wire I0;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_reg;
  wire ex_valid_reg;
  wire [1:0]of_predecode;
  wire of_read_ex_write_op2_conflict_part2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(I0),
        .I1(of_predecode[1]),
        .I2(\ex_gpr_write_addr_reg[4] ),
        .I3(of_predecode[0]),
        .I4(ex_gpr_write_reg),
        .I5(ex_valid_reg),
        .O(of_read_ex_write_op2_conflict_part2));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_265
   (use_Reg_Neg_S_reg,
    I0,
    D,
    \ex_gpr_write_addr_reg[4] ,
    ex_gpr_write_reg,
    ex_valid_reg,
    \Using_FPGA.Native_0 ,
    of_read_ex_write_op3_conflict_part1,
    ex_is_multi_or_load_instr);
  output use_Reg_Neg_S_reg;
  input I0;
  input [1:0]D;
  input \ex_gpr_write_addr_reg[4] ;
  input ex_gpr_write_reg;
  input ex_valid_reg;
  input [0:0]\Using_FPGA.Native_0 ;
  input of_read_ex_write_op3_conflict_part1;
  input ex_is_multi_or_load_instr;

  wire [1:0]D;
  wire I0;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_reg;
  wire ex_is_multi_or_load_instr;
  wire ex_valid_reg;
  wire of_read_ex_write_op3_conflict_part1;
  wire of_read_ex_write_op3_conflict_part2;
  wire use_Reg_Neg_S_reg;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(I0),
        .I1(D[1]),
        .I2(\ex_gpr_write_addr_reg[4] ),
        .I3(D[0]),
        .I4(ex_gpr_write_reg),
        .I5(ex_valid_reg),
        .O(of_read_ex_write_op3_conflict_part2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Using_FPGA.Native_i_1__104 
       (.I0(of_read_ex_write_op3_conflict_part2),
        .I1(\Using_FPGA.Native_0 ),
        .I2(of_read_ex_write_op3_conflict_part1),
        .I3(ex_is_multi_or_load_instr),
        .O(use_Reg_Neg_S_reg));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_267
   (use_Reg_Neg_S_reg,
    Q,
    of_predecode,
    mem_gpr_write,
    mem_valid_reg,
    of_read_mem_write_op1_conflict_part1,
    mem_is_multi_or_load_instr);
  output use_Reg_Neg_S_reg;
  input [1:0]Q;
  input [1:0]of_predecode;
  input mem_gpr_write;
  input mem_valid_reg;
  input of_read_mem_write_op1_conflict_part1;
  input mem_is_multi_or_load_instr;

  wire [1:0]Q;
  wire mem_gpr_write;
  wire mem_is_multi_or_load_instr;
  wire mem_valid_reg;
  wire [1:0]of_predecode;
  wire of_read_mem_write_op1_conflict_part1;
  wire of_read_mem_write_op1_conflict_part2;
  wire use_Reg_Neg_S_reg;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(Q[1]),
        .I1(of_predecode[1]),
        .I2(Q[0]),
        .I3(of_predecode[0]),
        .I4(mem_gpr_write),
        .I5(mem_valid_reg),
        .O(of_read_mem_write_op1_conflict_part2));
  LUT3 #(
    .INIT(8'h7F)) 
    \Using_FPGA.Native_i_1__105 
       (.I0(of_read_mem_write_op1_conflict_part2),
        .I1(of_read_mem_write_op1_conflict_part1),
        .I2(mem_is_multi_or_load_instr),
        .O(use_Reg_Neg_S_reg));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_269
   (of_read_mem_write_op2_conflict_part2,
    Q,
    of_predecode,
    mem_gpr_write,
    mem_valid_reg);
  output of_read_mem_write_op2_conflict_part2;
  input [1:0]Q;
  input [1:0]of_predecode;
  input mem_gpr_write;
  input mem_valid_reg;

  wire [1:0]Q;
  wire mem_gpr_write;
  wire mem_valid_reg;
  wire [1:0]of_predecode;
  wire of_read_mem_write_op2_conflict_part2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(Q[1]),
        .I1(of_predecode[1]),
        .I2(Q[0]),
        .I3(of_predecode[0]),
        .I4(mem_gpr_write),
        .I5(mem_valid_reg),
        .O(of_read_mem_write_op2_conflict_part2));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized10_271
   (of_read_mem_write_op3_conflict_part2,
    Q,
    D,
    mem_gpr_write,
    mem_valid_reg);
  output of_read_mem_write_op3_conflict_part2;
  input [1:0]Q;
  input [1:0]D;
  input mem_gpr_write;
  input mem_valid_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire mem_gpr_write;
  wire mem_valid_reg;
  wire of_read_mem_write_op3_conflict_part2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \Using_FPGA.Native 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(Q[0]),
        .I3(D[0]),
        .I4(mem_gpr_write),
        .I5(mem_valid_reg),
        .O(of_read_mem_write_op3_conflict_part2));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized12
   (alu_AddSub_1,
    Q,
    \EX_ALU_Op_reg[0] ,
    \EX_Op1_reg[0] ,
    EX_ALU_Sel_Logic,
    EX_Enable_ALU);
  output alu_AddSub_1;
  input [0:0]Q;
  input [1:0]\EX_ALU_Op_reg[0] ;
  input [0:0]\EX_Op1_reg[0] ;
  input EX_ALU_Sel_Logic;
  input EX_Enable_ALU;

  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:0]\EX_Op1_reg[0] ;
  wire [0:0]Q;
  wire alu_AddSub_1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h607AA67800008888)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] [1]),
        .I2(\EX_Op1_reg[0] ),
        .I3(\EX_ALU_Op_reg[0] [0]),
        .I4(EX_ALU_Sel_Logic),
        .I5(EX_Enable_ALU),
        .O(alu_AddSub_1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2
   (sel_input_delayslot,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    if_sel_input,
    if_missed_fetch_reg,
    of_pause_reg,
    I5);
  output sel_input_delayslot;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [0:0]if_sel_input;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;

  wire I5;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire [0:0]if_sel_input;
  wire of_pause_reg;
  wire sel_input_delayslot;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h0000FFFFCCF0AACC)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .I2(if_sel_input),
        .I3(if_missed_fetch_reg),
        .I4(of_pause_reg),
        .I5(I5),
        .O(sel_input_delayslot));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20
   (w_read_fifo_addr_i_3,
    w_read_fifo_addr_3,
    I1,
    \Using_FPGA.Native_0 ,
    Write_Data_Valid,
    \Using_FPGA.Native_1 ,
    M_AXI_DC_WREADY);
  output w_read_fifo_addr_i_3;
  input w_read_fifo_addr_3;
  input I1;
  input \Using_FPGA.Native_0 ;
  input Write_Data_Valid;
  input \Using_FPGA.Native_1 ;
  input M_AXI_DC_WREADY;

  wire I1;
  wire M_AXI_DC_WREADY;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire Write_Data_Valid;
  wire w_read_fifo_addr_3;
  wire w_read_fifo_addr_i_3;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAF0CCAACCAACCAA)) 
    \Using_FPGA.Native 
       (.I0(w_read_fifo_addr_3),
        .I1(I1),
        .I2(\Using_FPGA.Native_0 ),
        .I3(Write_Data_Valid),
        .I4(\Using_FPGA.Native_1 ),
        .I5(M_AXI_DC_WREADY),
        .O(w_read_fifo_addr_i_3));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_182
   (w_read_fifo_addr_i_2,
    w_read_fifo_addr_2,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Write_Data_Valid,
    \Using_FPGA.Native_2 ,
    M_AXI_DC_WREADY);
  output w_read_fifo_addr_i_2;
  input w_read_fifo_addr_2;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input Write_Data_Valid;
  input \Using_FPGA.Native_2 ;
  input M_AXI_DC_WREADY;

  wire M_AXI_DC_WREADY;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire Write_Data_Valid;
  wire w_read_fifo_addr_2;
  wire w_read_fifo_addr_i_2;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAF0CCAACCAACCAA)) 
    \Using_FPGA.Native 
       (.I0(w_read_fifo_addr_2),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(Write_Data_Valid),
        .I4(\Using_FPGA.Native_2 ),
        .I5(M_AXI_DC_WREADY),
        .O(w_read_fifo_addr_i_2));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_184
   (w_read_fifo_addr_i_1,
    w_read_fifo_addr_1,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Write_Data_Valid,
    \Using_FPGA.Native_2 ,
    M_AXI_DC_WREADY);
  output w_read_fifo_addr_i_1;
  input w_read_fifo_addr_1;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input Write_Data_Valid;
  input \Using_FPGA.Native_2 ;
  input M_AXI_DC_WREADY;

  wire M_AXI_DC_WREADY;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire Write_Data_Valid;
  wire w_read_fifo_addr_1;
  wire w_read_fifo_addr_i_1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAF0CCAACCAACCAA)) 
    \Using_FPGA.Native 
       (.I0(w_read_fifo_addr_1),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_1 ),
        .I3(Write_Data_Valid),
        .I4(\Using_FPGA.Native_2 ),
        .I5(M_AXI_DC_WREADY),
        .O(w_read_fifo_addr_i_1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized20_186
   (w_read_fifo_addr_i_0,
    Write_Data_Valid,
    w_read_fifo_addr_0,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    M_AXI_DC_WREADY,
    write_data_done,
    mem_write_req_reg,
    mem_valid_req_XX_reg,
    Write_Data_Stall);
  output w_read_fifo_addr_i_0;
  output Write_Data_Valid;
  input w_read_fifo_addr_0;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input M_AXI_DC_WREADY;
  input write_data_done;
  input mem_write_req_reg;
  input mem_valid_req_XX_reg;
  input Write_Data_Stall;

  wire M_AXI_DC_WREADY;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire Write_Data_Stall;
  wire Write_Data_Valid;
  wire mem_valid_req_XX_reg;
  wire mem_write_req_reg;
  wire w_read_fifo_addr_0;
  wire w_read_fifo_addr_i_0;
  wire write_data_done;

  LUT4 #(
    .INIT(16'h0040)) 
    \Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][0]_srl16_i_1 
       (.I0(write_data_done),
        .I1(mem_write_req_reg),
        .I2(mem_valid_req_XX_reg),
        .I3(Write_Data_Stall),
        .O(Write_Data_Valid));
  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAAF0CCAACCAACCAA)) 
    \Using_FPGA.Native 
       (.I0(w_read_fifo_addr_0),
        .I1(\Using_FPGA.Native_0 ),
        .I2(\Using_FPGA.Native_0 ),
        .I3(Write_Data_Valid),
        .I4(\Using_FPGA.Native_1 ),
        .I5(M_AXI_DC_WREADY),
        .O(w_read_fifo_addr_i_0));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized22
   (w_fifo_exist_i,
    w_fifo_exist,
    \Using_FPGA.Native_0 ,
    Write_Data_Valid,
    \Using_FPGA.Native_1 ,
    M_AXI_DC_WREADY);
  output w_fifo_exist_i;
  input w_fifo_exist;
  input \Using_FPGA.Native_0 ;
  input Write_Data_Valid;
  input \Using_FPGA.Native_1 ;
  input M_AXI_DC_WREADY;

  wire M_AXI_DC_WREADY;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire Write_Data_Valid;
  wire w_fifo_exist;
  wire w_fifo_exist_i;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hAA0FCCAACCAACCAA)) 
    \Using_FPGA.Native 
       (.I0(w_fifo_exist),
        .I1(1'b1),
        .I2(\Using_FPGA.Native_0 ),
        .I3(Write_Data_Valid),
        .I4(\Using_FPGA.Native_1 ),
        .I5(M_AXI_DC_WREADY),
        .O(w_fifo_exist_i));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4
   (sel_input_i_0,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    if_missed_fetch_reg,
    of_pause_reg,
    I4_0,
    I5);
  output sel_input_i_0;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I4_0;
  input I5;

  wire I4_0;
  wire I5;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_pause_reg;
  wire sel_input_i_0;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'hFF00FFFFAE0AAE0A)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .I2(if_missed_fetch_reg),
        .I3(of_pause_reg),
        .I4(I4_0),
        .I5(I5),
        .O(sel_input_i_0));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6
   (of_Valid_II,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    if_missed_fetch_reg,
    of_pause_reg,
    I4_0,
    I5);
  output of_Valid_II;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I4_0;
  input I5;

  wire I4_0;
  wire I5;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire if_missed_fetch_reg;
  wire of_Valid_II;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h00FF000051F551F5)) 
    \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .I2(if_missed_fetch_reg),
        .I3(of_pause_reg),
        .I4(I4_0),
        .I5(I5),
        .O(of_Valid_II));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8
   (O,
    D,
    of_predecode);
  output O;
  input [2:0]D;
  input [2:0]of_predecode;

  wire [2:0]D;
  wire O;
  wire [2:0]of_predecode;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(D[2]),
        .I1(of_predecode[2]),
        .I2(D[1]),
        .I3(of_predecode[1]),
        .I4(D[0]),
        .I5(of_predecode[0]),
        .O(O));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_262
   (of_read_ex_write_op2_conflict_part1,
    D,
    of_predecode);
  output of_read_ex_write_op2_conflict_part1;
  input [2:0]D;
  input [2:0]of_predecode;

  wire [2:0]D;
  wire [2:0]of_predecode;
  wire of_read_ex_write_op2_conflict_part1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(D[2]),
        .I1(of_predecode[2]),
        .I2(D[1]),
        .I3(of_predecode[1]),
        .I4(D[0]),
        .I5(of_predecode[0]),
        .O(of_read_ex_write_op2_conflict_part1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_264
   (of_read_ex_write_op3_conflict_part1,
    D,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 );
  output of_read_ex_write_op3_conflict_part1;
  input [2:0]D;
  input [1:0]\Using_FPGA.Native_0 ;
  input [0:0]\Using_FPGA.Native_1 ;

  wire [2:0]D;
  wire [1:0]\Using_FPGA.Native_0 ;
  wire [0:0]\Using_FPGA.Native_1 ;
  wire of_read_ex_write_op3_conflict_part1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(D[2]),
        .I1(\Using_FPGA.Native_0 [1]),
        .I2(D[1]),
        .I3(\Using_FPGA.Native_0 [0]),
        .I4(D[0]),
        .I5(\Using_FPGA.Native_1 ),
        .O(of_read_ex_write_op3_conflict_part1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_266
   (of_read_mem_write_op1_conflict_part1,
    Q,
    of_predecode);
  output of_read_mem_write_op1_conflict_part1;
  input [2:0]Q;
  input [2:0]of_predecode;

  wire [2:0]Q;
  wire [2:0]of_predecode;
  wire of_read_mem_write_op1_conflict_part1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(Q[2]),
        .I1(of_predecode[2]),
        .I2(Q[1]),
        .I3(of_predecode[1]),
        .I4(Q[0]),
        .I5(of_predecode[0]),
        .O(of_read_mem_write_op1_conflict_part1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_268
   (of_read_mem_write_op2_conflict_part1,
    Q,
    of_predecode);
  output of_read_mem_write_op2_conflict_part1;
  input [2:0]Q;
  input [2:0]of_predecode;

  wire [2:0]Q;
  wire [2:0]of_predecode;
  wire of_read_mem_write_op2_conflict_part1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(Q[2]),
        .I1(of_predecode[2]),
        .I2(Q[1]),
        .I3(of_predecode[1]),
        .I4(Q[0]),
        .I5(of_predecode[0]),
        .O(of_read_mem_write_op2_conflict_part1));
endmodule

(* ORIG_REF_NAME = "MB_LUT6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized8_270
   (of_read_mem_write_op3_conflict_part1,
    Q,
    D,
    \Using_FPGA.Native_0 );
  output of_read_mem_write_op3_conflict_part1;
  input [2:0]Q;
  input [1:0]D;
  input [0:0]\Using_FPGA.Native_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire of_read_mem_write_op3_conflict_part1;

  (* box_type = "PRIMITIVE" *) 
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \Using_FPGA.Native 
       (.I0(Q[2]),
        .I1(D[1]),
        .I2(Q[1]),
        .I3(D[0]),
        .I4(Q[0]),
        .I5(\Using_FPGA.Native_0 ),
        .O(of_read_mem_write_op3_conflict_part1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MULT_AND
   (DI,
    Q,
    \EX_ALU_Op_reg[0] );
  output DI;
  input [0:0]Q;
  input [0:0]\EX_ALU_Op_reg[0] ;

  wire DI;
  wire [0:0]\EX_ALU_Op_reg[0] ;
  wire [0:0]Q;

  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Using_FPGA.Native 
       (.I0(Q),
        .I1(\EX_ALU_Op_reg[0] ),
        .O(DI));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY
   (mem_databus_ready,
    mem_access_completed_reg,
    mem_dcache_data_strobe,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output mem_databus_ready;
  input mem_access_completed_reg;
  input mem_dcache_data_strobe;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire mem_access_completed_reg;
  wire mem_databus_ready;
  wire mem_dcache_data_strobe;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(mem_dcache_data_strobe),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,mem_databus_ready}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b1}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,mem_access_completed_reg}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10
   (carry_chain_2,
    \Comp_Carry_Chain[2].carry_sel_reg ,
    carry_chain_3,
    lopt,
    lopt_1);
  output carry_chain_2;
  input \Comp_Carry_Chain[2].carry_sel_reg ;
  input carry_chain_3;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire carry_chain_2;
  wire carry_chain_3;

  assign carry_chain_2 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11
   (carry_chain_1,
    \Comp_Carry_Chain[3].carry_sel_reg ,
    carry_chain_2,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output carry_chain_1;
  input \Comp_Carry_Chain[3].carry_sel_reg ;
  input carry_chain_2;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire carry_chain_1;
  wire carry_chain_2;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(carry_chain_2),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,carry_chain_1}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,\Comp_Carry_Chain[3].carry_sel_reg }));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12
   (Carry_OUT,
    Trace_ICache_Hit0,
    Read_Req,
    E,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    carry_chain_1,
    valid_addr_strobe_q,
    Carry_IN,
    icache_miss_hold,
    read_stream_valid_reg,
    read_victim_valid_reg,
    \cacheline_cnt_reg[1] ,
    valid_Req_XX_reg,
    lopt,
    lopt_1);
  output Carry_OUT;
  output Trace_ICache_Hit0;
  output Read_Req;
  output [0:0]E;
  input \Comp_Carry_Chain[4].carry_sel_reg ;
  input carry_chain_1;
  input valid_addr_strobe_q;
  input Carry_IN;
  input icache_miss_hold;
  input read_stream_valid_reg;
  input read_victim_valid_reg;
  input [0:0]\cacheline_cnt_reg[1] ;
  input valid_Req_XX_reg;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire Carry_IN;
  wire Carry_OUT;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire [0:0]E;
  wire Read_Req;
  wire Trace_ICache_Hit0;
  wire [0:0]\cacheline_cnt_reg[1] ;
  wire carry_chain_1;
  wire icache_miss_hold;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire valid_Req_XX_reg;
  wire valid_addr_strobe_q;

  assign Carry_OUT = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    Trace_ICache_Hit_i_1
       (.I0(Carry_OUT),
        .I1(valid_addr_strobe_q),
        .I2(Carry_IN),
        .O(Trace_ICache_Hit0));
  LUT5 #(
    .INIT(32'hEEEE000E)) 
    \Using_AXI.M_AXI_ARADDR_I[31]_i_1 
       (.I0(icache_miss_hold),
        .I1(E),
        .I2(read_stream_valid_reg),
        .I3(read_victim_valid_reg),
        .I4(\cacheline_cnt_reg[1] ),
        .O(Read_Req));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \req_Addr[4]_i_1 
       (.I0(valid_Req_XX_reg),
        .I1(Carry_OUT),
        .I2(valid_addr_strobe_q),
        .O(E));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13
   (carry_chain_5,
    Carry_IN,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output carry_chain_5;
  input Carry_IN;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire Carry_IN;
  wire carry_chain_5;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,carry_chain_5}),
        .CYINIT(Carry_IN),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,1'b1}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132
   (carry_chain_4,
    S,
    mem_valid_req_XX_reg,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output carry_chain_4;
  input S;
  input mem_valid_req_XX_reg;
  output lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  output lopt_4;
  input lopt_5;

  wire S;
  wire carry_chain_4;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire mem_valid_req_XX_reg;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign lopt = \^lopt_1 ;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_4 = \^lopt_5 ;
  assign lopt_6 = lopt_5;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_5 ,\^lopt_3 ,\^lopt_1 ,carry_chain_4}),
        .CYINIT(1'b0),
        .DI({mem_valid_req_XX_reg,mem_valid_req_XX_reg,mem_valid_req_XX_reg,mem_valid_req_XX_reg}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_6,\^lopt_4 ,\^lopt_2 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133
   (carry_chain_3,
    \Comp_Carry_Chain[1].carry_sel_reg_0 ,
    mem_valid_req_XX_reg,
    carry_chain_4,
    lopt);
  output carry_chain_3;
  input \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  input mem_valid_req_XX_reg;
  input carry_chain_4;
  input lopt;

  wire \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  wire carry_chain_3;
  wire carry_chain_4;
  wire mem_valid_req_XX_reg;

  assign carry_chain_3 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134
   (carry_chain_2,
    \Comp_Carry_Chain[2].carry_sel_reg_1 ,
    mem_valid_req_XX_reg,
    carry_chain_3,
    lopt);
  output carry_chain_2;
  input \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  input mem_valid_req_XX_reg;
  input carry_chain_3;
  input lopt;

  wire \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  wire carry_chain_2;
  wire carry_chain_3;
  wire mem_valid_req_XX_reg;

  assign carry_chain_2 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135
   (carry_chain_1,
    \Comp_Carry_Chain[3].carry_sel_reg_2 ,
    mem_valid_req_XX_reg,
    carry_chain_2,
    lopt);
  output carry_chain_1;
  input \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  input mem_valid_req_XX_reg;
  input carry_chain_2;
  input lopt;

  wire \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  wire carry_chain_1;
  wire carry_chain_2;
  wire mem_valid_req_XX_reg;

  assign carry_chain_1 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136
   (mem_tag_miss_without_parity,
    mem_write_cache_miss,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    mem_valid_req_XX_reg,
    carry_chain_1,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output mem_tag_miss_without_parity;
  output mem_write_cache_miss;
  input \Comp_Carry_Chain[4].carry_sel_reg ;
  input mem_valid_req_XX_reg;
  input carry_chain_1;
  input mem_write_req_reg;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire carry_chain_1;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req_XX_reg;
  wire mem_write_cache_miss;
  wire mem_write_req_reg;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = lopt_5;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(carry_chain_1),
        .CO({\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED [3],\^lopt_4 ,\^lopt_1 ,mem_tag_miss_without_parity}),
        .CYINIT(1'b0),
        .DI({\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED [3],\^lopt_5 ,\^lopt_2 ,mem_valid_req_XX_reg}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED [3],lopt_6,\^lopt_3 ,\Comp_Carry_Chain[4].carry_sel_reg }));
  LUT3 #(
    .INIT(8'h80)) 
    mem_write_cache_miss_delayed_i_1
       (.I0(mem_tag_miss_without_parity),
        .I1(mem_valid_req_XX_reg),
        .I2(mem_write_req_reg),
        .O(mem_write_cache_miss));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137
   (carry_chain_4,
    S,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output carry_chain_4;
  input S;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire S;
  wire carry_chain_4;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,carry_chain_4}),
        .CYINIT(1'b1),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138
   (carry_chain_3,
    \Comp_Carry_Chain[1].carry_sel_reg ,
    carry_chain_4,
    lopt,
    lopt_1);
  output carry_chain_3;
  input \Comp_Carry_Chain[1].carry_sel_reg ;
  input carry_chain_4;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire carry_chain_3;
  wire carry_chain_4;

  assign carry_chain_3 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139
   (carry_chain_2,
    \Comp_Carry_Chain[2].carry_sel_reg ,
    carry_chain_3,
    lopt,
    lopt_1);
  output carry_chain_2;
  input \Comp_Carry_Chain[2].carry_sel_reg ;
  input carry_chain_3;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire carry_chain_2;
  wire carry_chain_3;

  assign carry_chain_2 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140
   (carry_chain_1,
    \Comp_Carry_Chain[3].carry_sel_reg ,
    carry_chain_2,
    lopt,
    lopt_1);
  output carry_chain_1;
  input \Comp_Carry_Chain[3].carry_sel_reg ;
  input carry_chain_2;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire carry_chain_1;
  wire carry_chain_2;

  assign carry_chain_1 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141
   (mem_tag_hit_without_parity,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    carry_chain_1,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output mem_tag_hit_without_parity;
  input \Comp_Carry_Chain[4].carry_sel_reg ;
  input carry_chain_1;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire carry_chain_1;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire mem_tag_hit_without_parity;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(carry_chain_1),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,mem_tag_hit_without_parity}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,\Comp_Carry_Chain[4].carry_sel_reg }));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142
   (mem_read_cache_miss_i,
    mem_tag_miss_without_parity,
    mem_valid_req,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_miss_i;
  input mem_tag_miss_without_parity;
  input mem_valid_req;
  input mem_write_req_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \Using_FPGA.Native_i_1__237_n_0 ;
  wire mem_read_cache_miss_i;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req;
  wire mem_write_req_reg;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__237_n_0 ;
  assign mem_read_cache_miss_i = lopt;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    \Using_FPGA.Native_i_1__237 
       (.I0(mem_valid_req),
        .I1(mem_write_req_reg),
        .O(\Using_FPGA.Native_i_1__237_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143
   (mem_read_cache_hit_direct,
    mem_cache_hit,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_hit_direct;
  input mem_cache_hit;
  input mem_write_req_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \Using_FPGA.Native_i_1__230_n_0 ;
  wire mem_cache_hit;
  wire mem_read_cache_hit_direct;
  wire mem_write_req_reg;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__230_n_0 ;
  assign mem_read_cache_hit_direct = lopt;
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__230 
       (.I0(mem_write_req_reg),
        .O(\Using_FPGA.Native_i_1__230_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144
   (mem_read_cache_hit,
    mem_read_cache_hit_direct,
    mem_write_req_reg,
    use_cacheline_copy,
    cacheline_copy_hit0,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_hit;
  input mem_read_cache_hit_direct;
  input mem_write_req_reg;
  input use_cacheline_copy;
  input cacheline_copy_hit0;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const1> ;
  wire \Using_FPGA.Native_i_1__236_n_0 ;
  wire cacheline_copy_hit0;
  wire mem_read_cache_hit;
  wire mem_read_cache_hit_direct;
  wire mem_write_req_reg;
  wire use_cacheline_copy;

  assign lopt_1 = \<const1> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__236_n_0 ;
  assign mem_read_cache_hit = lopt;
  LUT3 #(
    .INIT(8'hBF)) 
    \Using_FPGA.Native_i_1__236 
       (.I0(mem_write_req_reg),
        .I1(use_cacheline_copy),
        .I2(cacheline_copy_hit0),
        .O(\Using_FPGA.Native_i_1__236_n_0 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145
   (dcache_data_strobe_ii,
    \CacheLine_Cnt_reg[1] ,
    dcache_data_strobe_iii,
    lopt,
    lopt_1);
  output dcache_data_strobe_ii;
  input \CacheLine_Cnt_reg[1] ;
  input dcache_data_strobe_iii;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire \CacheLine_Cnt_reg[1] ;
  wire dcache_data_strobe_ii;
  wire dcache_data_strobe_iii;

  assign dcache_data_strobe_ii = lopt;
  assign lopt_1 = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146
   (dcache_data_strobe_iii,
    mem_data_updated_reg,
    dcache_data_strobe_iiii,
    lopt,
    lopt_1);
  output dcache_data_strobe_iii;
  input mem_data_updated_reg;
  input dcache_data_strobe_iiii;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire dcache_data_strobe_iii;
  wire dcache_data_strobe_iiii;
  wire mem_data_updated_reg;

  assign dcache_data_strobe_iii = lopt;
  assign lopt_1 = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147
   (dcache_data_strobe_iiii,
    mem_data_updated_reg,
    mem_read_cache_hit,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output dcache_data_strobe_iiii;
  input mem_data_updated_reg;
  input mem_read_cache_hit;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire dcache_data_strobe_iiii;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire mem_data_updated_reg;
  wire mem_read_cache_hit;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(mem_read_cache_hit),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,dcache_data_strobe_iiii}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b1}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,mem_data_updated_reg}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149
   (mem_cache_hit,
    Trace_Cache_Hit0,
    \Using_FPGA.Native_0 ,
    mem_tag_hit_without_parity,
    mem_first_cycle,
    lopt,
    lopt_1);
  output mem_cache_hit;
  output Trace_Cache_Hit0;
  input \Using_FPGA.Native_0 ;
  input mem_tag_hit_without_parity;
  input mem_first_cycle;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire Trace_Cache_Hit0;
  wire \Using_FPGA.Native_0 ;
  wire mem_cache_hit;
  wire mem_first_cycle;
  wire mem_tag_hit_without_parity;

  assign lopt_1 = \<const0> ;
  assign mem_cache_hit = lopt;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h8)) 
    Trace_Cache_Hit_i_1
       (.I0(mem_cache_hit),
        .I1(mem_first_cycle),
        .O(Trace_Cache_Hit0));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187
   (Trace_Cache_Rdy_reg,
    dcache_data_strobe_ii,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    lopt,
    lopt_1,
    lopt_2);
  output Trace_Cache_Rdy_reg;
  input dcache_data_strobe_ii;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const1> ;
  wire S;
  wire Trace_Cache_Rdy_reg;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire dcache_data_strobe_ii;

  assign Trace_Cache_Rdy_reg = lopt;
  assign lopt_1 = \<const1> ;
  assign lopt_2 = S;
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__232 
       (.I0(\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .O(S));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188
   (\Using_AXI.M_AXI_ARCACHE_reg[3] ,
    \Using_AXI.M_AXI_ARCACHE_reg[3]_0 ,
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ,
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ,
    mem_read_cache_miss_i,
    read_req_done,
    mem_write_req_reg,
    mem_valid_req,
    mem_valid_req_XX_reg,
    ongoing_accesses,
    mem_first_cycle,
    p_16_in,
    lopt,
    lopt_1,
    lopt_2);
  output \Using_AXI.M_AXI_ARCACHE_reg[3] ;
  output \Using_AXI.M_AXI_ARCACHE_reg[3]_0 ;
  output \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ;
  output \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ;
  input mem_read_cache_miss_i;
  input read_req_done;
  input mem_write_req_reg;
  input mem_valid_req;
  input mem_valid_req_XX_reg;
  input [1:0]ongoing_accesses;
  input mem_first_cycle;
  input p_16_in;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const1> ;
  wire \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ;
  wire \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ;
  wire \Using_AXI.M_AXI_ARCACHE_reg[3] ;
  wire \Using_AXI.M_AXI_ARCACHE_reg[3]_0 ;
  wire \Using_FPGA.Native_i_1__231_n_0 ;
  wire mem_first_cycle;
  wire mem_read_cache_miss_i;
  wire mem_valid_req;
  wire mem_valid_req_XX_reg;
  wire mem_write_req_reg;
  wire [1:0]ongoing_accesses;
  wire p_16_in;
  wire read_req_done;

  assign \Using_AXI.M_AXI_ARCACHE_reg[3]  = lopt;
  assign lopt_1 = \<const1> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__231_n_0 ;
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \Use_XX_Accesses.No_Coherence.ongoing_accesses[0]_i_1 
       (.I0(mem_first_cycle),
        .I1(mem_valid_req),
        .I2(\Using_AXI.M_AXI_ARCACHE_reg[3] ),
        .I3(p_16_in),
        .I4(ongoing_accesses[0]),
        .O(\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ));
  LUT6 #(
    .INIT(64'hEAAA7FFF15558000)) 
    \Use_XX_Accesses.No_Coherence.ongoing_accesses[1]_i_1 
       (.I0(ongoing_accesses[0]),
        .I1(mem_first_cycle),
        .I2(mem_valid_req),
        .I3(\Using_AXI.M_AXI_ARCACHE_reg[3] ),
        .I4(p_16_in),
        .I5(ongoing_accesses[1]),
        .O(\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 
       (.I0(read_req_done),
        .I1(\Using_AXI.M_AXI_ARCACHE_reg[3] ),
        .I2(mem_write_req_reg),
        .O(\Using_AXI.M_AXI_ARCACHE_reg[3]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Using_FPGA.Native_i_1__231 
       (.I0(mem_valid_req),
        .I1(mem_valid_req_XX_reg),
        .O(\Using_FPGA.Native_i_1__231_n_0 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21
   (ib_ready,
    S_0,
    iside_data_strobe_combined2,
    lopt,
    lopt_1);
  output ib_ready;
  input S_0;
  input iside_data_strobe_combined2;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire S_0;
  wire ib_ready;
  wire iside_data_strobe_combined2;

  assign ib_ready = lopt;
  assign lopt_1 = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212
   (carry_7,
    SRL16_Sel_7,
    Q,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output carry_7;
  input SRL16_Sel_7;
  input [0:0]Q;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire [0:0]Q;
  wire SRL16_Sel_7;
  wire carry_7;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,carry_7}),
        .CYINIT(Q),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,SRL16_Sel_7}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213
   (carry_6,
    SRL16_Sel_6,
    carry_7,
    lopt,
    lopt_1);
  output carry_6;
  input SRL16_Sel_6;
  input carry_7;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_6;
  wire carry_6;
  wire carry_7;

  assign carry_6 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215
   (carry_5,
    SRL16_Sel_5,
    carry_6,
    lopt,
    lopt_1);
  output carry_5;
  input SRL16_Sel_5;
  input carry_6;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_5;
  wire carry_5;
  wire carry_6;

  assign carry_5 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217
   (carry_4,
    SRL16_Sel_4,
    carry_5,
    lopt,
    lopt_1);
  output carry_4;
  input SRL16_Sel_4;
  input carry_5;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_4;
  wire carry_4;
  wire carry_5;

  assign carry_4 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219
   (carry_3,
    SRL16_Sel_3,
    carry_4,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output carry_3;
  input SRL16_Sel_3;
  input carry_4;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire SRL16_Sel_3;
  wire carry_3;
  wire carry_4;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(carry_4),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,carry_3}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,SRL16_Sel_3}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22
   (iside_data_strobe_combined,
    S,
    icache_data_strobe,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output iside_data_strobe_combined;
  input S;
  input icache_data_strobe;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;

  wire S;
  wire icache_data_strobe;
  wire iside_data_strobe_combined;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire lopt_8;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_8 = lopt_7;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(icache_data_strobe),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,iside_data_strobe_combined}),
        .CYINIT(1'b0),
        .DI({lopt_8,\^lopt_5 ,\^lopt_2 ,1'b1}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_8,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221
   (carry_2,
    SRL16_Sel_2,
    carry_3,
    lopt,
    lopt_1);
  output carry_2;
  input SRL16_Sel_2;
  input carry_3;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_2;
  wire carry_2;
  wire carry_3;

  assign carry_2 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223
   (carry_1,
    SRL16_Sel_1,
    carry_2,
    lopt,
    lopt_1);
  output carry_1;
  input SRL16_Sel_1;
  input carry_2;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_1;
  wire carry_1;
  wire carry_2;

  assign carry_1 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225
   (carry_0,
    SRL16_Sel_0,
    carry_1,
    lopt,
    lopt_1);
  output carry_0;
  input SRL16_Sel_0;
  input carry_1;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire SRL16_Sel_0;
  wire carry_0;
  wire carry_1;

  assign carry_0 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227
   (Hit,
    p_44_out,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    carry_0,
    \Performance_Debug_Control.dbg_stop_i_reg ,
    Q,
    of_brki_0x18,
    \Performance_Debug_Control.normal_stop_i_reg ,
    OF_PipeRun,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    force_stop_i,
    single_Step_N,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ,
    EX_PipeRun,
    ex_Exception_Taken,
    mem_Exception_Taken);
  output Hit;
  output p_44_out;
  output \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input carry_0;
  input \Performance_Debug_Control.dbg_stop_i_reg ;
  input [0:0]Q;
  input of_brki_0x18;
  input \Performance_Debug_Control.normal_stop_i_reg ;
  input OF_PipeRun;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input force_stop_i;
  input single_Step_N;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  input EX_PipeRun;
  input ex_Exception_Taken;
  input mem_Exception_Taken;

  wire EX_PipeRun;
  wire Hit;
  wire OF_PipeRun;
  wire \Performance_Debug_Control.dbg_stop_i_reg ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  wire \Performance_Debug_Control.normal_stop_i_reg ;
  wire [0:0]Q;
  wire carry_0;
  wire ex_Exception_Taken;
  wire force_stop_i;
  wire mem_Exception_Taken;
  wire of_brki_0x18;
  wire p_44_out;
  wire single_Step_N;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFEA00000000)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_2 
       (.I0(\Performance_Debug_Control.dbg_stop_i_reg ),
        .I1(Q),
        .I2(of_brki_0x18),
        .I3(\Performance_Debug_Control.normal_stop_i_reg ),
        .I4(\Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0 ),
        .I5(OF_PipeRun),
        .O(p_44_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_5 
       (.I0(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I1(Hit),
        .I2(force_stop_i),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55555555CCCC0CCC)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1 
       (.I0(single_Step_N),
        .I1(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ),
        .I2(EX_PipeRun),
        .I3(ex_Exception_Taken),
        .I4(mem_Exception_Taken),
        .I5(p_44_out),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(carry_0),
        .CO({\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED [3:1],Hit}),
        .CYINIT(1'b0),
        .DI({\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED [3:1],1'b1}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED [3:1],1'b1}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23
   (iside_data_strobe_combined2,
    wb_exception_i_reg,
    iside_data_strobe_combined,
    lopt,
    lopt_1);
  output iside_data_strobe_combined2;
  input wb_exception_i_reg;
  input iside_data_strobe_combined;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire iside_data_strobe_combined;
  wire iside_data_strobe_combined2;
  wire wb_exception_i_reg;

  assign iside_data_strobe_combined2 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282
   (mem_wait_on_ready_N,
    mem_databus_ready,
    mem_valid_reg,
    mem_Write_DCache,
    mem_load_store_access,
    lopt,
    lopt_1,
    lopt_2);
  output mem_wait_on_ready_N;
  input mem_databus_ready;
  input mem_valid_reg;
  input mem_Write_DCache;
  input mem_load_store_access;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const1> ;
  wire S;
  wire mem_Write_DCache;
  wire mem_databus_ready;
  wire mem_load_store_access;
  wire mem_valid_reg;
  wire mem_wait_on_ready_N;

  assign lopt_1 = \<const1> ;
  assign lopt_2 = S;
  assign mem_wait_on_ready_N = lopt;
  LUT3 #(
    .INIT(8'hA8)) 
    \Using_FPGA.Native_i_1__20 
       (.I0(mem_valid_reg),
        .I1(mem_Write_DCache),
        .I2(mem_load_store_access),
        .O(S));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283
   (Trace_WB_Jump_Taken_reg,
    wb_valid_reg,
    wb_gpr_write_dbg0,
    wb_gpr_write_i0,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    mem_wait_on_ready_N,
    WB_PipeRun,
    mem_valid_reg,
    wb_valid_reg_0,
    sync_reset,
    mem_gpr_write_dbg,
    wb_exception_i_reg,
    mem_gpr_write,
    \wb_exception_kind_i_reg[28] ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    ex_MSR,
    \Using_FPGA.Native_13 ,
    lopt,
    lopt_1,
    lopt_2);
  output Trace_WB_Jump_Taken_reg;
  output wb_valid_reg;
  output wb_gpr_write_dbg0;
  output wb_gpr_write_i0;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output \Using_FPGA.Native_3 ;
  output \Using_FPGA.Native_4 ;
  input mem_wait_on_ready_N;
  input WB_PipeRun;
  input mem_valid_reg;
  input wb_valid_reg_0;
  input sync_reset;
  input mem_gpr_write_dbg;
  input wb_exception_i_reg;
  input mem_gpr_write;
  input \wb_exception_kind_i_reg[28] ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input [0:0]ex_MSR;
  input \Using_FPGA.Native_13 ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire Trace_WB_Jump_Taken_reg;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire WB_PipeRun;
  wire [0:0]ex_MSR;
  wire mem_gpr_write;
  wire mem_gpr_write_dbg;
  wire mem_valid_reg;
  wire mem_wait_on_ready_N;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;
  wire wb_gpr_write_dbg0;
  wire wb_gpr_write_i0;
  wire wb_valid_reg;
  wire wb_valid_reg_0;

  assign Trace_WB_Jump_Taken_reg = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h4540)) 
    \Using_FPGA.Native_i_1__140 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(\Using_FPGA.Native_5 ),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(\Using_FPGA.Native_6 ),
        .O(\Using_FPGA.Native_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \Using_FPGA.Native_i_1__141 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(\Using_FPGA.Native_7 ),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(\Using_FPGA.Native_8 ),
        .O(\Using_FPGA.Native_1 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \Using_FPGA.Native_i_1__142 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(\Using_FPGA.Native_9 ),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(\Using_FPGA.Native_10 ),
        .O(\Using_FPGA.Native_2 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \Using_FPGA.Native_i_1__143 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(\Using_FPGA.Native_11 ),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(\Using_FPGA.Native_12 ),
        .O(\Using_FPGA.Native_3 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \Using_FPGA.Native_i_1__144 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(ex_MSR),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(\Using_FPGA.Native_13 ),
        .O(\Using_FPGA.Native_4 ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    wb_gpr_write_dbg_i_1
       (.I0(mem_gpr_write_dbg),
        .I1(sync_reset),
        .I2(wb_exception_i_reg),
        .I3(Trace_WB_Jump_Taken_reg),
        .O(wb_gpr_write_dbg0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    wb_gpr_write_i_i_1
       (.I0(mem_gpr_write),
        .I1(sync_reset),
        .I2(wb_exception_i_reg),
        .I3(Trace_WB_Jump_Taken_reg),
        .O(wb_gpr_write_i0));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    wb_valid_i_1
       (.I0(WB_PipeRun),
        .I1(mem_valid_reg),
        .I2(Trace_WB_Jump_Taken_reg),
        .I3(wb_valid_reg_0),
        .I4(sync_reset),
        .O(wb_valid_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284
   (jump_carry1,
    S,
    DI,
    EX_Op1_Zero,
    lopt);
  output jump_carry1;
  input S;
  input DI;
  input EX_Op1_Zero;
  input lopt;

  wire DI;
  wire EX_Op1_Zero;
  wire S;
  wire jump_carry1;

  assign jump_carry1 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285
   (jump_carry2,
    jump_carry1,
    ex_Take_Intr_or_Exc_reg,
    force_Val2_N,
    out,
    force2,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output jump_carry2;
  input jump_carry1;
  input ex_Take_Intr_or_Exc_reg;
  input force_Val2_N;
  input out;
  input force2;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Using_FPGA.Native_i_2__0_n_0 ;
  wire ex_Take_Intr_or_Exc_reg;
  wire force2;
  wire force_Val2_N;
  wire force_jump2;
  wire jump_carry1;
  wire jump_carry2;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire out;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(jump_carry1),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,jump_carry2}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,\Using_FPGA.Native_i_2__0_n_0 }),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,force_jump2}));
  LUT3 #(
    .INIT(8'h08)) 
    \Using_FPGA.Native_i_1__102 
       (.I0(force2),
        .I1(out),
        .I2(ex_Take_Intr_or_Exc_reg),
        .O(force_jump2));
  LUT3 #(
    .INIT(8'hBA)) 
    \Using_FPGA.Native_i_2__0 
       (.I0(ex_Take_Intr_or_Exc_reg),
        .I1(force_Val2_N),
        .I2(out),
        .O(\Using_FPGA.Native_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286
   (ex_jump_wanted,
    \Using_FPGA.Native_0 ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    jump_carry2,
    ex_jump_hold_reg,
    ex_branch_with_delayslot,
    of_valid,
    lopt,
    lopt_1);
  output ex_jump_wanted;
  output \Using_FPGA.Native_0 ;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input jump_carry2;
  input ex_jump_hold_reg;
  input ex_branch_with_delayslot;
  input of_valid;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Using_FPGA.Native_0 ;
  wire ex_branch_with_delayslot;
  wire ex_jump_hold_reg;
  wire ex_jump_wanted;
  wire jump_carry2;
  wire of_valid;

  assign ex_jump_wanted = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hDD5D)) 
    \Using_FPGA.Native_i_1__15 
       (.I0(ex_jump_wanted),
        .I1(ex_jump_hold_reg),
        .I2(ex_branch_with_delayslot),
        .I3(of_valid),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287
   (jump_carry4,
    ex_jump_wanted,
    ex_jump_q,
    of_valid,
    ex_branch_with_delayslot,
    lopt,
    lopt_1,
    lopt_2);
  output jump_carry4;
  input ex_jump_wanted;
  input ex_jump_q;
  input of_valid;
  input ex_branch_with_delayslot;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \Using_FPGA.Native_i_1__25_n_0 ;
  wire ex_branch_with_delayslot;
  wire ex_jump_q;
  wire ex_jump_wanted;
  wire jump_carry4;
  wire of_valid;

  assign jump_carry4 = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__25_n_0 ;
  GND GND
       (.G(\<const0> ));
  LUT3 #(
    .INIT(8'h45)) 
    \Using_FPGA.Native_i_1__25 
       (.I0(ex_jump_q),
        .I1(of_valid),
        .I2(ex_branch_with_delayslot),
        .O(\Using_FPGA.Native_i_1__25_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288
   (jump_carry5,
    jump_carry4,
    lopt,
    lopt_1,
    lopt_2);
  output jump_carry5;
  input jump_carry4;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire jump_carry4;
  wire jump_carry5;

  assign jump_carry5 = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289
   (ex_jump_q_reg,
    ex_Take_Intr_or_Exc_reg,
    I5,
    of_read_imm_reg_ii_reg,
    ex_delayslot_Instr0,
    keep_jump_taken_with_ds_reg,
    \if_pc_reg[0] ,
    ex_jump_hold_reg,
    D,
    if_missed_fetch_reg,
    mem_jump_taken_reg,
    ex_jump_q_reg_0,
    valid_Req_reg,
    \Not_Using_TLBS.instr_Addr_1_reg[0] ,
    valid_Req_XX_reg,
    jump_carry5,
    of_Take_Interrupt,
    of_pause_reg,
    ex_Take_Intr_or_Exc_reg_0,
    sync_reset,
    Q,
    wb_exception_i_reg,
    ex_jump_nodelay_reg,
    keep_jump_taken_with_ds,
    ex_branch_with_delayslot,
    \Using_FPGA.Native_0 ,
    ex_jump_hold,
    ex_branch_with_delayslot_reg,
    \EX_Op2_reg[0] ,
    O56_out,
    \if_pc_reg[1] ,
    \if_pc_reg[2] ,
    \if_pc_reg[3] ,
    \if_pc_reg[4] ,
    \if_pc_reg[5] ,
    \if_pc_reg[6] ,
    \if_pc_reg[7] ,
    \if_pc_reg[8] ,
    \if_pc_reg[9] ,
    \if_pc_reg[10] ,
    \if_pc_reg[11] ,
    \if_pc_reg[12] ,
    \if_pc_reg[13] ,
    \if_pc_reg[14] ,
    \if_pc_reg[15] ,
    \if_pc_reg[16] ,
    \if_pc_reg[17] ,
    \if_pc_reg[18] ,
    \if_pc_reg[19] ,
    \if_pc_reg[20] ,
    \if_pc_reg[21] ,
    \if_pc_reg[22] ,
    \if_pc_reg[23] ,
    \if_pc_reg[24] ,
    \if_pc_reg[25] ,
    \if_pc_reg[26] ,
    \if_pc_reg[27] ,
    \if_pc_reg[28] ,
    O,
    \if_pc_reg[30] ,
    ex_mbar_stall_no_sleep_1,
    ex_first_cycle,
    ex_mbar_decode,
    ex_mbar_sleep,
    if_missed_fetch,
    ib_Ready_MMU,
    LOCKSTEP_Master_Out,
    ex_jump_q,
    \wb_MSR_i_reg[26] ,
    icache_data_strobe,
    valid_Req,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ,
    valid_Req_XX_reg_0);
  output ex_jump_q_reg;
  output ex_Take_Intr_or_Exc_reg;
  output I5;
  output of_read_imm_reg_ii_reg;
  output ex_delayslot_Instr0;
  output keep_jump_taken_with_ds_reg;
  output [0:0]\if_pc_reg[0] ;
  output ex_jump_hold_reg;
  output [31:0]D;
  output if_missed_fetch_reg;
  output mem_jump_taken_reg;
  output ex_jump_q_reg_0;
  output valid_Req_reg;
  output [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  output valid_Req_XX_reg;
  input jump_carry5;
  input of_Take_Interrupt;
  input of_pause_reg;
  input ex_Take_Intr_or_Exc_reg_0;
  input sync_reset;
  input [2:0]Q;
  input wb_exception_i_reg;
  input ex_jump_nodelay_reg;
  input keep_jump_taken_with_ds;
  input ex_branch_with_delayslot;
  input \Using_FPGA.Native_0 ;
  input ex_jump_hold;
  input ex_branch_with_delayslot_reg;
  input [31:0]\EX_Op2_reg[0] ;
  input O56_out;
  input \if_pc_reg[1] ;
  input \if_pc_reg[2] ;
  input \if_pc_reg[3] ;
  input \if_pc_reg[4] ;
  input \if_pc_reg[5] ;
  input \if_pc_reg[6] ;
  input \if_pc_reg[7] ;
  input \if_pc_reg[8] ;
  input \if_pc_reg[9] ;
  input \if_pc_reg[10] ;
  input \if_pc_reg[11] ;
  input \if_pc_reg[12] ;
  input \if_pc_reg[13] ;
  input \if_pc_reg[14] ;
  input \if_pc_reg[15] ;
  input \if_pc_reg[16] ;
  input \if_pc_reg[17] ;
  input \if_pc_reg[18] ;
  input \if_pc_reg[19] ;
  input \if_pc_reg[20] ;
  input \if_pc_reg[21] ;
  input \if_pc_reg[22] ;
  input \if_pc_reg[23] ;
  input \if_pc_reg[24] ;
  input \if_pc_reg[25] ;
  input \if_pc_reg[26] ;
  input \if_pc_reg[27] ;
  input \if_pc_reg[28] ;
  input O;
  input [1:0]\if_pc_reg[30] ;
  input ex_mbar_stall_no_sleep_1;
  input ex_first_cycle;
  input ex_mbar_decode;
  input ex_mbar_sleep;
  input if_missed_fetch;
  input ib_Ready_MMU;
  input [0:0]LOCKSTEP_Master_Out;
  input ex_jump_q;
  input [0:0]\wb_MSR_i_reg[26] ;
  input icache_data_strobe;
  input valid_Req;
  input [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  input valid_Req_XX_reg_0;

  wire [31:0]D;
  wire [31:0]\EX_Op2_reg[0] ;
  wire I5;
  wire [0:0]LOCKSTEP_Master_Out;
  wire [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  wire [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  wire O;
  wire O56_out;
  wire [2:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_i_1__107_n_0 ;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_Take_Intr_or_Exc_reg_0;
  wire ex_branch_with_delayslot;
  wire ex_branch_with_delayslot_reg;
  wire ex_delayslot_Instr0;
  wire ex_first_cycle;
  wire ex_jump_hold;
  wire ex_jump_hold_reg;
  wire ex_jump_nodelay_reg;
  wire ex_jump_q;
  wire ex_jump_q_reg;
  wire ex_jump_q_reg_0;
  wire ex_mbar_decode;
  wire ex_mbar_sleep;
  wire ex_mbar_stall_no_sleep_1;
  wire ib_Ready_MMU;
  wire icache_data_strobe;
  wire if_missed_fetch;
  wire if_missed_fetch_reg;
  wire [0:0]\if_pc_reg[0] ;
  wire \if_pc_reg[10] ;
  wire \if_pc_reg[11] ;
  wire \if_pc_reg[12] ;
  wire \if_pc_reg[13] ;
  wire \if_pc_reg[14] ;
  wire \if_pc_reg[15] ;
  wire \if_pc_reg[16] ;
  wire \if_pc_reg[17] ;
  wire \if_pc_reg[18] ;
  wire \if_pc_reg[19] ;
  wire \if_pc_reg[1] ;
  wire \if_pc_reg[20] ;
  wire \if_pc_reg[21] ;
  wire \if_pc_reg[22] ;
  wire \if_pc_reg[23] ;
  wire \if_pc_reg[24] ;
  wire \if_pc_reg[25] ;
  wire \if_pc_reg[26] ;
  wire \if_pc_reg[27] ;
  wire \if_pc_reg[28] ;
  wire \if_pc_reg[2] ;
  wire [1:0]\if_pc_reg[30] ;
  wire \if_pc_reg[3] ;
  wire \if_pc_reg[4] ;
  wire \if_pc_reg[5] ;
  wire \if_pc_reg[6] ;
  wire \if_pc_reg[7] ;
  wire \if_pc_reg[8] ;
  wire \if_pc_reg[9] ;
  wire jump_carry5;
  wire keep_jump_taken_with_ds;
  wire keep_jump_taken_with_ds_reg;
  wire mem_jump_taken_reg;
  wire of_Take_Interrupt;
  wire of_pause_reg;
  wire of_read_imm_reg_ii_reg;
  wire sync_reset;
  wire valid_Req;
  wire valid_Req_XX_i_2_n_0;
  wire valid_Req_XX_reg;
  wire valid_Req_XX_reg_0;
  wire valid_Req_reg;
  wire [0:0]\wb_MSR_i_reg[26] ;
  wire wb_exception_i_reg;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[0]_INST_0 
       (.I0(\EX_Op2_reg[0] [31]),
        .I1(ex_jump_q_reg),
        .I2(O56_out),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[10]_INST_0 
       (.I0(\EX_Op2_reg[0] [21]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[10] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[11]_INST_0 
       (.I0(\EX_Op2_reg[0] [20]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[11] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[12]_INST_0 
       (.I0(\EX_Op2_reg[0] [19]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[12] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[13]_INST_0 
       (.I0(\EX_Op2_reg[0] [18]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[13] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[14]_INST_0 
       (.I0(\EX_Op2_reg[0] [17]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[14] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[15]_INST_0 
       (.I0(\EX_Op2_reg[0] [16]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[15] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[16]_INST_0 
       (.I0(\EX_Op2_reg[0] [15]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[16] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[17]_INST_0 
       (.I0(\EX_Op2_reg[0] [14]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[17] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[18]_INST_0 
       (.I0(\EX_Op2_reg[0] [13]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[18] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[19]_INST_0 
       (.I0(\EX_Op2_reg[0] [12]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[19] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[1]_INST_0 
       (.I0(\EX_Op2_reg[0] [30]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[1] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[20]_INST_0 
       (.I0(\EX_Op2_reg[0] [11]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[20] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[21]_INST_0 
       (.I0(\EX_Op2_reg[0] [10]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[21] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[22]_INST_0 
       (.I0(\EX_Op2_reg[0] [9]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[22] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[23]_INST_0 
       (.I0(\EX_Op2_reg[0] [8]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[23] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[24]_INST_0 
       (.I0(\EX_Op2_reg[0] [7]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[24] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[25]_INST_0 
       (.I0(\EX_Op2_reg[0] [6]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[25] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[26]_INST_0 
       (.I0(\EX_Op2_reg[0] [5]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[26] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[27]_INST_0 
       (.I0(\EX_Op2_reg[0] [4]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[27] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[28]_INST_0 
       (.I0(\EX_Op2_reg[0] [3]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[28] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[29]_INST_0 
       (.I0(\EX_Op2_reg[0] [2]),
        .I1(ex_jump_q_reg),
        .I2(O),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[2]_INST_0 
       (.I0(\EX_Op2_reg[0] [29]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[2] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[30]_INST_0 
       (.I0(\EX_Op2_reg[0] [1]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[30] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[31]_INST_0 
       (.I0(\EX_Op2_reg[0] [0]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[30] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[3]_INST_0 
       (.I0(\EX_Op2_reg[0] [28]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[3] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[4]_INST_0 
       (.I0(\EX_Op2_reg[0] [27]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[4] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[5]_INST_0 
       (.I0(\EX_Op2_reg[0] [26]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[5] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[6]_INST_0 
       (.I0(\EX_Op2_reg[0] [25]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[6] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[7]_INST_0 
       (.I0(\EX_Op2_reg[0] [24]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[7] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[8]_INST_0 
       (.I0(\EX_Op2_reg[0] [23]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[8] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Instr_Addr[9]_INST_0 
       (.I0(\EX_Op2_reg[0] [22]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[9] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[0]_i_1 
       (.I0(\EX_Op2_reg[0] [31]),
        .I1(ex_jump_q_reg),
        .I2(O56_out),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [29]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[10]_i_1 
       (.I0(\EX_Op2_reg[0] [21]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[10] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [19]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [19]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[11]_i_1 
       (.I0(\EX_Op2_reg[0] [20]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[11] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [18]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[12]_i_1 
       (.I0(\EX_Op2_reg[0] [19]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[12] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [17]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[13]_i_1 
       (.I0(\EX_Op2_reg[0] [18]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[13] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [16]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[14]_i_1 
       (.I0(\EX_Op2_reg[0] [17]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[14] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [15]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[15]_i_1 
       (.I0(\EX_Op2_reg[0] [16]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[15] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [14]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[16]_i_1 
       (.I0(\EX_Op2_reg[0] [15]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[16] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [13]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[1]_i_1 
       (.I0(\EX_Op2_reg[0] [30]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[1] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [28]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[2]_i_1 
       (.I0(\EX_Op2_reg[0] [29]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[2] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [27]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[3]_i_1 
       (.I0(\EX_Op2_reg[0] [28]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[3] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [26]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[4]_i_1 
       (.I0(\EX_Op2_reg[0] [27]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[4] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [25]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[5]_i_1 
       (.I0(\EX_Op2_reg[0] [26]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[5] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [24]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[6]_i_1 
       (.I0(\EX_Op2_reg[0] [25]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[6] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [23]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[7]_i_1 
       (.I0(\EX_Op2_reg[0] [24]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[7] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [22]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [22]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[8]_i_1 
       (.I0(\EX_Op2_reg[0] [23]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[8] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [21]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Not_Using_TLBS.instr_Addr_1[9]_i_1 
       (.I0(\EX_Op2_reg[0] [22]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[9] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [20]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [20]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(jump_carry5),
        .CO({\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED [3:1],ex_jump_q_reg}),
        .CYINIT(1'b0),
        .DI({\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED [3:1],\Using_FPGA.Native_i_1__107_n_0 }));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_10__0 
       (.I0(\EX_Op2_reg[0] [6]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[25] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [4]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_11__0 
       (.I0(\EX_Op2_reg[0] [5]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[26] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [3]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_12__0 
       (.I0(\EX_Op2_reg[0] [4]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[27] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [2]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [2]));
  LUT6 #(
    .INIT(64'h00000000FFABFFFF)) 
    \Using_FPGA.Native_i_1__107 
       (.I0(ex_jump_hold),
        .I1(ex_mbar_stall_no_sleep_1),
        .I2(ex_first_cycle),
        .I3(ex_Take_Intr_or_Exc_reg_0),
        .I4(ex_mbar_decode),
        .I5(ex_mbar_sleep),
        .O(\Using_FPGA.Native_i_1__107_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_1__188 
       (.I0(\EX_Op2_reg[0] [3]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[28] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [1]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [1]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \Using_FPGA.Native_i_2 
       (.I0(ex_jump_q_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(wb_exception_i_reg),
        .O(I5));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_2__123 
       (.I0(\EX_Op2_reg[0] [14]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[17] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [12]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [12]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_2__124 
       (.I0(\EX_Op2_reg[0] [2]),
        .I1(ex_jump_q_reg),
        .I2(O),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [0]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_3__35 
       (.I0(\EX_Op2_reg[0] [13]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[18] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [11]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [11]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_4__2 
       (.I0(\EX_Op2_reg[0] [12]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[19] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [10]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [10]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_5__2 
       (.I0(\EX_Op2_reg[0] [11]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[20] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [9]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [9]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_6__1 
       (.I0(\EX_Op2_reg[0] [10]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[21] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [8]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [8]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_7__1 
       (.I0(\EX_Op2_reg[0] [9]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[22] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [7]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_8__1 
       (.I0(\EX_Op2_reg[0] [8]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[23] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [6]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \Using_FPGA.Native_i_9__0 
       (.I0(\EX_Op2_reg[0] [7]),
        .I1(ex_jump_q_reg),
        .I2(\if_pc_reg[24] ),
        .I3(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] [5]),
        .I4(\Using_FPGA.Native_0 ),
        .O(\Not_Using_TLBS.instr_Addr_1_reg[0] [5]));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    ex_Take_Intr_or_Exc_i_1
       (.I0(ex_jump_q_reg),
        .I1(of_Take_Interrupt),
        .I2(of_pause_reg),
        .I3(ex_Take_Intr_or_Exc_reg_0),
        .I4(sync_reset),
        .O(ex_Take_Intr_or_Exc_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ex_delayslot_Instr_i_1
       (.I0(keep_jump_taken_with_ds),
        .I1(ex_branch_with_delayslot),
        .I2(ex_jump_q_reg),
        .O(ex_delayslot_Instr0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ex_jump_hold_i_1
       (.I0(ex_jump_hold),
        .I1(ex_jump_q_reg),
        .I2(ex_branch_with_delayslot_reg),
        .O(ex_jump_hold_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ex_jump_q_i_1
       (.I0(ex_jump_q),
        .I1(ex_jump_q_reg),
        .I2(ex_branch_with_delayslot_reg),
        .O(ex_jump_q_reg_0));
  LUT6 #(
    .INIT(64'h000000000000004E)) 
    if_missed_fetch_i_1
       (.I0(if_missed_fetch),
        .I1(ex_jump_q_reg),
        .I2(ib_Ready_MMU),
        .I3(\Using_FPGA.Native_0 ),
        .I4(LOCKSTEP_Master_Out),
        .I5(sync_reset),
        .O(if_missed_fetch_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \if_pc[0]_i_1 
       (.I0(ex_jump_q_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(\if_pc_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    keep_jump_taken_with_ds_i_1
       (.I0(keep_jump_taken_with_ds),
        .I1(ex_jump_q_reg),
        .I2(ex_branch_with_delayslot),
        .I3(of_pause_reg),
        .I4(sync_reset),
        .O(keep_jump_taken_with_ds_reg));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_jump_taken_i_1
       (.I0(ex_jump_q_reg),
        .I1(ex_jump_hold),
        .O(mem_jump_taken_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    of_read_imm_reg_ii_i_3
       (.I0(ex_jump_q_reg),
        .I1(ex_jump_nodelay_reg),
        .O(of_read_imm_reg_ii_reg));
  LUT5 #(
    .INIT(32'h22220030)) 
    valid_Req_XX_i_1
       (.I0(valid_Req_XX_i_2_n_0),
        .I1(sync_reset),
        .I2(valid_Req_XX_reg_0),
        .I3(icache_data_strobe),
        .I4(\Using_FPGA.Native_0 ),
        .O(valid_Req_XX_reg));
  LUT6 #(
    .INIT(64'h0000000010150000)) 
    valid_Req_XX_i_2
       (.I0(D[29]),
        .I1(\EX_Op2_reg[0] [28]),
        .I2(ex_jump_q_reg),
        .I3(\if_pc_reg[3] ),
        .I4(D[31]),
        .I5(D[30]),
        .O(valid_Req_XX_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000088880F00)) 
    valid_Req_i_1
       (.I0(\wb_MSR_i_reg[26] ),
        .I1(valid_Req_XX_i_2_n_0),
        .I2(icache_data_strobe),
        .I3(valid_Req),
        .I4(\Using_FPGA.Native_0 ),
        .I5(sync_reset),
        .O(valid_Req_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290
   (CI,
    jump_or_not_full0,
    if_pc_incr_carry1,
    lopt,
    lopt_1);
  output CI;
  input jump_or_not_full0;
  input if_pc_incr_carry1;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire CI;
  wire if_pc_incr_carry1;
  wire jump_or_not_full0;

  assign CI = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291
   (if_pc_incr_carry0,
    if_missed_fetch,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9);
  output if_pc_incr_carry0;
  input if_missed_fetch;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;

  wire if_missed_fetch;
  wire if_pc_incr_carry0;
  wire if_valid;
  wire \^lopt_1 ;
  wire lopt_10;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire [2:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_10;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,if_pc_incr_carry0}),
        .CYINIT(1'b1),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_10,\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [2:0]}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,if_valid}));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__21 
       (.I0(if_missed_fetch),
        .O(if_valid));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292
   (if_pc_incr_carry1,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    if_pc_incr_carry0,
    lopt,
    lopt_1);
  output if_pc_incr_carry1;
  input \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input if_pc_incr_carry0;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire if_pc_incr_carry0;
  wire if_pc_incr_carry1;

  assign if_pc_incr_carry1 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293
   (ib_Ready_MMU,
    ex_jump_nodelay_reg,
    if_fetch_in_progress_reg,
    ib_ready,
    if_missed_fetch,
    if_fetch_in_progress_reg_0,
    \Using_FPGA.Native_0 ,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    D,
    sync_reset,
    lopt,
    lopt_1);
  output ib_Ready_MMU;
  output ex_jump_nodelay_reg;
  output if_fetch_in_progress_reg;
  input ib_ready;
  input if_missed_fetch;
  input if_fetch_in_progress_reg_0;
  input \Using_FPGA.Native_0 ;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]D;
  input sync_reset;
  input lopt;
  output lopt_1;

  wire \<const1> ;
  wire [0:0]D;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Using_FPGA.Native_0 ;
  wire ex_jump_nodelay_reg;
  wire ib_Ready_MMU;
  wire ib_ready;
  wire if_fetch_in_progress_reg;
  wire if_fetch_in_progress_reg_0;
  wire if_missed_fetch;
  wire sync_reset;

  assign ib_Ready_MMU = lopt;
  assign lopt_1 = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h8)) 
    ex_jump_nodelay_i_2
       (.I0(if_missed_fetch),
        .I1(ib_Ready_MMU),
        .O(ex_jump_nodelay_reg));
  LUT6 #(
    .INIT(64'h00000000000000F4)) 
    if_fetch_in_progress_i_1
       (.I0(ib_Ready_MMU),
        .I1(if_fetch_in_progress_reg_0),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I4(D),
        .I5(sync_reset),
        .O(if_fetch_in_progress_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294
   (ib_addr_strobe_iii,
    out,
    ib_ready_MMU_or_not_if_fetch_in_progress,
    lopt,
    lopt_1);
  output ib_addr_strobe_iii;
  input out;
  input ib_ready_MMU_or_not_if_fetch_in_progress;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire ib_addr_strobe_iii;
  wire ib_ready_MMU_or_not_if_fetch_in_progress;
  wire out;

  assign ib_addr_strobe_iii = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295
   (ib_ready_MMU_or_not_if_fetch_in_progress,
    if_fetch_in_progress_reg,
    ib_Ready_MMU,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output ib_ready_MMU_or_not_if_fetch_in_progress;
  input if_fetch_in_progress_reg;
  input ib_Ready_MMU;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire ib_Ready_MMU;
  wire ib_ready_MMU_or_not_if_fetch_in_progress;
  wire if_fetch_in_progress_reg;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = lopt_5;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(ib_Ready_MMU),
        .CO({\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED [3],\^lopt_4 ,\^lopt_1 ,ib_ready_MMU_or_not_if_fetch_in_progress}),
        .CYINIT(1'b0),
        .DI({\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED [3],\^lopt_5 ,\^lopt_2 ,1'b1}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED [3],lopt_6,\^lopt_3 ,if_fetch_in_progress_reg}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296
   (I_AS,
    \Using_FPGA.Native_0 ,
    ib_addr_strobe_iii,
    lopt,
    lopt_1);
  output I_AS;
  input \Using_FPGA.Native_0 ;
  input ib_addr_strobe_iii;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire I_AS;
  wire \Using_FPGA.Native_0 ;
  wire ib_addr_strobe_iii;

  assign I_AS = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297
   (of_PipeRun_carry_2,
    \Using_FPGA.Native_0 ,
    of_PipeRun_carry_3,
    lopt,
    lopt_1);
  output of_PipeRun_carry_2;
  input \Using_FPGA.Native_0 ;
  input of_PipeRun_carry_3;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Using_FPGA.Native_0 ;
  wire of_PipeRun_carry_2;
  wire of_PipeRun_carry_3;

  assign lopt_1 = \<const0> ;
  assign of_PipeRun_carry_2 = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298
   (of_PipeRun_carry_3,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_4,
    lopt,
    lopt_1);
  output of_PipeRun_carry_3;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_4;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_3;
  wire of_PipeRun_carry_4;

  assign lopt_1 = \<const0> ;
  assign of_PipeRun_carry_3 = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299
   (of_PipeRun_carry_4,
    ex_is_multi_or_load_instr_reg,
    of_PipeRun_carry_5,
    lopt,
    lopt_1);
  output of_PipeRun_carry_4;
  input ex_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_5;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire ex_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_4;
  wire of_PipeRun_carry_5;

  assign lopt_1 = \<const0> ;
  assign of_PipeRun_carry_4 = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300
   (of_PipeRun_carry_5,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_6,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output of_PipeRun_carry_5;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_6;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_5;
  wire of_PipeRun_carry_6;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(of_PipeRun_carry_6),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,of_PipeRun_carry_5}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,mem_is_multi_or_load_instr_reg}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301
   (of_PipeRun_carry_6,
    A,
    of_PipeRun_carry_7,
    lopt,
    lopt_1);
  output of_PipeRun_carry_6;
  input A;
  input of_PipeRun_carry_7;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire A;
  wire of_PipeRun_carry_6;
  wire of_PipeRun_carry_7;

  assign lopt_1 = \<const0> ;
  assign of_PipeRun_carry_6 = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302
   (of_PipeRun_carry_7,
    of_pipe_ctrl_reg0,
    ex_branch_with_delayslot_reg,
    lopt,
    lopt_1);
  output of_PipeRun_carry_7;
  input of_pipe_ctrl_reg0;
  input ex_branch_with_delayslot_reg;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire ex_branch_with_delayslot_reg;
  wire of_PipeRun_carry_7;
  wire of_pipe_ctrl_reg0;

  assign lopt_1 = \<const0> ;
  assign of_PipeRun_carry_7 = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303
   (\Using_FPGA.Native_0 ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    E,
    mem_valid_reg,
    of_clear_MSR_BIP_hold_cmb92_out,
    of_set_MSR_IE_hold_reg,
    mem_gpr_write_reg,
    mem_gpr_write_dbg_reg,
    \Using_FPGA.Native_1 ,
    of_PipeRun_carry_9,
    mem_valid_reg_0,
    ex_valid_reg,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    p_44_out,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ,
    wb_exception_i_reg,
    Q,
    \Performance_Debug_Control.dbg_freeze_nohalt_reg ,
    \Use_Async_Reset.sync_reset_reg ,
    mem_exception_from_ex,
    ex_Take_Intr_or_Exc_reg,
    mem_valid_reg_1,
    mem_valid_reg_2,
    I0,
    ex_Interrupt_Brk_combo_reg,
    of_clear_MSR_BIP_hold_s,
    of_pause_reg,
    \ex_gpr_write_addr_reg[4] ,
    of_set_MSR_IE_hold_reg_0,
    sync_reset,
    ex_gpr_write_reg,
    mem_gpr_write,
    ex_gpr_write_dbg,
    mem_gpr_write_dbg,
    \wb_exception_kind_i_reg[28] ,
    ex_MSR_cmb2_out,
    \Using_FPGA.Native_2 ,
    lopt,
    lopt_1,
    lopt_2);
  output \Using_FPGA.Native_0 ;
  output \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  output [0:0]E;
  output mem_valid_reg;
  output of_clear_MSR_BIP_hold_cmb92_out;
  output of_set_MSR_IE_hold_reg;
  output mem_gpr_write_reg;
  output mem_gpr_write_dbg_reg;
  output \Using_FPGA.Native_1 ;
  input of_PipeRun_carry_9;
  input mem_valid_reg_0;
  input ex_valid_reg;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input p_44_out;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  input wb_exception_i_reg;
  input [2:0]Q;
  input \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  input \Use_Async_Reset.sync_reset_reg ;
  input mem_exception_from_ex;
  input ex_Take_Intr_or_Exc_reg;
  input mem_valid_reg_1;
  input mem_valid_reg_2;
  input I0;
  input ex_Interrupt_Brk_combo_reg;
  input of_clear_MSR_BIP_hold_s;
  input of_pause_reg;
  input \ex_gpr_write_addr_reg[4] ;
  input of_set_MSR_IE_hold_reg_0;
  input sync_reset;
  input ex_gpr_write_reg;
  input mem_gpr_write;
  input ex_gpr_write_dbg;
  input mem_gpr_write_dbg;
  input \wb_exception_kind_i_reg[28] ;
  input [0:0]ex_MSR_cmb2_out;
  input \Using_FPGA.Native_2 ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire I0;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire [2:0]Q;
  wire \Use_Async_Reset.sync_reset_reg ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire ex_Interrupt_Brk_combo_reg;
  wire [0:0]ex_MSR_cmb2_out;
  wire ex_Take_Intr_or_Exc_reg;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_dbg;
  wire ex_gpr_write_reg;
  wire ex_valid_reg;
  wire mem_exception_from_ex;
  wire mem_gpr_write;
  wire mem_gpr_write_dbg;
  wire mem_gpr_write_dbg_reg;
  wire mem_gpr_write_reg;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_valid_reg_2;
  wire of_PipeRun_carry_9;
  wire of_clear_MSR_BIP_hold_cmb92_out;
  wire of_clear_MSR_BIP_hold_s;
  wire of_pause_reg;
  wire of_set_MSR_IE_hold_reg;
  wire of_set_MSR_IE_hold_reg_0;
  wire p_44_out;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;

  assign \Using_FPGA.Native_0  = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFDF55FFFF0000)) 
    \Performance_Debug_Control.ex_dbg_pc_hit_i_i_1 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(mem_valid_reg_0),
        .I2(ex_valid_reg),
        .I3(\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ),
        .I4(p_44_out),
        .I5(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ),
        .O(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ));
  LUT4 #(
    .INIT(16'h4540)) 
    \Using_FPGA.Native_i_1__183 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(ex_MSR_cmb2_out),
        .I2(\Using_FPGA.Native_0 ),
        .I3(\Using_FPGA.Native_2 ),
        .O(\Using_FPGA.Native_1 ));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \Using_FPGA.Native_i_1__6 
       (.I0(I0),
        .I1(ex_Interrupt_Brk_combo_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_clear_MSR_BIP_hold_s),
        .I4(of_pause_reg),
        .O(of_clear_MSR_BIP_hold_cmb92_out));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_gpr_write_dbg_i_1
       (.I0(ex_gpr_write_dbg),
        .I1(\Using_FPGA.Native_0 ),
        .I2(mem_gpr_write_dbg),
        .O(mem_gpr_write_dbg_reg));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_gpr_write_i_1
       (.I0(ex_gpr_write_reg),
        .I1(\Using_FPGA.Native_0 ),
        .I2(mem_gpr_write),
        .O(mem_gpr_write_reg));
  LUT6 #(
    .INIT(64'h0000FF7F00000000)) 
    \mem_pc_i[0]_i_1 
       (.I0(wb_exception_i_reg),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .I5(\Using_FPGA.Native_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h02000A0002AA0A00)) 
    mem_valid_i_1
       (.I0(\Use_Async_Reset.sync_reset_reg ),
        .I1(mem_exception_from_ex),
        .I2(ex_Take_Intr_or_Exc_reg),
        .I3(\Using_FPGA.Native_0 ),
        .I4(mem_valid_reg_1),
        .I5(mem_valid_reg_2),
        .O(mem_valid_reg));
  LUT6 #(
    .INIT(64'h0000000000FF0020)) 
    of_set_MSR_IE_hold_i_1
       (.I0(\ex_gpr_write_addr_reg[4] ),
        .I1(ex_Interrupt_Brk_combo_reg),
        .I2(\Using_FPGA.Native_0 ),
        .I3(of_pause_reg),
        .I4(of_set_MSR_IE_hold_reg_0),
        .I5(sync_reset),
        .O(of_set_MSR_IE_hold_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304
   (of_PipeRun_carry_9,
    \Using_FPGA.Native_0 ,
    ex_branch_with_delayslot_reg,
    of_PipeRun_carry_10,
    ex_jump_hold,
    ex_mbar_stall_no_sleep_1,
    ex_first_cycle,
    ex_Take_Intr_or_Exc_reg,
    ex_mbar_decode,
    ex_mbar_sleep,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output of_PipeRun_carry_9;
  output \Using_FPGA.Native_0 ;
  input ex_branch_with_delayslot_reg;
  input of_PipeRun_carry_10;
  input ex_jump_hold;
  input ex_mbar_stall_no_sleep_1;
  input ex_first_cycle;
  input ex_Take_Intr_or_Exc_reg;
  input ex_mbar_decode;
  input ex_mbar_sleep;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Using_FPGA.Native_0 ;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_first_cycle;
  wire ex_jump_hold;
  wire ex_mbar_decode;
  wire ex_mbar_sleep;
  wire ex_mbar_stall_no_sleep_1;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire of_PipeRun_carry_10;
  wire of_PipeRun_carry_9;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_8;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(of_PipeRun_carry_10),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,of_PipeRun_carry_9}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_9,\^lopt_6 ,\^lopt_3 ,ex_branch_with_delayslot_reg}));
  LUT6 #(
    .INIT(64'h00000000FFABFFFF)) 
    \Using_FPGA.Native_i_2__6 
       (.I0(ex_jump_hold),
        .I1(ex_mbar_stall_no_sleep_1),
        .I2(ex_first_cycle),
        .I3(ex_Take_Intr_or_Exc_reg),
        .I4(ex_mbar_decode),
        .I5(ex_mbar_sleep),
        .O(\Using_FPGA.Native_0 ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305
   (of_PipeRun_carry_10,
    \Using_LWX_SWX_instr.ex_reservation_reg ,
    mem_valid_reg,
    icache_idle,
    ex_write_icache_done_i,
    ex_Write_ICache_i,
    ex_valid_reg,
    ex_Take_Intr_or_Exc_reg,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    ex_Interrupt_Brk_combo_reg,
    lopt,
    lopt_1,
    lopt_2);
  output of_PipeRun_carry_10;
  output \Using_LWX_SWX_instr.ex_reservation_reg ;
  input mem_valid_reg;
  input icache_idle;
  input ex_write_icache_done_i;
  input ex_Write_ICache_i;
  input ex_valid_reg;
  input ex_Take_Intr_or_Exc_reg;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input ex_Interrupt_Brk_combo_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg ;
  wire ex_Interrupt_Brk_combo_reg;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_Write_ICache_i;
  wire ex_valid_reg;
  wire ex_write_icache_done_i;
  wire icache_idle;
  wire mem_valid_reg;
  wire of_PipeRun_carry_10;
  wire [1:1]of_pipe_ctrl;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = of_pipe_ctrl;
  assign of_PipeRun_carry_10 = lopt;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \Using_FPGA.Native_i_1__5 
       (.I0(icache_idle),
        .I1(ex_write_icache_done_i),
        .I2(ex_Write_ICache_i),
        .I3(\Using_LWX_SWX_instr.ex_reservation_reg ),
        .O(of_pipe_ctrl));
  LUT5 #(
    .INIT(32'hFFFFDDFD)) 
    Write_Strobe_INST_0_i_1
       (.I0(ex_valid_reg),
        .I1(ex_Take_Intr_or_Exc_reg),
        .I2(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .I3(\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .I4(ex_Interrupt_Brk_combo_reg),
        .O(\Using_LWX_SWX_instr.ex_reservation_reg ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306
   (use_Reg_Neg_S_reg,
    ex_write_icache_done_i_reg,
    ex_jump_nodelay_reg,
    of_read_imm_reg_ii_reg,
    of_Take_Interrupt_hold_reg,
    \Using_FPGA.Native_0 ,
    of_PipeRun_carry_1,
    ex_write_icache_done_i,
    icache_idle,
    ex_valid_reg,
    ex_Write_ICache_i,
    ex_jump_nodelay_reg_0,
    of_Take_Interrupt,
    ex_jump,
    of_branch_with_delayslot118_out,
    if_missed_fetch_reg,
    sync_reset,
    wb_exception_i_reg,
    mem_exception_from_ex,
    mem_valid_reg,
    ex_valid_reg_0,
    LOCKSTEP_Master_Out,
    of_read_imm_reg_ii,
    ex_jump_nodelay_reg_1,
    \Using_FPGA.Native_1 ,
    of_Take_Interrupt_hold,
    of_pause,
    \wb_exception_kind_i_reg[28] ,
    ex_MSR_cmb2_out,
    of_MSR,
    lopt,
    lopt_1,
    lopt_2);
  output use_Reg_Neg_S_reg;
  output ex_write_icache_done_i_reg;
  output ex_jump_nodelay_reg;
  output of_read_imm_reg_ii_reg;
  output of_Take_Interrupt_hold_reg;
  output \Using_FPGA.Native_0 ;
  input of_PipeRun_carry_1;
  input ex_write_icache_done_i;
  input icache_idle;
  input ex_valid_reg;
  input ex_Write_ICache_i;
  input ex_jump_nodelay_reg_0;
  input of_Take_Interrupt;
  input ex_jump;
  input of_branch_with_delayslot118_out;
  input if_missed_fetch_reg;
  input sync_reset;
  input wb_exception_i_reg;
  input mem_exception_from_ex;
  input mem_valid_reg;
  input ex_valid_reg_0;
  input [0:0]LOCKSTEP_Master_Out;
  input of_read_imm_reg_ii;
  input ex_jump_nodelay_reg_1;
  input \Using_FPGA.Native_1 ;
  input of_Take_Interrupt_hold;
  input of_pause;
  input \wb_exception_kind_i_reg[28] ;
  input [0:0]ex_MSR_cmb2_out;
  input [0:0]of_MSR;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire [0:0]LOCKSTEP_Master_Out;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_i_1__22_n_0 ;
  wire [0:0]ex_MSR_cmb2_out;
  wire ex_Write_ICache_i;
  wire ex_jump;
  wire ex_jump_nodelay_reg;
  wire ex_jump_nodelay_reg_0;
  wire ex_jump_nodelay_reg_1;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire ex_write_icache_done_i;
  wire ex_write_icache_done_i_reg;
  wire icache_idle;
  wire if_missed_fetch_reg;
  wire mem_exception_from_ex;
  wire mem_valid_reg;
  wire [0:0]of_MSR;
  wire of_PipeRun_carry_1;
  wire of_Take_Interrupt;
  wire of_Take_Interrupt_hold;
  wire of_Take_Interrupt_hold_reg;
  wire of_branch_with_delayslot118_out;
  wire of_pause;
  wire of_read_imm_reg_ii;
  wire of_read_imm_reg_ii_i_2_n_0;
  wire of_read_imm_reg_ii_reg;
  wire sync_reset;
  wire use_Reg_Neg_S_reg;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;

  assign lopt_1 = \<const0> ;
  assign lopt_2 = \Using_FPGA.Native_i_1__22_n_0 ;
  assign use_Reg_Neg_S_reg = lopt;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h4540)) 
    \Using_FPGA.Native_i_1__182 
       (.I0(\wb_exception_kind_i_reg[28] ),
        .I1(ex_MSR_cmb2_out),
        .I2(use_Reg_Neg_S_reg),
        .I3(of_MSR),
        .O(\Using_FPGA.Native_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__22 
       (.I0(of_pause),
        .O(\Using_FPGA.Native_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CACADAFA)) 
    ex_jump_nodelay_i_1
       (.I0(ex_jump_nodelay_reg_0),
        .I1(of_Take_Interrupt),
        .I2(use_Reg_Neg_S_reg),
        .I3(ex_jump),
        .I4(of_branch_with_delayslot118_out),
        .I5(if_missed_fetch_reg),
        .O(ex_jump_nodelay_reg));
  LUT5 #(
    .INIT(32'h44544444)) 
    ex_write_icache_done_i_i_1
       (.I0(use_Reg_Neg_S_reg),
        .I1(ex_write_icache_done_i),
        .I2(icache_idle),
        .I3(ex_valid_reg),
        .I4(ex_Write_ICache_i),
        .O(ex_write_icache_done_i_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    of_Take_Interrupt_hold_i_1
       (.I0(of_Take_Interrupt_hold),
        .I1(of_Take_Interrupt),
        .I2(use_Reg_Neg_S_reg),
        .I3(sync_reset),
        .O(of_Take_Interrupt_hold_reg));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    of_read_imm_reg_ii_i_1
       (.I0(sync_reset),
        .I1(of_read_imm_reg_ii_i_2_n_0),
        .I2(wb_exception_i_reg),
        .I3(mem_exception_from_ex),
        .I4(mem_valid_reg),
        .I5(ex_valid_reg_0),
        .O(of_read_imm_reg_ii_reg));
  LUT6 #(
    .INIT(64'hFBFBFBABFBFBFBFB)) 
    of_read_imm_reg_ii_i_2
       (.I0(LOCKSTEP_Master_Out),
        .I1(of_read_imm_reg_ii),
        .I2(use_Reg_Neg_S_reg),
        .I3(of_Take_Interrupt),
        .I4(ex_jump_nodelay_reg_1),
        .I5(\Using_FPGA.Native_1 ),
        .O(of_read_imm_reg_ii_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307
   (of_PipeRun_carry_1,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_2,
    lopt,
    lopt_1,
    lopt_2);
  output of_PipeRun_carry_1;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_2;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire lopt_3;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_1;
  wire of_PipeRun_carry_2;
  wire [3:2]\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = lopt_2;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(of_PipeRun_carry_2),
        .CO({\NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED [3:2],\^lopt_1 ,of_PipeRun_carry_1}),
        .CYINIT(1'b0),
        .DI({\NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED [3:2],\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED [3:2],lopt_3,mem_is_multi_or_load_instr_reg}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_495
   (ex_pre_alu_carry,
    muxcy_sel,
    muxcy_di,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9);
  output ex_pre_alu_carry;
  input muxcy_sel;
  input muxcy_di;
  input \Using_FPGA.Native_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;

  wire \Using_FPGA.Native_0 ;
  wire ex_pre_alu_carry;
  wire \^lopt_1 ;
  wire lopt_10;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire muxcy_di;
  wire muxcy_sel;
  wire [2:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = lopt_10;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,ex_pre_alu_carry}),
        .CYINIT(\Using_FPGA.Native_0 ),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,muxcy_di}),
        .O({lopt_10,\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [2:0]}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,muxcy_sel}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_496
   (ex_alu_carryin,
    ex_pre_alu_carry,
    lopt,
    lopt_1,
    lopt_2);
  output ex_alu_carryin;
  input ex_pre_alu_carry;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire \<const1> ;
  wire ex_alu_carryin;
  wire ex_pre_alu_carry;

  assign ex_alu_carryin = lopt;
  assign lopt_1 = \<const0> ;
  assign lopt_2 = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509
   (CI,
    \wb_exception_kind_i_reg[28] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output CI;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire CI;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire [0:0]\wb_exception_kind_i_reg[28] ;
  wire [0:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,CI}),
        .CYINIT(1'b1),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [0]}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,\wb_exception_kind_i_reg[28] }));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6
   (word_is_valid,
    \Using_FPGA.Native_0 ,
    Carry_OUT,
    lopt,
    lopt_1);
  output word_is_valid;
  input \Using_FPGA.Native_0 ;
  input Carry_OUT;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire Carry_OUT;
  wire \Using_FPGA.Native_0 ;
  wire word_is_valid;

  assign lopt_1 = \<const0> ;
  assign word_is_valid = lopt;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604
   (zero_CI_0,
    EX_Op1_CMP_Equal,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output zero_CI_0;
  input EX_Op1_CMP_Equal;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  output lopt_5;
  input lopt_6;

  wire EX_Op1_CMP_Equal;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire zero_CI_0;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign lopt = \^lopt_1 ;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_5 = \^lopt_6 ;
  assign lopt_7 = lopt_6;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(1'b0),
        .CO({\^lopt_6 ,\^lopt_4 ,\^lopt_1 ,zero_CI_0}),
        .CYINIT(1'b1),
        .DI({\^lopt_2 ,\^lopt_2 ,\^lopt_2 ,1'b0}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_7,\^lopt_5 ,\^lopt_3 ,EX_Op1_CMP_Equal}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605
   (zero_CI_1,
    \Zero_Detecting[0].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    zero_CI_0,
    lopt);
  output zero_CI_1;
  input \Zero_Detecting[0].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_0;
  input lopt;

  wire EX_Op1_CMP_Equal_n;
  wire \Zero_Detecting[0].nibble_Zero_reg ;
  wire zero_CI_0;
  wire zero_CI_1;

  assign zero_CI_1 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606
   (zero_CI_2,
    S,
    EX_Op1_CMP_Equal_n,
    zero_CI_1,
    lopt);
  output zero_CI_2;
  input S;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_1;
  input lopt;

  wire EX_Op1_CMP_Equal_n;
  wire S;
  wire zero_CI_1;
  wire zero_CI_2;

  assign zero_CI_2 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607
   (zero_CI_3,
    \Zero_Detecting[2].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    zero_CI_2,
    lopt);
  output zero_CI_3;
  input \Zero_Detecting[2].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_2;
  input lopt;

  wire EX_Op1_CMP_Equal_n;
  wire \Zero_Detecting[2].nibble_Zero_reg ;
  wire zero_CI_2;
  wire zero_CI_3;

  assign zero_CI_3 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608
   (zero_CI_4,
    \Zero_Detecting[3].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    zero_CI_3,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6);
  output zero_CI_4;
  input \Zero_Detecting[3].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_3;
  output lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  output lopt_4;
  input lopt_5;
  input lopt_6;

  wire EX_Op1_CMP_Equal_n;
  wire \Zero_Detecting[3].nibble_Zero_reg ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire lopt_7;
  wire zero_CI_3;
  wire zero_CI_4;
  wire [3:0]\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_4  = lopt_3;
  assign \^lopt_6  = lopt_5;
  assign lopt = \^lopt_1 ;
  assign lopt_2 = \^lopt_3 ;
  assign lopt_4 = \^lopt_5 ;
  assign lopt_7 = lopt_6;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_CARRY4 
       (.CI(zero_CI_3),
        .CO({\^lopt_5 ,\^lopt_3 ,\^lopt_1 ,zero_CI_4}),
        .CYINIT(1'b0),
        .DI({\^lopt_6 ,EX_Op1_CMP_Equal_n,EX_Op1_CMP_Equal_n,EX_Op1_CMP_Equal_n}),
        .O(\NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED [3:0]),
        .S({lopt_7,\^lopt_4 ,\^lopt_2 ,\Zero_Detecting[3].nibble_Zero_reg }));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609
   (zero_CI_5,
    \Zero_Detecting[4].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    zero_CI_4,
    lopt);
  output zero_CI_5;
  input \Zero_Detecting[4].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_4;
  input lopt;

  wire EX_Op1_CMP_Equal_n;
  wire \Zero_Detecting[4].nibble_Zero_reg ;
  wire zero_CI_4;
  wire zero_CI_5;

  assign zero_CI_5 = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610
   (EX_Op1_Zero,
    \Zero_Detecting[5].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    zero_CI_5,
    lopt);
  output EX_Op1_Zero;
  input \Zero_Detecting[5].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input zero_CI_5;
  input lopt;

  wire EX_Op1_CMP_Equal_n;
  wire EX_Op1_Zero;
  wire \Zero_Detecting[5].nibble_Zero_reg ;
  wire zero_CI_5;

  assign EX_Op1_Zero = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_690
   (CI,
    EX_Use_Carry,
    DI,
    ex_alu_carryin,
    lopt);
  output CI;
  input EX_Use_Carry;
  input DI;
  input ex_alu_carryin;
  input lopt;

  wire CI;
  wire DI;
  wire EX_Use_Carry;
  wire ex_alu_carryin;

  assign CI = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7
   (icache_data_strobe,
    word_is_valid,
    A__0,
    lopt,
    lopt_1,
    lopt_2);
  output icache_data_strobe;
  input word_is_valid;
  input A__0;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const1> ;
  wire A__0;
  wire S;
  wire icache_data_strobe;
  wire word_is_valid;

  assign icache_data_strobe = lopt;
  assign lopt_1 = \<const1> ;
  assign lopt_2 = S;
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__197 
       (.I0(A__0),
        .O(S));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_783
   (CI,
    EX_CMP_Op_reg,
    EX_Unsigned_Op,
    LO,
    lopt);
  output CI;
  input EX_CMP_Op_reg;
  input EX_Unsigned_Op;
  input LO;
  input lopt;

  wire CI;
  wire EX_CMP_Op_reg;
  wire EX_Unsigned_Op;
  wire LO;

  assign CI = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8
   (carry_chain_4,
    S,
    carry_chain_5,
    lopt,
    lopt_1);
  output carry_chain_4;
  input S;
  input carry_chain_5;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire S;
  wire carry_chain_4;
  wire carry_chain_5;

  assign carry_chain_4 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9
   (carry_chain_3,
    \Comp_Carry_Chain[1].carry_sel_reg ,
    carry_chain_4,
    lopt,
    lopt_1);
  output carry_chain_3;
  input \Comp_Carry_Chain[1].carry_sel_reg ;
  input carry_chain_4;
  input lopt;
  output lopt_1;

  wire \<const0> ;
  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire carry_chain_3;
  wire carry_chain_4;

  assign carry_chain_3 = lopt;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY
   (O56_out,
    Q,
    LO);
  output O56_out;
  input [0:0]Q;
  input LO;

  wire LO;
  wire O56_out;
  wire [0:0]Q;
  wire [3:0]\NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I2_CARRY4 
       (.CI(LO),
        .CO(\NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED [3:1],O56_out}),
        .S({\NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED [3:1],Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466
   (LO,
    \if_pc_reg[10] ,
    Q,
    \if_pc_reg[11] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[10] ;
  input [0:0]Q;
  input \if_pc_reg[11] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[10] ;
  wire \if_pc_reg[11] ;

  assign LO = lopt;
  assign \if_pc_reg[10]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467
   (LO,
    \if_pc_reg[11] ,
    Q,
    \if_pc_reg[12] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[11] ;
  input [0:0]Q;
  input \if_pc_reg[12] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[11] ;
  wire \if_pc_reg[12] ;

  assign LO = lopt;
  assign \if_pc_reg[11]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468
   (LO,
    \if_pc_reg[12] ,
    Q,
    \if_pc_reg[13] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[12] ;
  input [0:0]Q;
  input \if_pc_reg[13] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[12] ;
  wire \if_pc_reg[13] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[13] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[12] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469
   (LO,
    \if_pc_reg[13] ,
    Q,
    \if_pc_reg[14] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[13] ;
  input [0:0]Q;
  input \if_pc_reg[14] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[13] ;
  wire \if_pc_reg[14] ;

  assign LO = lopt;
  assign \if_pc_reg[13]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470
   (LO,
    \if_pc_reg[14] ,
    Q,
    \if_pc_reg[15] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[14] ;
  input [0:0]Q;
  input \if_pc_reg[15] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[14] ;
  wire \if_pc_reg[15] ;

  assign LO = lopt;
  assign \if_pc_reg[14]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471
   (LO,
    \if_pc_reg[15] ,
    Q,
    \if_pc_reg[16] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[15] ;
  input [0:0]Q;
  input \if_pc_reg[16] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[15] ;
  wire \if_pc_reg[16] ;

  assign LO = lopt;
  assign \if_pc_reg[15]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472
   (LO,
    \if_pc_reg[16] ,
    Q,
    \if_pc_reg[17] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[16] ;
  input [0:0]Q;
  input \if_pc_reg[17] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[16] ;
  wire \if_pc_reg[17] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[17] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[16] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473
   (LO,
    \if_pc_reg[17] ,
    Q,
    \if_pc_reg[18] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[17] ;
  input [0:0]Q;
  input \if_pc_reg[18] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[17] ;
  wire \if_pc_reg[18] ;

  assign LO = lopt;
  assign \if_pc_reg[17]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474
   (LO,
    \if_pc_reg[18] ,
    Q,
    \if_pc_reg[19] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[18] ;
  input [0:0]Q;
  input \if_pc_reg[19] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[18] ;
  wire \if_pc_reg[19] ;

  assign LO = lopt;
  assign \if_pc_reg[18]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475
   (LO,
    \if_pc_reg[19] ,
    Q,
    \if_pc_reg[20] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[19] ;
  input [0:0]Q;
  input \if_pc_reg[20] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[19] ;
  wire \if_pc_reg[20] ;

  assign LO = lopt;
  assign \if_pc_reg[19]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476
   (LO,
    \if_pc_reg[1] ,
    Q,
    \if_pc_reg[2] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[1] ;
  input [0:0]Q;
  input \if_pc_reg[2] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[1] ;
  wire \if_pc_reg[2] ;

  assign LO = lopt;
  assign \if_pc_reg[1]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477
   (LO,
    \if_pc_reg[20] ,
    Q,
    \if_pc_reg[21] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[20] ;
  input [0:0]Q;
  input \if_pc_reg[21] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[20] ;
  wire \if_pc_reg[21] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[21] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[20] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478
   (LO,
    \if_pc_reg[21] ,
    Q,
    \if_pc_reg[22] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[21] ;
  input [0:0]Q;
  input \if_pc_reg[22] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[21] ;
  wire \if_pc_reg[22] ;

  assign LO = lopt;
  assign \if_pc_reg[21]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479
   (LO,
    \if_pc_reg[22] ,
    Q,
    \if_pc_reg[23] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[22] ;
  input [0:0]Q;
  input \if_pc_reg[23] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[22] ;
  wire \if_pc_reg[23] ;

  assign LO = lopt;
  assign \if_pc_reg[22]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480
   (LO,
    \if_pc_reg[23] ,
    Q,
    \if_pc_reg[24] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[23] ;
  input [0:0]Q;
  input \if_pc_reg[24] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[23] ;
  wire \if_pc_reg[24] ;

  assign LO = lopt;
  assign \if_pc_reg[23]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481
   (LO,
    \if_pc_reg[24] ,
    Q,
    \if_pc_reg[25] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[24] ;
  input [0:0]Q;
  input \if_pc_reg[25] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[24] ;
  wire \if_pc_reg[25] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[25] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[24] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482
   (LO,
    \if_pc_reg[25] ,
    Q,
    \if_pc_reg[26] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[25] ;
  input [0:0]Q;
  input \if_pc_reg[26] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[25] ;
  wire \if_pc_reg[26] ;

  assign LO = lopt;
  assign \if_pc_reg[25]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483
   (LO,
    \if_pc_reg[26] ,
    Q,
    \if_pc_reg[27] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[26] ;
  input [0:0]Q;
  input \if_pc_reg[27] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[26] ;
  wire \if_pc_reg[27] ;

  assign LO = lopt;
  assign \if_pc_reg[26]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484
   (LO,
    \if_pc_reg[27] ,
    Q,
    \if_pc_reg[28] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[27] ;
  input [0:0]Q;
  input \if_pc_reg[28] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[27] ;
  wire \if_pc_reg[28] ;

  assign LO = lopt;
  assign \if_pc_reg[27]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485
   (LO,
    \if_pc_reg[28] ,
    Q,
    \if_pc_reg[29] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[28] ;
  input [0:0]Q;
  input \if_pc_reg[29] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[28] ;
  wire \if_pc_reg[29] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[29] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[28] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486
   (LO,
    O,
    Q,
    CI,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output O;
  input [0:0]Q;
  input CI;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire CI;
  wire LO;
  wire O;
  wire [0:0]Q;

  assign LO = lopt;
  assign O = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487
   (LO,
    \if_pc_reg[2] ,
    Q,
    \if_pc_reg[3] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[2] ;
  input [0:0]Q;
  input \if_pc_reg[3] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[2] ;
  wire \if_pc_reg[3] ;

  assign LO = lopt;
  assign \if_pc_reg[2]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488
   (LO,
    \if_pc_reg[3] ,
    Q,
    \if_pc_reg[4] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[3] ;
  input [0:0]Q;
  input \if_pc_reg[4] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[3] ;
  wire \if_pc_reg[4] ;

  assign LO = lopt;
  assign \if_pc_reg[3]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489
   (LO,
    \if_pc_reg[4] ,
    Q,
    \if_pc_reg[5] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[4] ;
  input [0:0]Q;
  input \if_pc_reg[5] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[4] ;
  wire \if_pc_reg[5] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[5] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[4] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490
   (LO,
    \if_pc_reg[5] ,
    Q,
    \if_pc_reg[6] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[5] ;
  input [0:0]Q;
  input \if_pc_reg[6] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[5] ;
  wire \if_pc_reg[6] ;

  assign LO = lopt;
  assign \if_pc_reg[5]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491
   (LO,
    \if_pc_reg[6] ,
    Q,
    \if_pc_reg[7] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[6] ;
  input [0:0]Q;
  input \if_pc_reg[7] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[6] ;
  wire \if_pc_reg[7] ;

  assign LO = lopt;
  assign \if_pc_reg[6]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492
   (LO,
    \if_pc_reg[7] ,
    Q,
    \if_pc_reg[8] ,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[7] ;
  input [0:0]Q;
  input \if_pc_reg[8] ;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[7] ;
  wire \if_pc_reg[8] ;

  assign LO = lopt;
  assign \if_pc_reg[7]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493
   (LO,
    \if_pc_reg[8] ,
    Q,
    \if_pc_reg[9] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output \if_pc_reg[8] ;
  input [0:0]Q;
  input \if_pc_reg[9] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[8] ;
  wire \if_pc_reg[9] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\if_pc_reg[9] ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,1'b0}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\if_pc_reg[8] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,Q}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494
   (LO,
    \if_pc_reg[9] ,
    Q,
    CI,
    lopt,
    lopt_1,
    lopt_2);
  output LO;
  output \if_pc_reg[9] ;
  input [0:0]Q;
  input CI;
  input lopt;
  output lopt_1;
  input lopt_2;

  wire \<const0> ;
  wire CI;
  wire LO;
  wire [0:0]Q;
  wire \if_pc_reg[9] ;

  assign LO = lopt;
  assign \if_pc_reg[9]  = lopt_2;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510
   (\LOCKSTEP_Out_reg[3007] ,
    addr_AddSub_31,
    LO);
  output [0:0]\LOCKSTEP_Out_reg[3007] ;
  input addr_AddSub_31;
  input LO;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3007] ;
  wire addr_AddSub_31;
  wire [3:0]\NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I2_CARRY4 
       (.CI(LO),
        .CO(\NLW_Using_FPGA.Native_I2_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_Using_FPGA.Native_I2_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_Using_FPGA.Native_I2_CARRY4_O_UNCONNECTED [3:1],\LOCKSTEP_Out_reg[3007] }),
        .S({\NLW_Using_FPGA.Native_I2_CARRY4_S_UNCONNECTED [3:1],addr_AddSub_31}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512
   (LO,
    \LOCKSTEP_Out_reg[3017] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3017] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3017] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3017]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515
   (LO,
    \LOCKSTEP_Out_reg[3018] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3018] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3018] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3018]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518
   (LO,
    \LOCKSTEP_Out_reg[3019] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3019] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3019] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native_0 ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,\Using_FPGA.Native }),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\LOCKSTEP_Out_reg[3019] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521
   (LO,
    \LOCKSTEP_Out_reg[3020] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3020] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3020] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3020]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524
   (LO,
    \LOCKSTEP_Out_reg[3021] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3021] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3021] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3021]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527
   (LO,
    \LOCKSTEP_Out_reg[3022] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3022] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3022] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3022]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530
   (\data_rd_reg_reg[16] ,
    \LOCKSTEP_Out_reg[3023] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output [0:0]\data_rd_reg_reg[16] ;
  output [0:0]\LOCKSTEP_Out_reg[3023] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3023] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[16] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire read_register_MSR_1_reg;
  wire [16:16]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[16]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3023] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,wb_excep_return_addr}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[16]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3023] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[16] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533
   (\data_rd_reg_reg[17] ,
    \LOCKSTEP_Out_reg[3024] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[17] ;
  output [0:0]\LOCKSTEP_Out_reg[3024] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3024] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[17] ;
  wire read_register_MSR_1_reg;
  wire [17:17]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[17]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3024] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[17]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3024] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[17] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536
   (\data_rd_reg_reg[18] ,
    \LOCKSTEP_Out_reg[3025] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[18] ;
  output [0:0]\LOCKSTEP_Out_reg[3025] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3025] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[18] ;
  wire read_register_MSR_1_reg;
  wire [18:18]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[18]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3025] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[18]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3025] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[18] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539
   (\data_rd_reg_reg[19] ,
    \LOCKSTEP_Out_reg[3026] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[19] ;
  output [0:0]\LOCKSTEP_Out_reg[3026] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3026] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[19] ;
  wire read_register_MSR_1_reg;
  wire [19:19]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[19]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3026] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[19]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3026] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[19] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542
   (LO,
    \LOCKSTEP_Out_reg[3008] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3008] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3008] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3008]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545
   (\data_rd_reg_reg[20] ,
    \LOCKSTEP_Out_reg[3027] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output [0:0]\data_rd_reg_reg[20] ;
  output [0:0]\LOCKSTEP_Out_reg[3027] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3027] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[20] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire read_register_MSR_1_reg;
  wire [20:20]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[20]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3027] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,wb_excep_return_addr}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[20]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3027] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[20] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548
   (\data_rd_reg_reg[21] ,
    \LOCKSTEP_Out_reg[3028] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[21] ;
  output [0:0]\LOCKSTEP_Out_reg[3028] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3028] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[21] ;
  wire read_register_MSR_1_reg;
  wire [21:21]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[21]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3028] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[21]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3028] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[21] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551
   (\data_rd_reg_reg[22] ,
    \LOCKSTEP_Out_reg[3029] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[22] ;
  output [0:0]\LOCKSTEP_Out_reg[3029] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3029] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[22] ;
  wire read_register_MSR_1_reg;
  wire [22:22]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[22]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3029] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[22]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3029] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[22] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554
   (\data_rd_reg_reg[23] ,
    \LOCKSTEP_Out_reg[3030] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[23] ;
  output [0:0]\LOCKSTEP_Out_reg[3030] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3030] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[23] ;
  wire read_register_MSR_1_reg;
  wire [23:23]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_read_msb_doublet_sel_reg;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    \Trace_New_Reg_Value[23]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(WB_Byte_Access),
        .I3(wb_read_msb_doublet_sel_reg),
        .I4(Q),
        .O(\LOCKSTEP_Out_reg[3030] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[23]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3030] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[23] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557
   (\data_rd_reg_reg[24] ,
    \LOCKSTEP_Out_reg[3031] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    \wb_MSR_i_reg[24] ,
    read_register_MSR_1_reg,
    DI,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output [0:0]\data_rd_reg_reg[24] ;
  output [0:0]\LOCKSTEP_Out_reg[3031] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]\wb_MSR_i_reg[24] ;
  input read_register_MSR_1_reg;
  input DI;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3031] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[24] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire read_register_MSR_1_reg;
  wire [0:0]\wb_MSR_i_reg[24] ;
  wire [24:24]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[24]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3031] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,wb_excep_return_addr}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \data_rd_reg[24]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3031] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(\wb_MSR_i_reg[24] ),
        .I4(read_register_MSR_1_reg),
        .I5(DI),
        .O(\data_rd_reg_reg[24] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560
   (\data_rd_reg_reg[25] ,
    \LOCKSTEP_Out_reg[3032] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[25] ;
  output [0:0]\LOCKSTEP_Out_reg[3032] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3032] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[25] ;
  wire read_register_MSR_1_reg;
  wire [25:25]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[25]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3032] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[25]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3032] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[25] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563
   (\data_rd_reg_reg[26] ,
    \LOCKSTEP_Out_reg[3033] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    \wb_MSR_i_reg[26] ,
    read_register_MSR_1_reg,
    DI,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[26] ;
  output [0:0]\LOCKSTEP_Out_reg[3033] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]\wb_MSR_i_reg[26] ;
  input read_register_MSR_1_reg;
  input DI;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3033] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[26] ;
  wire read_register_MSR_1_reg;
  wire [0:0]\wb_MSR_i_reg[26] ;
  wire [26:26]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[26]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3033] ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \data_rd_reg[26]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3033] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(\wb_MSR_i_reg[26] ),
        .I4(read_register_MSR_1_reg),
        .I5(DI),
        .O(\data_rd_reg_reg[26] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566
   (\data_rd_reg_reg[27] ,
    \LOCKSTEP_Out_reg[3034] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[27] ;
  output [0:0]\LOCKSTEP_Out_reg[3034] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3034] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[27] ;
  wire read_register_MSR_1_reg;
  wire [27:27]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[27]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3034] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[27]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3034] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[27] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569
   (\data_rd_reg_reg[28] ,
    \LOCKSTEP_Out_reg[3035] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    \wb_MSR_i_reg[28] ,
    read_register_MSR_1_reg,
    DI,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output [0:0]\data_rd_reg_reg[28] ;
  output [0:0]\LOCKSTEP_Out_reg[3035] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]\wb_MSR_i_reg[28] ;
  input read_register_MSR_1_reg;
  input DI;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3035] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[28] ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire read_register_MSR_1_reg;
  wire [0:0]\wb_MSR_i_reg[28] ;
  wire [28:28]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[28]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3035] ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,wb_excep_return_addr}),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \data_rd_reg[28]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3035] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(\wb_MSR_i_reg[28] ),
        .I4(read_register_MSR_1_reg),
        .I5(DI),
        .O(\data_rd_reg_reg[28] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572
   (\data_rd_reg_reg[29] ,
    \LOCKSTEP_Out_reg[3036] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    \wb_MSR_i_reg[29] ,
    read_register_MSR_1_reg,
    DI,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[29] ;
  output [0:0]\LOCKSTEP_Out_reg[3036] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]\wb_MSR_i_reg[29] ;
  input read_register_MSR_1_reg;
  input DI;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3036] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[29] ;
  wire read_register_MSR_1_reg;
  wire [0:0]\wb_MSR_i_reg[29] ;
  wire [29:29]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[29]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3036] ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \data_rd_reg[29]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3036] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(\wb_MSR_i_reg[29] ),
        .I4(read_register_MSR_1_reg),
        .I5(DI),
        .O(\data_rd_reg_reg[29] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575
   (LO,
    \LOCKSTEP_Out_reg[3009] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3009] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3009] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3009]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578
   (\data_rd_reg_reg[30] ,
    \LOCKSTEP_Out_reg[3037] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    \wb_MSR_i_reg[30] ,
    read_register_MSR_1_reg,
    DI,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    \Using_FPGA.Native ,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[30] ;
  output [0:0]\LOCKSTEP_Out_reg[3037] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]\wb_MSR_i_reg[30] ;
  input read_register_MSR_1_reg;
  input DI;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input \Using_FPGA.Native ;
  input lopt;
  input lopt_1;

  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3037] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[30] ;
  wire read_register_MSR_1_reg;
  wire [0:0]\wb_MSR_i_reg[30] ;
  wire [30:30]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[30]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3037] ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \data_rd_reg[30]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3037] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(\wb_MSR_i_reg[30] ),
        .I4(read_register_MSR_1_reg),
        .I5(DI),
        .O(\data_rd_reg_reg[30] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581
   (\data_rd_reg_reg[31] ,
    \LOCKSTEP_Out_reg[3038] ,
    LO,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    DI,
    read_register_MSR_1_reg,
    wb_exception_i_reg,
    \wb_read_lsb_sel_reg[1] ,
    Q,
    S,
    CI,
    lopt,
    lopt_1);
  output [0:0]\data_rd_reg_reg[31] ;
  output [0:0]\LOCKSTEP_Out_reg[3038] ;
  output LO;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input DI;
  input read_register_MSR_1_reg;
  input wb_exception_i_reg;
  input \wb_read_lsb_sel_reg[1] ;
  input [0:0]Q;
  input S;
  input CI;
  input lopt;
  input lopt_1;

  wire CI;
  wire DI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3038] ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [0:0]Q;
  wire S;
  wire WB_GPR_Wr_Dbg;
  wire [0:0]\data_rd_reg_reg[31] ;
  wire read_register_MSR_1_reg;
  wire [31:31]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire \wb_read_lsb_sel_reg[1] ;

  assign LO = lopt;
  assign wb_excep_return_addr = lopt_1;
  LUT4 #(
    .INIT(16'hBBB8)) 
    \Trace_New_Reg_Value[31]_INST_0 
       (.I0(wb_excep_return_addr),
        .I1(wb_exception_i_reg),
        .I2(\wb_read_lsb_sel_reg[1] ),
        .I3(Q),
        .O(\LOCKSTEP_Out_reg[3038] ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \data_rd_reg[31]_i_1 
       (.I0(\LOCKSTEP_Out_reg[3038] ),
        .I1(WB_GPR_Wr_Dbg),
        .I2(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .I3(DI),
        .I4(read_register_MSR_1_reg),
        .O(\data_rd_reg_reg[31] ));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584
   (LO,
    \LOCKSTEP_Out_reg[3010] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3010] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3010] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3010]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587
   (LO,
    \LOCKSTEP_Out_reg[3011] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3011] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3011] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native_0 ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,\Using_FPGA.Native }),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\LOCKSTEP_Out_reg[3011] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590
   (LO,
    \LOCKSTEP_Out_reg[3012] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3012] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3012] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3012]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593
   (LO,
    \LOCKSTEP_Out_reg[3013] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3013] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3013] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3013]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596
   (LO,
    \LOCKSTEP_Out_reg[3014] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3014] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  input lopt;
  input lopt_1;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3014] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3014]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599
   (LO,
    \LOCKSTEP_Out_reg[3015] ,
    S,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3015] ;
  input S;
  input \Using_FPGA.Native ;
  input \Using_FPGA.Native_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3015] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(\Using_FPGA.Native_0 ),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,LO}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,\Using_FPGA.Native }),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\LOCKSTEP_Out_reg[3015] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602
   (LO,
    \LOCKSTEP_Out_reg[3016] ,
    S,
    \Using_FPGA.Native ,
    CI,
    lopt,
    lopt_1);
  output LO;
  output [0:0]\LOCKSTEP_Out_reg[3016] ;
  input S;
  input \Using_FPGA.Native ;
  input CI;
  input lopt;
  input lopt_1;

  wire CI;
  wire LO;
  wire [0:0]\LOCKSTEP_Out_reg[3016] ;
  wire S;
  wire \Using_FPGA.Native ;

  assign LO = lopt;
  assign \LOCKSTEP_Out_reg[3016]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_721
   (EX_CarryOut,
    \Data_Addr[9] ,
    S,
    DI,
    EX_CarryIn,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[9] ;
  input S;
  input DI;
  input EX_CarryIn;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[9] ;
  wire EX_CarryIn;
  wire EX_CarryOut;
  wire S;

  assign \Data_Addr[9]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_723
   (EX_CarryOut,
    \Data_Addr[8] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[8] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[8] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[8]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_725
   (EX_CarryOut,
    \Data_Addr[7] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[7] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[7] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[7]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_727
   (EX_CarryOut,
    \Data_Addr[6] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[6] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[6] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[6] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_729
   (EX_CarryOut,
    \Data_Addr[5] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[5] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[5] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[5]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_731
   (EX_CarryOut,
    \Data_Addr[4] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[4] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[4] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[4]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_733
   (mem_valid_req0,
    \Data_Addr[3] ,
    EX_CarryOut,
    ex_MSR,
    ex_databus_access,
    \EX_Op2_reg[0] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output mem_valid_req0;
  output [0:0]\Data_Addr[3] ;
  output EX_CarryOut;
  input [0:0]ex_MSR;
  input ex_databus_access;
  input [2:0]\EX_Op2_reg[0] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[3] ;
  wire EX_CarryOut;
  wire [2:0]\EX_Op2_reg[0] ;
  wire LO;
  wire S;
  wire [0:0]ex_MSR;
  wire ex_databus_access;
  wire mem_valid_req0;

  assign \Data_Addr[3]  = lopt_1;
  assign EX_CarryOut = lopt;
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    mem_valid_req_i_1
       (.I0(ex_MSR),
        .I1(ex_databus_access),
        .I2(\Data_Addr[3] ),
        .I3(\EX_Op2_reg[0] [1]),
        .I4(\EX_Op2_reg[0] [0]),
        .I5(\EX_Op2_reg[0] [2]),
        .O(mem_valid_req0));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_735
   (EX_CarryOut,
    \MEM_DataBus_Addr_reg[31] ,
    S,
    DI,
    EX_CarryIn,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\MEM_DataBus_Addr_reg[31] ;
  input S;
  input DI;
  input EX_CarryIn;
  input lopt;
  input lopt_1;

  wire DI;
  wire EX_CarryIn;
  wire EX_CarryOut;
  wire [0:0]\MEM_DataBus_Addr_reg[31] ;
  wire S;

  assign EX_CarryOut = lopt;
  assign \MEM_DataBus_Addr_reg[31]  = lopt_1;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_737
   (EX_CarryOut,
    \MEM_DataBus_Addr_reg[30] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\MEM_DataBus_Addr_reg[30] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire EX_CarryOut;
  wire LO;
  wire [0:0]\MEM_DataBus_Addr_reg[30] ;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\MEM_DataBus_Addr_reg[30] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_739
   (EX_CarryOut,
    \Data_Addr[2] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10);
  output EX_CarryOut;
  output [0:0]\Data_Addr[2] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;

  wire DI;
  wire [0:0]\Data_Addr[2] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire lopt_11;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;
  wire [2:2]\NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = lopt_11;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_11,\NLW_Using_FPGA.Native_I1_CARRY4_O_UNCONNECTED [2],\^lopt_10 ,\Data_Addr[2] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_741
   (EX_CarryOut,
    \Data_Addr[29] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[29] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[29] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[29]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_743
   (EX_CarryOut,
    \Data_Addr[28] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[28] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[28] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[28]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_745
   (EX_CarryOut,
    \Data_Addr[27] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[27] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[27] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[27]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_747
   (EX_CarryOut,
    \Data_Addr[26] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[26] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[26] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[26] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_749
   (EX_CarryOut,
    \Data_Addr[25] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[25] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[25] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[25]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_751
   (EX_CarryOut,
    \Data_Addr[24] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[24] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[24] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[24]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_753
   (EX_CarryOut,
    \Data_Addr[23] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[23] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[23] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[23]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_755
   (EX_CarryOut,
    \Data_Addr[22] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[22] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[22] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[22] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_757
   (EX_CarryOut,
    \Data_Addr[21] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[21] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[21] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[21]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_759
   (EX_CarryOut,
    \Data_Addr[20] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[20] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[20] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[20]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_761
   (EX_CarryOut,
    \Data_Addr[1] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[1] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[1] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[1]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_763
   (EX_CarryOut,
    \Data_Addr[19] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[19] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[19] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[19]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_765
   (EX_CarryOut,
    \Data_Addr[18] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[18] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[18] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[18] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_767
   (EX_CarryOut,
    \Data_Addr[17] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[17] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[17] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[17]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_769
   (EX_CarryOut,
    \Data_Addr[16] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[16] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[16] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[16]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_771
   (EX_CarryOut,
    \Data_Addr[15] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[15] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[15] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[15]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_773
   (EX_CarryOut,
    \Data_Addr[14] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[14] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[14] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[14] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_775
   (EX_CarryOut,
    \Data_Addr[13] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[13] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[13] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[13]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_777
   (EX_CarryOut,
    \Data_Addr[12] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[12] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[12] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[12]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_779
   (EX_CarryOut,
    \Data_Addr[11] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1);
  output EX_CarryOut;
  output [0:0]\Data_Addr[11] ;
  input S;
  input DI;
  input LO;
  input lopt;
  input lopt_1;

  wire DI;
  wire [0:0]\Data_Addr[11] ;
  wire EX_CarryOut;
  wire LO;
  wire S;

  assign \Data_Addr[11]  = lopt_1;
  assign EX_CarryOut = lopt;
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_781
   (EX_CarryOut,
    \Data_Addr[10] ,
    S,
    DI,
    LO,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11);
  output EX_CarryOut;
  output [0:0]\Data_Addr[10] ;
  input S;
  input DI;
  input LO;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;

  wire DI;
  wire [0:0]\Data_Addr[10] ;
  wire EX_CarryOut;
  wire LO;
  wire S;
  wire \^lopt_1 ;
  wire \^lopt_10 ;
  wire \^lopt_11 ;
  wire lopt_12;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire \^lopt_9 ;

  assign \^lopt_2  = lopt_1;
  assign \^lopt_3  = lopt_2;
  assign \^lopt_5  = lopt_4;
  assign \^lopt_6  = lopt_5;
  assign \^lopt_8  = lopt_7;
  assign \^lopt_9  = lopt_8;
  assign lopt = \^lopt_1 ;
  assign lopt_10 = \^lopt_11 ;
  assign lopt_11 = lopt_12;
  assign lopt_3 = \^lopt_4 ;
  assign lopt_6 = \^lopt_7 ;
  assign lopt_9 = \^lopt_10 ;
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Using_FPGA.Native_I1_CARRY4 
       (.CI(LO),
        .CO({\^lopt_7 ,\^lopt_4 ,\^lopt_1 ,EX_CarryOut}),
        .CYINIT(1'b0),
        .DI({\^lopt_8 ,\^lopt_5 ,\^lopt_2 ,DI}),
        .O({lopt_12,\^lopt_11 ,\^lopt_10 ,\Data_Addr[10] }),
        .S({\^lopt_9 ,\^lopt_6 ,\^lopt_3 ,S}));
endmodule

(* ORIG_REF_NAME = "MB_MUXCY_XORCY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_782
   (p_26_in,
    \Data_Addr[0] ,
    \Using_FPGA.Native ,
    \EX_Op2_reg[1] ,
    ex_databus_access,
    S,
    DI,
    CI,
    lopt,
    lopt_1);
  output p_26_in;
  output [0:0]\Data_Addr[0] ;
  output \Using_FPGA.Native ;
  input [2:0]\EX_Op2_reg[1] ;
  input ex_databus_access;
  input S;
  input DI;
  input CI;
  input lopt;
  input lopt_1;

  wire CI;
  wire DI;
  wire [0:0]\Data_Addr[0] ;
  wire [2:0]\EX_Op2_reg[1] ;
  wire S;
  wire \Using_FPGA.Native ;
  wire ex_databus_access;
  wire p_26_in;

  assign \Data_Addr[0]  = lopt_1;
  assign \Using_FPGA.Native  = lopt;
  LUT5 #(
    .INIT(32'h00020000)) 
    mem_valid_req_XX_i_1
       (.I0(\Data_Addr[0] ),
        .I1(\EX_Op2_reg[1] [1]),
        .I2(\EX_Op2_reg[1] [2]),
        .I3(\EX_Op2_reg[1] [0]),
        .I4(ex_databus_access),
        .O(p_26_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7
   (sel_input_i_1,
    I4_0,
    sel_input_iii_0,
    sel_input_delayslot,
    ex_branch_with_delayslot_i,
    \wb_exception_kind_i_reg[28] ,
    wb_exception_i_reg);
  output sel_input_i_1;
  output I4_0;
  input sel_input_iii_0;
  input sel_input_delayslot;
  input ex_branch_with_delayslot_i;
  input [2:0]\wb_exception_kind_i_reg[28] ;
  input wb_exception_i_reg;

  wire I4_0;
  wire ex_branch_with_delayslot_i;
  wire sel_input_delayslot;
  wire sel_input_i_1;
  wire sel_input_iii_0;
  wire wb_exception_i_reg;
  wire [2:0]\wb_exception_kind_i_reg[28] ;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(sel_input_iii_0),
        .I1(sel_input_delayslot),
        .O(sel_input_i_1),
        .S(I4_0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \Using_FPGA.Native_i_1__3 
       (.I0(ex_branch_with_delayslot_i),
        .I1(\wb_exception_kind_i_reg[28] [1]),
        .I2(\wb_exception_kind_i_reg[28] [0]),
        .I3(\wb_exception_kind_i_reg[28] [2]),
        .I4(wb_exception_i_reg),
        .O(I4_0));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316
   (of_instr_ii_42,
    of_pause_reg,
    I0169_out,
    I1167_out);
  output of_instr_ii_42;
  input of_pause_reg;
  input I0169_out;
  input I1167_out;

  wire I0169_out;
  wire I1167_out;
  wire of_instr_ii_42;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0169_out),
        .I1(I1167_out),
        .O(of_instr_ii_42),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318
   (of_instr_ii_32,
    of_pause_reg,
    I0129_out,
    I1127_out);
  output of_instr_ii_32;
  input of_pause_reg;
  input I0129_out;
  input I1127_out;

  wire I0129_out;
  wire I1127_out;
  wire of_instr_ii_32;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0129_out),
        .I1(I1127_out),
        .O(of_instr_ii_32),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320
   (of_instr_ii_31,
    of_pause_reg,
    I0125_out,
    I1123_out);
  output of_instr_ii_31;
  input of_pause_reg;
  input I0125_out;
  input I1123_out;

  wire I0125_out;
  wire I1123_out;
  wire of_instr_ii_31;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0125_out),
        .I1(I1123_out),
        .O(of_instr_ii_31),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322
   (of_instr_ii_30,
    of_pause_reg,
    I0121_out,
    I1119_out);
  output of_instr_ii_30;
  input of_pause_reg;
  input I0121_out;
  input I1119_out;

  wire I0121_out;
  wire I1119_out;
  wire of_instr_ii_30;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0121_out),
        .I1(I1119_out),
        .O(of_instr_ii_30),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324
   (of_instr_ii_29,
    of_pause_reg,
    I0117_out,
    I1115_out);
  output of_instr_ii_29;
  input of_pause_reg;
  input I0117_out;
  input I1115_out;

  wire I0117_out;
  wire I1115_out;
  wire of_instr_ii_29;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0117_out),
        .I1(I1115_out),
        .O(of_instr_ii_29),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326
   (of_instr_ii_28,
    of_pause_reg,
    I0113_out,
    I1111_out);
  output of_instr_ii_28;
  input of_pause_reg;
  input I0113_out;
  input I1111_out;

  wire I0113_out;
  wire I1111_out;
  wire of_instr_ii_28;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0113_out),
        .I1(I1111_out),
        .O(of_instr_ii_28),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328
   (of_instr_ii_27,
    of_pause_reg,
    I0109_out,
    I1107_out);
  output of_instr_ii_27;
  input of_pause_reg;
  input I0109_out;
  input I1107_out;

  wire I0109_out;
  wire I1107_out;
  wire of_instr_ii_27;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0109_out),
        .I1(I1107_out),
        .O(of_instr_ii_27),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330
   (of_instr_ii_26,
    of_pause_reg,
    I0105_out,
    I1103_out);
  output of_instr_ii_26;
  input of_pause_reg;
  input I0105_out;
  input I1103_out;

  wire I0105_out;
  wire I1103_out;
  wire of_instr_ii_26;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0105_out),
        .I1(I1103_out),
        .O(of_instr_ii_26),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332
   (of_instr_ii_25,
    of_pause_reg,
    I0101_out,
    I199_out);
  output of_instr_ii_25;
  input of_pause_reg;
  input I0101_out;
  input I199_out;

  wire I0101_out;
  wire I199_out;
  wire of_instr_ii_25;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0101_out),
        .I1(I199_out),
        .O(of_instr_ii_25),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334
   (of_instr_ii_24,
    of_pause_reg,
    I097_out,
    I195_out);
  output of_instr_ii_24;
  input of_pause_reg;
  input I097_out;
  input I195_out;

  wire I097_out;
  wire I195_out;
  wire of_instr_ii_24;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I097_out),
        .I1(I195_out),
        .O(of_instr_ii_24),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336
   (of_instr_ii_23,
    of_pause_reg,
    I093_out,
    I191_out);
  output of_instr_ii_23;
  input of_pause_reg;
  input I093_out;
  input I191_out;

  wire I093_out;
  wire I191_out;
  wire of_instr_ii_23;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I093_out),
        .I1(I191_out),
        .O(of_instr_ii_23),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338
   (of_instr_ii_41,
    of_pause_reg,
    I0165_out,
    I1163_out);
  output of_instr_ii_41;
  input of_pause_reg;
  input I0165_out;
  input I1163_out;

  wire I0165_out;
  wire I1163_out;
  wire of_instr_ii_41;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0165_out),
        .I1(I1163_out),
        .O(of_instr_ii_41),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340
   (of_instr_ii_22,
    of_pause_reg,
    I089_out,
    I187_out);
  output of_instr_ii_22;
  input of_pause_reg;
  input I089_out;
  input I187_out;

  wire I089_out;
  wire I187_out;
  wire of_instr_ii_22;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I089_out),
        .I1(I187_out),
        .O(of_instr_ii_22),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342
   (of_instr_ii_21,
    of_pause_reg,
    I085_out,
    I183_out);
  output of_instr_ii_21;
  input of_pause_reg;
  input I085_out;
  input I183_out;

  wire I085_out;
  wire I183_out;
  wire of_instr_ii_21;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I085_out),
        .I1(I183_out),
        .O(of_instr_ii_21),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344
   (of_instr_ii_20,
    of_pause_reg,
    I081_out,
    I179_out);
  output of_instr_ii_20;
  input of_pause_reg;
  input I081_out;
  input I179_out;

  wire I081_out;
  wire I179_out;
  wire of_instr_ii_20;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I081_out),
        .I1(I179_out),
        .O(of_instr_ii_20),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346
   (of_instr_ii_19,
    of_pause_reg,
    I077_out,
    I175_out);
  output of_instr_ii_19;
  input of_pause_reg;
  input I077_out;
  input I175_out;

  wire I077_out;
  wire I175_out;
  wire of_instr_ii_19;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I077_out),
        .I1(I175_out),
        .O(of_instr_ii_19),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348
   (of_instr_ii_18,
    of_pause_reg,
    I073_out,
    I171_out);
  output of_instr_ii_18;
  input of_pause_reg;
  input I073_out;
  input I171_out;

  wire I073_out;
  wire I171_out;
  wire of_instr_ii_18;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I073_out),
        .I1(I171_out),
        .O(of_instr_ii_18),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350
   (of_instr_ii_17,
    of_pause_reg,
    I069_out,
    I167_out);
  output of_instr_ii_17;
  input of_pause_reg;
  input I069_out;
  input I167_out;

  wire I069_out;
  wire I167_out;
  wire of_instr_ii_17;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I069_out),
        .I1(I167_out),
        .O(of_instr_ii_17),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352
   (of_instr_ii_16,
    of_pause_reg,
    I065_out,
    I163_out);
  output of_instr_ii_16;
  input of_pause_reg;
  input I065_out;
  input I163_out;

  wire I065_out;
  wire I163_out;
  wire of_instr_ii_16;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I065_out),
        .I1(I163_out),
        .O(of_instr_ii_16),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354
   (of_instr_ii_15,
    of_pause_reg,
    I061_out,
    I159_out);
  output of_instr_ii_15;
  input of_pause_reg;
  input I061_out;
  input I159_out;

  wire I061_out;
  wire I159_out;
  wire of_instr_ii_15;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I061_out),
        .I1(I159_out),
        .O(of_instr_ii_15),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356
   (of_instr_ii_14,
    of_pause_reg,
    I057_out,
    I155_out);
  output of_instr_ii_14;
  input of_pause_reg;
  input I057_out;
  input I155_out;

  wire I057_out;
  wire I155_out;
  wire of_instr_ii_14;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I057_out),
        .I1(I155_out),
        .O(of_instr_ii_14),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358
   (of_instr_ii_13,
    of_pause_reg,
    I053_out,
    I151_out);
  output of_instr_ii_13;
  input of_pause_reg;
  input I053_out;
  input I151_out;

  wire I053_out;
  wire I151_out;
  wire of_instr_ii_13;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I053_out),
        .I1(I151_out),
        .O(of_instr_ii_13),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360
   (of_instr_ii_40,
    of_pause_reg,
    I0161_out,
    I1159_out);
  output of_instr_ii_40;
  input of_pause_reg;
  input I0161_out;
  input I1159_out;

  wire I0161_out;
  wire I1159_out;
  wire of_instr_ii_40;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0161_out),
        .I1(I1159_out),
        .O(of_instr_ii_40),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362
   (of_instr_ii_12,
    of_pause_reg,
    I049_out,
    I147_out);
  output of_instr_ii_12;
  input of_pause_reg;
  input I049_out;
  input I147_out;

  wire I049_out;
  wire I147_out;
  wire of_instr_ii_12;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I049_out),
        .I1(I147_out),
        .O(of_instr_ii_12),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364
   (of_instr_ii_11,
    of_pause_reg,
    I045_out,
    I143_out);
  output of_instr_ii_11;
  input of_pause_reg;
  input I045_out;
  input I143_out;

  wire I045_out;
  wire I143_out;
  wire of_instr_ii_11;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I045_out),
        .I1(I143_out),
        .O(of_instr_ii_11),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366
   (of_instr_ii_10,
    of_pause_reg,
    I041_out,
    I139_out);
  output of_instr_ii_10;
  input of_pause_reg;
  input I041_out;
  input I139_out;

  wire I041_out;
  wire I139_out;
  wire of_instr_ii_10;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I041_out),
        .I1(I139_out),
        .O(of_instr_ii_10),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368
   (of_instr_ii_9,
    of_pause_reg,
    I037_out,
    I135_out);
  output of_instr_ii_9;
  input of_pause_reg;
  input I037_out;
  input I135_out;

  wire I037_out;
  wire I135_out;
  wire of_instr_ii_9;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I037_out),
        .I1(I135_out),
        .O(of_instr_ii_9),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370
   (of_instr_ii_8,
    of_pause_reg,
    I033_out,
    I131_out);
  output of_instr_ii_8;
  input of_pause_reg;
  input I033_out;
  input I131_out;

  wire I033_out;
  wire I131_out;
  wire of_instr_ii_8;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I033_out),
        .I1(I131_out),
        .O(of_instr_ii_8),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372
   (of_instr_ii_7,
    of_pause_reg,
    I029_out,
    I127_out);
  output of_instr_ii_7;
  input of_pause_reg;
  input I029_out;
  input I127_out;

  wire I029_out;
  wire I127_out;
  wire of_instr_ii_7;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I029_out),
        .I1(I127_out),
        .O(of_instr_ii_7),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374
   (of_instr_ii_6,
    of_pause_reg,
    I025_out,
    I123_out);
  output of_instr_ii_6;
  input of_pause_reg;
  input I025_out;
  input I123_out;

  wire I025_out;
  wire I123_out;
  wire of_instr_ii_6;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I025_out),
        .I1(I123_out),
        .O(of_instr_ii_6),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376
   (of_instr_ii_5,
    of_pause_reg,
    I021_out,
    I119_out);
  output of_instr_ii_5;
  input of_pause_reg;
  input I021_out;
  input I119_out;

  wire I021_out;
  wire I119_out;
  wire of_instr_ii_5;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I021_out),
        .I1(I119_out),
        .O(of_instr_ii_5),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378
   (of_instr_ii_4,
    of_pause_reg,
    I017_out,
    I115_out);
  output of_instr_ii_4;
  input of_pause_reg;
  input I017_out;
  input I115_out;

  wire I017_out;
  wire I115_out;
  wire of_instr_ii_4;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I017_out),
        .I1(I115_out),
        .O(of_instr_ii_4),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380
   (of_instr_ii_3,
    of_pause_reg,
    I013_out,
    I111_out);
  output of_instr_ii_3;
  input of_pause_reg;
  input I013_out;
  input I111_out;

  wire I013_out;
  wire I111_out;
  wire of_instr_ii_3;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I013_out),
        .I1(I111_out),
        .O(of_instr_ii_3),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382
   (of_instr_ii_39,
    of_pause_reg,
    I0157_out,
    I1155_out);
  output of_instr_ii_39;
  input of_pause_reg;
  input I0157_out;
  input I1155_out;

  wire I0157_out;
  wire I1155_out;
  wire of_instr_ii_39;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0157_out),
        .I1(I1155_out),
        .O(of_instr_ii_39),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384
   (of_instr_ii_2,
    of_pause_reg,
    I09_out,
    I17_out);
  output of_instr_ii_2;
  input of_pause_reg;
  input I09_out;
  input I17_out;

  wire I09_out;
  wire I17_out;
  wire of_instr_ii_2;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I09_out),
        .I1(I17_out),
        .O(of_instr_ii_2),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386
   (of_instr_ii_1,
    of_pause_reg,
    I05_out,
    I13_out);
  output of_instr_ii_1;
  input of_pause_reg;
  input I05_out;
  input I13_out;

  wire I05_out;
  wire I13_out;
  wire of_instr_ii_1;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I05_out),
        .I1(I13_out),
        .O(of_instr_ii_1),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388
   (of_instr_ii_0,
    of_pause_reg,
    I0_1,
    I1);
  output of_instr_ii_0;
  input of_pause_reg;
  input I0_1;
  input I1;

  wire I0_1;
  wire I1;
  wire of_instr_ii_0;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0_1),
        .I1(I1),
        .O(of_instr_ii_0),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390
   (of_instr_ii_38,
    of_pause_reg,
    I0153_out,
    I1151_out);
  output of_instr_ii_38;
  input of_pause_reg;
  input I0153_out;
  input I1151_out;

  wire I0153_out;
  wire I1151_out;
  wire of_instr_ii_38;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0153_out),
        .I1(I1151_out),
        .O(of_instr_ii_38),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392
   (of_instr_ii_37,
    of_pause_reg,
    I0149_out,
    I1147_out);
  output of_instr_ii_37;
  input of_pause_reg;
  input I0149_out;
  input I1147_out;

  wire I0149_out;
  wire I1147_out;
  wire of_instr_ii_37;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0149_out),
        .I1(I1147_out),
        .O(of_instr_ii_37),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394
   (of_instr_ii_36,
    of_pause_reg,
    I0145_out,
    I1143_out);
  output of_instr_ii_36;
  input of_pause_reg;
  input I0145_out;
  input I1143_out;

  wire I0145_out;
  wire I1143_out;
  wire of_instr_ii_36;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0145_out),
        .I1(I1143_out),
        .O(of_instr_ii_36),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396
   (of_instr_ii_35,
    of_pause_reg,
    I0141_out,
    I1139_out);
  output of_instr_ii_35;
  input of_pause_reg;
  input I0141_out;
  input I1139_out;

  wire I0141_out;
  wire I1139_out;
  wire of_instr_ii_35;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0141_out),
        .I1(I1139_out),
        .O(of_instr_ii_35),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398
   (of_instr_ii_34,
    of_pause_reg,
    I0137_out,
    I1135_out);
  output of_instr_ii_34;
  input of_pause_reg;
  input I0137_out;
  input I1135_out;

  wire I0137_out;
  wire I1135_out;
  wire of_instr_ii_34;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0137_out),
        .I1(I1135_out),
        .O(of_instr_ii_34),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400
   (of_instr_ii_33,
    of_pause_reg,
    I0133_out,
    I1131_out);
  output of_instr_ii_33;
  input of_pause_reg;
  input I0133_out;
  input I1131_out;

  wire I0133_out;
  wire I1131_out;
  wire of_instr_ii_33;
  wire of_pause_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0133_out),
        .I1(I1131_out),
        .O(of_instr_ii_33),
        .S(of_pause_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403
   (of_pc_ii_31,
    of_pause_reg,
    I0125_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_31;
  input of_pause_reg;
  input I0125_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0125_out;
  wire I1123_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_31;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0125_out),
        .I1(I1123_out),
        .O(of_pc_ii_31),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__38 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1123_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405
   (of_pc_ii_21,
    of_pause_reg,
    I085_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_21;
  input of_pause_reg;
  input I085_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I085_out;
  wire I183_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_21;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I085_out),
        .I1(I183_out),
        .O(of_pc_ii_21),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__28 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I183_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407
   (of_pc_ii_20,
    of_pause_reg,
    I081_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_20;
  input of_pause_reg;
  input I081_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I081_out;
  wire I179_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_20;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I081_out),
        .I1(I179_out),
        .O(of_pc_ii_20),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__27 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I179_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409
   (of_pc_ii_19,
    of_pause_reg,
    I077_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_19;
  input of_pause_reg;
  input I077_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I077_out;
  wire I175_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_19;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I077_out),
        .I1(I175_out),
        .O(of_pc_ii_19),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__26 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I175_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411
   (of_pc_ii_18,
    of_pause_reg,
    I073_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_18;
  input of_pause_reg;
  input I073_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I073_out;
  wire I171_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_18;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I073_out),
        .I1(I171_out),
        .O(of_pc_ii_18),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__25 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I171_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413
   (of_pc_ii_17,
    of_pause_reg,
    I069_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_17;
  input of_pause_reg;
  input I069_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I069_out;
  wire I167_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_17;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I069_out),
        .I1(I167_out),
        .O(of_pc_ii_17),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__24 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I167_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415
   (of_pc_ii_16,
    of_pause_reg,
    I065_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_16;
  input of_pause_reg;
  input I065_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I065_out;
  wire I163_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_16;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I065_out),
        .I1(I163_out),
        .O(of_pc_ii_16),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__23 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I163_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417
   (of_pc_ii_15,
    of_pause_reg,
    I061_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_15;
  input of_pause_reg;
  input I061_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I061_out;
  wire I159_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_15;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I061_out),
        .I1(I159_out),
        .O(of_pc_ii_15),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__22 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I159_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419
   (of_pc_ii_14,
    of_pause_reg,
    I057_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_14;
  input of_pause_reg;
  input I057_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I057_out;
  wire I155_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_14;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I057_out),
        .I1(I155_out),
        .O(of_pc_ii_14),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__21 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I155_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421
   (of_pc_ii_13,
    of_pause_reg,
    I053_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_13;
  input of_pause_reg;
  input I053_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I053_out;
  wire I151_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_13;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I053_out),
        .I1(I151_out),
        .O(of_pc_ii_13),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__20 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I151_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423
   (of_pc_ii_12,
    of_pause_reg,
    I049_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_12;
  input of_pause_reg;
  input I049_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I049_out;
  wire I147_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_12;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I049_out),
        .I1(I147_out),
        .O(of_pc_ii_12),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__19 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I147_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425
   (of_pc_ii_30,
    of_pause_reg,
    I0121_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_30;
  input of_pause_reg;
  input I0121_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0121_out;
  wire I1119_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_30;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0121_out),
        .I1(I1119_out),
        .O(of_pc_ii_30),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__37 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1119_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427
   (of_pc_ii_11,
    of_pause_reg,
    I045_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_11;
  input of_pause_reg;
  input I045_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I045_out;
  wire I143_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_11;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I045_out),
        .I1(I143_out),
        .O(of_pc_ii_11),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__18 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I143_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429
   (of_pc_ii_10,
    of_pause_reg,
    I041_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_10;
  input of_pause_reg;
  input I041_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I041_out;
  wire I139_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_10;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I041_out),
        .I1(I139_out),
        .O(of_pc_ii_10),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__17 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I139_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431
   (of_pc_ii_9,
    of_pause_reg,
    I037_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_9;
  input of_pause_reg;
  input I037_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I037_out;
  wire I135_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_9;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I037_out),
        .I1(I135_out),
        .O(of_pc_ii_9),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__16 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I135_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433
   (of_pc_ii_8,
    of_pause_reg,
    I033_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_8;
  input of_pause_reg;
  input I033_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I033_out;
  wire I131_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_8;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I033_out),
        .I1(I131_out),
        .O(of_pc_ii_8),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__15 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I131_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435
   (of_pc_ii_7,
    of_pause_reg,
    I029_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_7;
  input of_pause_reg;
  input I029_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I029_out;
  wire I127_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_7;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I029_out),
        .I1(I127_out),
        .O(of_pc_ii_7),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__14 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I127_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437
   (of_pc_ii_6,
    of_pause_reg,
    I025_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_6;
  input of_pause_reg;
  input I025_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I025_out;
  wire I123_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_6;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I025_out),
        .I1(I123_out),
        .O(of_pc_ii_6),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__13 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I123_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439
   (of_pc_ii_5,
    of_pause_reg,
    I021_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_5;
  input of_pause_reg;
  input I021_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I021_out;
  wire I119_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_5;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I021_out),
        .I1(I119_out),
        .O(of_pc_ii_5),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__12 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I119_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441
   (of_pc_ii_4,
    of_pause_reg,
    I017_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_4;
  input of_pause_reg;
  input I017_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I017_out;
  wire I115_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_4;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I017_out),
        .I1(I115_out),
        .O(of_pc_ii_4),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__11 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I115_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443
   (of_pc_ii_3,
    of_pause_reg,
    I013_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_3;
  input of_pause_reg;
  input I013_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I013_out;
  wire I111_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_3;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I013_out),
        .I1(I111_out),
        .O(of_pc_ii_3),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__10 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I111_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445
   (of_pc_ii_2,
    of_pause_reg,
    I09_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_2;
  input of_pause_reg;
  input I09_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I09_out;
  wire I17_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_2;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I09_out),
        .I1(I17_out),
        .O(of_pc_ii_2),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__9 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I17_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447
   (of_pc_ii_29,
    of_pause_reg,
    I0117_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_29;
  input of_pause_reg;
  input I0117_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0117_out;
  wire I1115_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_29;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0117_out),
        .I1(I1115_out),
        .O(of_pc_ii_29),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__36 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1115_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449
   (of_pc_ii_1,
    of_pause_reg,
    I05_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_1;
  input of_pause_reg;
  input I05_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I05_out;
  wire I13_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_1;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I05_out),
        .I1(I13_out),
        .O(of_pc_ii_1),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__8 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I13_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451
   (of_pc_ii_0,
    of_pause_reg,
    I0,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_0;
  input of_pause_reg;
  input I0;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0;
  wire I1_0;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_0;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0),
        .I1(I1_0),
        .O(of_pc_ii_0),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__7 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1_0));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453
   (of_pc_ii_28,
    of_pause_reg,
    I0113_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_28;
  input of_pause_reg;
  input I0113_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0113_out;
  wire I1111_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_28;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0113_out),
        .I1(I1111_out),
        .O(of_pc_ii_28),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__35 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1111_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455
   (of_pc_ii_27,
    of_pause_reg,
    I0109_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_27;
  input of_pause_reg;
  input I0109_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0109_out;
  wire I1107_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_27;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0109_out),
        .I1(I1107_out),
        .O(of_pc_ii_27),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__34 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1107_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457
   (of_pc_ii_26,
    of_pause_reg,
    I0105_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_26;
  input of_pause_reg;
  input I0105_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0105_out;
  wire I1103_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_26;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0105_out),
        .I1(I1103_out),
        .O(of_pc_ii_26),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__33 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I1103_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459
   (of_pc_ii_25,
    of_pause_reg,
    I0101_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_25;
  input of_pause_reg;
  input I0101_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I0101_out;
  wire I199_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_25;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I0101_out),
        .I1(I199_out),
        .O(of_pc_ii_25),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__32 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I199_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461
   (of_pc_ii_24,
    of_pause_reg,
    I097_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_24;
  input of_pause_reg;
  input I097_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I097_out;
  wire I195_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_24;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I097_out),
        .I1(I195_out),
        .O(of_pc_ii_24),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__31 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I195_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463
   (of_pc_ii_23,
    of_pause_reg,
    I093_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_23;
  input of_pause_reg;
  input I093_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I093_out;
  wire I191_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_23;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I093_out),
        .I1(I191_out),
        .O(of_pc_ii_23),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__30 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I191_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465
   (of_pc_ii_22,
    of_pause_reg,
    I089_out,
    Q,
    \Using_FPGA.Native_0 ,
    out);
  output of_pc_ii_22;
  input of_pause_reg;
  input I089_out;
  input [0:0]Q;
  input \Using_FPGA.Native_0 ;
  input [0:0]out;

  wire I089_out;
  wire I187_out;
  wire [0:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_pause_reg;
  wire of_pc_ii_22;
  wire [0:0]out;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(I089_out),
        .I1(I187_out),
        .O(of_pc_ii_22),
        .S(of_pause_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__29 
       (.I0(Q),
        .I1(\Using_FPGA.Native_0 ),
        .I2(out),
        .O(I187_out));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    ex_sel_alu_i_reg,
    I1,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]ex_sel_alu_i_reg;
  input I1;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire I1;
  wire [1:0]Q;
  wire [0:0]ex_sel_alu_i_reg;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(ex_sel_alu_i_reg),
        .I1(I1),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_4__1 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__113 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__112 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__111 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__110 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__109 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__108 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__107 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__106 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__105 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__104 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__122 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__103 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__102 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__101 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__100 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642
   (D,
    swap_result,
    of_op1_sel_spr,
    EX_SWAP_Instr_reg,
    \Using_FPGA.Native_0 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]EX_SWAP_Instr_reg;
  input \Using_FPGA.Native_0 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [0:0]EX_SWAP_Instr_reg;
  wire [1:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__99 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__98 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644
   (D,
    swap_result,
    of_op1_sel_spr,
    EX_SWAP_Instr_reg,
    \Using_FPGA.Native_0 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]EX_SWAP_Instr_reg;
  input \Using_FPGA.Native_0 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [0:0]EX_SWAP_Instr_reg;
  wire [1:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__97 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__96 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646
   (D,
    swap_result,
    of_op1_sel_spr,
    EX_SWAP_Instr_reg,
    \Using_FPGA.Native_0 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]EX_SWAP_Instr_reg;
  input \Using_FPGA.Native_0 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [0:0]EX_SWAP_Instr_reg;
  wire [1:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__95 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647
   (D,
    swap_result,
    of_op1_sel_spr,
    EX_SWAP_Instr_reg,
    \Using_FPGA.Native_0 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]EX_SWAP_Instr_reg;
  input \Using_FPGA.Native_0 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [0:0]EX_SWAP_Instr_reg;
  wire [1:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__94 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__121 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649
   (D,
    swap_result,
    of_op1_sel_spr,
    EX_SWAP_Instr_reg,
    \Using_FPGA.Native_0 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]EX_SWAP_Instr_reg;
  input \Using_FPGA.Native_0 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [0:0]EX_SWAP_Instr_reg;
  wire [1:0]Q;
  wire \Using_FPGA.Native_0 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(EX_SWAP_Instr_reg),
        .I1(\Using_FPGA.Native_0 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__93 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__92 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__120 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__119 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__118 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__117 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655
   (D,
    swap_result_reg,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result_reg;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result_reg;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__116 
       (.I0(Q[0]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[1]),
        .O(swap_result_reg));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__115 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

(* ORIG_REF_NAME = "MB_MUXF7" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657
   (D,
    swap_result,
    of_op1_sel_spr,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    Q,
    EX_SWAP_BYTE_Instr);
  output [0:0]D;
  output [0:0]swap_result;
  input of_op1_sel_spr;
  input [0:0]\Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input [1:0]Q;
  input EX_SWAP_BYTE_Instr;

  wire [0:0]D;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]Q;
  wire [0:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire of_op1_sel_spr;
  wire [0:0]swap_result;

  (* box_type = "PRIMITIVE" *) 
  MUXF7 \Using_FPGA.Native 
       (.I0(\Using_FPGA.Native_0 ),
        .I1(\Using_FPGA.Native_1 ),
        .O(D),
        .S(of_op1_sel_spr));
  LUT3 #(
    .INIT(8'hB8)) 
    \Using_FPGA.Native_i_2__114 
       (.I0(Q[1]),
        .I1(EX_SWAP_BYTE_Instr),
        .I2(Q[0]),
        .O(swap_result));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D
   (cacheline_copy_data_31,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_31;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_31;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_31(cacheline_copy_data_31),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_31
   (cacheline_copy_data_21,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_21;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_21;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_21(cacheline_copy_data_21),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_32
   (cacheline_copy_data_20,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_20;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_20;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_20(cacheline_copy_data_20),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_33
   (cacheline_copy_data_19,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_19;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_19;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_19(cacheline_copy_data_19),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_34
   (cacheline_copy_data_18,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_18;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_18;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_18(cacheline_copy_data_18),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_35
   (cacheline_copy_data_17,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_17;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_17;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_17(cacheline_copy_data_17),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_36
   (cacheline_copy_data_16,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_16;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_16;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_16(cacheline_copy_data_16),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_37
   (cacheline_copy_data_15,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_15;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_15;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_15(cacheline_copy_data_15),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_38
   (cacheline_copy_data_14,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_14;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_14;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_14(cacheline_copy_data_14),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_39
   (cacheline_copy_data_13,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_13;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_13;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_13(cacheline_copy_data_13),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_40
   (cacheline_copy_data_12,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_12;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_12;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_12(cacheline_copy_data_12),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_41
   (cacheline_copy_data_30,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_30;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_30;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_30(cacheline_copy_data_30),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_42
   (cacheline_copy_data_11,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_11;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_11;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_11(cacheline_copy_data_11),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_43
   (cacheline_copy_data_10,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_10;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_10;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_10(cacheline_copy_data_10),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_44
   (cacheline_copy_data_9,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_9;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_9;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_9(cacheline_copy_data_9),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_45
   (cacheline_copy_data_8,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_8;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_8;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_8(cacheline_copy_data_8),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_46
   (cacheline_copy_data_7,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_7;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_7;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_7(cacheline_copy_data_7),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_47
   (cacheline_copy_data_6,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_6;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_6;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_6(cacheline_copy_data_6),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_48
   (cacheline_copy_data_5,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_5;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_5;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_5(cacheline_copy_data_5),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_49
   (cacheline_copy_data_4,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_4;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_4;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_4(cacheline_copy_data_4),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_50
   (cacheline_copy_data_3,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_3;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_3;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_3(cacheline_copy_data_3),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_51
   (cacheline_copy_data_2,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_2;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_2;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_2(cacheline_copy_data_2),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_52
   (cacheline_copy_data_29,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_29;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_29;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_29(cacheline_copy_data_29),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_53
   (cacheline_copy_data_1,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_1;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_1;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_1(cacheline_copy_data_1),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_54
   (cacheline_copy_data_0,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_0;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_0;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_0(cacheline_copy_data_0),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_55
   (cacheline_copy_data_28,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_28;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_28;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_28(cacheline_copy_data_28),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_56
   (cacheline_copy_data_27,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_27;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_27;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_27(cacheline_copy_data_27),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_57
   (cacheline_copy_data_26,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_26;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_26;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_26(cacheline_copy_data_26),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_58
   (cacheline_copy_data_25,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_25;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_25;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_25(cacheline_copy_data_25),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_59
   (cacheline_copy_data_24,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_24;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_24;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_24(cacheline_copy_data_24),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_60
   (cacheline_copy_data_23,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_23;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_23;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150 Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_23(cacheline_copy_data_23),
        .read_data_cnt(read_data_cnt));
endmodule

(* ORIG_REF_NAME = "MB_RAM16X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM16X1D_61
   (cacheline_copy_data_22,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_22;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire cacheline_copy_data_22;
  wire [0:1]read_data_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D Retarget
       (.Clk(Clk),
        .D(D),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .\Using_AXI.r_read_fifo_addr_reg[2] (\Using_AXI.r_read_fifo_addr_reg[2] ),
        .cacheline_copy_data_22(cacheline_copy_data_22),
        .read_data_cnt(read_data_cnt));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAM32M" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [1:0]GPR_Op1;
  output [1:0]GPR_Op2;
  output [1:0]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [1:0]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [1:0]GPR_Op1;
  wire [1:0]GPR_Op2;
  wire [1:0]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_7 ;
  wire [1:0]WB_Fwd;
  wire wb_reset_reg;

  (* box_type = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.ADDRA({OF_GPR_Op1_Rd_Addr[0],OF_GPR_Op1_Rd_Addr[1],OF_GPR_Op1_Rd_Addr[2],OF_GPR_Op1_Rd_Addr[3],OF_GPR_Op1_Rd_Addr[4]}),
        .ADDRB({OF_GPR_Op2_Rd_Addr[0],OF_GPR_Op2_Rd_Addr[1],OF_GPR_Op2_Rd_Addr[2],OF_GPR_Op2_Rd_Addr[3],OF_GPR_Op2_Rd_Addr[4]}),
        .ADDRC({OF_GPR_Op3_Rd_Addr[0],OF_GPR_Op3_Rd_Addr[1],OF_GPR_Op3_Rd_Addr[2],OF_GPR_Op3_Rd_Addr[3],OF_GPR_Op3_Rd_Addr[4]}),
        .ADDRD(ADDRD),
        .DIA(WB_Fwd),
        .DIB(WB_Fwd),
        .DIC(WB_Fwd),
        .DID(WB_Fwd),
        .DOA(GPR_Op1),
        .DOB(GPR_Op2),
        .DOC(GPR_Op3),
        .DOD({\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 }),
        .WCLK(Clk),
        .WE(wb_reset_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D
   (cacheline_copy_data_22,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_22;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_22;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_22),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_150
   (cacheline_copy_data_23,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_23;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_23;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_23),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_151
   (cacheline_copy_data_24,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_24;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_24;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_24),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_152
   (cacheline_copy_data_25,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_25;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_25;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_25),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_153
   (cacheline_copy_data_26,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_26;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_26;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_26),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_154
   (cacheline_copy_data_27,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_27;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_27;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_27),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_155
   (cacheline_copy_data_28,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_28;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_28;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_28),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_156
   (cacheline_copy_data_0,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_0;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_0;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_0),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_157
   (cacheline_copy_data_1,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_1;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_1;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_1),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_158
   (cacheline_copy_data_29,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_29;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_29;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_29),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_159
   (cacheline_copy_data_2,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_2;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_2;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_2),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_160
   (cacheline_copy_data_3,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_3;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_3;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_161
   (cacheline_copy_data_4,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_4;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_4;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_4),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_162
   (cacheline_copy_data_5,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_5;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_5;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_5),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_163
   (cacheline_copy_data_6,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_6;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_6;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_6),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_164
   (cacheline_copy_data_7,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_7;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_7;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_7),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_165
   (cacheline_copy_data_8,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_8;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_8;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_8),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_166
   (cacheline_copy_data_9,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_9;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_9;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_9),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_167
   (cacheline_copy_data_10,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_10;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_10;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_10),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_168
   (cacheline_copy_data_11,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_11;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_11;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_11),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_169
   (cacheline_copy_data_30,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_30;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_30;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_30),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_170
   (cacheline_copy_data_12,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_12;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_12;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_12),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_171
   (cacheline_copy_data_13,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_13;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_13;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_13),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_172
   (cacheline_copy_data_14,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_14;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_14;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_14),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_173
   (cacheline_copy_data_15,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_15;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_15;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_15),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_174
   (cacheline_copy_data_16,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_16;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_16;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_16),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_175
   (cacheline_copy_data_17,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_17;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_17;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_17),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_176
   (cacheline_copy_data_18,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_18;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_18;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_18),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_177
   (cacheline_copy_data_19,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_19;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_19;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_19),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_178
   (cacheline_copy_data_20,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_20;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_20;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_20),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_179
   (cacheline_copy_data_21,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_21;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_21;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_21),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

(* ORIG_REF_NAME = "MB_RAM32X1D" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32X1D_180
   (cacheline_copy_data_31,
    Clk,
    M_AXI_DC_RDATA,
    \Using_AXI.r_read_fifo_addr_reg[2] ,
    read_data_cnt,
    D);
  output cacheline_copy_data_31;
  input Clk;
  input [0:0]M_AXI_DC_RDATA;
  input \Using_AXI.r_read_fifo_addr_reg[2] ;
  input [0:1]read_data_cnt;
  input [1:0]D;

  wire Clk;
  wire [1:0]D;
  wire [0:0]M_AXI_DC_RDATA;
  wire \Using_AXI.r_read_fifo_addr_reg[2] ;
  wire \Using_FPGA.Native_n_1 ;
  wire cacheline_copy_data_31;
  wire [0:1]read_data_cnt;

  (* box_type = "PRIMITIVE" *) 
  RAM32X1D #(
    .INIT(32'h00000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \Using_FPGA.Native 
       (.A0(read_data_cnt[1]),
        .A1(read_data_cnt[0]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(M_AXI_DC_RDATA),
        .DPO(cacheline_copy_data_31),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(\Using_FPGA.Native_n_1 ),
        .WCLK(Clk),
        .WE(\Using_AXI.r_read_fifo_addr_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36
   (A,
    Trace_ICache_Rdy_reg,
    Clk,
    ENB1_out,
    D,
    ADDRBWRADDR,
    DIBDI,
    Q,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] );
  output [0:13]A;
  output Trace_ICache_Rdy_reg;
  input Clk;
  input ENB1_out;
  input [10:0]D;
  input [10:0]ADDRBWRADDR;
  input [15:0]DIBDI;
  input [1:0]Q;
  input [1:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] ;

  wire [0:13]A;
  wire [10:0]ADDRBWRADDR;
  wire Clk;
  wire [10:0]D;
  wire [15:0]DIBDI;
  wire ENB1_out;
  wire [1:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] ;
  wire [1:0]Q;
  wire Trace_ICache_Rdy_reg;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:3]Valid_Data_Bits;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,Q}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,Valid_Data_Bits[0],Valid_Data_Bits[1],Valid_Data_Bits[2],Valid_Data_Bits[3],A[0],A[1],A[2],A[3],A[4],A[5],A[6],A[7],A[8],A[9],A[10],A[11]}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,A[12],A[13]}),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB1_out),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Using_FPGA.Native_i_1__189 
       (.I0(Valid_Data_Bits[3]),
        .I1(Valid_Data_Bits[1]),
        .I2(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] [0]),
        .I3(Valid_Data_Bits[2]),
        .I4(\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] [1]),
        .I5(Valid_Data_Bits[0]),
        .O(Trace_ICache_Rdy_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189
   (mem_write_cache_miss_delayed_reg,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    \Comp_Carry_Chain[4].carry_sel_reg_0 ,
    S,
    Trace_Cache_Hit_reg,
    mem_cache_hit_pending_delayed_reg,
    Clk,
    EX_PipeRun,
    ENB,
    D,
    ADDRBWRADDR,
    DATA_INB_0,
    DIBDI,
    mem_valid_req);
  output [11:0]mem_write_cache_miss_delayed_reg;
  output \Comp_Carry_Chain[4].carry_sel_reg ;
  output \Comp_Carry_Chain[4].carry_sel_reg_0 ;
  output S;
  output Trace_Cache_Hit_reg;
  output mem_cache_hit_pending_delayed_reg;
  input Clk;
  input EX_PipeRun;
  input ENB;
  input [16:0]D;
  input [10:0]ADDRBWRADDR;
  input [16:0]DATA_INB_0;
  input [0:0]DIBDI;
  input mem_valid_req;

  wire [10:0]ADDRBWRADDR;
  wire Clk;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire \Comp_Carry_Chain[4].carry_sel_reg_0 ;
  wire [16:0]D;
  wire [16:0]DATA_INB_0;
  wire [0:0]DIBDI;
  wire ENB;
  wire EX_PipeRun;
  wire S;
  wire Trace_Cache_Hit_reg;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:3]Valid_Data_Bits;
  wire [0:1]comp1_miss_A;
  wire mem_cache_hit_pending_delayed_reg;
  wire mem_valid_req;
  wire [11:0]mem_write_cache_miss_delayed_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b1,D[16:6],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB_0[16:13],DIBDI,DATA_INB_0[12:2]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,DATA_INB_0[1:0]}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,Valid_Data_Bits[0],Valid_Data_Bits[1],Valid_Data_Bits[2],Valid_Data_Bits[3],comp1_miss_A[0],comp1_miss_A[1],mem_write_cache_miss_delayed_reg[11:2]}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,mem_write_cache_miss_delayed_reg[1:0]}),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}));
  LUT5 #(
    .INIT(32'h90000090)) 
    \Using_FPGA.Native_i_1__210 
       (.I0(D[5]),
        .I1(comp1_miss_A[1]),
        .I2(comp1_miss_A[0]),
        .I3(mem_write_cache_miss_delayed_reg[11]),
        .I4(D[4]),
        .O(\Comp_Carry_Chain[4].carry_sel_reg ));
  LUT4 #(
    .INIT(16'h8008)) 
    \Using_FPGA.Native_i_1__211 
       (.I0(comp1_miss_A[0]),
        .I1(mem_valid_req),
        .I2(comp1_miss_A[1]),
        .I3(D[5]),
        .O(\Comp_Carry_Chain[4].carry_sel_reg_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \Using_FPGA.Native_i_1__212 
       (.I0(mem_valid_req),
        .I1(D[2]),
        .I2(mem_write_cache_miss_delayed_reg[0]),
        .I3(D[3]),
        .I4(mem_write_cache_miss_delayed_reg[1]),
        .O(S));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Using_FPGA.Native_i_1__216 
       (.I0(Valid_Data_Bits[3]),
        .I1(Valid_Data_Bits[1]),
        .I2(D[0]),
        .I3(Valid_Data_Bits[2]),
        .I4(D[1]),
        .I5(Valid_Data_Bits[0]),
        .O(Trace_Cache_Hit_reg));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Using_FPGA.Native_i_1__226 
       (.I0(Valid_Data_Bits[3]),
        .I1(Valid_Data_Bits[2]),
        .I2(D[1]),
        .I3(Valid_Data_Bits[1]),
        .I4(D[0]),
        .I5(Valid_Data_Bits[0]),
        .O(mem_cache_hit_pending_delayed_reg));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_5__3 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_6__2 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_7__2 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_8__2 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__190 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__125 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__37 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__4 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__191 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__126 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__38 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__5 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__192 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__127 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__39 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__6 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__193 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__128 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__40 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__7 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__194 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__129 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__41 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__8 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__195 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__130 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__42 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__9 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [3:0]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [3:0]DATA_INB;
  input [0:0]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [3:0]DATA_INB;
  wire [3:0]DATA_OUTA;
  wire EX_PipeRun;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire [0:0]WEB;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRB[0],ADDRB[1],ADDRB[2],ADDRB[3],ADDRB[4],ADDRB[5],ADDRB[6],ADDRB[7],ADDRB[8],ADDRB[9],ADDRB[10],ADDRB[11],ADDRB[12],1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DATA_INB}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(EX_PipeRun),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,WEB}));
endmodule

(* ORIG_REF_NAME = "MB_RAMB36" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20
   (DATA_OUTA,
    D,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg);
  output [3:0]DATA_OUTA;
  output [3:0]D;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;
  input read_victim_valid_reg;
  input [3:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [3:0]D;
  wire [3:0]DATA_OUTA;
  wire ENB;
  wire [3:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire \Using_FPGA.Native_n_10 ;
  wire \Using_FPGA.Native_n_11 ;
  wire \Using_FPGA.Native_n_12 ;
  wire \Using_FPGA.Native_n_13 ;
  wire \Using_FPGA.Native_n_14 ;
  wire \Using_FPGA.Native_n_15 ;
  wire \Using_FPGA.Native_n_16 ;
  wire \Using_FPGA.Native_n_17 ;
  wire \Using_FPGA.Native_n_18 ;
  wire \Using_FPGA.Native_n_19 ;
  wire \Using_FPGA.Native_n_20 ;
  wire \Using_FPGA.Native_n_21 ;
  wire \Using_FPGA.Native_n_22 ;
  wire \Using_FPGA.Native_n_23 ;
  wire \Using_FPGA.Native_n_24 ;
  wire \Using_FPGA.Native_n_25 ;
  wire \Using_FPGA.Native_n_26 ;
  wire \Using_FPGA.Native_n_27 ;
  wire \Using_FPGA.Native_n_28 ;
  wire \Using_FPGA.Native_n_29 ;
  wire \Using_FPGA.Native_n_30 ;
  wire \Using_FPGA.Native_n_31 ;
  wire \Using_FPGA.Native_n_36 ;
  wire \Using_FPGA.Native_n_37 ;
  wire \Using_FPGA.Native_n_38 ;
  wire \Using_FPGA.Native_n_39 ;
  wire \Using_FPGA.Native_n_4 ;
  wire \Using_FPGA.Native_n_40 ;
  wire \Using_FPGA.Native_n_41 ;
  wire \Using_FPGA.Native_n_42 ;
  wire \Using_FPGA.Native_n_43 ;
  wire \Using_FPGA.Native_n_44 ;
  wire \Using_FPGA.Native_n_45 ;
  wire \Using_FPGA.Native_n_46 ;
  wire \Using_FPGA.Native_n_47 ;
  wire \Using_FPGA.Native_n_48 ;
  wire \Using_FPGA.Native_n_49 ;
  wire \Using_FPGA.Native_n_5 ;
  wire \Using_FPGA.Native_n_50 ;
  wire \Using_FPGA.Native_n_51 ;
  wire \Using_FPGA.Native_n_52 ;
  wire \Using_FPGA.Native_n_53 ;
  wire \Using_FPGA.Native_n_54 ;
  wire \Using_FPGA.Native_n_55 ;
  wire \Using_FPGA.Native_n_56 ;
  wire \Using_FPGA.Native_n_57 ;
  wire \Using_FPGA.Native_n_58 ;
  wire \Using_FPGA.Native_n_59 ;
  wire \Using_FPGA.Native_n_6 ;
  wire \Using_FPGA.Native_n_60 ;
  wire \Using_FPGA.Native_n_61 ;
  wire \Using_FPGA.Native_n_62 ;
  wire \Using_FPGA.Native_n_63 ;
  wire \Using_FPGA.Native_n_64 ;
  wire \Using_FPGA.Native_n_65 ;
  wire \Using_FPGA.Native_n_66 ;
  wire \Using_FPGA.Native_n_67 ;
  wire \Using_FPGA.Native_n_68 ;
  wire \Using_FPGA.Native_n_69 ;
  wire \Using_FPGA.Native_n_7 ;
  wire \Using_FPGA.Native_n_70 ;
  wire \Using_FPGA.Native_n_71 ;
  wire \Using_FPGA.Native_n_72 ;
  wire \Using_FPGA.Native_n_73 ;
  wire \Using_FPGA.Native_n_74 ;
  wire \Using_FPGA.Native_n_75 ;
  wire \Using_FPGA.Native_n_8 ;
  wire \Using_FPGA.Native_n_9 ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire \NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ;
  wire \NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("NONE"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \Using_FPGA.Native 
       (.ADDRARDADDR({1'b0,\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,ADDRBWRADDR,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_Using_FPGA.Native_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_Using_FPGA.Native_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(Clk),
        .CLKBWRCLK(Clk),
        .DBITERR(\NLW_Using_FPGA.Native_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\Using_FPGA.Native_n_4 ,\Using_FPGA.Native_n_5 ,\Using_FPGA.Native_n_6 ,\Using_FPGA.Native_n_7 ,\Using_FPGA.Native_n_8 ,\Using_FPGA.Native_n_9 ,\Using_FPGA.Native_n_10 ,\Using_FPGA.Native_n_11 ,\Using_FPGA.Native_n_12 ,\Using_FPGA.Native_n_13 ,\Using_FPGA.Native_n_14 ,\Using_FPGA.Native_n_15 ,\Using_FPGA.Native_n_16 ,\Using_FPGA.Native_n_17 ,\Using_FPGA.Native_n_18 ,\Using_FPGA.Native_n_19 ,\Using_FPGA.Native_n_20 ,\Using_FPGA.Native_n_21 ,\Using_FPGA.Native_n_22 ,\Using_FPGA.Native_n_23 ,\Using_FPGA.Native_n_24 ,\Using_FPGA.Native_n_25 ,\Using_FPGA.Native_n_26 ,\Using_FPGA.Native_n_27 ,\Using_FPGA.Native_n_28 ,\Using_FPGA.Native_n_29 ,\Using_FPGA.Native_n_30 ,\Using_FPGA.Native_n_31 ,DATA_OUTA}),
        .DOBDO({\Using_FPGA.Native_n_36 ,\Using_FPGA.Native_n_37 ,\Using_FPGA.Native_n_38 ,\Using_FPGA.Native_n_39 ,\Using_FPGA.Native_n_40 ,\Using_FPGA.Native_n_41 ,\Using_FPGA.Native_n_42 ,\Using_FPGA.Native_n_43 ,\Using_FPGA.Native_n_44 ,\Using_FPGA.Native_n_45 ,\Using_FPGA.Native_n_46 ,\Using_FPGA.Native_n_47 ,\Using_FPGA.Native_n_48 ,\Using_FPGA.Native_n_49 ,\Using_FPGA.Native_n_50 ,\Using_FPGA.Native_n_51 ,\Using_FPGA.Native_n_52 ,\Using_FPGA.Native_n_53 ,\Using_FPGA.Native_n_54 ,\Using_FPGA.Native_n_55 ,\Using_FPGA.Native_n_56 ,\Using_FPGA.Native_n_57 ,\Using_FPGA.Native_n_58 ,\Using_FPGA.Native_n_59 ,\Using_FPGA.Native_n_60 ,\Using_FPGA.Native_n_61 ,\Using_FPGA.Native_n_62 ,\Using_FPGA.Native_n_63 ,\Using_FPGA.Native_n_64 ,\Using_FPGA.Native_n_65 ,\Using_FPGA.Native_n_66 ,\Using_FPGA.Native_n_67 }),
        .DOPADOP({\Using_FPGA.Native_n_68 ,\Using_FPGA.Native_n_69 ,\Using_FPGA.Native_n_70 ,\Using_FPGA.Native_n_71 }),
        .DOPBDOP({\Using_FPGA.Native_n_72 ,\Using_FPGA.Native_n_73 ,\Using_FPGA.Native_n_74 ,\Using_FPGA.Native_n_75 }),
        .ECCPARITY(\NLW_Using_FPGA.Native_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(ENB),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_Using_FPGA.Native_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_Using_FPGA.Native_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_1__196 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[3]),
        .I2(read_stream_valid_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_2__131 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[2]),
        .I2(read_stream_valid_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_3__43 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[1]),
        .I2(read_stream_valid_reg),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \Using_FPGA.Native_i_4__10 
       (.I0(read_victim_valid_reg),
        .I1(M_AXI_IC_RDATA[0]),
        .I2(read_stream_valid_reg),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E
   (Q_0,
    Q,
    Dbg_Clk);
  output Q_0;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q_0;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h881B),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q_0));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1
   (Q11_in,
    Q,
    Dbg_Clk);
  output Q11_in;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q11_in;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q11_in));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized11
   (Dbg_TDO,
    Q,
    Dbg_Clk,
    Data_Read_Reg_En,
    TDO_Data_Reg,
    \Serial_Dbg_Intf.shift_count_reg[6] ,
    Config_Reg_En,
    TDO_Instr_Reg,
    Instr_Insert_Reg_En,
    tdo_config_word1_0,
    Q0_in,
    Q2_in,
    Q3_in,
    Q0_out,
    Status_Reg_En,
    TDO_Status_Reg);
  output Dbg_TDO;
  input [7:0]Q;
  input Dbg_Clk;
  input Data_Read_Reg_En;
  input TDO_Data_Reg;
  input \Serial_Dbg_Intf.shift_count_reg[6] ;
  input Config_Reg_En;
  input TDO_Instr_Reg;
  input Instr_Insert_Reg_En;
  input tdo_config_word1_0;
  input Q0_in;
  input Q2_in;
  input Q3_in;
  input Q0_out;
  input Status_Reg_En;
  input TDO_Status_Reg;

  wire Config_Reg_En;
  wire Data_Read_Reg_En;
  wire Dbg_Clk;
  wire Dbg_TDO;
  wire Dbg_TDO_INST_0_i_12_n_0;
  wire Dbg_TDO_INST_0_i_23_n_0;
  wire Dbg_TDO_INST_0_i_2_n_0;
  wire Dbg_TDO_INST_0_i_5_n_0;
  wire Instr_Insert_Reg_En;
  wire [7:0]Q;
  wire Q0_in;
  wire Q0_out;
  wire Q1_in;
  wire Q2_in;
  wire Q3_in;
  wire \Serial_Dbg_Intf.shift_count_reg[6] ;
  wire Status_Reg_En;
  wire TDO_Data_Reg;
  wire TDO_Instr_Reg;
  wire TDO_Status_Reg;
  wire tdo_config_word1_0;

  LUT3 #(
    .INIT(8'hE4)) 
    Dbg_TDO_INST_0
       (.I0(Status_Reg_En),
        .I1(Dbg_TDO_INST_0_i_2_n_0),
        .I2(TDO_Status_Reg),
        .O(Dbg_TDO));
  LUT6 #(
    .INIT(64'hCA0ACACACA0A0A0A)) 
    Dbg_TDO_INST_0_i_12
       (.I0(Dbg_TDO_INST_0_i_23_n_0),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(tdo_config_word1_0),
        .I4(Q[4]),
        .I5(Q0_in),
        .O(Dbg_TDO_INST_0_i_12_n_0));
  MUXF7 Dbg_TDO_INST_0_i_2
       (.I0(Dbg_TDO_INST_0_i_5_n_0),
        .I1(TDO_Data_Reg),
        .O(Dbg_TDO_INST_0_i_2_n_0),
        .S(Data_Read_Reg_En));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_23
       (.I0(Q1_in),
        .I1(Q2_in),
        .I2(Q[5]),
        .I3(Q3_in),
        .I4(Q[4]),
        .I5(Q0_out),
        .O(Dbg_TDO_INST_0_i_23_n_0));
  LUT6 #(
    .INIT(64'hB8FFB800B800B800)) 
    Dbg_TDO_INST_0_i_5
       (.I0(Dbg_TDO_INST_0_i_12_n_0),
        .I1(Q[7]),
        .I2(\Serial_Dbg_Intf.shift_count_reg[6] ),
        .I3(Config_Reg_En),
        .I4(TDO_Instr_Reg),
        .I5(Instr_Insert_Reg_En),
        .O(Dbg_TDO_INST_0_i_5_n_0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h2400),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q1_in));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_198
   (Q0_in,
    Q,
    Dbg_Clk);
  output Q0_in;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q0_in;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q0_in));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_199
   (tdo_config_word1_0,
    Q,
    Dbg_Clk);
  output tdo_config_word1_0;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire tdo_config_word1_0;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(tdo_config_word1_0));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_200
   (Q4_out,
    Q,
    Dbg_Clk);
  output Q4_out;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q4_out;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q4_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized1_203
   (Q0_out,
    Q,
    Dbg_Clk);
  output Q0_out;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q0_out;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q0_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3
   (Q6_out,
    Q,
    Dbg_Clk);
  output Q6_out;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q6_out;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'hFFFF),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q6_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized3_201
   (Q2_out,
    Q,
    Dbg_Clk);
  output Q2_out;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q2_out;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'hFFFF),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q2_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5
   (Dbg_TDO,
    Q,
    Dbg_Clk,
    \Serial_Dbg_Intf.shift_count_reg[5] ,
    Q6_out,
    Q11_in,
    Q_0);
  output Dbg_TDO;
  input [6:0]Q;
  input Dbg_Clk;
  input \Serial_Dbg_Intf.shift_count_reg[5] ;
  input Q6_out;
  input Q11_in;
  input Q_0;

  wire Dbg_Clk;
  wire Dbg_TDO;
  wire Dbg_TDO_INST_0_i_24_n_0;
  wire [6:0]Q;
  wire Q11_in;
  wire Q5_out;
  wire Q6_out;
  wire Q_0;
  wire \Serial_Dbg_Intf.shift_count_reg[5] ;

  MUXF7 Dbg_TDO_INST_0_i_13
       (.I0(Dbg_TDO_INST_0_i_24_n_0),
        .I1(\Serial_Dbg_Intf.shift_count_reg[5] ),
        .O(Dbg_TDO),
        .S(Q[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_24
       (.I0(Q5_out),
        .I1(Q6_out),
        .I2(Q[5]),
        .I3(Q11_in),
        .I4(Q[4]),
        .I5(Q_0),
        .O(Dbg_TDO_INST_0_i_24_n_0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h8FFF),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q5_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized5_202
   (Dbg_TDO,
    Q,
    Dbg_Clk,
    Q2_out,
    Q3_out,
    Q4_out);
  output Dbg_TDO;
  input [5:0]Q;
  input Dbg_Clk;
  input Q2_out;
  input Q3_out;
  input Q4_out;

  wire Dbg_Clk;
  wire Dbg_TDO;
  wire [5:0]Q;
  wire Q1_out;
  wire Q2_out;
  wire Q3_out;
  wire Q4_out;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Dbg_TDO_INST_0_i_25
       (.I0(Q1_out),
        .I1(Q2_out),
        .I2(Q[5]),
        .I3(Q3_out),
        .I4(Q[4]),
        .I5(Q4_out),
        .O(Dbg_TDO));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h8FFF),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q1_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7
   (Q3_out,
    Q,
    Dbg_Clk);
  output Q3_out;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q3_out;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h8000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q3_out));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized7_204
   (Q3_in,
    Q,
    Dbg_Clk);
  output Q3_in;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q3_in;

  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h8000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q3_in));
endmodule

(* ORIG_REF_NAME = "MB_SRL16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRL16E__parameterized9
   (Q2_in,
    Q,
    Dbg_Clk);
  output Q2_in;
  input [3:0]Q;
  input Dbg_Clk;

  wire Dbg_Clk;
  wire [3:0]Q;
  wire Q2_in;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1 " *) 
  SRL16E #(
    .INIT(16'h0064),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16E_I1 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(1'b0),
        .CLK(Dbg_Clk),
        .D(1'b0),
        .Q(Q2_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E
   (SRL16_Sel_7,
    which_pc__0,
    SRL16_MC15_7,
    Address,
    Dbg_Clk,
    Dbg_Reg_En);
  output SRL16_Sel_7;
  output which_pc__0;
  input SRL16_MC15_7;
  input [3:0]Address;
  input Dbg_Clk;
  input [0:7]Dbg_Reg_En;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire [0:7]Dbg_Reg_En;
  wire SRL16_MC15_7;
  wire SRL16_Sel_7;
  wire \Use_unisim.MB_SRL16CE_I1_i_2_n_0 ;
  wire \Use_unisim.MB_SRL16CE_I1_i_3_n_0 ;
  wire \Use_unisim.MB_SRL16CE_I1_n_1 ;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_7),
        .Q(SRL16_Sel_7),
        .Q15(\Use_unisim.MB_SRL16CE_I1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \Use_unisim.MB_SRL16CE_I1_i_1 
       (.I0(Dbg_Reg_En[2]),
        .I1(Dbg_Reg_En[7]),
        .I2(\Use_unisim.MB_SRL16CE_I1_i_2_n_0 ),
        .I3(Dbg_Reg_En[6]),
        .I4(Dbg_Reg_En[3]),
        .I5(\Use_unisim.MB_SRL16CE_I1_i_3_n_0 ),
        .O(which_pc__0));
  LUT2 #(
    .INIT(4'hE)) 
    \Use_unisim.MB_SRL16CE_I1_i_2 
       (.I0(Dbg_Reg_En[1]),
        .I1(Dbg_Reg_En[0]),
        .O(\Use_unisim.MB_SRL16CE_I1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Use_unisim.MB_SRL16CE_I1_i_3 
       (.I0(Dbg_Reg_En[4]),
        .I1(Dbg_Reg_En[5]),
        .O(\Use_unisim.MB_SRL16CE_I1_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214
   (SRL16_Sel_6,
    SRL16_MC15_7,
    which_pc__0,
    SRL16_MC15_6,
    Address,
    Dbg_Clk);
  output SRL16_Sel_6;
  output SRL16_MC15_7;
  input which_pc__0;
  input SRL16_MC15_6;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_6;
  wire SRL16_MC15_7;
  wire SRL16_Sel_6;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_6),
        .Q(SRL16_Sel_6),
        .Q15(SRL16_MC15_7));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216
   (SRL16_Sel_5,
    SRL16_MC15_6,
    which_pc__0,
    SRL16_MC15_5,
    Address,
    Dbg_Clk);
  output SRL16_Sel_5;
  output SRL16_MC15_6;
  input which_pc__0;
  input SRL16_MC15_5;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_5;
  wire SRL16_MC15_6;
  wire SRL16_Sel_5;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_5),
        .Q(SRL16_Sel_5),
        .Q15(SRL16_MC15_6));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218
   (SRL16_Sel_4,
    SRL16_MC15_5,
    which_pc__0,
    SRL16_MC15_4,
    Address,
    Dbg_Clk);
  output SRL16_Sel_4;
  output SRL16_MC15_5;
  input which_pc__0;
  input SRL16_MC15_4;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_4;
  wire SRL16_MC15_5;
  wire SRL16_Sel_4;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_4),
        .Q(SRL16_Sel_4),
        .Q15(SRL16_MC15_5));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220
   (SRL16_Sel_3,
    SRL16_MC15_4,
    which_pc__0,
    SRL16_MC15_3,
    Address,
    Dbg_Clk);
  output SRL16_Sel_3;
  output SRL16_MC15_4;
  input which_pc__0;
  input SRL16_MC15_3;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_3;
  wire SRL16_MC15_4;
  wire SRL16_Sel_3;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_3),
        .Q(SRL16_Sel_3),
        .Q15(SRL16_MC15_4));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222
   (SRL16_Sel_2,
    SRL16_MC15_3,
    which_pc__0,
    SRL16_MC15_2,
    Address,
    Dbg_Clk);
  output SRL16_Sel_2;
  output SRL16_MC15_3;
  input which_pc__0;
  input SRL16_MC15_2;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_2;
  wire SRL16_MC15_3;
  wire SRL16_Sel_2;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_2),
        .Q(SRL16_Sel_2),
        .Q15(SRL16_MC15_3));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224
   (SRL16_Sel_1,
    SRL16_MC15_2,
    which_pc__0,
    SRL16_MC15_1,
    Address,
    Dbg_Clk);
  output SRL16_Sel_1;
  output SRL16_MC15_2;
  input which_pc__0;
  input SRL16_MC15_1;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire SRL16_MC15_1;
  wire SRL16_MC15_2;
  wire SRL16_Sel_1;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(SRL16_MC15_1),
        .Q(SRL16_Sel_1),
        .Q15(SRL16_MC15_2));
endmodule

(* ORIG_REF_NAME = "MB_SRLC16E" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226
   (SRL16_Sel_0,
    SRL16_MC15_1,
    which_pc__0,
    Dbg_TDI,
    Address,
    Dbg_Clk);
  output SRL16_Sel_0;
  output SRL16_MC15_1;
  input which_pc__0;
  input Dbg_TDI;
  input [3:0]Address;
  input Dbg_Clk;

  wire [3:0]Address;
  wire Dbg_Clk;
  wire Dbg_TDI;
  wire SRL16_MC15_1;
  wire SRL16_Sel_0;
  wire which_pc__0;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \Use_unisim.MB_SRL16CE_I1 
       (.A0(Address[0]),
        .A1(Address[1]),
        .A2(Address[2]),
        .A3(Address[3]),
        .CE(which_pc__0),
        .CLK(Dbg_Clk),
        .D(Dbg_TDI),
        .Q(SRL16_Sel_0),
        .Q15(SRL16_MC15_1));
endmodule

(* C_ADDR_TAG_BITS = "13" *) (* C_ALLOW_DCACHE_WR = "1" *) (* C_ALLOW_ICACHE_WR = "1" *) 
(* C_AREA_OPTIMIZED = "0" *) (* C_ASYNC_INTERRUPT = "1" *) (* C_ASYNC_WAKEUP = "3" *) 
(* C_AVOID_PRIMITIVES = "0" *) (* C_BASE_VECTORS = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* C_BRANCH_TARGET_CACHE_SIZE = "0" *) 
(* C_CACHE_BYTE_SIZE = "32768" *) (* C_DADDR_SIZE = "32" *) (* C_DATA_SIZE = "32" *) 
(* C_DCACHE_ADDR_TAG = "13" *) (* C_DCACHE_ALWAYS_USED = "1" *) (* C_DCACHE_BASEADDR = "64'b0000000000000000000000000000000010000000000000000000000000000000" *) 
(* C_DCACHE_BYTE_SIZE = "32768" *) (* C_DCACHE_DATA_WIDTH = "0" *) (* C_DCACHE_FORCE_TAG_LUTRAM = "0" *) 
(* C_DCACHE_HIGHADDR = "64'b0000000000000000000000000000000010001111111111111111111111111111" *) (* C_DCACHE_LINE_LEN = "4" *) (* C_DCACHE_USE_WRITEBACK = "0" *) 
(* C_DCACHE_VICTIMS = "0" *) (* C_DEBUG_COUNTER_WIDTH = "32" *) (* C_DEBUG_ENABLED = "1" *) 
(* C_DEBUG_EVENT_COUNTERS = "5" *) (* C_DEBUG_EXTERNAL_TRACE = "0" *) (* C_DEBUG_INTERFACE = "0" *) 
(* C_DEBUG_LATENCY_COUNTERS = "1" *) (* C_DEBUG_PROFILE_SIZE = "0" *) (* C_DEBUG_TRACE_ASYNC_RESET = "0" *) 
(* C_DEBUG_TRACE_SIZE = "8192" *) (* C_DIV_ZERO_EXCEPTION = "0" *) (* C_DYNAMIC_BUS_SIZING = "0" *) 
(* C_D_AXI = "1" *) (* C_D_LMB = "1" *) (* C_ECC_USE_CE_EXCEPTION = "0" *) 
(* C_EDGE_IS_POSITIVE = "1" *) (* C_ENDIANNESS = "1" *) (* C_FAMILY = "spartan7" *) 
(* C_FAULT_TOLERANT = "0" *) (* C_FPU_EXCEPTION = "0" *) (* C_FREQ = "81247969" *) 
(* C_FSL_EXCEPTION = "0" *) (* C_FSL_LINKS = "0" *) (* C_IADDR_SIZE = "32" *) 
(* C_ICACHE_ALWAYS_USED = "1" *) (* C_ICACHE_BASEADDR = "64'b0000000000000000000000000000000010000000000000000000000000000000" *) (* C_ICACHE_DATA_WIDTH = "0" *) 
(* C_ICACHE_FORCE_TAG_LUTRAM = "0" *) (* C_ICACHE_HIGHADDR = "64'b0000000000000000000000000000000010001111111111111111111111111111" *) (* C_ICACHE_LINE_LEN = "4" *) 
(* C_ICACHE_STREAMS = "0" *) (* C_ICACHE_VICTIMS = "0" *) (* C_ILL_OPCODE_EXCEPTION = "0" *) 
(* C_IMPRECISE_EXCEPTIONS = "0" *) (* C_INSTANCE = "design_1_microblaze_0_0" *) (* C_INSTR_SIZE = "32" *) 
(* C_INTERCONNECT = "2" *) (* C_INTERRUPT_IS_EDGE = "0" *) (* C_I_AXI = "0" *) 
(* C_I_LMB = "1" *) (* C_LOCKSTEP_MASTER = "0" *) (* C_LOCKSTEP_SLAVE = "0" *) 
(* C_M0_AXIS_DATA_WIDTH = "32" *) (* C_M10_AXIS_DATA_WIDTH = "32" *) (* C_M11_AXIS_DATA_WIDTH = "32" *) 
(* C_M12_AXIS_DATA_WIDTH = "32" *) (* C_M13_AXIS_DATA_WIDTH = "32" *) (* C_M14_AXIS_DATA_WIDTH = "32" *) 
(* C_M15_AXIS_DATA_WIDTH = "32" *) (* C_M1_AXIS_DATA_WIDTH = "32" *) (* C_M2_AXIS_DATA_WIDTH = "32" *) 
(* C_M3_AXIS_DATA_WIDTH = "32" *) (* C_M4_AXIS_DATA_WIDTH = "32" *) (* C_M5_AXIS_DATA_WIDTH = "32" *) 
(* C_M6_AXIS_DATA_WIDTH = "32" *) (* C_M7_AXIS_DATA_WIDTH = "32" *) (* C_M8_AXIS_DATA_WIDTH = "32" *) 
(* C_M9_AXIS_DATA_WIDTH = "32" *) (* C_MMU_DTLB_SIZE = "4" *) (* C_MMU_ITLB_SIZE = "2" *) 
(* C_MMU_PRIVILEGED_INSTR = "0" *) (* C_MMU_TLB_ACCESS = "3" *) (* C_MMU_ZONES = "16" *) 
(* C_M_AXI_DC_ADDR_WIDTH = "32" *) (* C_M_AXI_DC_ARUSER_WIDTH = "5" *) (* C_M_AXI_DC_AWUSER_WIDTH = "5" *) 
(* C_M_AXI_DC_BUSER_WIDTH = "1" *) (* C_M_AXI_DC_DATA_WIDTH = "32" *) (* C_M_AXI_DC_EXCLUSIVE_ACCESS = "0" *) 
(* C_M_AXI_DC_RUSER_WIDTH = "1" *) (* C_M_AXI_DC_THREAD_ID_WIDTH = "1" *) (* C_M_AXI_DC_USER_VALUE = "31" *) 
(* C_M_AXI_DC_WUSER_WIDTH = "1" *) (* C_M_AXI_DP_ADDR_WIDTH = "32" *) (* C_M_AXI_DP_DATA_WIDTH = "32" *) 
(* C_M_AXI_DP_EXCLUSIVE_ACCESS = "0" *) (* C_M_AXI_DP_THREAD_ID_WIDTH = "1" *) (* C_M_AXI_D_BUS_EXCEPTION = "0" *) 
(* C_M_AXI_IC_ADDR_WIDTH = "32" *) (* C_M_AXI_IC_ARUSER_WIDTH = "5" *) (* C_M_AXI_IC_AWUSER_WIDTH = "5" *) 
(* C_M_AXI_IC_BUSER_WIDTH = "1" *) (* C_M_AXI_IC_DATA_WIDTH = "32" *) (* C_M_AXI_IC_RUSER_WIDTH = "1" *) 
(* C_M_AXI_IC_THREAD_ID_WIDTH = "1" *) (* C_M_AXI_IC_USER_VALUE = "31" *) (* C_M_AXI_IC_WUSER_WIDTH = "1" *) 
(* C_M_AXI_IP_ADDR_WIDTH = "32" *) (* C_M_AXI_IP_DATA_WIDTH = "32" *) (* C_M_AXI_IP_THREAD_ID_WIDTH = "1" *) 
(* C_M_AXI_I_BUS_EXCEPTION = "0" *) (* C_NUMBER_OF_PC_BRK = "1" *) (* C_NUMBER_OF_RD_ADDR_BRK = "0" *) 
(* C_NUMBER_OF_WR_ADDR_BRK = "0" *) (* C_NUM_SYNC_FF_CLK = "2" *) (* C_NUM_SYNC_FF_CLK_DEBUG = "2" *) 
(* C_NUM_SYNC_FF_CLK_IRQ = "1" *) (* C_NUM_SYNC_FF_DBG_CLK = "1" *) (* C_NUM_SYNC_FF_DBG_TRACE_CLK = "2" *) 
(* C_OPCODE_0x0_ILLEGAL = "0" *) (* C_OPTIMIZATION = "0" *) (* C_PC_WIDTH = "32" *) 
(* C_PIADDR_SIZE = "32" *) (* C_PVR = "0" *) (* C_PVR_USER1 = "8'b00000000" *) 
(* C_PVR_USER2 = "0" *) (* C_RESET_MSR = "0" *) (* C_S0_AXIS_DATA_WIDTH = "32" *) 
(* C_S10_AXIS_DATA_WIDTH = "32" *) (* C_S11_AXIS_DATA_WIDTH = "32" *) (* C_S12_AXIS_DATA_WIDTH = "32" *) 
(* C_S13_AXIS_DATA_WIDTH = "32" *) (* C_S14_AXIS_DATA_WIDTH = "32" *) (* C_S15_AXIS_DATA_WIDTH = "32" *) 
(* C_S1_AXIS_DATA_WIDTH = "32" *) (* C_S2_AXIS_DATA_WIDTH = "32" *) (* C_S3_AXIS_DATA_WIDTH = "32" *) 
(* C_S4_AXIS_DATA_WIDTH = "32" *) (* C_S5_AXIS_DATA_WIDTH = "32" *) (* C_S6_AXIS_DATA_WIDTH = "32" *) 
(* C_S7_AXIS_DATA_WIDTH = "32" *) (* C_S8_AXIS_DATA_WIDTH = "32" *) (* C_S9_AXIS_DATA_WIDTH = "32" *) 
(* C_SCO = "0" *) (* C_UNALIGNED_EXCEPTIONS = "0" *) (* C_USE_BARREL = "0" *) 
(* C_USE_BRANCH_TARGET_CACHE = "0" *) (* C_USE_CONFIG_RESET = "0" *) (* C_USE_DCACHE = "1" *) 
(* C_USE_DIV = "0" *) (* C_USE_EXTENDED_FSL_INSTR = "0" *) (* C_USE_EXT_BRK = "0" *) 
(* C_USE_EXT_NM_BRK = "0" *) (* C_USE_FPU = "0" *) (* C_USE_HW_MUL = "0" *) 
(* C_USE_ICACHE = "1" *) (* C_USE_INTERRUPT = "1" *) (* C_USE_MMU = "0" *) 
(* C_USE_MSR_INSTR = "0" *) (* C_USE_NON_SECURE = "0" *) (* C_USE_PCMP_INSTR = "0" *) 
(* C_USE_REORDER_INSTR = "1" *) (* C_USE_STACK_PROTECTION = "0" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze
   (RAM_To,
    RAM_From,
    Clk,
    Reset,
    Mb_Reset,
    Config_Reset,
    Scan_Reset_Sel,
    Scan_Reset,
    Scan_En,
    Reset_Mode,
    Non_Secure,
    Interrupt,
    Interrupt_Address,
    Interrupt_Ack,
    Ext_BRK,
    Ext_NM_BRK,
    Pause,
    Pause_Ack,
    Dbg_Continue,
    Dbg_Stop,
    Dbg_Intr,
    MB_Halted,
    MB_Error,
    Wakeup,
    Sleep,
    Hibernate,
    Suspend,
    Dbg_Wakeup,
    LOCKSTEP_Slave_In,
    LOCKSTEP_Master_Out,
    LOCKSTEP_Out,
    Instr_Addr,
    Instr,
    IFetch,
    I_AS,
    IReady,
    IWAIT,
    ICE,
    IUE,
    M_AXI_IP_AWID,
    M_AXI_IP_AWADDR,
    M_AXI_IP_AWLEN,
    M_AXI_IP_AWSIZE,
    M_AXI_IP_AWBURST,
    M_AXI_IP_AWLOCK,
    M_AXI_IP_AWCACHE,
    M_AXI_IP_AWPROT,
    M_AXI_IP_AWQOS,
    M_AXI_IP_AWVALID,
    M_AXI_IP_AWREADY,
    M_AXI_IP_WDATA,
    M_AXI_IP_WSTRB,
    M_AXI_IP_WLAST,
    M_AXI_IP_WVALID,
    M_AXI_IP_WREADY,
    M_AXI_IP_BID,
    M_AXI_IP_BRESP,
    M_AXI_IP_BVALID,
    M_AXI_IP_BREADY,
    M_AXI_IP_ARID,
    M_AXI_IP_ARADDR,
    M_AXI_IP_ARLEN,
    M_AXI_IP_ARSIZE,
    M_AXI_IP_ARBURST,
    M_AXI_IP_ARLOCK,
    M_AXI_IP_ARCACHE,
    M_AXI_IP_ARPROT,
    M_AXI_IP_ARQOS,
    M_AXI_IP_ARVALID,
    M_AXI_IP_ARREADY,
    M_AXI_IP_RID,
    M_AXI_IP_RDATA,
    M_AXI_IP_RRESP,
    M_AXI_IP_RLAST,
    M_AXI_IP_RVALID,
    M_AXI_IP_RREADY,
    Data_Addr,
    Data_Read,
    Data_Write,
    D_AS,
    Read_Strobe,
    Write_Strobe,
    DReady,
    DWait,
    DCE,
    DUE,
    Byte_Enable,
    M_AXI_DP_AWID,
    M_AXI_DP_AWADDR,
    M_AXI_DP_AWLEN,
    M_AXI_DP_AWSIZE,
    M_AXI_DP_AWBURST,
    M_AXI_DP_AWLOCK,
    M_AXI_DP_AWCACHE,
    M_AXI_DP_AWPROT,
    M_AXI_DP_AWQOS,
    M_AXI_DP_AWVALID,
    M_AXI_DP_AWREADY,
    M_AXI_DP_WDATA,
    M_AXI_DP_WSTRB,
    M_AXI_DP_WLAST,
    M_AXI_DP_WVALID,
    M_AXI_DP_WREADY,
    M_AXI_DP_BID,
    M_AXI_DP_BRESP,
    M_AXI_DP_BVALID,
    M_AXI_DP_BREADY,
    M_AXI_DP_ARID,
    M_AXI_DP_ARADDR,
    M_AXI_DP_ARLEN,
    M_AXI_DP_ARSIZE,
    M_AXI_DP_ARBURST,
    M_AXI_DP_ARLOCK,
    M_AXI_DP_ARCACHE,
    M_AXI_DP_ARPROT,
    M_AXI_DP_ARQOS,
    M_AXI_DP_ARVALID,
    M_AXI_DP_ARREADY,
    M_AXI_DP_RID,
    M_AXI_DP_RDATA,
    M_AXI_DP_RRESP,
    M_AXI_DP_RLAST,
    M_AXI_DP_RVALID,
    M_AXI_DP_RREADY,
    Dbg_Disable,
    Dbg_Clk,
    Dbg_TDI,
    Dbg_TDO,
    Dbg_Reg_En,
    Dbg_Shift,
    Dbg_Capture,
    Dbg_Update,
    Debug_Rst,
    Dbg_Trig_In,
    Dbg_Trig_Ack_In,
    Dbg_Trig_Out,
    Dbg_Trig_Ack_Out,
    Dbg_Trace_Clk,
    Dbg_Trace_Data,
    Dbg_Trace_Ready,
    Dbg_Trace_Valid,
    Dbg_AWADDR,
    Dbg_AWVALID,
    Dbg_AWREADY,
    Dbg_WDATA,
    Dbg_WVALID,
    Dbg_WREADY,
    Dbg_BRESP,
    Dbg_BVALID,
    Dbg_BREADY,
    Dbg_ARADDR,
    Dbg_ARVALID,
    Dbg_ARREADY,
    Dbg_RDATA,
    Dbg_RRESP,
    Dbg_RVALID,
    Dbg_RREADY,
    DEBUG_ACLK,
    DEBUG_ARESETN,
    Trace_Instruction,
    Trace_Valid_Instr,
    Trace_PC,
    Trace_Reg_Write,
    Trace_Reg_Addr,
    Trace_MSR_Reg,
    Trace_PID_Reg,
    Trace_New_Reg_Value,
    Trace_Exception_Taken,
    Trace_Exception_Kind,
    Trace_Jump_Taken,
    Trace_Delay_Slot,
    Trace_Data_Address,
    Trace_Data_Write_Value,
    Trace_Data_Byte_Enable,
    Trace_Data_Access,
    Trace_Data_Read,
    Trace_Data_Write,
    Trace_DCache_Req,
    Trace_DCache_Hit,
    Trace_DCache_Rdy,
    Trace_DCache_Read,
    Trace_ICache_Req,
    Trace_ICache_Hit,
    Trace_ICache_Rdy,
    Trace_OF_PipeRun,
    Trace_EX_PipeRun,
    Trace_MEM_PipeRun,
    Trace_MB_Halted,
    Trace_Jump_Hit,
    M0_AXIS_TLAST,
    M0_AXIS_TDATA,
    M0_AXIS_TVALID,
    M0_AXIS_TREADY,
    M1_AXIS_TLAST,
    M1_AXIS_TDATA,
    M1_AXIS_TVALID,
    M1_AXIS_TREADY,
    M2_AXIS_TLAST,
    M2_AXIS_TDATA,
    M2_AXIS_TVALID,
    M2_AXIS_TREADY,
    M3_AXIS_TLAST,
    M3_AXIS_TDATA,
    M3_AXIS_TVALID,
    M3_AXIS_TREADY,
    M4_AXIS_TLAST,
    M4_AXIS_TDATA,
    M4_AXIS_TVALID,
    M4_AXIS_TREADY,
    M5_AXIS_TLAST,
    M5_AXIS_TDATA,
    M5_AXIS_TVALID,
    M5_AXIS_TREADY,
    M6_AXIS_TLAST,
    M6_AXIS_TDATA,
    M6_AXIS_TVALID,
    M6_AXIS_TREADY,
    M7_AXIS_TLAST,
    M7_AXIS_TDATA,
    M7_AXIS_TVALID,
    M7_AXIS_TREADY,
    M8_AXIS_TLAST,
    M8_AXIS_TDATA,
    M8_AXIS_TVALID,
    M8_AXIS_TREADY,
    M9_AXIS_TLAST,
    M9_AXIS_TDATA,
    M9_AXIS_TVALID,
    M9_AXIS_TREADY,
    M10_AXIS_TLAST,
    M10_AXIS_TDATA,
    M10_AXIS_TVALID,
    M10_AXIS_TREADY,
    M11_AXIS_TLAST,
    M11_AXIS_TDATA,
    M11_AXIS_TVALID,
    M11_AXIS_TREADY,
    M12_AXIS_TLAST,
    M12_AXIS_TDATA,
    M12_AXIS_TVALID,
    M12_AXIS_TREADY,
    M13_AXIS_TLAST,
    M13_AXIS_TDATA,
    M13_AXIS_TVALID,
    M13_AXIS_TREADY,
    M14_AXIS_TLAST,
    M14_AXIS_TDATA,
    M14_AXIS_TVALID,
    M14_AXIS_TREADY,
    M15_AXIS_TLAST,
    M15_AXIS_TDATA,
    M15_AXIS_TVALID,
    M15_AXIS_TREADY,
    S0_AXIS_TLAST,
    S0_AXIS_TDATA,
    S0_AXIS_TVALID,
    S0_AXIS_TREADY,
    S1_AXIS_TLAST,
    S1_AXIS_TDATA,
    S1_AXIS_TVALID,
    S1_AXIS_TREADY,
    S2_AXIS_TLAST,
    S2_AXIS_TDATA,
    S2_AXIS_TVALID,
    S2_AXIS_TREADY,
    S3_AXIS_TLAST,
    S3_AXIS_TDATA,
    S3_AXIS_TVALID,
    S3_AXIS_TREADY,
    S4_AXIS_TLAST,
    S4_AXIS_TDATA,
    S4_AXIS_TVALID,
    S4_AXIS_TREADY,
    S5_AXIS_TLAST,
    S5_AXIS_TDATA,
    S5_AXIS_TVALID,
    S5_AXIS_TREADY,
    S6_AXIS_TLAST,
    S6_AXIS_TDATA,
    S6_AXIS_TVALID,
    S6_AXIS_TREADY,
    S7_AXIS_TLAST,
    S7_AXIS_TDATA,
    S7_AXIS_TVALID,
    S7_AXIS_TREADY,
    S8_AXIS_TLAST,
    S8_AXIS_TDATA,
    S8_AXIS_TVALID,
    S8_AXIS_TREADY,
    S9_AXIS_TLAST,
    S9_AXIS_TDATA,
    S9_AXIS_TVALID,
    S9_AXIS_TREADY,
    S10_AXIS_TLAST,
    S10_AXIS_TDATA,
    S10_AXIS_TVALID,
    S10_AXIS_TREADY,
    S11_AXIS_TLAST,
    S11_AXIS_TDATA,
    S11_AXIS_TVALID,
    S11_AXIS_TREADY,
    S12_AXIS_TLAST,
    S12_AXIS_TDATA,
    S12_AXIS_TVALID,
    S12_AXIS_TREADY,
    S13_AXIS_TLAST,
    S13_AXIS_TDATA,
    S13_AXIS_TVALID,
    S13_AXIS_TREADY,
    S14_AXIS_TLAST,
    S14_AXIS_TDATA,
    S14_AXIS_TVALID,
    S14_AXIS_TREADY,
    S15_AXIS_TLAST,
    S15_AXIS_TDATA,
    S15_AXIS_TVALID,
    S15_AXIS_TREADY,
    M_AXI_IC_AWID,
    M_AXI_IC_AWADDR,
    M_AXI_IC_AWLEN,
    M_AXI_IC_AWSIZE,
    M_AXI_IC_AWBURST,
    M_AXI_IC_AWLOCK,
    M_AXI_IC_AWCACHE,
    M_AXI_IC_AWPROT,
    M_AXI_IC_AWQOS,
    M_AXI_IC_AWVALID,
    M_AXI_IC_AWREADY,
    M_AXI_IC_AWUSER,
    M_AXI_IC_AWDOMAIN,
    M_AXI_IC_AWSNOOP,
    M_AXI_IC_AWBAR,
    M_AXI_IC_WDATA,
    M_AXI_IC_WSTRB,
    M_AXI_IC_WLAST,
    M_AXI_IC_WVALID,
    M_AXI_IC_WREADY,
    M_AXI_IC_WUSER,
    M_AXI_IC_BID,
    M_AXI_IC_BRESP,
    M_AXI_IC_BVALID,
    M_AXI_IC_BREADY,
    M_AXI_IC_BUSER,
    M_AXI_IC_WACK,
    M_AXI_IC_ARID,
    M_AXI_IC_ARADDR,
    M_AXI_IC_ARLEN,
    M_AXI_IC_ARSIZE,
    M_AXI_IC_ARBURST,
    M_AXI_IC_ARLOCK,
    M_AXI_IC_ARCACHE,
    M_AXI_IC_ARPROT,
    M_AXI_IC_ARQOS,
    M_AXI_IC_ARVALID,
    M_AXI_IC_ARREADY,
    M_AXI_IC_ARUSER,
    M_AXI_IC_ARDOMAIN,
    M_AXI_IC_ARSNOOP,
    M_AXI_IC_ARBAR,
    M_AXI_IC_RID,
    M_AXI_IC_RDATA,
    M_AXI_IC_RRESP,
    M_AXI_IC_RLAST,
    M_AXI_IC_RVALID,
    M_AXI_IC_RREADY,
    M_AXI_IC_RUSER,
    M_AXI_IC_RACK,
    M_AXI_IC_ACVALID,
    M_AXI_IC_ACADDR,
    M_AXI_IC_ACSNOOP,
    M_AXI_IC_ACPROT,
    M_AXI_IC_ACREADY,
    M_AXI_IC_CRVALID,
    M_AXI_IC_CRRESP,
    M_AXI_IC_CRREADY,
    M_AXI_IC_CDVALID,
    M_AXI_IC_CDDATA,
    M_AXI_IC_CDLAST,
    M_AXI_IC_CDREADY,
    M_AXI_DC_AWID,
    M_AXI_DC_AWADDR,
    M_AXI_DC_AWLEN,
    M_AXI_DC_AWSIZE,
    M_AXI_DC_AWBURST,
    M_AXI_DC_AWLOCK,
    M_AXI_DC_AWCACHE,
    M_AXI_DC_AWPROT,
    M_AXI_DC_AWQOS,
    M_AXI_DC_AWVALID,
    M_AXI_DC_AWREADY,
    M_AXI_DC_AWUSER,
    M_AXI_DC_AWDOMAIN,
    M_AXI_DC_AWSNOOP,
    M_AXI_DC_AWBAR,
    M_AXI_DC_WDATA,
    M_AXI_DC_WSTRB,
    M_AXI_DC_WLAST,
    M_AXI_DC_WVALID,
    M_AXI_DC_WREADY,
    M_AXI_DC_WUSER,
    M_AXI_DC_BRESP,
    M_AXI_DC_BID,
    M_AXI_DC_BVALID,
    M_AXI_DC_BREADY,
    M_AXI_DC_BUSER,
    M_AXI_DC_WACK,
    M_AXI_DC_ARID,
    M_AXI_DC_ARADDR,
    M_AXI_DC_ARLEN,
    M_AXI_DC_ARSIZE,
    M_AXI_DC_ARBURST,
    M_AXI_DC_ARLOCK,
    M_AXI_DC_ARCACHE,
    M_AXI_DC_ARPROT,
    M_AXI_DC_ARQOS,
    M_AXI_DC_ARVALID,
    M_AXI_DC_ARREADY,
    M_AXI_DC_ARUSER,
    M_AXI_DC_ARDOMAIN,
    M_AXI_DC_ARSNOOP,
    M_AXI_DC_ARBAR,
    M_AXI_DC_RID,
    M_AXI_DC_RDATA,
    M_AXI_DC_RRESP,
    M_AXI_DC_RLAST,
    M_AXI_DC_RVALID,
    M_AXI_DC_RREADY,
    M_AXI_DC_RUSER,
    M_AXI_DC_RACK,
    M_AXI_DC_ACVALID,
    M_AXI_DC_ACADDR,
    M_AXI_DC_ACSNOOP,
    M_AXI_DC_ACPROT,
    M_AXI_DC_ACREADY,
    M_AXI_DC_CRVALID,
    M_AXI_DC_CRRESP,
    M_AXI_DC_CRREADY,
    M_AXI_DC_CDVALID,
    M_AXI_DC_CDDATA,
    M_AXI_DC_CDLAST,
    M_AXI_DC_CDREADY);
  input [255:0]RAM_To;
  output [255:0]RAM_From;
  input Clk;
  input Reset;
  input Mb_Reset;
  input Config_Reset;
  input Scan_Reset_Sel;
  input Scan_Reset;
  input Scan_En;
  input [0:1]Reset_Mode;
  input [0:3]Non_Secure;
  input Interrupt;
  input [0:31]Interrupt_Address;
  output [0:1]Interrupt_Ack;
  input Ext_BRK;
  input Ext_NM_BRK;
  input Pause;
  output Pause_Ack;
  output Dbg_Continue;
  input Dbg_Stop;
  output Dbg_Intr;
  output MB_Halted;
  output MB_Error;
  input [0:1]Wakeup;
  output Sleep;
  output Hibernate;
  output Suspend;
  output Dbg_Wakeup;
  input [0:4095]LOCKSTEP_Slave_In;
  output [0:4095]LOCKSTEP_Master_Out;
  output [0:4095]LOCKSTEP_Out;
  output [0:31]Instr_Addr;
  input [0:31]Instr;
  output IFetch;
  output I_AS;
  input IReady;
  input IWAIT;
  input ICE;
  input IUE;
  output [0:0]M_AXI_IP_AWID;
  output [31:0]M_AXI_IP_AWADDR;
  output [7:0]M_AXI_IP_AWLEN;
  output [2:0]M_AXI_IP_AWSIZE;
  output [1:0]M_AXI_IP_AWBURST;
  output M_AXI_IP_AWLOCK;
  output [3:0]M_AXI_IP_AWCACHE;
  output [2:0]M_AXI_IP_AWPROT;
  output [3:0]M_AXI_IP_AWQOS;
  output M_AXI_IP_AWVALID;
  input M_AXI_IP_AWREADY;
  output [31:0]M_AXI_IP_WDATA;
  output [3:0]M_AXI_IP_WSTRB;
  output M_AXI_IP_WLAST;
  output M_AXI_IP_WVALID;
  input M_AXI_IP_WREADY;
  input [0:0]M_AXI_IP_BID;
  input [1:0]M_AXI_IP_BRESP;
  input M_AXI_IP_BVALID;
  output M_AXI_IP_BREADY;
  output [0:0]M_AXI_IP_ARID;
  output [31:0]M_AXI_IP_ARADDR;
  output [7:0]M_AXI_IP_ARLEN;
  output [2:0]M_AXI_IP_ARSIZE;
  output [1:0]M_AXI_IP_ARBURST;
  output M_AXI_IP_ARLOCK;
  output [3:0]M_AXI_IP_ARCACHE;
  output [2:0]M_AXI_IP_ARPROT;
  output [3:0]M_AXI_IP_ARQOS;
  output M_AXI_IP_ARVALID;
  input M_AXI_IP_ARREADY;
  input [0:0]M_AXI_IP_RID;
  input [31:0]M_AXI_IP_RDATA;
  input [1:0]M_AXI_IP_RRESP;
  input M_AXI_IP_RLAST;
  input M_AXI_IP_RVALID;
  output M_AXI_IP_RREADY;
  output [0:31]Data_Addr;
  input [0:31]Data_Read;
  output [0:31]Data_Write;
  output D_AS;
  output Read_Strobe;
  output Write_Strobe;
  input DReady;
  input DWait;
  input DCE;
  input DUE;
  output [0:3]Byte_Enable;
  output [0:0]M_AXI_DP_AWID;
  output [31:0]M_AXI_DP_AWADDR;
  output [7:0]M_AXI_DP_AWLEN;
  output [2:0]M_AXI_DP_AWSIZE;
  output [1:0]M_AXI_DP_AWBURST;
  output M_AXI_DP_AWLOCK;
  output [3:0]M_AXI_DP_AWCACHE;
  output [2:0]M_AXI_DP_AWPROT;
  output [3:0]M_AXI_DP_AWQOS;
  output M_AXI_DP_AWVALID;
  input M_AXI_DP_AWREADY;
  output [31:0]M_AXI_DP_WDATA;
  output [3:0]M_AXI_DP_WSTRB;
  output M_AXI_DP_WLAST;
  output M_AXI_DP_WVALID;
  input M_AXI_DP_WREADY;
  input [0:0]M_AXI_DP_BID;
  input [1:0]M_AXI_DP_BRESP;
  input M_AXI_DP_BVALID;
  output M_AXI_DP_BREADY;
  output [0:0]M_AXI_DP_ARID;
  output [31:0]M_AXI_DP_ARADDR;
  output [7:0]M_AXI_DP_ARLEN;
  output [2:0]M_AXI_DP_ARSIZE;
  output [1:0]M_AXI_DP_ARBURST;
  output M_AXI_DP_ARLOCK;
  output [3:0]M_AXI_DP_ARCACHE;
  output [2:0]M_AXI_DP_ARPROT;
  output [3:0]M_AXI_DP_ARQOS;
  output M_AXI_DP_ARVALID;
  input M_AXI_DP_ARREADY;
  input [0:0]M_AXI_DP_RID;
  input [31:0]M_AXI_DP_RDATA;
  input [1:0]M_AXI_DP_RRESP;
  input M_AXI_DP_RLAST;
  input M_AXI_DP_RVALID;
  output M_AXI_DP_RREADY;
  input Dbg_Disable;
  input Dbg_Clk;
  input Dbg_TDI;
  output Dbg_TDO;
  input [0:7]Dbg_Reg_En;
  input Dbg_Shift;
  input Dbg_Capture;
  input Dbg_Update;
  input Debug_Rst;
  output [0:7]Dbg_Trig_In;
  input [0:7]Dbg_Trig_Ack_In;
  input [0:7]Dbg_Trig_Out;
  output [0:7]Dbg_Trig_Ack_Out;
  input Dbg_Trace_Clk;
  output [0:35]Dbg_Trace_Data;
  input Dbg_Trace_Ready;
  output Dbg_Trace_Valid;
  input [14:2]Dbg_AWADDR;
  input Dbg_AWVALID;
  output Dbg_AWREADY;
  input [31:0]Dbg_WDATA;
  input Dbg_WVALID;
  output Dbg_WREADY;
  output [1:0]Dbg_BRESP;
  output Dbg_BVALID;
  input Dbg_BREADY;
  input [14:2]Dbg_ARADDR;
  input Dbg_ARVALID;
  output Dbg_ARREADY;
  output [31:0]Dbg_RDATA;
  output [1:0]Dbg_RRESP;
  output Dbg_RVALID;
  input Dbg_RREADY;
  input DEBUG_ACLK;
  input DEBUG_ARESETN;
  (* mark_debug = "false" *) output [0:31]Trace_Instruction;
  (* mark_debug = "false" *) output Trace_Valid_Instr;
  (* mark_debug = "false" *) output [0:31]Trace_PC;
  (* mark_debug = "false" *) output Trace_Reg_Write;
  (* mark_debug = "false" *) output [0:4]Trace_Reg_Addr;
  (* mark_debug = "false" *) output [0:14]Trace_MSR_Reg;
  (* mark_debug = "false" *) output [0:7]Trace_PID_Reg;
  (* mark_debug = "false" *) output [0:31]Trace_New_Reg_Value;
  (* mark_debug = "false" *) output Trace_Exception_Taken;
  (* mark_debug = "false" *) output [0:4]Trace_Exception_Kind;
  (* mark_debug = "false" *) output Trace_Jump_Taken;
  (* mark_debug = "false" *) output Trace_Delay_Slot;
  (* mark_debug = "false" *) output [0:31]Trace_Data_Address;
  (* mark_debug = "false" *) output [0:31]Trace_Data_Write_Value;
  (* mark_debug = "false" *) output [0:3]Trace_Data_Byte_Enable;
  (* mark_debug = "false" *) output Trace_Data_Access;
  (* mark_debug = "false" *) output Trace_Data_Read;
  (* mark_debug = "false" *) output Trace_Data_Write;
  (* mark_debug = "false" *) output Trace_DCache_Req;
  (* mark_debug = "false" *) output Trace_DCache_Hit;
  (* mark_debug = "false" *) output Trace_DCache_Rdy;
  (* mark_debug = "false" *) output Trace_DCache_Read;
  (* mark_debug = "false" *) output Trace_ICache_Req;
  (* mark_debug = "false" *) output Trace_ICache_Hit;
  (* mark_debug = "false" *) output Trace_ICache_Rdy;
  (* mark_debug = "false" *) output Trace_OF_PipeRun;
  (* mark_debug = "false" *) output Trace_EX_PipeRun;
  (* mark_debug = "false" *) output Trace_MEM_PipeRun;
  (* mark_debug = "false" *) output Trace_MB_Halted;
  (* mark_debug = "false" *) output Trace_Jump_Hit;
  output M0_AXIS_TLAST;
  output [31:0]M0_AXIS_TDATA;
  output M0_AXIS_TVALID;
  input M0_AXIS_TREADY;
  output M1_AXIS_TLAST;
  output [31:0]M1_AXIS_TDATA;
  output M1_AXIS_TVALID;
  input M1_AXIS_TREADY;
  output M2_AXIS_TLAST;
  output [31:0]M2_AXIS_TDATA;
  output M2_AXIS_TVALID;
  input M2_AXIS_TREADY;
  output M3_AXIS_TLAST;
  output [31:0]M3_AXIS_TDATA;
  output M3_AXIS_TVALID;
  input M3_AXIS_TREADY;
  output M4_AXIS_TLAST;
  output [31:0]M4_AXIS_TDATA;
  output M4_AXIS_TVALID;
  input M4_AXIS_TREADY;
  output M5_AXIS_TLAST;
  output [31:0]M5_AXIS_TDATA;
  output M5_AXIS_TVALID;
  input M5_AXIS_TREADY;
  output M6_AXIS_TLAST;
  output [31:0]M6_AXIS_TDATA;
  output M6_AXIS_TVALID;
  input M6_AXIS_TREADY;
  output M7_AXIS_TLAST;
  output [31:0]M7_AXIS_TDATA;
  output M7_AXIS_TVALID;
  input M7_AXIS_TREADY;
  output M8_AXIS_TLAST;
  output [31:0]M8_AXIS_TDATA;
  output M8_AXIS_TVALID;
  input M8_AXIS_TREADY;
  output M9_AXIS_TLAST;
  output [31:0]M9_AXIS_TDATA;
  output M9_AXIS_TVALID;
  input M9_AXIS_TREADY;
  output M10_AXIS_TLAST;
  output [31:0]M10_AXIS_TDATA;
  output M10_AXIS_TVALID;
  input M10_AXIS_TREADY;
  output M11_AXIS_TLAST;
  output [31:0]M11_AXIS_TDATA;
  output M11_AXIS_TVALID;
  input M11_AXIS_TREADY;
  output M12_AXIS_TLAST;
  output [31:0]M12_AXIS_TDATA;
  output M12_AXIS_TVALID;
  input M12_AXIS_TREADY;
  output M13_AXIS_TLAST;
  output [31:0]M13_AXIS_TDATA;
  output M13_AXIS_TVALID;
  input M13_AXIS_TREADY;
  output M14_AXIS_TLAST;
  output [31:0]M14_AXIS_TDATA;
  output M14_AXIS_TVALID;
  input M14_AXIS_TREADY;
  output M15_AXIS_TLAST;
  output [31:0]M15_AXIS_TDATA;
  output M15_AXIS_TVALID;
  input M15_AXIS_TREADY;
  input S0_AXIS_TLAST;
  input [31:0]S0_AXIS_TDATA;
  input S0_AXIS_TVALID;
  output S0_AXIS_TREADY;
  input S1_AXIS_TLAST;
  input [31:0]S1_AXIS_TDATA;
  input S1_AXIS_TVALID;
  output S1_AXIS_TREADY;
  input S2_AXIS_TLAST;
  input [31:0]S2_AXIS_TDATA;
  input S2_AXIS_TVALID;
  output S2_AXIS_TREADY;
  input S3_AXIS_TLAST;
  input [31:0]S3_AXIS_TDATA;
  input S3_AXIS_TVALID;
  output S3_AXIS_TREADY;
  input S4_AXIS_TLAST;
  input [31:0]S4_AXIS_TDATA;
  input S4_AXIS_TVALID;
  output S4_AXIS_TREADY;
  input S5_AXIS_TLAST;
  input [31:0]S5_AXIS_TDATA;
  input S5_AXIS_TVALID;
  output S5_AXIS_TREADY;
  input S6_AXIS_TLAST;
  input [31:0]S6_AXIS_TDATA;
  input S6_AXIS_TVALID;
  output S6_AXIS_TREADY;
  input S7_AXIS_TLAST;
  input [31:0]S7_AXIS_TDATA;
  input S7_AXIS_TVALID;
  output S7_AXIS_TREADY;
  input S8_AXIS_TLAST;
  input [31:0]S8_AXIS_TDATA;
  input S8_AXIS_TVALID;
  output S8_AXIS_TREADY;
  input S9_AXIS_TLAST;
  input [31:0]S9_AXIS_TDATA;
  input S9_AXIS_TVALID;
  output S9_AXIS_TREADY;
  input S10_AXIS_TLAST;
  input [31:0]S10_AXIS_TDATA;
  input S10_AXIS_TVALID;
  output S10_AXIS_TREADY;
  input S11_AXIS_TLAST;
  input [31:0]S11_AXIS_TDATA;
  input S11_AXIS_TVALID;
  output S11_AXIS_TREADY;
  input S12_AXIS_TLAST;
  input [31:0]S12_AXIS_TDATA;
  input S12_AXIS_TVALID;
  output S12_AXIS_TREADY;
  input S13_AXIS_TLAST;
  input [31:0]S13_AXIS_TDATA;
  input S13_AXIS_TVALID;
  output S13_AXIS_TREADY;
  input S14_AXIS_TLAST;
  input [31:0]S14_AXIS_TDATA;
  input S14_AXIS_TVALID;
  output S14_AXIS_TREADY;
  input S15_AXIS_TLAST;
  input [31:0]S15_AXIS_TDATA;
  input S15_AXIS_TVALID;
  output S15_AXIS_TREADY;
  output [0:0]M_AXI_IC_AWID;
  output [31:0]M_AXI_IC_AWADDR;
  output [7:0]M_AXI_IC_AWLEN;
  output [2:0]M_AXI_IC_AWSIZE;
  output [1:0]M_AXI_IC_AWBURST;
  output M_AXI_IC_AWLOCK;
  output [3:0]M_AXI_IC_AWCACHE;
  output [2:0]M_AXI_IC_AWPROT;
  output [3:0]M_AXI_IC_AWQOS;
  output M_AXI_IC_AWVALID;
  input M_AXI_IC_AWREADY;
  output [4:0]M_AXI_IC_AWUSER;
  output [1:0]M_AXI_IC_AWDOMAIN;
  output [2:0]M_AXI_IC_AWSNOOP;
  output [1:0]M_AXI_IC_AWBAR;
  output [31:0]M_AXI_IC_WDATA;
  output [3:0]M_AXI_IC_WSTRB;
  output M_AXI_IC_WLAST;
  output M_AXI_IC_WVALID;
  input M_AXI_IC_WREADY;
  output [0:0]M_AXI_IC_WUSER;
  input [0:0]M_AXI_IC_BID;
  input [1:0]M_AXI_IC_BRESP;
  input M_AXI_IC_BVALID;
  output M_AXI_IC_BREADY;
  input [0:0]M_AXI_IC_BUSER;
  output M_AXI_IC_WACK;
  output [0:0]M_AXI_IC_ARID;
  output [31:0]M_AXI_IC_ARADDR;
  output [7:0]M_AXI_IC_ARLEN;
  output [2:0]M_AXI_IC_ARSIZE;
  output [1:0]M_AXI_IC_ARBURST;
  output M_AXI_IC_ARLOCK;
  output [3:0]M_AXI_IC_ARCACHE;
  output [2:0]M_AXI_IC_ARPROT;
  output [3:0]M_AXI_IC_ARQOS;
  output M_AXI_IC_ARVALID;
  input M_AXI_IC_ARREADY;
  output [4:0]M_AXI_IC_ARUSER;
  output [1:0]M_AXI_IC_ARDOMAIN;
  output [3:0]M_AXI_IC_ARSNOOP;
  output [1:0]M_AXI_IC_ARBAR;
  input [0:0]M_AXI_IC_RID;
  input [31:0]M_AXI_IC_RDATA;
  input [1:0]M_AXI_IC_RRESP;
  input M_AXI_IC_RLAST;
  input M_AXI_IC_RVALID;
  output M_AXI_IC_RREADY;
  input [0:0]M_AXI_IC_RUSER;
  output M_AXI_IC_RACK;
  input M_AXI_IC_ACVALID;
  input [31:0]M_AXI_IC_ACADDR;
  input [3:0]M_AXI_IC_ACSNOOP;
  input [2:0]M_AXI_IC_ACPROT;
  output M_AXI_IC_ACREADY;
  output M_AXI_IC_CRVALID;
  output [4:0]M_AXI_IC_CRRESP;
  input M_AXI_IC_CRREADY;
  output M_AXI_IC_CDVALID;
  output [31:0]M_AXI_IC_CDDATA;
  output M_AXI_IC_CDLAST;
  input M_AXI_IC_CDREADY;
  output [0:0]M_AXI_DC_AWID;
  output [31:0]M_AXI_DC_AWADDR;
  output [7:0]M_AXI_DC_AWLEN;
  output [2:0]M_AXI_DC_AWSIZE;
  output [1:0]M_AXI_DC_AWBURST;
  output M_AXI_DC_AWLOCK;
  output [3:0]M_AXI_DC_AWCACHE;
  output [2:0]M_AXI_DC_AWPROT;
  output [3:0]M_AXI_DC_AWQOS;
  output M_AXI_DC_AWVALID;
  input M_AXI_DC_AWREADY;
  output [4:0]M_AXI_DC_AWUSER;
  output [1:0]M_AXI_DC_AWDOMAIN;
  output [2:0]M_AXI_DC_AWSNOOP;
  output [1:0]M_AXI_DC_AWBAR;
  output [31:0]M_AXI_DC_WDATA;
  output [3:0]M_AXI_DC_WSTRB;
  output M_AXI_DC_WLAST;
  output M_AXI_DC_WVALID;
  input M_AXI_DC_WREADY;
  output [0:0]M_AXI_DC_WUSER;
  input [1:0]M_AXI_DC_BRESP;
  input [0:0]M_AXI_DC_BID;
  input M_AXI_DC_BVALID;
  output M_AXI_DC_BREADY;
  input [0:0]M_AXI_DC_BUSER;
  output M_AXI_DC_WACK;
  output [0:0]M_AXI_DC_ARID;
  output [31:0]M_AXI_DC_ARADDR;
  output [7:0]M_AXI_DC_ARLEN;
  output [2:0]M_AXI_DC_ARSIZE;
  output [1:0]M_AXI_DC_ARBURST;
  output M_AXI_DC_ARLOCK;
  output [3:0]M_AXI_DC_ARCACHE;
  output [2:0]M_AXI_DC_ARPROT;
  output [3:0]M_AXI_DC_ARQOS;
  output M_AXI_DC_ARVALID;
  input M_AXI_DC_ARREADY;
  output [4:0]M_AXI_DC_ARUSER;
  output [1:0]M_AXI_DC_ARDOMAIN;
  output [3:0]M_AXI_DC_ARSNOOP;
  output [1:0]M_AXI_DC_ARBAR;
  input [0:0]M_AXI_DC_RID;
  input [31:0]M_AXI_DC_RDATA;
  input [1:0]M_AXI_DC_RRESP;
  input M_AXI_DC_RLAST;
  input M_AXI_DC_RVALID;
  output M_AXI_DC_RREADY;
  input [0:0]M_AXI_DC_RUSER;
  output M_AXI_DC_RACK;
  input M_AXI_DC_ACVALID;
  input [31:0]M_AXI_DC_ACADDR;
  input [3:0]M_AXI_DC_ACSNOOP;
  input [2:0]M_AXI_DC_ACPROT;
  output M_AXI_DC_ACREADY;
  output M_AXI_DC_CRVALID;
  output [4:0]M_AXI_DC_CRRESP;
  input M_AXI_DC_CRREADY;
  output M_AXI_DC_CDVALID;
  output [31:0]M_AXI_DC_CDDATA;
  output M_AXI_DC_CDLAST;
  input M_AXI_DC_CDREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:3]Byte_Enable;
  wire Clk;
  wire DReady;
  wire DWait;
  wire D_AS;
  wire [0:31]Data_Addr;
  wire [0:31]Data_Read;
  wire [0:31]Data_Write;
  wire Dbg_Capture;
  wire Dbg_Clk;
  wire Dbg_Continue;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_Shift;
  wire Dbg_Stop;
  wire Dbg_TDI;
  wire Dbg_TDO;
  wire Dbg_TDO_INST_0_i_11_n_0;
  wire Dbg_TDO_INST_0_i_26_n_0;
  wire [0:7]Dbg_Trig_Ack_In;
  wire [0:1]\^Dbg_Trig_Ack_Out ;
  wire [0:1]\^Dbg_Trig_In ;
  wire [0:7]Dbg_Trig_Out;
  wire Dbg_Update;
  wire Dbg_Wakeup;
  wire Debug_Rst;
  wire Hibernate;
  wire IFetch;
  wire IReady;
  wire I_AS;
  wire [0:31]Instr;
  wire [0:31]Instr_Addr;
  wire Interrupt;
  wire [1:46]\^LOCKSTEP_Master_Out ;
  wire [2:3228]\^LOCKSTEP_Out ;
  wire [31:2]\^M_AXI_DC_ARADDR ;
  wire [1:0]M_AXI_DC_ARBURST;
  wire [3:3]\^M_AXI_DC_ARCACHE ;
  wire [1:1]\^M_AXI_DC_ARLEN ;
  wire M_AXI_DC_ARREADY;
  wire M_AXI_DC_ARVALID;
  wire [31:0]M_AXI_DC_AWADDR;
  wire M_AXI_DC_AWREADY;
  wire M_AXI_DC_AWVALID;
  wire M_AXI_DC_BVALID;
  wire [31:0]M_AXI_DC_RDATA;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RVALID;
  wire [31:0]M_AXI_DC_WDATA;
  wire M_AXI_DC_WLAST;
  wire M_AXI_DC_WREADY;
  wire [3:0]M_AXI_DC_WSTRB;
  wire M_AXI_DC_WVALID;
  wire [31:0]\^M_AXI_DP_ARADDR ;
  wire M_AXI_DP_ARREADY;
  wire M_AXI_DP_ARVALID;
  wire [27:2]\^M_AXI_DP_AWADDR ;
  wire M_AXI_DP_AWREADY;
  wire M_AXI_DP_AWVALID;
  wire M_AXI_DP_BVALID;
  wire [31:0]M_AXI_DP_RDATA;
  wire M_AXI_DP_RVALID;
  wire [31:0]M_AXI_DP_WDATA;
  wire M_AXI_DP_WREADY;
  wire [3:0]M_AXI_DP_WSTRB;
  wire M_AXI_DP_WVALID;
  wire [31:2]\^M_AXI_IC_ARADDR ;
  wire [1:1]\^M_AXI_IC_ARBURST ;
  wire [3:3]\^M_AXI_IC_ARCACHE ;
  wire [1:1]\^M_AXI_IC_ARLEN ;
  wire M_AXI_IC_ARREADY;
  wire M_AXI_IC_ARVALID;
  wire [31:0]M_AXI_IC_RDATA;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RREADY;
  wire M_AXI_IC_RVALID;
  wire Mb_Reset;
  wire MicroBlaze_Core_I_n_559;
  wire Pause;
  wire Pause_Ack;
  wire \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En ;
  wire \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En ;
  wire \Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En ;
  wire Read_Strobe;
  wire Reset;
  wire [0:1]Reset_Mode;
  wire Scan_En;
  wire Scan_Reset;
  wire Scan_Reset_Sel;
  wire Sleep;
  wire Suspend;
  wire Trace_DCache_Hit;
  wire Trace_DCache_Rdy;
  wire Trace_DCache_Read;
  wire Trace_DCache_Req;
  wire Trace_Data_Access;
  wire [0:31]Trace_Data_Address;
  wire [0:3]Trace_Data_Byte_Enable;
  wire Trace_Data_Read;
  wire Trace_Data_Write;
  wire [0:31]Trace_Data_Write_Value;
  wire Trace_Delay_Slot;
  wire Trace_EX_PipeRun;
  wire [1:4]\^Trace_Exception_Kind ;
  wire Trace_Exception_Taken;
  wire Trace_ICache_Hit;
  wire Trace_ICache_Rdy;
  wire Trace_ICache_Req;
  wire [0:31]Trace_Instruction;
  wire Trace_Jump_Taken;
  wire Trace_MB_Halted;
  wire Trace_MEM_PipeRun;
  wire [7:13]\^Trace_MSR_Reg ;
  wire [0:31]Trace_New_Reg_Value;
  wire Trace_OF_PipeRun;
  wire [0:31]Trace_PC;
  wire [0:4]Trace_Reg_Addr;
  wire Trace_Reg_Write;
  wire Trace_Valid_Instr;
  wire [0:1]Wakeup;
  wire Write_Strobe;

  assign Dbg_ARREADY = \<const0> ;
  assign Dbg_AWREADY = \<const0> ;
  assign Dbg_BRESP[1] = \<const0> ;
  assign Dbg_BRESP[0] = \<const0> ;
  assign Dbg_BVALID = \<const0> ;
  assign Dbg_Intr = \<const0> ;
  assign Dbg_RDATA[31] = \<const0> ;
  assign Dbg_RDATA[30] = \<const0> ;
  assign Dbg_RDATA[29] = \<const0> ;
  assign Dbg_RDATA[28] = \<const0> ;
  assign Dbg_RDATA[27] = \<const0> ;
  assign Dbg_RDATA[26] = \<const0> ;
  assign Dbg_RDATA[25] = \<const0> ;
  assign Dbg_RDATA[24] = \<const0> ;
  assign Dbg_RDATA[23] = \<const0> ;
  assign Dbg_RDATA[22] = \<const0> ;
  assign Dbg_RDATA[21] = \<const0> ;
  assign Dbg_RDATA[20] = \<const0> ;
  assign Dbg_RDATA[19] = \<const0> ;
  assign Dbg_RDATA[18] = \<const0> ;
  assign Dbg_RDATA[17] = \<const0> ;
  assign Dbg_RDATA[16] = \<const0> ;
  assign Dbg_RDATA[15] = \<const0> ;
  assign Dbg_RDATA[14] = \<const0> ;
  assign Dbg_RDATA[13] = \<const0> ;
  assign Dbg_RDATA[12] = \<const0> ;
  assign Dbg_RDATA[11] = \<const0> ;
  assign Dbg_RDATA[10] = \<const0> ;
  assign Dbg_RDATA[9] = \<const0> ;
  assign Dbg_RDATA[8] = \<const0> ;
  assign Dbg_RDATA[7] = \<const0> ;
  assign Dbg_RDATA[6] = \<const0> ;
  assign Dbg_RDATA[5] = \<const0> ;
  assign Dbg_RDATA[4] = \<const0> ;
  assign Dbg_RDATA[3] = \<const0> ;
  assign Dbg_RDATA[2] = \<const0> ;
  assign Dbg_RDATA[1] = \<const0> ;
  assign Dbg_RDATA[0] = \<const0> ;
  assign Dbg_RRESP[1] = \<const0> ;
  assign Dbg_RRESP[0] = \<const0> ;
  assign Dbg_RVALID = \<const0> ;
  assign Dbg_Trace_Data[0] = \<const0> ;
  assign Dbg_Trace_Data[1] = \<const0> ;
  assign Dbg_Trace_Data[2] = \<const0> ;
  assign Dbg_Trace_Data[3] = \<const0> ;
  assign Dbg_Trace_Data[4] = \<const0> ;
  assign Dbg_Trace_Data[5] = \<const0> ;
  assign Dbg_Trace_Data[6] = \<const0> ;
  assign Dbg_Trace_Data[7] = \<const0> ;
  assign Dbg_Trace_Data[8] = \<const0> ;
  assign Dbg_Trace_Data[9] = \<const0> ;
  assign Dbg_Trace_Data[10] = \<const0> ;
  assign Dbg_Trace_Data[11] = \<const0> ;
  assign Dbg_Trace_Data[12] = \<const0> ;
  assign Dbg_Trace_Data[13] = \<const0> ;
  assign Dbg_Trace_Data[14] = \<const0> ;
  assign Dbg_Trace_Data[15] = \<const0> ;
  assign Dbg_Trace_Data[16] = \<const0> ;
  assign Dbg_Trace_Data[17] = \<const0> ;
  assign Dbg_Trace_Data[18] = \<const0> ;
  assign Dbg_Trace_Data[19] = \<const0> ;
  assign Dbg_Trace_Data[20] = \<const0> ;
  assign Dbg_Trace_Data[21] = \<const0> ;
  assign Dbg_Trace_Data[22] = \<const0> ;
  assign Dbg_Trace_Data[23] = \<const0> ;
  assign Dbg_Trace_Data[24] = \<const0> ;
  assign Dbg_Trace_Data[25] = \<const0> ;
  assign Dbg_Trace_Data[26] = \<const0> ;
  assign Dbg_Trace_Data[27] = \<const0> ;
  assign Dbg_Trace_Data[28] = \<const0> ;
  assign Dbg_Trace_Data[29] = \<const0> ;
  assign Dbg_Trace_Data[30] = \<const0> ;
  assign Dbg_Trace_Data[31] = \<const0> ;
  assign Dbg_Trace_Data[32] = \<const0> ;
  assign Dbg_Trace_Data[33] = \<const0> ;
  assign Dbg_Trace_Data[34] = \<const0> ;
  assign Dbg_Trace_Data[35] = \<const0> ;
  assign Dbg_Trace_Valid = \<const0> ;
  assign Dbg_Trig_Ack_Out[0:1] = \^Dbg_Trig_Ack_Out [0:1];
  assign Dbg_Trig_Ack_Out[2] = \<const0> ;
  assign Dbg_Trig_Ack_Out[3] = \<const0> ;
  assign Dbg_Trig_Ack_Out[4] = \<const0> ;
  assign Dbg_Trig_Ack_Out[5] = \<const0> ;
  assign Dbg_Trig_Ack_Out[6] = \<const0> ;
  assign Dbg_Trig_Ack_Out[7] = \<const0> ;
  assign Dbg_Trig_In[0:1] = \^Dbg_Trig_In [0:1];
  assign Dbg_Trig_In[2] = \<const0> ;
  assign Dbg_Trig_In[3] = \<const0> ;
  assign Dbg_Trig_In[4] = \<const0> ;
  assign Dbg_Trig_In[5] = \<const0> ;
  assign Dbg_Trig_In[6] = \<const0> ;
  assign Dbg_Trig_In[7] = \<const0> ;
  assign Dbg_WREADY = \<const0> ;
  assign Interrupt_Ack[0] = \<const0> ;
  assign Interrupt_Ack[1] = \<const0> ;
  assign LOCKSTEP_Master_Out[0] = \<const0> ;
  assign LOCKSTEP_Master_Out[1] = \^LOCKSTEP_Master_Out [1];
  assign LOCKSTEP_Master_Out[2] = \<const0> ;
  assign LOCKSTEP_Master_Out[3:7] = \^LOCKSTEP_Master_Out [3:7];
  assign LOCKSTEP_Master_Out[8] = Trace_MB_Halted;
  assign LOCKSTEP_Master_Out[9] = \<const0> ;
  assign LOCKSTEP_Master_Out[10] = Trace_MB_Halted;
  assign LOCKSTEP_Master_Out[11] = Dbg_Wakeup;
  assign LOCKSTEP_Master_Out[12] = Dbg_Continue;
  assign LOCKSTEP_Master_Out[13] = \^LOCKSTEP_Master_Out [13];
  assign LOCKSTEP_Master_Out[14] = Debug_Rst;
  assign LOCKSTEP_Master_Out[15:46] = \^LOCKSTEP_Master_Out [15:46];
  assign LOCKSTEP_Master_Out[47] = \<const0> ;
  assign LOCKSTEP_Master_Out[48] = \<const0> ;
  assign LOCKSTEP_Master_Out[49] = \<const0> ;
  assign LOCKSTEP_Master_Out[50] = \<const0> ;
  assign LOCKSTEP_Master_Out[51] = \<const0> ;
  assign LOCKSTEP_Master_Out[52] = \<const0> ;
  assign LOCKSTEP_Master_Out[53] = \<const0> ;
  assign LOCKSTEP_Master_Out[54] = \<const0> ;
  assign LOCKSTEP_Master_Out[55] = \<const0> ;
  assign LOCKSTEP_Master_Out[56] = \<const0> ;
  assign LOCKSTEP_Master_Out[57] = \<const0> ;
  assign LOCKSTEP_Master_Out[58] = \<const0> ;
  assign LOCKSTEP_Master_Out[59] = \<const0> ;
  assign LOCKSTEP_Master_Out[60] = \<const0> ;
  assign LOCKSTEP_Master_Out[61] = \<const0> ;
  assign LOCKSTEP_Master_Out[62] = \<const0> ;
  assign LOCKSTEP_Master_Out[63] = \<const0> ;
  assign LOCKSTEP_Master_Out[64] = \<const0> ;
  assign LOCKSTEP_Master_Out[65] = \<const0> ;
  assign LOCKSTEP_Master_Out[66] = \<const0> ;
  assign LOCKSTEP_Master_Out[67] = \<const0> ;
  assign LOCKSTEP_Master_Out[68] = \<const0> ;
  assign LOCKSTEP_Master_Out[69] = \<const0> ;
  assign LOCKSTEP_Master_Out[70] = \<const0> ;
  assign LOCKSTEP_Master_Out[71] = \<const0> ;
  assign LOCKSTEP_Master_Out[72] = \<const0> ;
  assign LOCKSTEP_Master_Out[73] = \<const0> ;
  assign LOCKSTEP_Master_Out[74] = \<const0> ;
  assign LOCKSTEP_Master_Out[75] = \<const0> ;
  assign LOCKSTEP_Master_Out[76] = \<const0> ;
  assign LOCKSTEP_Master_Out[77] = \<const0> ;
  assign LOCKSTEP_Master_Out[78] = \<const0> ;
  assign LOCKSTEP_Master_Out[79] = \<const0> ;
  assign LOCKSTEP_Master_Out[80] = \<const0> ;
  assign LOCKSTEP_Master_Out[81] = \<const0> ;
  assign LOCKSTEP_Master_Out[82] = \<const0> ;
  assign LOCKSTEP_Master_Out[83] = \<const0> ;
  assign LOCKSTEP_Master_Out[84] = \<const0> ;
  assign LOCKSTEP_Master_Out[85] = \<const0> ;
  assign LOCKSTEP_Master_Out[86] = \<const0> ;
  assign LOCKSTEP_Master_Out[87] = \<const0> ;
  assign LOCKSTEP_Master_Out[88] = \<const0> ;
  assign LOCKSTEP_Master_Out[89] = \<const0> ;
  assign LOCKSTEP_Master_Out[90] = \<const0> ;
  assign LOCKSTEP_Master_Out[91] = \<const0> ;
  assign LOCKSTEP_Master_Out[92] = \<const0> ;
  assign LOCKSTEP_Master_Out[93] = \<const0> ;
  assign LOCKSTEP_Master_Out[94] = \<const0> ;
  assign LOCKSTEP_Master_Out[95] = \<const0> ;
  assign LOCKSTEP_Master_Out[96] = \<const0> ;
  assign LOCKSTEP_Master_Out[97] = \<const0> ;
  assign LOCKSTEP_Master_Out[98] = \<const0> ;
  assign LOCKSTEP_Master_Out[99] = \<const0> ;
  assign LOCKSTEP_Master_Out[100] = \<const0> ;
  assign LOCKSTEP_Master_Out[101] = \<const0> ;
  assign LOCKSTEP_Master_Out[102] = \<const0> ;
  assign LOCKSTEP_Master_Out[103] = \<const0> ;
  assign LOCKSTEP_Master_Out[104] = \<const0> ;
  assign LOCKSTEP_Master_Out[105] = \<const0> ;
  assign LOCKSTEP_Master_Out[106] = \<const0> ;
  assign LOCKSTEP_Master_Out[107] = \<const0> ;
  assign LOCKSTEP_Master_Out[108] = \<const0> ;
  assign LOCKSTEP_Master_Out[109] = \<const0> ;
  assign LOCKSTEP_Master_Out[110] = \<const0> ;
  assign LOCKSTEP_Master_Out[111] = \<const0> ;
  assign LOCKSTEP_Master_Out[112] = \<const0> ;
  assign LOCKSTEP_Master_Out[113] = \<const0> ;
  assign LOCKSTEP_Master_Out[114] = \<const0> ;
  assign LOCKSTEP_Master_Out[115] = \<const0> ;
  assign LOCKSTEP_Master_Out[116] = \<const0> ;
  assign LOCKSTEP_Master_Out[117] = \<const0> ;
  assign LOCKSTEP_Master_Out[118] = \<const0> ;
  assign LOCKSTEP_Master_Out[119] = \<const0> ;
  assign LOCKSTEP_Master_Out[120] = \<const0> ;
  assign LOCKSTEP_Master_Out[121] = \<const0> ;
  assign LOCKSTEP_Master_Out[122] = \<const0> ;
  assign LOCKSTEP_Master_Out[123] = \<const0> ;
  assign LOCKSTEP_Master_Out[124] = \<const0> ;
  assign LOCKSTEP_Master_Out[125] = \<const0> ;
  assign LOCKSTEP_Master_Out[126] = \<const0> ;
  assign LOCKSTEP_Master_Out[127] = \<const0> ;
  assign LOCKSTEP_Master_Out[128] = \<const0> ;
  assign LOCKSTEP_Master_Out[129] = \<const0> ;
  assign LOCKSTEP_Master_Out[130] = \<const0> ;
  assign LOCKSTEP_Master_Out[131] = \<const0> ;
  assign LOCKSTEP_Master_Out[132] = \<const0> ;
  assign LOCKSTEP_Master_Out[133] = \<const0> ;
  assign LOCKSTEP_Master_Out[134] = \<const0> ;
  assign LOCKSTEP_Master_Out[135] = \<const0> ;
  assign LOCKSTEP_Master_Out[136] = \<const0> ;
  assign LOCKSTEP_Master_Out[137] = \<const0> ;
  assign LOCKSTEP_Master_Out[138] = \<const0> ;
  assign LOCKSTEP_Master_Out[139] = \<const0> ;
  assign LOCKSTEP_Master_Out[140] = \<const0> ;
  assign LOCKSTEP_Master_Out[141] = \<const0> ;
  assign LOCKSTEP_Master_Out[142] = \<const0> ;
  assign LOCKSTEP_Master_Out[143] = \<const0> ;
  assign LOCKSTEP_Master_Out[144] = \<const0> ;
  assign LOCKSTEP_Master_Out[145] = \<const0> ;
  assign LOCKSTEP_Master_Out[146] = \<const0> ;
  assign LOCKSTEP_Master_Out[147] = \<const0> ;
  assign LOCKSTEP_Master_Out[148] = \<const0> ;
  assign LOCKSTEP_Master_Out[149] = \<const0> ;
  assign LOCKSTEP_Master_Out[150] = \<const0> ;
  assign LOCKSTEP_Master_Out[151] = \<const0> ;
  assign LOCKSTEP_Master_Out[152] = \<const0> ;
  assign LOCKSTEP_Master_Out[153] = \<const0> ;
  assign LOCKSTEP_Master_Out[154] = \<const0> ;
  assign LOCKSTEP_Master_Out[155] = \<const0> ;
  assign LOCKSTEP_Master_Out[156] = \<const0> ;
  assign LOCKSTEP_Master_Out[157] = \<const0> ;
  assign LOCKSTEP_Master_Out[158] = \<const0> ;
  assign LOCKSTEP_Master_Out[159] = \<const0> ;
  assign LOCKSTEP_Master_Out[160] = \<const0> ;
  assign LOCKSTEP_Master_Out[161] = \<const0> ;
  assign LOCKSTEP_Master_Out[162] = \<const0> ;
  assign LOCKSTEP_Master_Out[163] = \<const0> ;
  assign LOCKSTEP_Master_Out[164] = \<const0> ;
  assign LOCKSTEP_Master_Out[165] = \<const0> ;
  assign LOCKSTEP_Master_Out[166] = \<const0> ;
  assign LOCKSTEP_Master_Out[167] = \<const0> ;
  assign LOCKSTEP_Master_Out[168] = \<const0> ;
  assign LOCKSTEP_Master_Out[169] = \<const0> ;
  assign LOCKSTEP_Master_Out[170] = \<const0> ;
  assign LOCKSTEP_Master_Out[171] = \<const0> ;
  assign LOCKSTEP_Master_Out[172] = \<const0> ;
  assign LOCKSTEP_Master_Out[173] = \<const0> ;
  assign LOCKSTEP_Master_Out[174] = \<const0> ;
  assign LOCKSTEP_Master_Out[175] = \<const0> ;
  assign LOCKSTEP_Master_Out[176] = \<const0> ;
  assign LOCKSTEP_Master_Out[177] = \<const0> ;
  assign LOCKSTEP_Master_Out[178] = \<const0> ;
  assign LOCKSTEP_Master_Out[179] = \<const0> ;
  assign LOCKSTEP_Master_Out[180] = \<const0> ;
  assign LOCKSTEP_Master_Out[181] = \<const0> ;
  assign LOCKSTEP_Master_Out[182] = \<const0> ;
  assign LOCKSTEP_Master_Out[183] = \<const0> ;
  assign LOCKSTEP_Master_Out[184] = \<const0> ;
  assign LOCKSTEP_Master_Out[185] = \<const0> ;
  assign LOCKSTEP_Master_Out[186] = \<const0> ;
  assign LOCKSTEP_Master_Out[187] = \<const0> ;
  assign LOCKSTEP_Master_Out[188] = \<const0> ;
  assign LOCKSTEP_Master_Out[189] = \<const0> ;
  assign LOCKSTEP_Master_Out[190] = \<const0> ;
  assign LOCKSTEP_Master_Out[191] = \<const0> ;
  assign LOCKSTEP_Master_Out[192] = \<const0> ;
  assign LOCKSTEP_Master_Out[193] = \<const0> ;
  assign LOCKSTEP_Master_Out[194] = \<const0> ;
  assign LOCKSTEP_Master_Out[195] = \<const0> ;
  assign LOCKSTEP_Master_Out[196] = \<const0> ;
  assign LOCKSTEP_Master_Out[197] = \<const0> ;
  assign LOCKSTEP_Master_Out[198] = \<const0> ;
  assign LOCKSTEP_Master_Out[199] = \<const0> ;
  assign LOCKSTEP_Master_Out[200] = \<const0> ;
  assign LOCKSTEP_Master_Out[201] = \<const0> ;
  assign LOCKSTEP_Master_Out[202] = \<const0> ;
  assign LOCKSTEP_Master_Out[203] = \<const0> ;
  assign LOCKSTEP_Master_Out[204] = \<const0> ;
  assign LOCKSTEP_Master_Out[205] = \<const0> ;
  assign LOCKSTEP_Master_Out[206] = \<const0> ;
  assign LOCKSTEP_Master_Out[207] = \<const0> ;
  assign LOCKSTEP_Master_Out[208] = \<const0> ;
  assign LOCKSTEP_Master_Out[209] = \<const0> ;
  assign LOCKSTEP_Master_Out[210] = \<const0> ;
  assign LOCKSTEP_Master_Out[211] = \<const0> ;
  assign LOCKSTEP_Master_Out[212] = \<const0> ;
  assign LOCKSTEP_Master_Out[213] = \<const0> ;
  assign LOCKSTEP_Master_Out[214] = \<const0> ;
  assign LOCKSTEP_Master_Out[215] = \<const0> ;
  assign LOCKSTEP_Master_Out[216] = \<const0> ;
  assign LOCKSTEP_Master_Out[217] = \<const0> ;
  assign LOCKSTEP_Master_Out[218] = \<const0> ;
  assign LOCKSTEP_Master_Out[219] = \<const0> ;
  assign LOCKSTEP_Master_Out[220] = \<const0> ;
  assign LOCKSTEP_Master_Out[221] = \<const0> ;
  assign LOCKSTEP_Master_Out[222] = \<const0> ;
  assign LOCKSTEP_Master_Out[223] = \<const0> ;
  assign LOCKSTEP_Master_Out[224] = \<const0> ;
  assign LOCKSTEP_Master_Out[225] = \<const0> ;
  assign LOCKSTEP_Master_Out[226] = \<const0> ;
  assign LOCKSTEP_Master_Out[227] = \<const0> ;
  assign LOCKSTEP_Master_Out[228] = \<const0> ;
  assign LOCKSTEP_Master_Out[229] = \<const0> ;
  assign LOCKSTEP_Master_Out[230] = \<const0> ;
  assign LOCKSTEP_Master_Out[231] = \<const0> ;
  assign LOCKSTEP_Master_Out[232] = \<const0> ;
  assign LOCKSTEP_Master_Out[233] = \<const0> ;
  assign LOCKSTEP_Master_Out[234] = \<const0> ;
  assign LOCKSTEP_Master_Out[235] = \<const0> ;
  assign LOCKSTEP_Master_Out[236] = \<const0> ;
  assign LOCKSTEP_Master_Out[237] = \<const0> ;
  assign LOCKSTEP_Master_Out[238] = \<const0> ;
  assign LOCKSTEP_Master_Out[239] = \<const0> ;
  assign LOCKSTEP_Master_Out[240] = \<const0> ;
  assign LOCKSTEP_Master_Out[241] = \<const0> ;
  assign LOCKSTEP_Master_Out[242] = \<const0> ;
  assign LOCKSTEP_Master_Out[243] = \<const0> ;
  assign LOCKSTEP_Master_Out[244] = \<const0> ;
  assign LOCKSTEP_Master_Out[245] = \<const0> ;
  assign LOCKSTEP_Master_Out[246] = \<const0> ;
  assign LOCKSTEP_Master_Out[247] = \<const0> ;
  assign LOCKSTEP_Master_Out[248] = \<const0> ;
  assign LOCKSTEP_Master_Out[249] = \<const0> ;
  assign LOCKSTEP_Master_Out[250] = \<const0> ;
  assign LOCKSTEP_Master_Out[251] = \<const0> ;
  assign LOCKSTEP_Master_Out[252] = \<const0> ;
  assign LOCKSTEP_Master_Out[253] = \<const0> ;
  assign LOCKSTEP_Master_Out[254] = \<const0> ;
  assign LOCKSTEP_Master_Out[255] = \<const0> ;
  assign LOCKSTEP_Master_Out[256] = \<const0> ;
  assign LOCKSTEP_Master_Out[257] = \<const0> ;
  assign LOCKSTEP_Master_Out[258] = \<const0> ;
  assign LOCKSTEP_Master_Out[259] = \<const0> ;
  assign LOCKSTEP_Master_Out[260] = \<const0> ;
  assign LOCKSTEP_Master_Out[261] = \<const0> ;
  assign LOCKSTEP_Master_Out[262] = \<const0> ;
  assign LOCKSTEP_Master_Out[263] = \<const0> ;
  assign LOCKSTEP_Master_Out[264] = \<const0> ;
  assign LOCKSTEP_Master_Out[265] = \<const0> ;
  assign LOCKSTEP_Master_Out[266] = \<const0> ;
  assign LOCKSTEP_Master_Out[267] = \<const0> ;
  assign LOCKSTEP_Master_Out[268] = \<const0> ;
  assign LOCKSTEP_Master_Out[269] = \<const0> ;
  assign LOCKSTEP_Master_Out[270] = \<const0> ;
  assign LOCKSTEP_Master_Out[271] = \<const0> ;
  assign LOCKSTEP_Master_Out[272] = \<const0> ;
  assign LOCKSTEP_Master_Out[273] = \<const0> ;
  assign LOCKSTEP_Master_Out[274] = \<const0> ;
  assign LOCKSTEP_Master_Out[275] = \<const0> ;
  assign LOCKSTEP_Master_Out[276] = \<const0> ;
  assign LOCKSTEP_Master_Out[277] = \<const0> ;
  assign LOCKSTEP_Master_Out[278] = \<const0> ;
  assign LOCKSTEP_Master_Out[279] = \<const0> ;
  assign LOCKSTEP_Master_Out[280] = \<const0> ;
  assign LOCKSTEP_Master_Out[281] = \<const0> ;
  assign LOCKSTEP_Master_Out[282] = \<const0> ;
  assign LOCKSTEP_Master_Out[283] = \<const0> ;
  assign LOCKSTEP_Master_Out[284] = \<const0> ;
  assign LOCKSTEP_Master_Out[285] = \<const0> ;
  assign LOCKSTEP_Master_Out[286] = \<const0> ;
  assign LOCKSTEP_Master_Out[287] = \<const0> ;
  assign LOCKSTEP_Master_Out[288] = \<const0> ;
  assign LOCKSTEP_Master_Out[289] = \<const0> ;
  assign LOCKSTEP_Master_Out[290] = \<const0> ;
  assign LOCKSTEP_Master_Out[291] = \<const0> ;
  assign LOCKSTEP_Master_Out[292] = \<const0> ;
  assign LOCKSTEP_Master_Out[293] = \<const0> ;
  assign LOCKSTEP_Master_Out[294] = \<const0> ;
  assign LOCKSTEP_Master_Out[295] = \<const0> ;
  assign LOCKSTEP_Master_Out[296] = \<const0> ;
  assign LOCKSTEP_Master_Out[297] = \<const0> ;
  assign LOCKSTEP_Master_Out[298] = \<const0> ;
  assign LOCKSTEP_Master_Out[299] = \<const0> ;
  assign LOCKSTEP_Master_Out[300] = \<const0> ;
  assign LOCKSTEP_Master_Out[301] = \<const0> ;
  assign LOCKSTEP_Master_Out[302] = \<const0> ;
  assign LOCKSTEP_Master_Out[303] = \<const0> ;
  assign LOCKSTEP_Master_Out[304] = \<const0> ;
  assign LOCKSTEP_Master_Out[305] = \<const0> ;
  assign LOCKSTEP_Master_Out[306] = \<const0> ;
  assign LOCKSTEP_Master_Out[307] = \<const0> ;
  assign LOCKSTEP_Master_Out[308] = \<const0> ;
  assign LOCKSTEP_Master_Out[309] = \<const0> ;
  assign LOCKSTEP_Master_Out[310] = \<const0> ;
  assign LOCKSTEP_Master_Out[311] = \<const0> ;
  assign LOCKSTEP_Master_Out[312] = \<const0> ;
  assign LOCKSTEP_Master_Out[313] = \<const0> ;
  assign LOCKSTEP_Master_Out[314] = \<const0> ;
  assign LOCKSTEP_Master_Out[315] = \<const0> ;
  assign LOCKSTEP_Master_Out[316] = \<const0> ;
  assign LOCKSTEP_Master_Out[317] = \<const0> ;
  assign LOCKSTEP_Master_Out[318] = \<const0> ;
  assign LOCKSTEP_Master_Out[319] = \<const0> ;
  assign LOCKSTEP_Master_Out[320] = \<const0> ;
  assign LOCKSTEP_Master_Out[321] = \<const0> ;
  assign LOCKSTEP_Master_Out[322] = \<const0> ;
  assign LOCKSTEP_Master_Out[323] = \<const0> ;
  assign LOCKSTEP_Master_Out[324] = \<const0> ;
  assign LOCKSTEP_Master_Out[325] = \<const0> ;
  assign LOCKSTEP_Master_Out[326] = \<const0> ;
  assign LOCKSTEP_Master_Out[327] = \<const0> ;
  assign LOCKSTEP_Master_Out[328] = \<const0> ;
  assign LOCKSTEP_Master_Out[329] = \<const0> ;
  assign LOCKSTEP_Master_Out[330] = \<const0> ;
  assign LOCKSTEP_Master_Out[331] = \<const0> ;
  assign LOCKSTEP_Master_Out[332] = \<const0> ;
  assign LOCKSTEP_Master_Out[333] = \<const0> ;
  assign LOCKSTEP_Master_Out[334] = \<const0> ;
  assign LOCKSTEP_Master_Out[335] = \<const0> ;
  assign LOCKSTEP_Master_Out[336] = \<const0> ;
  assign LOCKSTEP_Master_Out[337] = \<const0> ;
  assign LOCKSTEP_Master_Out[338] = \<const0> ;
  assign LOCKSTEP_Master_Out[339] = \<const0> ;
  assign LOCKSTEP_Master_Out[340] = \<const0> ;
  assign LOCKSTEP_Master_Out[341] = \<const0> ;
  assign LOCKSTEP_Master_Out[342] = \<const0> ;
  assign LOCKSTEP_Master_Out[343] = \<const0> ;
  assign LOCKSTEP_Master_Out[344] = \<const0> ;
  assign LOCKSTEP_Master_Out[345] = \<const0> ;
  assign LOCKSTEP_Master_Out[346] = \<const0> ;
  assign LOCKSTEP_Master_Out[347] = \<const0> ;
  assign LOCKSTEP_Master_Out[348] = \<const0> ;
  assign LOCKSTEP_Master_Out[349] = \<const0> ;
  assign LOCKSTEP_Master_Out[350] = \<const0> ;
  assign LOCKSTEP_Master_Out[351] = \<const0> ;
  assign LOCKSTEP_Master_Out[352] = \<const0> ;
  assign LOCKSTEP_Master_Out[353] = \<const0> ;
  assign LOCKSTEP_Master_Out[354] = \<const0> ;
  assign LOCKSTEP_Master_Out[355] = \<const0> ;
  assign LOCKSTEP_Master_Out[356] = \<const0> ;
  assign LOCKSTEP_Master_Out[357] = \<const0> ;
  assign LOCKSTEP_Master_Out[358] = \<const0> ;
  assign LOCKSTEP_Master_Out[359] = \<const0> ;
  assign LOCKSTEP_Master_Out[360] = \<const0> ;
  assign LOCKSTEP_Master_Out[361] = \<const0> ;
  assign LOCKSTEP_Master_Out[362] = \<const0> ;
  assign LOCKSTEP_Master_Out[363] = \<const0> ;
  assign LOCKSTEP_Master_Out[364] = \<const0> ;
  assign LOCKSTEP_Master_Out[365] = \<const0> ;
  assign LOCKSTEP_Master_Out[366] = \<const0> ;
  assign LOCKSTEP_Master_Out[367] = \<const0> ;
  assign LOCKSTEP_Master_Out[368] = \<const0> ;
  assign LOCKSTEP_Master_Out[369] = \<const0> ;
  assign LOCKSTEP_Master_Out[370] = \<const0> ;
  assign LOCKSTEP_Master_Out[371] = \<const0> ;
  assign LOCKSTEP_Master_Out[372] = \<const0> ;
  assign LOCKSTEP_Master_Out[373] = \<const0> ;
  assign LOCKSTEP_Master_Out[374] = \<const0> ;
  assign LOCKSTEP_Master_Out[375] = \<const0> ;
  assign LOCKSTEP_Master_Out[376] = \<const0> ;
  assign LOCKSTEP_Master_Out[377] = \<const0> ;
  assign LOCKSTEP_Master_Out[378] = \<const0> ;
  assign LOCKSTEP_Master_Out[379] = \<const0> ;
  assign LOCKSTEP_Master_Out[380] = \<const0> ;
  assign LOCKSTEP_Master_Out[381] = \<const0> ;
  assign LOCKSTEP_Master_Out[382] = \<const0> ;
  assign LOCKSTEP_Master_Out[383] = \<const0> ;
  assign LOCKSTEP_Master_Out[384] = \<const0> ;
  assign LOCKSTEP_Master_Out[385] = \<const0> ;
  assign LOCKSTEP_Master_Out[386] = \<const0> ;
  assign LOCKSTEP_Master_Out[387] = \<const0> ;
  assign LOCKSTEP_Master_Out[388] = \<const0> ;
  assign LOCKSTEP_Master_Out[389] = \<const0> ;
  assign LOCKSTEP_Master_Out[390] = \<const0> ;
  assign LOCKSTEP_Master_Out[391] = \<const0> ;
  assign LOCKSTEP_Master_Out[392] = \<const0> ;
  assign LOCKSTEP_Master_Out[393] = \<const0> ;
  assign LOCKSTEP_Master_Out[394] = \<const0> ;
  assign LOCKSTEP_Master_Out[395] = \<const0> ;
  assign LOCKSTEP_Master_Out[396] = \<const0> ;
  assign LOCKSTEP_Master_Out[397] = \<const0> ;
  assign LOCKSTEP_Master_Out[398] = \<const0> ;
  assign LOCKSTEP_Master_Out[399] = \<const0> ;
  assign LOCKSTEP_Master_Out[400] = \<const0> ;
  assign LOCKSTEP_Master_Out[401] = \<const0> ;
  assign LOCKSTEP_Master_Out[402] = \<const0> ;
  assign LOCKSTEP_Master_Out[403] = \<const0> ;
  assign LOCKSTEP_Master_Out[404] = \<const0> ;
  assign LOCKSTEP_Master_Out[405] = \<const0> ;
  assign LOCKSTEP_Master_Out[406] = \<const0> ;
  assign LOCKSTEP_Master_Out[407] = \<const0> ;
  assign LOCKSTEP_Master_Out[408] = \<const0> ;
  assign LOCKSTEP_Master_Out[409] = \<const0> ;
  assign LOCKSTEP_Master_Out[410] = \<const0> ;
  assign LOCKSTEP_Master_Out[411] = \<const0> ;
  assign LOCKSTEP_Master_Out[412] = \<const0> ;
  assign LOCKSTEP_Master_Out[413] = \<const0> ;
  assign LOCKSTEP_Master_Out[414] = \<const0> ;
  assign LOCKSTEP_Master_Out[415] = \<const0> ;
  assign LOCKSTEP_Master_Out[416] = \<const0> ;
  assign LOCKSTEP_Master_Out[417] = \<const0> ;
  assign LOCKSTEP_Master_Out[418] = \<const0> ;
  assign LOCKSTEP_Master_Out[419] = \<const0> ;
  assign LOCKSTEP_Master_Out[420] = \<const0> ;
  assign LOCKSTEP_Master_Out[421] = \<const0> ;
  assign LOCKSTEP_Master_Out[422] = \<const0> ;
  assign LOCKSTEP_Master_Out[423] = \<const0> ;
  assign LOCKSTEP_Master_Out[424] = \<const0> ;
  assign LOCKSTEP_Master_Out[425] = \<const0> ;
  assign LOCKSTEP_Master_Out[426] = \<const0> ;
  assign LOCKSTEP_Master_Out[427] = \<const0> ;
  assign LOCKSTEP_Master_Out[428] = \<const0> ;
  assign LOCKSTEP_Master_Out[429] = \<const0> ;
  assign LOCKSTEP_Master_Out[430] = \<const0> ;
  assign LOCKSTEP_Master_Out[431] = \<const0> ;
  assign LOCKSTEP_Master_Out[432] = \<const0> ;
  assign LOCKSTEP_Master_Out[433] = \<const0> ;
  assign LOCKSTEP_Master_Out[434] = \<const0> ;
  assign LOCKSTEP_Master_Out[435] = \<const0> ;
  assign LOCKSTEP_Master_Out[436] = \<const0> ;
  assign LOCKSTEP_Master_Out[437] = \<const0> ;
  assign LOCKSTEP_Master_Out[438] = \<const0> ;
  assign LOCKSTEP_Master_Out[439] = \<const0> ;
  assign LOCKSTEP_Master_Out[440] = \<const0> ;
  assign LOCKSTEP_Master_Out[441] = \<const0> ;
  assign LOCKSTEP_Master_Out[442] = \<const0> ;
  assign LOCKSTEP_Master_Out[443] = \<const0> ;
  assign LOCKSTEP_Master_Out[444] = \<const0> ;
  assign LOCKSTEP_Master_Out[445] = \<const0> ;
  assign LOCKSTEP_Master_Out[446] = \<const0> ;
  assign LOCKSTEP_Master_Out[447] = \<const0> ;
  assign LOCKSTEP_Master_Out[448] = \<const0> ;
  assign LOCKSTEP_Master_Out[449] = \<const0> ;
  assign LOCKSTEP_Master_Out[450] = \<const0> ;
  assign LOCKSTEP_Master_Out[451] = \<const0> ;
  assign LOCKSTEP_Master_Out[452] = \<const0> ;
  assign LOCKSTEP_Master_Out[453] = \<const0> ;
  assign LOCKSTEP_Master_Out[454] = \<const0> ;
  assign LOCKSTEP_Master_Out[455] = \<const0> ;
  assign LOCKSTEP_Master_Out[456] = \<const0> ;
  assign LOCKSTEP_Master_Out[457] = \<const0> ;
  assign LOCKSTEP_Master_Out[458] = \<const0> ;
  assign LOCKSTEP_Master_Out[459] = \<const0> ;
  assign LOCKSTEP_Master_Out[460] = \<const0> ;
  assign LOCKSTEP_Master_Out[461] = \<const0> ;
  assign LOCKSTEP_Master_Out[462] = \<const0> ;
  assign LOCKSTEP_Master_Out[463] = \<const0> ;
  assign LOCKSTEP_Master_Out[464] = \<const0> ;
  assign LOCKSTEP_Master_Out[465] = \<const0> ;
  assign LOCKSTEP_Master_Out[466] = \<const0> ;
  assign LOCKSTEP_Master_Out[467] = \<const0> ;
  assign LOCKSTEP_Master_Out[468] = \<const0> ;
  assign LOCKSTEP_Master_Out[469] = \<const0> ;
  assign LOCKSTEP_Master_Out[470] = \<const0> ;
  assign LOCKSTEP_Master_Out[471] = \<const0> ;
  assign LOCKSTEP_Master_Out[472] = \<const0> ;
  assign LOCKSTEP_Master_Out[473] = \<const0> ;
  assign LOCKSTEP_Master_Out[474] = \<const0> ;
  assign LOCKSTEP_Master_Out[475] = \<const0> ;
  assign LOCKSTEP_Master_Out[476] = \<const0> ;
  assign LOCKSTEP_Master_Out[477] = \<const0> ;
  assign LOCKSTEP_Master_Out[478] = \<const0> ;
  assign LOCKSTEP_Master_Out[479] = \<const0> ;
  assign LOCKSTEP_Master_Out[480] = \<const0> ;
  assign LOCKSTEP_Master_Out[481] = \<const0> ;
  assign LOCKSTEP_Master_Out[482] = \<const0> ;
  assign LOCKSTEP_Master_Out[483] = \<const0> ;
  assign LOCKSTEP_Master_Out[484] = \<const0> ;
  assign LOCKSTEP_Master_Out[485] = \<const0> ;
  assign LOCKSTEP_Master_Out[486] = \<const0> ;
  assign LOCKSTEP_Master_Out[487] = \<const0> ;
  assign LOCKSTEP_Master_Out[488] = \<const0> ;
  assign LOCKSTEP_Master_Out[489] = \<const0> ;
  assign LOCKSTEP_Master_Out[490] = \<const0> ;
  assign LOCKSTEP_Master_Out[491] = \<const0> ;
  assign LOCKSTEP_Master_Out[492] = \<const0> ;
  assign LOCKSTEP_Master_Out[493] = \<const0> ;
  assign LOCKSTEP_Master_Out[494] = \<const0> ;
  assign LOCKSTEP_Master_Out[495] = \<const0> ;
  assign LOCKSTEP_Master_Out[496] = \<const0> ;
  assign LOCKSTEP_Master_Out[497] = \<const0> ;
  assign LOCKSTEP_Master_Out[498] = \<const0> ;
  assign LOCKSTEP_Master_Out[499] = \<const0> ;
  assign LOCKSTEP_Master_Out[500] = \<const0> ;
  assign LOCKSTEP_Master_Out[501] = \<const0> ;
  assign LOCKSTEP_Master_Out[502] = \<const0> ;
  assign LOCKSTEP_Master_Out[503] = \<const0> ;
  assign LOCKSTEP_Master_Out[504] = \<const0> ;
  assign LOCKSTEP_Master_Out[505] = \<const0> ;
  assign LOCKSTEP_Master_Out[506] = \<const0> ;
  assign LOCKSTEP_Master_Out[507] = \<const0> ;
  assign LOCKSTEP_Master_Out[508] = \<const0> ;
  assign LOCKSTEP_Master_Out[509] = \<const0> ;
  assign LOCKSTEP_Master_Out[510] = \<const0> ;
  assign LOCKSTEP_Master_Out[511] = \<const0> ;
  assign LOCKSTEP_Master_Out[512] = \<const0> ;
  assign LOCKSTEP_Master_Out[513] = \<const0> ;
  assign LOCKSTEP_Master_Out[514] = \<const0> ;
  assign LOCKSTEP_Master_Out[515] = \<const0> ;
  assign LOCKSTEP_Master_Out[516] = \<const0> ;
  assign LOCKSTEP_Master_Out[517] = \<const0> ;
  assign LOCKSTEP_Master_Out[518] = \<const0> ;
  assign LOCKSTEP_Master_Out[519] = \<const0> ;
  assign LOCKSTEP_Master_Out[520] = \<const0> ;
  assign LOCKSTEP_Master_Out[521] = \<const0> ;
  assign LOCKSTEP_Master_Out[522] = \<const0> ;
  assign LOCKSTEP_Master_Out[523] = \<const0> ;
  assign LOCKSTEP_Master_Out[524] = \<const0> ;
  assign LOCKSTEP_Master_Out[525] = \<const0> ;
  assign LOCKSTEP_Master_Out[526] = \<const0> ;
  assign LOCKSTEP_Master_Out[527] = \<const0> ;
  assign LOCKSTEP_Master_Out[528] = \<const0> ;
  assign LOCKSTEP_Master_Out[529] = \<const0> ;
  assign LOCKSTEP_Master_Out[530] = \<const0> ;
  assign LOCKSTEP_Master_Out[531] = \<const0> ;
  assign LOCKSTEP_Master_Out[532] = \<const0> ;
  assign LOCKSTEP_Master_Out[533] = \<const0> ;
  assign LOCKSTEP_Master_Out[534] = \<const0> ;
  assign LOCKSTEP_Master_Out[535] = \<const0> ;
  assign LOCKSTEP_Master_Out[536] = \<const0> ;
  assign LOCKSTEP_Master_Out[537] = \<const0> ;
  assign LOCKSTEP_Master_Out[538] = \<const0> ;
  assign LOCKSTEP_Master_Out[539] = \<const0> ;
  assign LOCKSTEP_Master_Out[540] = \<const0> ;
  assign LOCKSTEP_Master_Out[541] = \<const0> ;
  assign LOCKSTEP_Master_Out[542] = \<const0> ;
  assign LOCKSTEP_Master_Out[543] = \<const0> ;
  assign LOCKSTEP_Master_Out[544] = \<const0> ;
  assign LOCKSTEP_Master_Out[545] = \<const0> ;
  assign LOCKSTEP_Master_Out[546] = \<const0> ;
  assign LOCKSTEP_Master_Out[547] = \<const0> ;
  assign LOCKSTEP_Master_Out[548] = \<const0> ;
  assign LOCKSTEP_Master_Out[549] = \<const0> ;
  assign LOCKSTEP_Master_Out[550] = \<const0> ;
  assign LOCKSTEP_Master_Out[551] = \<const0> ;
  assign LOCKSTEP_Master_Out[552] = \<const0> ;
  assign LOCKSTEP_Master_Out[553] = \<const0> ;
  assign LOCKSTEP_Master_Out[554] = \<const0> ;
  assign LOCKSTEP_Master_Out[555] = \<const0> ;
  assign LOCKSTEP_Master_Out[556] = \<const0> ;
  assign LOCKSTEP_Master_Out[557] = \<const0> ;
  assign LOCKSTEP_Master_Out[558] = \<const0> ;
  assign LOCKSTEP_Master_Out[559] = \<const0> ;
  assign LOCKSTEP_Master_Out[560] = \<const0> ;
  assign LOCKSTEP_Master_Out[561] = \<const0> ;
  assign LOCKSTEP_Master_Out[562] = \<const0> ;
  assign LOCKSTEP_Master_Out[563] = \<const0> ;
  assign LOCKSTEP_Master_Out[564] = \<const0> ;
  assign LOCKSTEP_Master_Out[565] = \<const0> ;
  assign LOCKSTEP_Master_Out[566] = \<const0> ;
  assign LOCKSTEP_Master_Out[567] = \<const0> ;
  assign LOCKSTEP_Master_Out[568] = \<const0> ;
  assign LOCKSTEP_Master_Out[569] = \<const0> ;
  assign LOCKSTEP_Master_Out[570] = \<const0> ;
  assign LOCKSTEP_Master_Out[571] = \<const0> ;
  assign LOCKSTEP_Master_Out[572] = \<const0> ;
  assign LOCKSTEP_Master_Out[573] = \<const0> ;
  assign LOCKSTEP_Master_Out[574] = \<const0> ;
  assign LOCKSTEP_Master_Out[575] = \<const0> ;
  assign LOCKSTEP_Master_Out[576] = \<const0> ;
  assign LOCKSTEP_Master_Out[577] = \<const0> ;
  assign LOCKSTEP_Master_Out[578] = \<const0> ;
  assign LOCKSTEP_Master_Out[579] = \<const0> ;
  assign LOCKSTEP_Master_Out[580] = \<const0> ;
  assign LOCKSTEP_Master_Out[581] = \<const0> ;
  assign LOCKSTEP_Master_Out[582] = \<const0> ;
  assign LOCKSTEP_Master_Out[583] = \<const0> ;
  assign LOCKSTEP_Master_Out[584] = \<const0> ;
  assign LOCKSTEP_Master_Out[585] = \<const0> ;
  assign LOCKSTEP_Master_Out[586] = \<const0> ;
  assign LOCKSTEP_Master_Out[587] = \<const0> ;
  assign LOCKSTEP_Master_Out[588] = \<const0> ;
  assign LOCKSTEP_Master_Out[589] = \<const0> ;
  assign LOCKSTEP_Master_Out[590] = \<const0> ;
  assign LOCKSTEP_Master_Out[591] = \<const0> ;
  assign LOCKSTEP_Master_Out[592] = \<const0> ;
  assign LOCKSTEP_Master_Out[593] = \<const0> ;
  assign LOCKSTEP_Master_Out[594] = \<const0> ;
  assign LOCKSTEP_Master_Out[595] = \<const0> ;
  assign LOCKSTEP_Master_Out[596] = \<const0> ;
  assign LOCKSTEP_Master_Out[597] = \<const0> ;
  assign LOCKSTEP_Master_Out[598] = \<const0> ;
  assign LOCKSTEP_Master_Out[599] = \<const0> ;
  assign LOCKSTEP_Master_Out[600] = \<const0> ;
  assign LOCKSTEP_Master_Out[601] = \<const0> ;
  assign LOCKSTEP_Master_Out[602] = \<const0> ;
  assign LOCKSTEP_Master_Out[603] = \<const0> ;
  assign LOCKSTEP_Master_Out[604] = \<const0> ;
  assign LOCKSTEP_Master_Out[605] = \<const0> ;
  assign LOCKSTEP_Master_Out[606] = \<const0> ;
  assign LOCKSTEP_Master_Out[607] = \<const0> ;
  assign LOCKSTEP_Master_Out[608] = \<const0> ;
  assign LOCKSTEP_Master_Out[609] = \<const0> ;
  assign LOCKSTEP_Master_Out[610] = \<const0> ;
  assign LOCKSTEP_Master_Out[611] = \<const0> ;
  assign LOCKSTEP_Master_Out[612] = \<const0> ;
  assign LOCKSTEP_Master_Out[613] = \<const0> ;
  assign LOCKSTEP_Master_Out[614] = \<const0> ;
  assign LOCKSTEP_Master_Out[615] = \<const0> ;
  assign LOCKSTEP_Master_Out[616] = \<const0> ;
  assign LOCKSTEP_Master_Out[617] = \<const0> ;
  assign LOCKSTEP_Master_Out[618] = \<const0> ;
  assign LOCKSTEP_Master_Out[619] = \<const0> ;
  assign LOCKSTEP_Master_Out[620] = \<const0> ;
  assign LOCKSTEP_Master_Out[621] = \<const0> ;
  assign LOCKSTEP_Master_Out[622] = \<const0> ;
  assign LOCKSTEP_Master_Out[623] = \<const0> ;
  assign LOCKSTEP_Master_Out[624] = \<const0> ;
  assign LOCKSTEP_Master_Out[625] = \<const0> ;
  assign LOCKSTEP_Master_Out[626] = \<const0> ;
  assign LOCKSTEP_Master_Out[627] = \<const0> ;
  assign LOCKSTEP_Master_Out[628] = \<const0> ;
  assign LOCKSTEP_Master_Out[629] = \<const0> ;
  assign LOCKSTEP_Master_Out[630] = \<const0> ;
  assign LOCKSTEP_Master_Out[631] = \<const0> ;
  assign LOCKSTEP_Master_Out[632] = \<const0> ;
  assign LOCKSTEP_Master_Out[633] = \<const0> ;
  assign LOCKSTEP_Master_Out[634] = \<const0> ;
  assign LOCKSTEP_Master_Out[635] = \<const0> ;
  assign LOCKSTEP_Master_Out[636] = \<const0> ;
  assign LOCKSTEP_Master_Out[637] = \<const0> ;
  assign LOCKSTEP_Master_Out[638] = \<const0> ;
  assign LOCKSTEP_Master_Out[639] = \<const0> ;
  assign LOCKSTEP_Master_Out[640] = \<const0> ;
  assign LOCKSTEP_Master_Out[641] = \<const0> ;
  assign LOCKSTEP_Master_Out[642] = \<const0> ;
  assign LOCKSTEP_Master_Out[643] = \<const0> ;
  assign LOCKSTEP_Master_Out[644] = \<const0> ;
  assign LOCKSTEP_Master_Out[645] = \<const0> ;
  assign LOCKSTEP_Master_Out[646] = \<const0> ;
  assign LOCKSTEP_Master_Out[647] = \<const0> ;
  assign LOCKSTEP_Master_Out[648] = \<const0> ;
  assign LOCKSTEP_Master_Out[649] = \<const0> ;
  assign LOCKSTEP_Master_Out[650] = \<const0> ;
  assign LOCKSTEP_Master_Out[651] = \<const0> ;
  assign LOCKSTEP_Master_Out[652] = \<const0> ;
  assign LOCKSTEP_Master_Out[653] = \<const0> ;
  assign LOCKSTEP_Master_Out[654] = \<const0> ;
  assign LOCKSTEP_Master_Out[655] = \<const0> ;
  assign LOCKSTEP_Master_Out[656] = \<const0> ;
  assign LOCKSTEP_Master_Out[657] = \<const0> ;
  assign LOCKSTEP_Master_Out[658] = \<const0> ;
  assign LOCKSTEP_Master_Out[659] = \<const0> ;
  assign LOCKSTEP_Master_Out[660] = \<const0> ;
  assign LOCKSTEP_Master_Out[661] = \<const0> ;
  assign LOCKSTEP_Master_Out[662] = \<const0> ;
  assign LOCKSTEP_Master_Out[663] = \<const0> ;
  assign LOCKSTEP_Master_Out[664] = \<const0> ;
  assign LOCKSTEP_Master_Out[665] = \<const0> ;
  assign LOCKSTEP_Master_Out[666] = \<const0> ;
  assign LOCKSTEP_Master_Out[667] = \<const0> ;
  assign LOCKSTEP_Master_Out[668] = \<const0> ;
  assign LOCKSTEP_Master_Out[669] = \<const0> ;
  assign LOCKSTEP_Master_Out[670] = \<const0> ;
  assign LOCKSTEP_Master_Out[671] = \<const0> ;
  assign LOCKSTEP_Master_Out[672] = \<const0> ;
  assign LOCKSTEP_Master_Out[673] = \<const0> ;
  assign LOCKSTEP_Master_Out[674] = \<const0> ;
  assign LOCKSTEP_Master_Out[675] = \<const0> ;
  assign LOCKSTEP_Master_Out[676] = \<const0> ;
  assign LOCKSTEP_Master_Out[677] = \<const0> ;
  assign LOCKSTEP_Master_Out[678] = \<const0> ;
  assign LOCKSTEP_Master_Out[679] = \<const0> ;
  assign LOCKSTEP_Master_Out[680] = \<const0> ;
  assign LOCKSTEP_Master_Out[681] = \<const0> ;
  assign LOCKSTEP_Master_Out[682] = \<const0> ;
  assign LOCKSTEP_Master_Out[683] = \<const0> ;
  assign LOCKSTEP_Master_Out[684] = \<const0> ;
  assign LOCKSTEP_Master_Out[685] = \<const0> ;
  assign LOCKSTEP_Master_Out[686] = \<const0> ;
  assign LOCKSTEP_Master_Out[687] = \<const0> ;
  assign LOCKSTEP_Master_Out[688] = \<const0> ;
  assign LOCKSTEP_Master_Out[689] = \<const0> ;
  assign LOCKSTEP_Master_Out[690] = \<const0> ;
  assign LOCKSTEP_Master_Out[691] = \<const0> ;
  assign LOCKSTEP_Master_Out[692] = \<const0> ;
  assign LOCKSTEP_Master_Out[693] = \<const0> ;
  assign LOCKSTEP_Master_Out[694] = \<const0> ;
  assign LOCKSTEP_Master_Out[695] = \<const0> ;
  assign LOCKSTEP_Master_Out[696] = \<const0> ;
  assign LOCKSTEP_Master_Out[697] = \<const0> ;
  assign LOCKSTEP_Master_Out[698] = \<const0> ;
  assign LOCKSTEP_Master_Out[699] = \<const0> ;
  assign LOCKSTEP_Master_Out[700] = \<const0> ;
  assign LOCKSTEP_Master_Out[701] = \<const0> ;
  assign LOCKSTEP_Master_Out[702] = \<const0> ;
  assign LOCKSTEP_Master_Out[703] = \<const0> ;
  assign LOCKSTEP_Master_Out[704] = \<const0> ;
  assign LOCKSTEP_Master_Out[705] = \<const0> ;
  assign LOCKSTEP_Master_Out[706] = \<const0> ;
  assign LOCKSTEP_Master_Out[707] = \<const0> ;
  assign LOCKSTEP_Master_Out[708] = \<const0> ;
  assign LOCKSTEP_Master_Out[709] = \<const0> ;
  assign LOCKSTEP_Master_Out[710] = \<const0> ;
  assign LOCKSTEP_Master_Out[711] = \<const0> ;
  assign LOCKSTEP_Master_Out[712] = \<const0> ;
  assign LOCKSTEP_Master_Out[713] = \<const0> ;
  assign LOCKSTEP_Master_Out[714] = \<const0> ;
  assign LOCKSTEP_Master_Out[715] = \<const0> ;
  assign LOCKSTEP_Master_Out[716] = \<const0> ;
  assign LOCKSTEP_Master_Out[717] = \<const0> ;
  assign LOCKSTEP_Master_Out[718] = \<const0> ;
  assign LOCKSTEP_Master_Out[719] = \<const0> ;
  assign LOCKSTEP_Master_Out[720] = \<const0> ;
  assign LOCKSTEP_Master_Out[721] = \<const0> ;
  assign LOCKSTEP_Master_Out[722] = \<const0> ;
  assign LOCKSTEP_Master_Out[723] = \<const0> ;
  assign LOCKSTEP_Master_Out[724] = \<const0> ;
  assign LOCKSTEP_Master_Out[725] = \<const0> ;
  assign LOCKSTEP_Master_Out[726] = \<const0> ;
  assign LOCKSTEP_Master_Out[727] = \<const0> ;
  assign LOCKSTEP_Master_Out[728] = \<const0> ;
  assign LOCKSTEP_Master_Out[729] = \<const0> ;
  assign LOCKSTEP_Master_Out[730] = \<const0> ;
  assign LOCKSTEP_Master_Out[731] = \<const0> ;
  assign LOCKSTEP_Master_Out[732] = \<const0> ;
  assign LOCKSTEP_Master_Out[733] = \<const0> ;
  assign LOCKSTEP_Master_Out[734] = \<const0> ;
  assign LOCKSTEP_Master_Out[735] = \<const0> ;
  assign LOCKSTEP_Master_Out[736] = \<const0> ;
  assign LOCKSTEP_Master_Out[737] = \<const0> ;
  assign LOCKSTEP_Master_Out[738] = \<const0> ;
  assign LOCKSTEP_Master_Out[739] = \<const0> ;
  assign LOCKSTEP_Master_Out[740] = \<const0> ;
  assign LOCKSTEP_Master_Out[741] = \<const0> ;
  assign LOCKSTEP_Master_Out[742] = \<const0> ;
  assign LOCKSTEP_Master_Out[743] = \<const0> ;
  assign LOCKSTEP_Master_Out[744] = \<const0> ;
  assign LOCKSTEP_Master_Out[745] = \<const0> ;
  assign LOCKSTEP_Master_Out[746] = \<const0> ;
  assign LOCKSTEP_Master_Out[747] = \<const0> ;
  assign LOCKSTEP_Master_Out[748] = \<const0> ;
  assign LOCKSTEP_Master_Out[749] = \<const0> ;
  assign LOCKSTEP_Master_Out[750] = \<const0> ;
  assign LOCKSTEP_Master_Out[751] = \<const0> ;
  assign LOCKSTEP_Master_Out[752] = \<const0> ;
  assign LOCKSTEP_Master_Out[753] = \<const0> ;
  assign LOCKSTEP_Master_Out[754] = \<const0> ;
  assign LOCKSTEP_Master_Out[755] = \<const0> ;
  assign LOCKSTEP_Master_Out[756] = \<const0> ;
  assign LOCKSTEP_Master_Out[757] = \<const0> ;
  assign LOCKSTEP_Master_Out[758] = \<const0> ;
  assign LOCKSTEP_Master_Out[759] = \<const0> ;
  assign LOCKSTEP_Master_Out[760] = \<const0> ;
  assign LOCKSTEP_Master_Out[761] = \<const0> ;
  assign LOCKSTEP_Master_Out[762] = \<const0> ;
  assign LOCKSTEP_Master_Out[763] = \<const0> ;
  assign LOCKSTEP_Master_Out[764] = \<const0> ;
  assign LOCKSTEP_Master_Out[765] = \<const0> ;
  assign LOCKSTEP_Master_Out[766] = \<const0> ;
  assign LOCKSTEP_Master_Out[767] = \<const0> ;
  assign LOCKSTEP_Master_Out[768] = \<const0> ;
  assign LOCKSTEP_Master_Out[769] = \<const0> ;
  assign LOCKSTEP_Master_Out[770] = \<const0> ;
  assign LOCKSTEP_Master_Out[771] = \<const0> ;
  assign LOCKSTEP_Master_Out[772] = \<const0> ;
  assign LOCKSTEP_Master_Out[773] = \<const0> ;
  assign LOCKSTEP_Master_Out[774] = \<const0> ;
  assign LOCKSTEP_Master_Out[775] = \<const0> ;
  assign LOCKSTEP_Master_Out[776] = \<const0> ;
  assign LOCKSTEP_Master_Out[777] = \<const0> ;
  assign LOCKSTEP_Master_Out[778] = \<const0> ;
  assign LOCKSTEP_Master_Out[779] = \<const0> ;
  assign LOCKSTEP_Master_Out[780] = \<const0> ;
  assign LOCKSTEP_Master_Out[781] = \<const0> ;
  assign LOCKSTEP_Master_Out[782] = \<const0> ;
  assign LOCKSTEP_Master_Out[783] = \<const0> ;
  assign LOCKSTEP_Master_Out[784] = \<const0> ;
  assign LOCKSTEP_Master_Out[785] = \<const0> ;
  assign LOCKSTEP_Master_Out[786] = \<const0> ;
  assign LOCKSTEP_Master_Out[787] = \<const0> ;
  assign LOCKSTEP_Master_Out[788] = \<const0> ;
  assign LOCKSTEP_Master_Out[789] = \<const0> ;
  assign LOCKSTEP_Master_Out[790] = \<const0> ;
  assign LOCKSTEP_Master_Out[791] = \<const0> ;
  assign LOCKSTEP_Master_Out[792] = \<const0> ;
  assign LOCKSTEP_Master_Out[793] = \<const0> ;
  assign LOCKSTEP_Master_Out[794] = \<const0> ;
  assign LOCKSTEP_Master_Out[795] = \<const0> ;
  assign LOCKSTEP_Master_Out[796] = \<const0> ;
  assign LOCKSTEP_Master_Out[797] = \<const0> ;
  assign LOCKSTEP_Master_Out[798] = \<const0> ;
  assign LOCKSTEP_Master_Out[799] = \<const0> ;
  assign LOCKSTEP_Master_Out[800] = \<const0> ;
  assign LOCKSTEP_Master_Out[801] = \<const0> ;
  assign LOCKSTEP_Master_Out[802] = \<const0> ;
  assign LOCKSTEP_Master_Out[803] = \<const0> ;
  assign LOCKSTEP_Master_Out[804] = \<const0> ;
  assign LOCKSTEP_Master_Out[805] = \<const0> ;
  assign LOCKSTEP_Master_Out[806] = \<const0> ;
  assign LOCKSTEP_Master_Out[807] = \<const0> ;
  assign LOCKSTEP_Master_Out[808] = \<const0> ;
  assign LOCKSTEP_Master_Out[809] = \<const0> ;
  assign LOCKSTEP_Master_Out[810] = \<const0> ;
  assign LOCKSTEP_Master_Out[811] = \<const0> ;
  assign LOCKSTEP_Master_Out[812] = \<const0> ;
  assign LOCKSTEP_Master_Out[813] = \<const0> ;
  assign LOCKSTEP_Master_Out[814] = \<const0> ;
  assign LOCKSTEP_Master_Out[815] = \<const0> ;
  assign LOCKSTEP_Master_Out[816] = \<const0> ;
  assign LOCKSTEP_Master_Out[817] = \<const0> ;
  assign LOCKSTEP_Master_Out[818] = \<const0> ;
  assign LOCKSTEP_Master_Out[819] = \<const0> ;
  assign LOCKSTEP_Master_Out[820] = \<const0> ;
  assign LOCKSTEP_Master_Out[821] = \<const0> ;
  assign LOCKSTEP_Master_Out[822] = \<const0> ;
  assign LOCKSTEP_Master_Out[823] = \<const0> ;
  assign LOCKSTEP_Master_Out[824] = \<const0> ;
  assign LOCKSTEP_Master_Out[825] = \<const0> ;
  assign LOCKSTEP_Master_Out[826] = \<const0> ;
  assign LOCKSTEP_Master_Out[827] = \<const0> ;
  assign LOCKSTEP_Master_Out[828] = \<const0> ;
  assign LOCKSTEP_Master_Out[829] = \<const0> ;
  assign LOCKSTEP_Master_Out[830] = \<const0> ;
  assign LOCKSTEP_Master_Out[831] = \<const0> ;
  assign LOCKSTEP_Master_Out[832] = \<const0> ;
  assign LOCKSTEP_Master_Out[833] = \<const0> ;
  assign LOCKSTEP_Master_Out[834] = \<const0> ;
  assign LOCKSTEP_Master_Out[835] = \<const0> ;
  assign LOCKSTEP_Master_Out[836] = \<const0> ;
  assign LOCKSTEP_Master_Out[837] = \<const0> ;
  assign LOCKSTEP_Master_Out[838] = \<const0> ;
  assign LOCKSTEP_Master_Out[839] = \<const0> ;
  assign LOCKSTEP_Master_Out[840] = \<const0> ;
  assign LOCKSTEP_Master_Out[841] = \<const0> ;
  assign LOCKSTEP_Master_Out[842] = \<const0> ;
  assign LOCKSTEP_Master_Out[843] = \<const0> ;
  assign LOCKSTEP_Master_Out[844] = \<const0> ;
  assign LOCKSTEP_Master_Out[845] = \<const0> ;
  assign LOCKSTEP_Master_Out[846] = \<const0> ;
  assign LOCKSTEP_Master_Out[847] = \<const0> ;
  assign LOCKSTEP_Master_Out[848] = \<const0> ;
  assign LOCKSTEP_Master_Out[849] = \<const0> ;
  assign LOCKSTEP_Master_Out[850] = \<const0> ;
  assign LOCKSTEP_Master_Out[851] = \<const0> ;
  assign LOCKSTEP_Master_Out[852] = \<const0> ;
  assign LOCKSTEP_Master_Out[853] = \<const0> ;
  assign LOCKSTEP_Master_Out[854] = \<const0> ;
  assign LOCKSTEP_Master_Out[855] = \<const0> ;
  assign LOCKSTEP_Master_Out[856] = \<const0> ;
  assign LOCKSTEP_Master_Out[857] = \<const0> ;
  assign LOCKSTEP_Master_Out[858] = \<const0> ;
  assign LOCKSTEP_Master_Out[859] = \<const0> ;
  assign LOCKSTEP_Master_Out[860] = \<const0> ;
  assign LOCKSTEP_Master_Out[861] = \<const0> ;
  assign LOCKSTEP_Master_Out[862] = \<const0> ;
  assign LOCKSTEP_Master_Out[863] = \<const0> ;
  assign LOCKSTEP_Master_Out[864] = \<const0> ;
  assign LOCKSTEP_Master_Out[865] = \<const0> ;
  assign LOCKSTEP_Master_Out[866] = \<const0> ;
  assign LOCKSTEP_Master_Out[867] = \<const0> ;
  assign LOCKSTEP_Master_Out[868] = \<const0> ;
  assign LOCKSTEP_Master_Out[869] = \<const0> ;
  assign LOCKSTEP_Master_Out[870] = \<const0> ;
  assign LOCKSTEP_Master_Out[871] = \<const0> ;
  assign LOCKSTEP_Master_Out[872] = \<const0> ;
  assign LOCKSTEP_Master_Out[873] = \<const0> ;
  assign LOCKSTEP_Master_Out[874] = \<const0> ;
  assign LOCKSTEP_Master_Out[875] = \<const0> ;
  assign LOCKSTEP_Master_Out[876] = \<const0> ;
  assign LOCKSTEP_Master_Out[877] = \<const0> ;
  assign LOCKSTEP_Master_Out[878] = \<const0> ;
  assign LOCKSTEP_Master_Out[879] = \<const0> ;
  assign LOCKSTEP_Master_Out[880] = \<const0> ;
  assign LOCKSTEP_Master_Out[881] = \<const0> ;
  assign LOCKSTEP_Master_Out[882] = \<const0> ;
  assign LOCKSTEP_Master_Out[883] = \<const0> ;
  assign LOCKSTEP_Master_Out[884] = \<const0> ;
  assign LOCKSTEP_Master_Out[885] = \<const0> ;
  assign LOCKSTEP_Master_Out[886] = \<const0> ;
  assign LOCKSTEP_Master_Out[887] = \<const0> ;
  assign LOCKSTEP_Master_Out[888] = \<const0> ;
  assign LOCKSTEP_Master_Out[889] = \<const0> ;
  assign LOCKSTEP_Master_Out[890] = \<const0> ;
  assign LOCKSTEP_Master_Out[891] = \<const0> ;
  assign LOCKSTEP_Master_Out[892] = \<const0> ;
  assign LOCKSTEP_Master_Out[893] = \<const0> ;
  assign LOCKSTEP_Master_Out[894] = \<const0> ;
  assign LOCKSTEP_Master_Out[895] = \<const0> ;
  assign LOCKSTEP_Master_Out[896] = \<const0> ;
  assign LOCKSTEP_Master_Out[897] = \<const0> ;
  assign LOCKSTEP_Master_Out[898] = \<const0> ;
  assign LOCKSTEP_Master_Out[899] = \<const0> ;
  assign LOCKSTEP_Master_Out[900] = \<const0> ;
  assign LOCKSTEP_Master_Out[901] = \<const0> ;
  assign LOCKSTEP_Master_Out[902] = \<const0> ;
  assign LOCKSTEP_Master_Out[903] = \<const0> ;
  assign LOCKSTEP_Master_Out[904] = \<const0> ;
  assign LOCKSTEP_Master_Out[905] = \<const0> ;
  assign LOCKSTEP_Master_Out[906] = \<const0> ;
  assign LOCKSTEP_Master_Out[907] = \<const0> ;
  assign LOCKSTEP_Master_Out[908] = \<const0> ;
  assign LOCKSTEP_Master_Out[909] = \<const0> ;
  assign LOCKSTEP_Master_Out[910] = \<const0> ;
  assign LOCKSTEP_Master_Out[911] = \<const0> ;
  assign LOCKSTEP_Master_Out[912] = \<const0> ;
  assign LOCKSTEP_Master_Out[913] = \<const0> ;
  assign LOCKSTEP_Master_Out[914] = \<const0> ;
  assign LOCKSTEP_Master_Out[915] = \<const0> ;
  assign LOCKSTEP_Master_Out[916] = \<const0> ;
  assign LOCKSTEP_Master_Out[917] = \<const0> ;
  assign LOCKSTEP_Master_Out[918] = \<const0> ;
  assign LOCKSTEP_Master_Out[919] = \<const0> ;
  assign LOCKSTEP_Master_Out[920] = \<const0> ;
  assign LOCKSTEP_Master_Out[921] = \<const0> ;
  assign LOCKSTEP_Master_Out[922] = \<const0> ;
  assign LOCKSTEP_Master_Out[923] = \<const0> ;
  assign LOCKSTEP_Master_Out[924] = \<const0> ;
  assign LOCKSTEP_Master_Out[925] = \<const0> ;
  assign LOCKSTEP_Master_Out[926] = \<const0> ;
  assign LOCKSTEP_Master_Out[927] = \<const0> ;
  assign LOCKSTEP_Master_Out[928] = \<const0> ;
  assign LOCKSTEP_Master_Out[929] = \<const0> ;
  assign LOCKSTEP_Master_Out[930] = \<const0> ;
  assign LOCKSTEP_Master_Out[931] = \<const0> ;
  assign LOCKSTEP_Master_Out[932] = \<const0> ;
  assign LOCKSTEP_Master_Out[933] = \<const0> ;
  assign LOCKSTEP_Master_Out[934] = \<const0> ;
  assign LOCKSTEP_Master_Out[935] = \<const0> ;
  assign LOCKSTEP_Master_Out[936] = \<const0> ;
  assign LOCKSTEP_Master_Out[937] = \<const0> ;
  assign LOCKSTEP_Master_Out[938] = \<const0> ;
  assign LOCKSTEP_Master_Out[939] = \<const0> ;
  assign LOCKSTEP_Master_Out[940] = \<const0> ;
  assign LOCKSTEP_Master_Out[941] = \<const0> ;
  assign LOCKSTEP_Master_Out[942] = \<const0> ;
  assign LOCKSTEP_Master_Out[943] = \<const0> ;
  assign LOCKSTEP_Master_Out[944] = \<const0> ;
  assign LOCKSTEP_Master_Out[945] = \<const0> ;
  assign LOCKSTEP_Master_Out[946] = \<const0> ;
  assign LOCKSTEP_Master_Out[947] = \<const0> ;
  assign LOCKSTEP_Master_Out[948] = \<const0> ;
  assign LOCKSTEP_Master_Out[949] = \<const0> ;
  assign LOCKSTEP_Master_Out[950] = \<const0> ;
  assign LOCKSTEP_Master_Out[951] = \<const0> ;
  assign LOCKSTEP_Master_Out[952] = \<const0> ;
  assign LOCKSTEP_Master_Out[953] = \<const0> ;
  assign LOCKSTEP_Master_Out[954] = \<const0> ;
  assign LOCKSTEP_Master_Out[955] = \<const0> ;
  assign LOCKSTEP_Master_Out[956] = \<const0> ;
  assign LOCKSTEP_Master_Out[957] = \<const0> ;
  assign LOCKSTEP_Master_Out[958] = \<const0> ;
  assign LOCKSTEP_Master_Out[959] = \<const0> ;
  assign LOCKSTEP_Master_Out[960] = \<const0> ;
  assign LOCKSTEP_Master_Out[961] = \<const0> ;
  assign LOCKSTEP_Master_Out[962] = \<const0> ;
  assign LOCKSTEP_Master_Out[963] = \<const0> ;
  assign LOCKSTEP_Master_Out[964] = \<const0> ;
  assign LOCKSTEP_Master_Out[965] = \<const0> ;
  assign LOCKSTEP_Master_Out[966] = \<const0> ;
  assign LOCKSTEP_Master_Out[967] = \<const0> ;
  assign LOCKSTEP_Master_Out[968] = \<const0> ;
  assign LOCKSTEP_Master_Out[969] = \<const0> ;
  assign LOCKSTEP_Master_Out[970] = \<const0> ;
  assign LOCKSTEP_Master_Out[971] = \<const0> ;
  assign LOCKSTEP_Master_Out[972] = \<const0> ;
  assign LOCKSTEP_Master_Out[973] = \<const0> ;
  assign LOCKSTEP_Master_Out[974] = \<const0> ;
  assign LOCKSTEP_Master_Out[975] = \<const0> ;
  assign LOCKSTEP_Master_Out[976] = \<const0> ;
  assign LOCKSTEP_Master_Out[977] = \<const0> ;
  assign LOCKSTEP_Master_Out[978] = \<const0> ;
  assign LOCKSTEP_Master_Out[979] = \<const0> ;
  assign LOCKSTEP_Master_Out[980] = \<const0> ;
  assign LOCKSTEP_Master_Out[981] = \<const0> ;
  assign LOCKSTEP_Master_Out[982] = \<const0> ;
  assign LOCKSTEP_Master_Out[983] = \<const0> ;
  assign LOCKSTEP_Master_Out[984] = \<const0> ;
  assign LOCKSTEP_Master_Out[985] = \<const0> ;
  assign LOCKSTEP_Master_Out[986] = \<const0> ;
  assign LOCKSTEP_Master_Out[987] = \<const0> ;
  assign LOCKSTEP_Master_Out[988] = \<const0> ;
  assign LOCKSTEP_Master_Out[989] = \<const0> ;
  assign LOCKSTEP_Master_Out[990] = \<const0> ;
  assign LOCKSTEP_Master_Out[991] = \<const0> ;
  assign LOCKSTEP_Master_Out[992] = \<const0> ;
  assign LOCKSTEP_Master_Out[993] = \<const0> ;
  assign LOCKSTEP_Master_Out[994] = \<const0> ;
  assign LOCKSTEP_Master_Out[995] = \<const0> ;
  assign LOCKSTEP_Master_Out[996] = \<const0> ;
  assign LOCKSTEP_Master_Out[997] = \<const0> ;
  assign LOCKSTEP_Master_Out[998] = \<const0> ;
  assign LOCKSTEP_Master_Out[999] = \<const0> ;
  assign LOCKSTEP_Master_Out[1000] = \<const0> ;
  assign LOCKSTEP_Master_Out[1001] = \<const0> ;
  assign LOCKSTEP_Master_Out[1002] = \<const0> ;
  assign LOCKSTEP_Master_Out[1003] = \<const0> ;
  assign LOCKSTEP_Master_Out[1004] = \<const0> ;
  assign LOCKSTEP_Master_Out[1005] = \<const0> ;
  assign LOCKSTEP_Master_Out[1006] = \<const0> ;
  assign LOCKSTEP_Master_Out[1007] = \<const0> ;
  assign LOCKSTEP_Master_Out[1008] = \<const0> ;
  assign LOCKSTEP_Master_Out[1009] = \<const0> ;
  assign LOCKSTEP_Master_Out[1010] = \<const0> ;
  assign LOCKSTEP_Master_Out[1011] = \<const0> ;
  assign LOCKSTEP_Master_Out[1012] = \<const0> ;
  assign LOCKSTEP_Master_Out[1013] = \<const0> ;
  assign LOCKSTEP_Master_Out[1014] = \<const0> ;
  assign LOCKSTEP_Master_Out[1015] = \<const0> ;
  assign LOCKSTEP_Master_Out[1016] = \<const0> ;
  assign LOCKSTEP_Master_Out[1017] = \<const0> ;
  assign LOCKSTEP_Master_Out[1018] = \<const0> ;
  assign LOCKSTEP_Master_Out[1019] = \<const0> ;
  assign LOCKSTEP_Master_Out[1020] = \<const0> ;
  assign LOCKSTEP_Master_Out[1021] = \<const0> ;
  assign LOCKSTEP_Master_Out[1022] = \<const0> ;
  assign LOCKSTEP_Master_Out[1023] = \<const0> ;
  assign LOCKSTEP_Master_Out[1024] = \<const0> ;
  assign LOCKSTEP_Master_Out[1025] = \<const0> ;
  assign LOCKSTEP_Master_Out[1026] = \<const0> ;
  assign LOCKSTEP_Master_Out[1027] = \<const0> ;
  assign LOCKSTEP_Master_Out[1028] = \<const0> ;
  assign LOCKSTEP_Master_Out[1029] = \<const0> ;
  assign LOCKSTEP_Master_Out[1030] = \<const0> ;
  assign LOCKSTEP_Master_Out[1031] = \<const0> ;
  assign LOCKSTEP_Master_Out[1032] = \<const0> ;
  assign LOCKSTEP_Master_Out[1033] = \<const0> ;
  assign LOCKSTEP_Master_Out[1034] = \<const0> ;
  assign LOCKSTEP_Master_Out[1035] = \<const0> ;
  assign LOCKSTEP_Master_Out[1036] = \<const0> ;
  assign LOCKSTEP_Master_Out[1037] = \<const0> ;
  assign LOCKSTEP_Master_Out[1038] = \<const0> ;
  assign LOCKSTEP_Master_Out[1039] = \<const0> ;
  assign LOCKSTEP_Master_Out[1040] = \<const0> ;
  assign LOCKSTEP_Master_Out[1041] = \<const0> ;
  assign LOCKSTEP_Master_Out[1042] = \<const0> ;
  assign LOCKSTEP_Master_Out[1043] = \<const0> ;
  assign LOCKSTEP_Master_Out[1044] = \<const0> ;
  assign LOCKSTEP_Master_Out[1045] = \<const0> ;
  assign LOCKSTEP_Master_Out[1046] = \<const0> ;
  assign LOCKSTEP_Master_Out[1047] = \<const0> ;
  assign LOCKSTEP_Master_Out[1048] = \<const0> ;
  assign LOCKSTEP_Master_Out[1049] = \<const0> ;
  assign LOCKSTEP_Master_Out[1050] = \<const0> ;
  assign LOCKSTEP_Master_Out[1051] = \<const0> ;
  assign LOCKSTEP_Master_Out[1052] = \<const0> ;
  assign LOCKSTEP_Master_Out[1053] = \<const0> ;
  assign LOCKSTEP_Master_Out[1054] = \<const0> ;
  assign LOCKSTEP_Master_Out[1055] = \<const0> ;
  assign LOCKSTEP_Master_Out[1056] = \<const0> ;
  assign LOCKSTEP_Master_Out[1057] = \<const0> ;
  assign LOCKSTEP_Master_Out[1058] = \<const0> ;
  assign LOCKSTEP_Master_Out[1059] = \<const0> ;
  assign LOCKSTEP_Master_Out[1060] = \<const0> ;
  assign LOCKSTEP_Master_Out[1061] = \<const0> ;
  assign LOCKSTEP_Master_Out[1062] = \<const0> ;
  assign LOCKSTEP_Master_Out[1063] = \<const0> ;
  assign LOCKSTEP_Master_Out[1064] = \<const0> ;
  assign LOCKSTEP_Master_Out[1065] = \<const0> ;
  assign LOCKSTEP_Master_Out[1066] = \<const0> ;
  assign LOCKSTEP_Master_Out[1067] = \<const0> ;
  assign LOCKSTEP_Master_Out[1068] = \<const0> ;
  assign LOCKSTEP_Master_Out[1069] = \<const0> ;
  assign LOCKSTEP_Master_Out[1070] = \<const0> ;
  assign LOCKSTEP_Master_Out[1071] = \<const0> ;
  assign LOCKSTEP_Master_Out[1072] = \<const0> ;
  assign LOCKSTEP_Master_Out[1073] = \<const0> ;
  assign LOCKSTEP_Master_Out[1074] = \<const0> ;
  assign LOCKSTEP_Master_Out[1075] = \<const0> ;
  assign LOCKSTEP_Master_Out[1076] = \<const0> ;
  assign LOCKSTEP_Master_Out[1077] = \<const0> ;
  assign LOCKSTEP_Master_Out[1078] = \<const0> ;
  assign LOCKSTEP_Master_Out[1079] = \<const0> ;
  assign LOCKSTEP_Master_Out[1080] = \<const0> ;
  assign LOCKSTEP_Master_Out[1081] = \<const0> ;
  assign LOCKSTEP_Master_Out[1082] = \<const0> ;
  assign LOCKSTEP_Master_Out[1083] = \<const0> ;
  assign LOCKSTEP_Master_Out[1084] = \<const0> ;
  assign LOCKSTEP_Master_Out[1085] = \<const0> ;
  assign LOCKSTEP_Master_Out[1086] = \<const0> ;
  assign LOCKSTEP_Master_Out[1087] = \<const0> ;
  assign LOCKSTEP_Master_Out[1088] = \<const0> ;
  assign LOCKSTEP_Master_Out[1089] = \<const0> ;
  assign LOCKSTEP_Master_Out[1090] = \<const0> ;
  assign LOCKSTEP_Master_Out[1091] = \<const0> ;
  assign LOCKSTEP_Master_Out[1092] = \<const0> ;
  assign LOCKSTEP_Master_Out[1093] = \<const0> ;
  assign LOCKSTEP_Master_Out[1094] = \<const0> ;
  assign LOCKSTEP_Master_Out[1095] = \<const0> ;
  assign LOCKSTEP_Master_Out[1096] = \<const0> ;
  assign LOCKSTEP_Master_Out[1097] = \<const0> ;
  assign LOCKSTEP_Master_Out[1098] = \<const0> ;
  assign LOCKSTEP_Master_Out[1099] = \<const0> ;
  assign LOCKSTEP_Master_Out[1100] = \<const0> ;
  assign LOCKSTEP_Master_Out[1101] = \<const0> ;
  assign LOCKSTEP_Master_Out[1102] = \<const0> ;
  assign LOCKSTEP_Master_Out[1103] = \<const0> ;
  assign LOCKSTEP_Master_Out[1104] = \<const0> ;
  assign LOCKSTEP_Master_Out[1105] = \<const0> ;
  assign LOCKSTEP_Master_Out[1106] = \<const0> ;
  assign LOCKSTEP_Master_Out[1107] = \<const0> ;
  assign LOCKSTEP_Master_Out[1108] = \<const0> ;
  assign LOCKSTEP_Master_Out[1109] = \<const0> ;
  assign LOCKSTEP_Master_Out[1110] = \<const0> ;
  assign LOCKSTEP_Master_Out[1111] = \<const0> ;
  assign LOCKSTEP_Master_Out[1112] = \<const0> ;
  assign LOCKSTEP_Master_Out[1113] = \<const0> ;
  assign LOCKSTEP_Master_Out[1114] = \<const0> ;
  assign LOCKSTEP_Master_Out[1115] = \<const0> ;
  assign LOCKSTEP_Master_Out[1116] = \<const0> ;
  assign LOCKSTEP_Master_Out[1117] = \<const0> ;
  assign LOCKSTEP_Master_Out[1118] = \<const0> ;
  assign LOCKSTEP_Master_Out[1119] = \<const0> ;
  assign LOCKSTEP_Master_Out[1120] = \<const0> ;
  assign LOCKSTEP_Master_Out[1121] = \<const0> ;
  assign LOCKSTEP_Master_Out[1122] = \<const0> ;
  assign LOCKSTEP_Master_Out[1123] = \<const0> ;
  assign LOCKSTEP_Master_Out[1124] = \<const0> ;
  assign LOCKSTEP_Master_Out[1125] = \<const0> ;
  assign LOCKSTEP_Master_Out[1126] = \<const0> ;
  assign LOCKSTEP_Master_Out[1127] = \<const0> ;
  assign LOCKSTEP_Master_Out[1128] = \<const0> ;
  assign LOCKSTEP_Master_Out[1129] = \<const0> ;
  assign LOCKSTEP_Master_Out[1130] = \<const0> ;
  assign LOCKSTEP_Master_Out[1131] = \<const0> ;
  assign LOCKSTEP_Master_Out[1132] = \<const0> ;
  assign LOCKSTEP_Master_Out[1133] = \<const0> ;
  assign LOCKSTEP_Master_Out[1134] = \<const0> ;
  assign LOCKSTEP_Master_Out[1135] = \<const0> ;
  assign LOCKSTEP_Master_Out[1136] = \<const0> ;
  assign LOCKSTEP_Master_Out[1137] = \<const0> ;
  assign LOCKSTEP_Master_Out[1138] = \<const0> ;
  assign LOCKSTEP_Master_Out[1139] = \<const0> ;
  assign LOCKSTEP_Master_Out[1140] = \<const0> ;
  assign LOCKSTEP_Master_Out[1141] = \<const0> ;
  assign LOCKSTEP_Master_Out[1142] = \<const0> ;
  assign LOCKSTEP_Master_Out[1143] = \<const0> ;
  assign LOCKSTEP_Master_Out[1144] = \<const0> ;
  assign LOCKSTEP_Master_Out[1145] = \<const0> ;
  assign LOCKSTEP_Master_Out[1146] = \<const0> ;
  assign LOCKSTEP_Master_Out[1147] = \<const0> ;
  assign LOCKSTEP_Master_Out[1148] = \<const0> ;
  assign LOCKSTEP_Master_Out[1149] = \<const0> ;
  assign LOCKSTEP_Master_Out[1150] = \<const0> ;
  assign LOCKSTEP_Master_Out[1151] = \<const0> ;
  assign LOCKSTEP_Master_Out[1152] = \<const0> ;
  assign LOCKSTEP_Master_Out[1153] = \<const0> ;
  assign LOCKSTEP_Master_Out[1154] = \<const0> ;
  assign LOCKSTEP_Master_Out[1155] = \<const0> ;
  assign LOCKSTEP_Master_Out[1156] = \<const0> ;
  assign LOCKSTEP_Master_Out[1157] = \<const0> ;
  assign LOCKSTEP_Master_Out[1158] = \<const0> ;
  assign LOCKSTEP_Master_Out[1159] = \<const0> ;
  assign LOCKSTEP_Master_Out[1160] = \<const0> ;
  assign LOCKSTEP_Master_Out[1161] = \<const0> ;
  assign LOCKSTEP_Master_Out[1162] = \<const0> ;
  assign LOCKSTEP_Master_Out[1163] = \<const0> ;
  assign LOCKSTEP_Master_Out[1164] = \<const0> ;
  assign LOCKSTEP_Master_Out[1165] = \<const0> ;
  assign LOCKSTEP_Master_Out[1166] = \<const0> ;
  assign LOCKSTEP_Master_Out[1167] = \<const0> ;
  assign LOCKSTEP_Master_Out[1168] = \<const0> ;
  assign LOCKSTEP_Master_Out[1169] = \<const0> ;
  assign LOCKSTEP_Master_Out[1170] = \<const0> ;
  assign LOCKSTEP_Master_Out[1171] = \<const0> ;
  assign LOCKSTEP_Master_Out[1172] = \<const0> ;
  assign LOCKSTEP_Master_Out[1173] = \<const0> ;
  assign LOCKSTEP_Master_Out[1174] = \<const0> ;
  assign LOCKSTEP_Master_Out[1175] = \<const0> ;
  assign LOCKSTEP_Master_Out[1176] = \<const0> ;
  assign LOCKSTEP_Master_Out[1177] = \<const0> ;
  assign LOCKSTEP_Master_Out[1178] = \<const0> ;
  assign LOCKSTEP_Master_Out[1179] = \<const0> ;
  assign LOCKSTEP_Master_Out[1180] = \<const0> ;
  assign LOCKSTEP_Master_Out[1181] = \<const0> ;
  assign LOCKSTEP_Master_Out[1182] = \<const0> ;
  assign LOCKSTEP_Master_Out[1183] = \<const0> ;
  assign LOCKSTEP_Master_Out[1184] = \<const0> ;
  assign LOCKSTEP_Master_Out[1185] = \<const0> ;
  assign LOCKSTEP_Master_Out[1186] = \<const0> ;
  assign LOCKSTEP_Master_Out[1187] = \<const0> ;
  assign LOCKSTEP_Master_Out[1188] = \<const0> ;
  assign LOCKSTEP_Master_Out[1189] = \<const0> ;
  assign LOCKSTEP_Master_Out[1190] = \<const0> ;
  assign LOCKSTEP_Master_Out[1191] = \<const0> ;
  assign LOCKSTEP_Master_Out[1192] = \<const0> ;
  assign LOCKSTEP_Master_Out[1193] = \<const0> ;
  assign LOCKSTEP_Master_Out[1194] = \<const0> ;
  assign LOCKSTEP_Master_Out[1195] = \<const0> ;
  assign LOCKSTEP_Master_Out[1196] = \<const0> ;
  assign LOCKSTEP_Master_Out[1197] = \<const0> ;
  assign LOCKSTEP_Master_Out[1198] = \<const0> ;
  assign LOCKSTEP_Master_Out[1199] = \<const0> ;
  assign LOCKSTEP_Master_Out[1200] = \<const0> ;
  assign LOCKSTEP_Master_Out[1201] = \<const0> ;
  assign LOCKSTEP_Master_Out[1202] = \<const0> ;
  assign LOCKSTEP_Master_Out[1203] = \<const0> ;
  assign LOCKSTEP_Master_Out[1204] = \<const0> ;
  assign LOCKSTEP_Master_Out[1205] = \<const0> ;
  assign LOCKSTEP_Master_Out[1206] = \<const0> ;
  assign LOCKSTEP_Master_Out[1207] = \<const0> ;
  assign LOCKSTEP_Master_Out[1208] = \<const0> ;
  assign LOCKSTEP_Master_Out[1209] = \<const0> ;
  assign LOCKSTEP_Master_Out[1210] = \<const0> ;
  assign LOCKSTEP_Master_Out[1211] = \<const0> ;
  assign LOCKSTEP_Master_Out[1212] = \<const0> ;
  assign LOCKSTEP_Master_Out[1213] = \<const0> ;
  assign LOCKSTEP_Master_Out[1214] = \<const0> ;
  assign LOCKSTEP_Master_Out[1215] = \<const0> ;
  assign LOCKSTEP_Master_Out[1216] = \<const0> ;
  assign LOCKSTEP_Master_Out[1217] = \<const0> ;
  assign LOCKSTEP_Master_Out[1218] = \<const0> ;
  assign LOCKSTEP_Master_Out[1219] = \<const0> ;
  assign LOCKSTEP_Master_Out[1220] = \<const0> ;
  assign LOCKSTEP_Master_Out[1221] = \<const0> ;
  assign LOCKSTEP_Master_Out[1222] = \<const0> ;
  assign LOCKSTEP_Master_Out[1223] = \<const0> ;
  assign LOCKSTEP_Master_Out[1224] = \<const0> ;
  assign LOCKSTEP_Master_Out[1225] = \<const0> ;
  assign LOCKSTEP_Master_Out[1226] = \<const0> ;
  assign LOCKSTEP_Master_Out[1227] = \<const0> ;
  assign LOCKSTEP_Master_Out[1228] = \<const0> ;
  assign LOCKSTEP_Master_Out[1229] = \<const0> ;
  assign LOCKSTEP_Master_Out[1230] = \<const0> ;
  assign LOCKSTEP_Master_Out[1231] = \<const0> ;
  assign LOCKSTEP_Master_Out[1232] = \<const0> ;
  assign LOCKSTEP_Master_Out[1233] = \<const0> ;
  assign LOCKSTEP_Master_Out[1234] = \<const0> ;
  assign LOCKSTEP_Master_Out[1235] = \<const0> ;
  assign LOCKSTEP_Master_Out[1236] = \<const0> ;
  assign LOCKSTEP_Master_Out[1237] = \<const0> ;
  assign LOCKSTEP_Master_Out[1238] = \<const0> ;
  assign LOCKSTEP_Master_Out[1239] = \<const0> ;
  assign LOCKSTEP_Master_Out[1240] = \<const0> ;
  assign LOCKSTEP_Master_Out[1241] = \<const0> ;
  assign LOCKSTEP_Master_Out[1242] = \<const0> ;
  assign LOCKSTEP_Master_Out[1243] = \<const0> ;
  assign LOCKSTEP_Master_Out[1244] = \<const0> ;
  assign LOCKSTEP_Master_Out[1245] = \<const0> ;
  assign LOCKSTEP_Master_Out[1246] = \<const0> ;
  assign LOCKSTEP_Master_Out[1247] = \<const0> ;
  assign LOCKSTEP_Master_Out[1248] = \<const0> ;
  assign LOCKSTEP_Master_Out[1249] = \<const0> ;
  assign LOCKSTEP_Master_Out[1250] = \<const0> ;
  assign LOCKSTEP_Master_Out[1251] = \<const0> ;
  assign LOCKSTEP_Master_Out[1252] = \<const0> ;
  assign LOCKSTEP_Master_Out[1253] = \<const0> ;
  assign LOCKSTEP_Master_Out[1254] = \<const0> ;
  assign LOCKSTEP_Master_Out[1255] = \<const0> ;
  assign LOCKSTEP_Master_Out[1256] = \<const0> ;
  assign LOCKSTEP_Master_Out[1257] = \<const0> ;
  assign LOCKSTEP_Master_Out[1258] = \<const0> ;
  assign LOCKSTEP_Master_Out[1259] = \<const0> ;
  assign LOCKSTEP_Master_Out[1260] = \<const0> ;
  assign LOCKSTEP_Master_Out[1261] = \<const0> ;
  assign LOCKSTEP_Master_Out[1262] = \<const0> ;
  assign LOCKSTEP_Master_Out[1263] = \<const0> ;
  assign LOCKSTEP_Master_Out[1264] = \<const0> ;
  assign LOCKSTEP_Master_Out[1265] = \<const0> ;
  assign LOCKSTEP_Master_Out[1266] = \<const0> ;
  assign LOCKSTEP_Master_Out[1267] = \<const0> ;
  assign LOCKSTEP_Master_Out[1268] = \<const0> ;
  assign LOCKSTEP_Master_Out[1269] = \<const0> ;
  assign LOCKSTEP_Master_Out[1270] = \<const0> ;
  assign LOCKSTEP_Master_Out[1271] = \<const0> ;
  assign LOCKSTEP_Master_Out[1272] = \<const0> ;
  assign LOCKSTEP_Master_Out[1273] = \<const0> ;
  assign LOCKSTEP_Master_Out[1274] = \<const0> ;
  assign LOCKSTEP_Master_Out[1275] = \<const0> ;
  assign LOCKSTEP_Master_Out[1276] = \<const0> ;
  assign LOCKSTEP_Master_Out[1277] = \<const0> ;
  assign LOCKSTEP_Master_Out[1278] = \<const0> ;
  assign LOCKSTEP_Master_Out[1279] = \<const0> ;
  assign LOCKSTEP_Master_Out[1280] = \<const0> ;
  assign LOCKSTEP_Master_Out[1281] = \<const0> ;
  assign LOCKSTEP_Master_Out[1282] = \<const0> ;
  assign LOCKSTEP_Master_Out[1283] = \<const0> ;
  assign LOCKSTEP_Master_Out[1284] = \<const0> ;
  assign LOCKSTEP_Master_Out[1285] = \<const0> ;
  assign LOCKSTEP_Master_Out[1286] = \<const0> ;
  assign LOCKSTEP_Master_Out[1287] = \<const0> ;
  assign LOCKSTEP_Master_Out[1288] = \<const0> ;
  assign LOCKSTEP_Master_Out[1289] = \<const0> ;
  assign LOCKSTEP_Master_Out[1290] = \<const0> ;
  assign LOCKSTEP_Master_Out[1291] = \<const0> ;
  assign LOCKSTEP_Master_Out[1292] = \<const0> ;
  assign LOCKSTEP_Master_Out[1293] = \<const0> ;
  assign LOCKSTEP_Master_Out[1294] = \<const0> ;
  assign LOCKSTEP_Master_Out[1295] = \<const0> ;
  assign LOCKSTEP_Master_Out[1296] = \<const0> ;
  assign LOCKSTEP_Master_Out[1297] = \<const0> ;
  assign LOCKSTEP_Master_Out[1298] = \<const0> ;
  assign LOCKSTEP_Master_Out[1299] = \<const0> ;
  assign LOCKSTEP_Master_Out[1300] = \<const0> ;
  assign LOCKSTEP_Master_Out[1301] = \<const0> ;
  assign LOCKSTEP_Master_Out[1302] = \<const0> ;
  assign LOCKSTEP_Master_Out[1303] = \<const0> ;
  assign LOCKSTEP_Master_Out[1304] = \<const0> ;
  assign LOCKSTEP_Master_Out[1305] = \<const0> ;
  assign LOCKSTEP_Master_Out[1306] = \<const0> ;
  assign LOCKSTEP_Master_Out[1307] = \<const0> ;
  assign LOCKSTEP_Master_Out[1308] = \<const0> ;
  assign LOCKSTEP_Master_Out[1309] = \<const0> ;
  assign LOCKSTEP_Master_Out[1310] = \<const0> ;
  assign LOCKSTEP_Master_Out[1311] = \<const0> ;
  assign LOCKSTEP_Master_Out[1312] = \<const0> ;
  assign LOCKSTEP_Master_Out[1313] = \<const0> ;
  assign LOCKSTEP_Master_Out[1314] = \<const0> ;
  assign LOCKSTEP_Master_Out[1315] = \<const0> ;
  assign LOCKSTEP_Master_Out[1316] = \<const0> ;
  assign LOCKSTEP_Master_Out[1317] = \<const0> ;
  assign LOCKSTEP_Master_Out[1318] = \<const0> ;
  assign LOCKSTEP_Master_Out[1319] = \<const0> ;
  assign LOCKSTEP_Master_Out[1320] = \<const0> ;
  assign LOCKSTEP_Master_Out[1321] = \<const0> ;
  assign LOCKSTEP_Master_Out[1322] = \<const0> ;
  assign LOCKSTEP_Master_Out[1323] = \<const0> ;
  assign LOCKSTEP_Master_Out[1324] = \<const0> ;
  assign LOCKSTEP_Master_Out[1325] = \<const0> ;
  assign LOCKSTEP_Master_Out[1326] = \<const0> ;
  assign LOCKSTEP_Master_Out[1327] = \<const0> ;
  assign LOCKSTEP_Master_Out[1328] = \<const0> ;
  assign LOCKSTEP_Master_Out[1329] = \<const0> ;
  assign LOCKSTEP_Master_Out[1330] = \<const0> ;
  assign LOCKSTEP_Master_Out[1331] = \<const0> ;
  assign LOCKSTEP_Master_Out[1332] = \<const0> ;
  assign LOCKSTEP_Master_Out[1333] = \<const0> ;
  assign LOCKSTEP_Master_Out[1334] = \<const0> ;
  assign LOCKSTEP_Master_Out[1335] = \<const0> ;
  assign LOCKSTEP_Master_Out[1336] = \<const0> ;
  assign LOCKSTEP_Master_Out[1337] = \<const0> ;
  assign LOCKSTEP_Master_Out[1338] = \<const0> ;
  assign LOCKSTEP_Master_Out[1339] = \<const0> ;
  assign LOCKSTEP_Master_Out[1340] = \<const0> ;
  assign LOCKSTEP_Master_Out[1341] = \<const0> ;
  assign LOCKSTEP_Master_Out[1342] = \<const0> ;
  assign LOCKSTEP_Master_Out[1343] = \<const0> ;
  assign LOCKSTEP_Master_Out[1344] = \<const0> ;
  assign LOCKSTEP_Master_Out[1345] = \<const0> ;
  assign LOCKSTEP_Master_Out[1346] = \<const0> ;
  assign LOCKSTEP_Master_Out[1347] = \<const0> ;
  assign LOCKSTEP_Master_Out[1348] = \<const0> ;
  assign LOCKSTEP_Master_Out[1349] = \<const0> ;
  assign LOCKSTEP_Master_Out[1350] = \<const0> ;
  assign LOCKSTEP_Master_Out[1351] = \<const0> ;
  assign LOCKSTEP_Master_Out[1352] = \<const0> ;
  assign LOCKSTEP_Master_Out[1353] = \<const0> ;
  assign LOCKSTEP_Master_Out[1354] = \<const0> ;
  assign LOCKSTEP_Master_Out[1355] = \<const0> ;
  assign LOCKSTEP_Master_Out[1356] = \<const0> ;
  assign LOCKSTEP_Master_Out[1357] = \<const0> ;
  assign LOCKSTEP_Master_Out[1358] = \<const0> ;
  assign LOCKSTEP_Master_Out[1359] = \<const0> ;
  assign LOCKSTEP_Master_Out[1360] = \<const0> ;
  assign LOCKSTEP_Master_Out[1361] = \<const0> ;
  assign LOCKSTEP_Master_Out[1362] = \<const0> ;
  assign LOCKSTEP_Master_Out[1363] = \<const0> ;
  assign LOCKSTEP_Master_Out[1364] = \<const0> ;
  assign LOCKSTEP_Master_Out[1365] = \<const0> ;
  assign LOCKSTEP_Master_Out[1366] = \<const0> ;
  assign LOCKSTEP_Master_Out[1367] = \<const0> ;
  assign LOCKSTEP_Master_Out[1368] = \<const0> ;
  assign LOCKSTEP_Master_Out[1369] = \<const0> ;
  assign LOCKSTEP_Master_Out[1370] = \<const0> ;
  assign LOCKSTEP_Master_Out[1371] = \<const0> ;
  assign LOCKSTEP_Master_Out[1372] = \<const0> ;
  assign LOCKSTEP_Master_Out[1373] = \<const0> ;
  assign LOCKSTEP_Master_Out[1374] = \<const0> ;
  assign LOCKSTEP_Master_Out[1375] = \<const0> ;
  assign LOCKSTEP_Master_Out[1376] = \<const0> ;
  assign LOCKSTEP_Master_Out[1377] = \<const0> ;
  assign LOCKSTEP_Master_Out[1378] = \<const0> ;
  assign LOCKSTEP_Master_Out[1379] = \<const0> ;
  assign LOCKSTEP_Master_Out[1380] = \<const0> ;
  assign LOCKSTEP_Master_Out[1381] = \<const0> ;
  assign LOCKSTEP_Master_Out[1382] = \<const0> ;
  assign LOCKSTEP_Master_Out[1383] = \<const0> ;
  assign LOCKSTEP_Master_Out[1384] = \<const0> ;
  assign LOCKSTEP_Master_Out[1385] = \<const0> ;
  assign LOCKSTEP_Master_Out[1386] = \<const0> ;
  assign LOCKSTEP_Master_Out[1387] = \<const0> ;
  assign LOCKSTEP_Master_Out[1388] = \<const0> ;
  assign LOCKSTEP_Master_Out[1389] = \<const0> ;
  assign LOCKSTEP_Master_Out[1390] = \<const0> ;
  assign LOCKSTEP_Master_Out[1391] = \<const0> ;
  assign LOCKSTEP_Master_Out[1392] = \<const0> ;
  assign LOCKSTEP_Master_Out[1393] = \<const0> ;
  assign LOCKSTEP_Master_Out[1394] = \<const0> ;
  assign LOCKSTEP_Master_Out[1395] = \<const0> ;
  assign LOCKSTEP_Master_Out[1396] = \<const0> ;
  assign LOCKSTEP_Master_Out[1397] = \<const0> ;
  assign LOCKSTEP_Master_Out[1398] = \<const0> ;
  assign LOCKSTEP_Master_Out[1399] = \<const0> ;
  assign LOCKSTEP_Master_Out[1400] = \<const0> ;
  assign LOCKSTEP_Master_Out[1401] = \<const0> ;
  assign LOCKSTEP_Master_Out[1402] = \<const0> ;
  assign LOCKSTEP_Master_Out[1403] = \<const0> ;
  assign LOCKSTEP_Master_Out[1404] = \<const0> ;
  assign LOCKSTEP_Master_Out[1405] = \<const0> ;
  assign LOCKSTEP_Master_Out[1406] = \<const0> ;
  assign LOCKSTEP_Master_Out[1407] = \<const0> ;
  assign LOCKSTEP_Master_Out[1408] = \<const0> ;
  assign LOCKSTEP_Master_Out[1409] = \<const0> ;
  assign LOCKSTEP_Master_Out[1410] = \<const0> ;
  assign LOCKSTEP_Master_Out[1411] = \<const0> ;
  assign LOCKSTEP_Master_Out[1412] = \<const0> ;
  assign LOCKSTEP_Master_Out[1413] = \<const0> ;
  assign LOCKSTEP_Master_Out[1414] = \<const0> ;
  assign LOCKSTEP_Master_Out[1415] = \<const0> ;
  assign LOCKSTEP_Master_Out[1416] = \<const0> ;
  assign LOCKSTEP_Master_Out[1417] = \<const0> ;
  assign LOCKSTEP_Master_Out[1418] = \<const0> ;
  assign LOCKSTEP_Master_Out[1419] = \<const0> ;
  assign LOCKSTEP_Master_Out[1420] = \<const0> ;
  assign LOCKSTEP_Master_Out[1421] = \<const0> ;
  assign LOCKSTEP_Master_Out[1422] = \<const0> ;
  assign LOCKSTEP_Master_Out[1423] = \<const0> ;
  assign LOCKSTEP_Master_Out[1424] = \<const0> ;
  assign LOCKSTEP_Master_Out[1425] = \<const0> ;
  assign LOCKSTEP_Master_Out[1426] = \<const0> ;
  assign LOCKSTEP_Master_Out[1427] = \<const0> ;
  assign LOCKSTEP_Master_Out[1428] = \<const0> ;
  assign LOCKSTEP_Master_Out[1429] = \<const0> ;
  assign LOCKSTEP_Master_Out[1430] = \<const0> ;
  assign LOCKSTEP_Master_Out[1431] = \<const0> ;
  assign LOCKSTEP_Master_Out[1432] = \<const0> ;
  assign LOCKSTEP_Master_Out[1433] = \<const0> ;
  assign LOCKSTEP_Master_Out[1434] = \<const0> ;
  assign LOCKSTEP_Master_Out[1435] = \<const0> ;
  assign LOCKSTEP_Master_Out[1436] = \<const0> ;
  assign LOCKSTEP_Master_Out[1437] = \<const0> ;
  assign LOCKSTEP_Master_Out[1438] = \<const0> ;
  assign LOCKSTEP_Master_Out[1439] = \<const0> ;
  assign LOCKSTEP_Master_Out[1440] = \<const0> ;
  assign LOCKSTEP_Master_Out[1441] = \<const0> ;
  assign LOCKSTEP_Master_Out[1442] = \<const0> ;
  assign LOCKSTEP_Master_Out[1443] = \<const0> ;
  assign LOCKSTEP_Master_Out[1444] = \<const0> ;
  assign LOCKSTEP_Master_Out[1445] = \<const0> ;
  assign LOCKSTEP_Master_Out[1446] = \<const0> ;
  assign LOCKSTEP_Master_Out[1447] = \<const0> ;
  assign LOCKSTEP_Master_Out[1448] = \<const0> ;
  assign LOCKSTEP_Master_Out[1449] = \<const0> ;
  assign LOCKSTEP_Master_Out[1450] = \<const0> ;
  assign LOCKSTEP_Master_Out[1451] = \<const0> ;
  assign LOCKSTEP_Master_Out[1452] = \<const0> ;
  assign LOCKSTEP_Master_Out[1453] = \<const0> ;
  assign LOCKSTEP_Master_Out[1454] = \<const0> ;
  assign LOCKSTEP_Master_Out[1455] = \<const0> ;
  assign LOCKSTEP_Master_Out[1456] = \<const0> ;
  assign LOCKSTEP_Master_Out[1457] = \<const0> ;
  assign LOCKSTEP_Master_Out[1458] = \<const0> ;
  assign LOCKSTEP_Master_Out[1459] = \<const0> ;
  assign LOCKSTEP_Master_Out[1460] = \<const0> ;
  assign LOCKSTEP_Master_Out[1461] = \<const0> ;
  assign LOCKSTEP_Master_Out[1462] = \<const0> ;
  assign LOCKSTEP_Master_Out[1463] = \<const0> ;
  assign LOCKSTEP_Master_Out[1464] = \<const0> ;
  assign LOCKSTEP_Master_Out[1465] = \<const0> ;
  assign LOCKSTEP_Master_Out[1466] = \<const0> ;
  assign LOCKSTEP_Master_Out[1467] = \<const0> ;
  assign LOCKSTEP_Master_Out[1468] = \<const0> ;
  assign LOCKSTEP_Master_Out[1469] = \<const0> ;
  assign LOCKSTEP_Master_Out[1470] = \<const0> ;
  assign LOCKSTEP_Master_Out[1471] = \<const0> ;
  assign LOCKSTEP_Master_Out[1472] = \<const0> ;
  assign LOCKSTEP_Master_Out[1473] = \<const0> ;
  assign LOCKSTEP_Master_Out[1474] = \<const0> ;
  assign LOCKSTEP_Master_Out[1475] = \<const0> ;
  assign LOCKSTEP_Master_Out[1476] = \<const0> ;
  assign LOCKSTEP_Master_Out[1477] = \<const0> ;
  assign LOCKSTEP_Master_Out[1478] = \<const0> ;
  assign LOCKSTEP_Master_Out[1479] = \<const0> ;
  assign LOCKSTEP_Master_Out[1480] = \<const0> ;
  assign LOCKSTEP_Master_Out[1481] = \<const0> ;
  assign LOCKSTEP_Master_Out[1482] = \<const0> ;
  assign LOCKSTEP_Master_Out[1483] = \<const0> ;
  assign LOCKSTEP_Master_Out[1484] = \<const0> ;
  assign LOCKSTEP_Master_Out[1485] = \<const0> ;
  assign LOCKSTEP_Master_Out[1486] = \<const0> ;
  assign LOCKSTEP_Master_Out[1487] = \<const0> ;
  assign LOCKSTEP_Master_Out[1488] = \<const0> ;
  assign LOCKSTEP_Master_Out[1489] = \<const0> ;
  assign LOCKSTEP_Master_Out[1490] = \<const0> ;
  assign LOCKSTEP_Master_Out[1491] = \<const0> ;
  assign LOCKSTEP_Master_Out[1492] = \<const0> ;
  assign LOCKSTEP_Master_Out[1493] = \<const0> ;
  assign LOCKSTEP_Master_Out[1494] = \<const0> ;
  assign LOCKSTEP_Master_Out[1495] = \<const0> ;
  assign LOCKSTEP_Master_Out[1496] = \<const0> ;
  assign LOCKSTEP_Master_Out[1497] = \<const0> ;
  assign LOCKSTEP_Master_Out[1498] = \<const0> ;
  assign LOCKSTEP_Master_Out[1499] = \<const0> ;
  assign LOCKSTEP_Master_Out[1500] = \<const0> ;
  assign LOCKSTEP_Master_Out[1501] = \<const0> ;
  assign LOCKSTEP_Master_Out[1502] = \<const0> ;
  assign LOCKSTEP_Master_Out[1503] = \<const0> ;
  assign LOCKSTEP_Master_Out[1504] = \<const0> ;
  assign LOCKSTEP_Master_Out[1505] = \<const0> ;
  assign LOCKSTEP_Master_Out[1506] = \<const0> ;
  assign LOCKSTEP_Master_Out[1507] = \<const0> ;
  assign LOCKSTEP_Master_Out[1508] = \<const0> ;
  assign LOCKSTEP_Master_Out[1509] = \<const0> ;
  assign LOCKSTEP_Master_Out[1510] = \<const0> ;
  assign LOCKSTEP_Master_Out[1511] = \<const0> ;
  assign LOCKSTEP_Master_Out[1512] = \<const0> ;
  assign LOCKSTEP_Master_Out[1513] = \<const0> ;
  assign LOCKSTEP_Master_Out[1514] = \<const0> ;
  assign LOCKSTEP_Master_Out[1515] = \<const0> ;
  assign LOCKSTEP_Master_Out[1516] = \<const0> ;
  assign LOCKSTEP_Master_Out[1517] = \<const0> ;
  assign LOCKSTEP_Master_Out[1518] = \<const0> ;
  assign LOCKSTEP_Master_Out[1519] = \<const0> ;
  assign LOCKSTEP_Master_Out[1520] = \<const0> ;
  assign LOCKSTEP_Master_Out[1521] = \<const0> ;
  assign LOCKSTEP_Master_Out[1522] = \<const0> ;
  assign LOCKSTEP_Master_Out[1523] = \<const0> ;
  assign LOCKSTEP_Master_Out[1524] = \<const0> ;
  assign LOCKSTEP_Master_Out[1525] = \<const0> ;
  assign LOCKSTEP_Master_Out[1526] = \<const0> ;
  assign LOCKSTEP_Master_Out[1527] = \<const0> ;
  assign LOCKSTEP_Master_Out[1528] = \<const0> ;
  assign LOCKSTEP_Master_Out[1529] = \<const0> ;
  assign LOCKSTEP_Master_Out[1530] = \<const0> ;
  assign LOCKSTEP_Master_Out[1531] = \<const0> ;
  assign LOCKSTEP_Master_Out[1532] = \<const0> ;
  assign LOCKSTEP_Master_Out[1533] = \<const0> ;
  assign LOCKSTEP_Master_Out[1534] = \<const0> ;
  assign LOCKSTEP_Master_Out[1535] = \<const0> ;
  assign LOCKSTEP_Master_Out[1536] = \<const0> ;
  assign LOCKSTEP_Master_Out[1537] = \<const0> ;
  assign LOCKSTEP_Master_Out[1538] = \<const0> ;
  assign LOCKSTEP_Master_Out[1539] = \<const0> ;
  assign LOCKSTEP_Master_Out[1540] = \<const0> ;
  assign LOCKSTEP_Master_Out[1541] = \<const0> ;
  assign LOCKSTEP_Master_Out[1542] = \<const0> ;
  assign LOCKSTEP_Master_Out[1543] = \<const0> ;
  assign LOCKSTEP_Master_Out[1544] = \<const0> ;
  assign LOCKSTEP_Master_Out[1545] = \<const0> ;
  assign LOCKSTEP_Master_Out[1546] = \<const0> ;
  assign LOCKSTEP_Master_Out[1547] = \<const0> ;
  assign LOCKSTEP_Master_Out[1548] = \<const0> ;
  assign LOCKSTEP_Master_Out[1549] = \<const0> ;
  assign LOCKSTEP_Master_Out[1550] = \<const0> ;
  assign LOCKSTEP_Master_Out[1551] = \<const0> ;
  assign LOCKSTEP_Master_Out[1552] = \<const0> ;
  assign LOCKSTEP_Master_Out[1553] = \<const0> ;
  assign LOCKSTEP_Master_Out[1554] = \<const0> ;
  assign LOCKSTEP_Master_Out[1555] = \<const0> ;
  assign LOCKSTEP_Master_Out[1556] = \<const0> ;
  assign LOCKSTEP_Master_Out[1557] = \<const0> ;
  assign LOCKSTEP_Master_Out[1558] = \<const0> ;
  assign LOCKSTEP_Master_Out[1559] = \<const0> ;
  assign LOCKSTEP_Master_Out[1560] = \<const0> ;
  assign LOCKSTEP_Master_Out[1561] = \<const0> ;
  assign LOCKSTEP_Master_Out[1562] = \<const0> ;
  assign LOCKSTEP_Master_Out[1563] = \<const0> ;
  assign LOCKSTEP_Master_Out[1564] = \<const0> ;
  assign LOCKSTEP_Master_Out[1565] = \<const0> ;
  assign LOCKSTEP_Master_Out[1566] = \<const0> ;
  assign LOCKSTEP_Master_Out[1567] = \<const0> ;
  assign LOCKSTEP_Master_Out[1568] = \<const0> ;
  assign LOCKSTEP_Master_Out[1569] = \<const0> ;
  assign LOCKSTEP_Master_Out[1570] = \<const0> ;
  assign LOCKSTEP_Master_Out[1571] = \<const0> ;
  assign LOCKSTEP_Master_Out[1572] = \<const0> ;
  assign LOCKSTEP_Master_Out[1573] = \<const0> ;
  assign LOCKSTEP_Master_Out[1574] = \<const0> ;
  assign LOCKSTEP_Master_Out[1575] = \<const0> ;
  assign LOCKSTEP_Master_Out[1576] = \<const0> ;
  assign LOCKSTEP_Master_Out[1577] = \<const0> ;
  assign LOCKSTEP_Master_Out[1578] = \<const0> ;
  assign LOCKSTEP_Master_Out[1579] = \<const0> ;
  assign LOCKSTEP_Master_Out[1580] = \<const0> ;
  assign LOCKSTEP_Master_Out[1581] = \<const0> ;
  assign LOCKSTEP_Master_Out[1582] = \<const0> ;
  assign LOCKSTEP_Master_Out[1583] = \<const0> ;
  assign LOCKSTEP_Master_Out[1584] = \<const0> ;
  assign LOCKSTEP_Master_Out[1585] = \<const0> ;
  assign LOCKSTEP_Master_Out[1586] = \<const0> ;
  assign LOCKSTEP_Master_Out[1587] = \<const0> ;
  assign LOCKSTEP_Master_Out[1588] = \<const0> ;
  assign LOCKSTEP_Master_Out[1589] = \<const0> ;
  assign LOCKSTEP_Master_Out[1590] = \<const0> ;
  assign LOCKSTEP_Master_Out[1591] = \<const0> ;
  assign LOCKSTEP_Master_Out[1592] = \<const0> ;
  assign LOCKSTEP_Master_Out[1593] = \<const0> ;
  assign LOCKSTEP_Master_Out[1594] = \<const0> ;
  assign LOCKSTEP_Master_Out[1595] = \<const0> ;
  assign LOCKSTEP_Master_Out[1596] = \<const0> ;
  assign LOCKSTEP_Master_Out[1597] = \<const0> ;
  assign LOCKSTEP_Master_Out[1598] = \<const0> ;
  assign LOCKSTEP_Master_Out[1599] = \<const0> ;
  assign LOCKSTEP_Master_Out[1600] = \<const0> ;
  assign LOCKSTEP_Master_Out[1601] = \<const0> ;
  assign LOCKSTEP_Master_Out[1602] = \<const0> ;
  assign LOCKSTEP_Master_Out[1603] = \<const0> ;
  assign LOCKSTEP_Master_Out[1604] = \<const0> ;
  assign LOCKSTEP_Master_Out[1605] = \<const0> ;
  assign LOCKSTEP_Master_Out[1606] = \<const0> ;
  assign LOCKSTEP_Master_Out[1607] = \<const0> ;
  assign LOCKSTEP_Master_Out[1608] = \<const0> ;
  assign LOCKSTEP_Master_Out[1609] = \<const0> ;
  assign LOCKSTEP_Master_Out[1610] = \<const0> ;
  assign LOCKSTEP_Master_Out[1611] = \<const0> ;
  assign LOCKSTEP_Master_Out[1612] = \<const0> ;
  assign LOCKSTEP_Master_Out[1613] = \<const0> ;
  assign LOCKSTEP_Master_Out[1614] = \<const0> ;
  assign LOCKSTEP_Master_Out[1615] = \<const0> ;
  assign LOCKSTEP_Master_Out[1616] = \<const0> ;
  assign LOCKSTEP_Master_Out[1617] = \<const0> ;
  assign LOCKSTEP_Master_Out[1618] = \<const0> ;
  assign LOCKSTEP_Master_Out[1619] = \<const0> ;
  assign LOCKSTEP_Master_Out[1620] = \<const0> ;
  assign LOCKSTEP_Master_Out[1621] = \<const0> ;
  assign LOCKSTEP_Master_Out[1622] = \<const0> ;
  assign LOCKSTEP_Master_Out[1623] = \<const0> ;
  assign LOCKSTEP_Master_Out[1624] = \<const0> ;
  assign LOCKSTEP_Master_Out[1625] = \<const0> ;
  assign LOCKSTEP_Master_Out[1626] = \<const0> ;
  assign LOCKSTEP_Master_Out[1627] = \<const0> ;
  assign LOCKSTEP_Master_Out[1628] = \<const0> ;
  assign LOCKSTEP_Master_Out[1629] = \<const0> ;
  assign LOCKSTEP_Master_Out[1630] = \<const0> ;
  assign LOCKSTEP_Master_Out[1631] = \<const0> ;
  assign LOCKSTEP_Master_Out[1632] = \<const0> ;
  assign LOCKSTEP_Master_Out[1633] = \<const0> ;
  assign LOCKSTEP_Master_Out[1634] = \<const0> ;
  assign LOCKSTEP_Master_Out[1635] = \<const0> ;
  assign LOCKSTEP_Master_Out[1636] = \<const0> ;
  assign LOCKSTEP_Master_Out[1637] = \<const0> ;
  assign LOCKSTEP_Master_Out[1638] = \<const0> ;
  assign LOCKSTEP_Master_Out[1639] = \<const0> ;
  assign LOCKSTEP_Master_Out[1640] = \<const0> ;
  assign LOCKSTEP_Master_Out[1641] = \<const0> ;
  assign LOCKSTEP_Master_Out[1642] = \<const0> ;
  assign LOCKSTEP_Master_Out[1643] = \<const0> ;
  assign LOCKSTEP_Master_Out[1644] = \<const0> ;
  assign LOCKSTEP_Master_Out[1645] = \<const0> ;
  assign LOCKSTEP_Master_Out[1646] = \<const0> ;
  assign LOCKSTEP_Master_Out[1647] = \<const0> ;
  assign LOCKSTEP_Master_Out[1648] = \<const0> ;
  assign LOCKSTEP_Master_Out[1649] = \<const0> ;
  assign LOCKSTEP_Master_Out[1650] = \<const0> ;
  assign LOCKSTEP_Master_Out[1651] = \<const0> ;
  assign LOCKSTEP_Master_Out[1652] = \<const0> ;
  assign LOCKSTEP_Master_Out[1653] = \<const0> ;
  assign LOCKSTEP_Master_Out[1654] = \<const0> ;
  assign LOCKSTEP_Master_Out[1655] = \<const0> ;
  assign LOCKSTEP_Master_Out[1656] = \<const0> ;
  assign LOCKSTEP_Master_Out[1657] = \<const0> ;
  assign LOCKSTEP_Master_Out[1658] = \<const0> ;
  assign LOCKSTEP_Master_Out[1659] = \<const0> ;
  assign LOCKSTEP_Master_Out[1660] = \<const0> ;
  assign LOCKSTEP_Master_Out[1661] = \<const0> ;
  assign LOCKSTEP_Master_Out[1662] = \<const0> ;
  assign LOCKSTEP_Master_Out[1663] = \<const0> ;
  assign LOCKSTEP_Master_Out[1664] = \<const0> ;
  assign LOCKSTEP_Master_Out[1665] = \<const0> ;
  assign LOCKSTEP_Master_Out[1666] = \<const0> ;
  assign LOCKSTEP_Master_Out[1667] = \<const0> ;
  assign LOCKSTEP_Master_Out[1668] = \<const0> ;
  assign LOCKSTEP_Master_Out[1669] = \<const0> ;
  assign LOCKSTEP_Master_Out[1670] = \<const0> ;
  assign LOCKSTEP_Master_Out[1671] = \<const0> ;
  assign LOCKSTEP_Master_Out[1672] = \<const0> ;
  assign LOCKSTEP_Master_Out[1673] = \<const0> ;
  assign LOCKSTEP_Master_Out[1674] = \<const0> ;
  assign LOCKSTEP_Master_Out[1675] = \<const0> ;
  assign LOCKSTEP_Master_Out[1676] = \<const0> ;
  assign LOCKSTEP_Master_Out[1677] = \<const0> ;
  assign LOCKSTEP_Master_Out[1678] = \<const0> ;
  assign LOCKSTEP_Master_Out[1679] = \<const0> ;
  assign LOCKSTEP_Master_Out[1680] = \<const0> ;
  assign LOCKSTEP_Master_Out[1681] = \<const0> ;
  assign LOCKSTEP_Master_Out[1682] = \<const0> ;
  assign LOCKSTEP_Master_Out[1683] = \<const0> ;
  assign LOCKSTEP_Master_Out[1684] = \<const0> ;
  assign LOCKSTEP_Master_Out[1685] = \<const0> ;
  assign LOCKSTEP_Master_Out[1686] = \<const0> ;
  assign LOCKSTEP_Master_Out[1687] = \<const0> ;
  assign LOCKSTEP_Master_Out[1688] = \<const0> ;
  assign LOCKSTEP_Master_Out[1689] = \<const0> ;
  assign LOCKSTEP_Master_Out[1690] = \<const0> ;
  assign LOCKSTEP_Master_Out[1691] = \<const0> ;
  assign LOCKSTEP_Master_Out[1692] = \<const0> ;
  assign LOCKSTEP_Master_Out[1693] = \<const0> ;
  assign LOCKSTEP_Master_Out[1694] = \<const0> ;
  assign LOCKSTEP_Master_Out[1695] = \<const0> ;
  assign LOCKSTEP_Master_Out[1696] = \<const0> ;
  assign LOCKSTEP_Master_Out[1697] = \<const0> ;
  assign LOCKSTEP_Master_Out[1698] = \<const0> ;
  assign LOCKSTEP_Master_Out[1699] = \<const0> ;
  assign LOCKSTEP_Master_Out[1700] = \<const0> ;
  assign LOCKSTEP_Master_Out[1701] = \<const0> ;
  assign LOCKSTEP_Master_Out[1702] = \<const0> ;
  assign LOCKSTEP_Master_Out[1703] = \<const0> ;
  assign LOCKSTEP_Master_Out[1704] = \<const0> ;
  assign LOCKSTEP_Master_Out[1705] = \<const0> ;
  assign LOCKSTEP_Master_Out[1706] = \<const0> ;
  assign LOCKSTEP_Master_Out[1707] = \<const0> ;
  assign LOCKSTEP_Master_Out[1708] = \<const0> ;
  assign LOCKSTEP_Master_Out[1709] = \<const0> ;
  assign LOCKSTEP_Master_Out[1710] = \<const0> ;
  assign LOCKSTEP_Master_Out[1711] = \<const0> ;
  assign LOCKSTEP_Master_Out[1712] = \<const0> ;
  assign LOCKSTEP_Master_Out[1713] = \<const0> ;
  assign LOCKSTEP_Master_Out[1714] = \<const0> ;
  assign LOCKSTEP_Master_Out[1715] = \<const0> ;
  assign LOCKSTEP_Master_Out[1716] = \<const0> ;
  assign LOCKSTEP_Master_Out[1717] = \<const0> ;
  assign LOCKSTEP_Master_Out[1718] = \<const0> ;
  assign LOCKSTEP_Master_Out[1719] = \<const0> ;
  assign LOCKSTEP_Master_Out[1720] = \<const0> ;
  assign LOCKSTEP_Master_Out[1721] = \<const0> ;
  assign LOCKSTEP_Master_Out[1722] = \<const0> ;
  assign LOCKSTEP_Master_Out[1723] = \<const0> ;
  assign LOCKSTEP_Master_Out[1724] = \<const0> ;
  assign LOCKSTEP_Master_Out[1725] = \<const0> ;
  assign LOCKSTEP_Master_Out[1726] = \<const0> ;
  assign LOCKSTEP_Master_Out[1727] = \<const0> ;
  assign LOCKSTEP_Master_Out[1728] = \<const0> ;
  assign LOCKSTEP_Master_Out[1729] = \<const0> ;
  assign LOCKSTEP_Master_Out[1730] = \<const0> ;
  assign LOCKSTEP_Master_Out[1731] = \<const0> ;
  assign LOCKSTEP_Master_Out[1732] = \<const0> ;
  assign LOCKSTEP_Master_Out[1733] = \<const0> ;
  assign LOCKSTEP_Master_Out[1734] = \<const0> ;
  assign LOCKSTEP_Master_Out[1735] = \<const0> ;
  assign LOCKSTEP_Master_Out[1736] = \<const0> ;
  assign LOCKSTEP_Master_Out[1737] = \<const0> ;
  assign LOCKSTEP_Master_Out[1738] = \<const0> ;
  assign LOCKSTEP_Master_Out[1739] = \<const0> ;
  assign LOCKSTEP_Master_Out[1740] = \<const0> ;
  assign LOCKSTEP_Master_Out[1741] = \<const0> ;
  assign LOCKSTEP_Master_Out[1742] = \<const0> ;
  assign LOCKSTEP_Master_Out[1743] = \<const0> ;
  assign LOCKSTEP_Master_Out[1744] = \<const0> ;
  assign LOCKSTEP_Master_Out[1745] = \<const0> ;
  assign LOCKSTEP_Master_Out[1746] = \<const0> ;
  assign LOCKSTEP_Master_Out[1747] = \<const0> ;
  assign LOCKSTEP_Master_Out[1748] = \<const0> ;
  assign LOCKSTEP_Master_Out[1749] = \<const0> ;
  assign LOCKSTEP_Master_Out[1750] = \<const0> ;
  assign LOCKSTEP_Master_Out[1751] = \<const0> ;
  assign LOCKSTEP_Master_Out[1752] = \<const0> ;
  assign LOCKSTEP_Master_Out[1753] = \<const0> ;
  assign LOCKSTEP_Master_Out[1754] = \<const0> ;
  assign LOCKSTEP_Master_Out[1755] = \<const0> ;
  assign LOCKSTEP_Master_Out[1756] = \<const0> ;
  assign LOCKSTEP_Master_Out[1757] = \<const0> ;
  assign LOCKSTEP_Master_Out[1758] = \<const0> ;
  assign LOCKSTEP_Master_Out[1759] = \<const0> ;
  assign LOCKSTEP_Master_Out[1760] = \<const0> ;
  assign LOCKSTEP_Master_Out[1761] = \<const0> ;
  assign LOCKSTEP_Master_Out[1762] = \<const0> ;
  assign LOCKSTEP_Master_Out[1763] = \<const0> ;
  assign LOCKSTEP_Master_Out[1764] = \<const0> ;
  assign LOCKSTEP_Master_Out[1765] = \<const0> ;
  assign LOCKSTEP_Master_Out[1766] = \<const0> ;
  assign LOCKSTEP_Master_Out[1767] = \<const0> ;
  assign LOCKSTEP_Master_Out[1768] = \<const0> ;
  assign LOCKSTEP_Master_Out[1769] = \<const0> ;
  assign LOCKSTEP_Master_Out[1770] = \<const0> ;
  assign LOCKSTEP_Master_Out[1771] = \<const0> ;
  assign LOCKSTEP_Master_Out[1772] = \<const0> ;
  assign LOCKSTEP_Master_Out[1773] = \<const0> ;
  assign LOCKSTEP_Master_Out[1774] = \<const0> ;
  assign LOCKSTEP_Master_Out[1775] = \<const0> ;
  assign LOCKSTEP_Master_Out[1776] = \<const0> ;
  assign LOCKSTEP_Master_Out[1777] = \<const0> ;
  assign LOCKSTEP_Master_Out[1778] = \<const0> ;
  assign LOCKSTEP_Master_Out[1779] = \<const0> ;
  assign LOCKSTEP_Master_Out[1780] = \<const0> ;
  assign LOCKSTEP_Master_Out[1781] = \<const0> ;
  assign LOCKSTEP_Master_Out[1782] = \<const0> ;
  assign LOCKSTEP_Master_Out[1783] = \<const0> ;
  assign LOCKSTEP_Master_Out[1784] = \<const0> ;
  assign LOCKSTEP_Master_Out[1785] = \<const0> ;
  assign LOCKSTEP_Master_Out[1786] = \<const0> ;
  assign LOCKSTEP_Master_Out[1787] = \<const0> ;
  assign LOCKSTEP_Master_Out[1788] = \<const0> ;
  assign LOCKSTEP_Master_Out[1789] = \<const0> ;
  assign LOCKSTEP_Master_Out[1790] = \<const0> ;
  assign LOCKSTEP_Master_Out[1791] = \<const0> ;
  assign LOCKSTEP_Master_Out[1792] = \<const0> ;
  assign LOCKSTEP_Master_Out[1793] = \<const0> ;
  assign LOCKSTEP_Master_Out[1794] = \<const0> ;
  assign LOCKSTEP_Master_Out[1795] = \<const0> ;
  assign LOCKSTEP_Master_Out[1796] = \<const0> ;
  assign LOCKSTEP_Master_Out[1797] = \<const0> ;
  assign LOCKSTEP_Master_Out[1798] = \<const0> ;
  assign LOCKSTEP_Master_Out[1799] = \<const0> ;
  assign LOCKSTEP_Master_Out[1800] = \<const0> ;
  assign LOCKSTEP_Master_Out[1801] = \<const0> ;
  assign LOCKSTEP_Master_Out[1802] = \<const0> ;
  assign LOCKSTEP_Master_Out[1803] = \<const0> ;
  assign LOCKSTEP_Master_Out[1804] = \<const0> ;
  assign LOCKSTEP_Master_Out[1805] = \<const0> ;
  assign LOCKSTEP_Master_Out[1806] = \<const0> ;
  assign LOCKSTEP_Master_Out[1807] = \<const0> ;
  assign LOCKSTEP_Master_Out[1808] = \<const0> ;
  assign LOCKSTEP_Master_Out[1809] = \<const0> ;
  assign LOCKSTEP_Master_Out[1810] = \<const0> ;
  assign LOCKSTEP_Master_Out[1811] = \<const0> ;
  assign LOCKSTEP_Master_Out[1812] = \<const0> ;
  assign LOCKSTEP_Master_Out[1813] = \<const0> ;
  assign LOCKSTEP_Master_Out[1814] = \<const0> ;
  assign LOCKSTEP_Master_Out[1815] = \<const0> ;
  assign LOCKSTEP_Master_Out[1816] = \<const0> ;
  assign LOCKSTEP_Master_Out[1817] = \<const0> ;
  assign LOCKSTEP_Master_Out[1818] = \<const0> ;
  assign LOCKSTEP_Master_Out[1819] = \<const0> ;
  assign LOCKSTEP_Master_Out[1820] = \<const0> ;
  assign LOCKSTEP_Master_Out[1821] = \<const0> ;
  assign LOCKSTEP_Master_Out[1822] = \<const0> ;
  assign LOCKSTEP_Master_Out[1823] = \<const0> ;
  assign LOCKSTEP_Master_Out[1824] = \<const0> ;
  assign LOCKSTEP_Master_Out[1825] = \<const0> ;
  assign LOCKSTEP_Master_Out[1826] = \<const0> ;
  assign LOCKSTEP_Master_Out[1827] = \<const0> ;
  assign LOCKSTEP_Master_Out[1828] = \<const0> ;
  assign LOCKSTEP_Master_Out[1829] = \<const0> ;
  assign LOCKSTEP_Master_Out[1830] = \<const0> ;
  assign LOCKSTEP_Master_Out[1831] = \<const0> ;
  assign LOCKSTEP_Master_Out[1832] = \<const0> ;
  assign LOCKSTEP_Master_Out[1833] = \<const0> ;
  assign LOCKSTEP_Master_Out[1834] = \<const0> ;
  assign LOCKSTEP_Master_Out[1835] = \<const0> ;
  assign LOCKSTEP_Master_Out[1836] = \<const0> ;
  assign LOCKSTEP_Master_Out[1837] = \<const0> ;
  assign LOCKSTEP_Master_Out[1838] = \<const0> ;
  assign LOCKSTEP_Master_Out[1839] = \<const0> ;
  assign LOCKSTEP_Master_Out[1840] = \<const0> ;
  assign LOCKSTEP_Master_Out[1841] = \<const0> ;
  assign LOCKSTEP_Master_Out[1842] = \<const0> ;
  assign LOCKSTEP_Master_Out[1843] = \<const0> ;
  assign LOCKSTEP_Master_Out[1844] = \<const0> ;
  assign LOCKSTEP_Master_Out[1845] = \<const0> ;
  assign LOCKSTEP_Master_Out[1846] = \<const0> ;
  assign LOCKSTEP_Master_Out[1847] = \<const0> ;
  assign LOCKSTEP_Master_Out[1848] = \<const0> ;
  assign LOCKSTEP_Master_Out[1849] = \<const0> ;
  assign LOCKSTEP_Master_Out[1850] = \<const0> ;
  assign LOCKSTEP_Master_Out[1851] = \<const0> ;
  assign LOCKSTEP_Master_Out[1852] = \<const0> ;
  assign LOCKSTEP_Master_Out[1853] = \<const0> ;
  assign LOCKSTEP_Master_Out[1854] = \<const0> ;
  assign LOCKSTEP_Master_Out[1855] = \<const0> ;
  assign LOCKSTEP_Master_Out[1856] = \<const0> ;
  assign LOCKSTEP_Master_Out[1857] = \<const0> ;
  assign LOCKSTEP_Master_Out[1858] = \<const0> ;
  assign LOCKSTEP_Master_Out[1859] = \<const0> ;
  assign LOCKSTEP_Master_Out[1860] = \<const0> ;
  assign LOCKSTEP_Master_Out[1861] = \<const0> ;
  assign LOCKSTEP_Master_Out[1862] = \<const0> ;
  assign LOCKSTEP_Master_Out[1863] = \<const0> ;
  assign LOCKSTEP_Master_Out[1864] = \<const0> ;
  assign LOCKSTEP_Master_Out[1865] = \<const0> ;
  assign LOCKSTEP_Master_Out[1866] = \<const0> ;
  assign LOCKSTEP_Master_Out[1867] = \<const0> ;
  assign LOCKSTEP_Master_Out[1868] = \<const0> ;
  assign LOCKSTEP_Master_Out[1869] = \<const0> ;
  assign LOCKSTEP_Master_Out[1870] = \<const0> ;
  assign LOCKSTEP_Master_Out[1871] = \<const0> ;
  assign LOCKSTEP_Master_Out[1872] = \<const0> ;
  assign LOCKSTEP_Master_Out[1873] = \<const0> ;
  assign LOCKSTEP_Master_Out[1874] = \<const0> ;
  assign LOCKSTEP_Master_Out[1875] = \<const0> ;
  assign LOCKSTEP_Master_Out[1876] = \<const0> ;
  assign LOCKSTEP_Master_Out[1877] = \<const0> ;
  assign LOCKSTEP_Master_Out[1878] = \<const0> ;
  assign LOCKSTEP_Master_Out[1879] = \<const0> ;
  assign LOCKSTEP_Master_Out[1880] = \<const0> ;
  assign LOCKSTEP_Master_Out[1881] = \<const0> ;
  assign LOCKSTEP_Master_Out[1882] = \<const0> ;
  assign LOCKSTEP_Master_Out[1883] = \<const0> ;
  assign LOCKSTEP_Master_Out[1884] = \<const0> ;
  assign LOCKSTEP_Master_Out[1885] = \<const0> ;
  assign LOCKSTEP_Master_Out[1886] = \<const0> ;
  assign LOCKSTEP_Master_Out[1887] = \<const0> ;
  assign LOCKSTEP_Master_Out[1888] = \<const0> ;
  assign LOCKSTEP_Master_Out[1889] = \<const0> ;
  assign LOCKSTEP_Master_Out[1890] = \<const0> ;
  assign LOCKSTEP_Master_Out[1891] = \<const0> ;
  assign LOCKSTEP_Master_Out[1892] = \<const0> ;
  assign LOCKSTEP_Master_Out[1893] = \<const0> ;
  assign LOCKSTEP_Master_Out[1894] = \<const0> ;
  assign LOCKSTEP_Master_Out[1895] = \<const0> ;
  assign LOCKSTEP_Master_Out[1896] = \<const0> ;
  assign LOCKSTEP_Master_Out[1897] = \<const0> ;
  assign LOCKSTEP_Master_Out[1898] = \<const0> ;
  assign LOCKSTEP_Master_Out[1899] = \<const0> ;
  assign LOCKSTEP_Master_Out[1900] = \<const0> ;
  assign LOCKSTEP_Master_Out[1901] = \<const0> ;
  assign LOCKSTEP_Master_Out[1902] = \<const0> ;
  assign LOCKSTEP_Master_Out[1903] = \<const0> ;
  assign LOCKSTEP_Master_Out[1904] = \<const0> ;
  assign LOCKSTEP_Master_Out[1905] = \<const0> ;
  assign LOCKSTEP_Master_Out[1906] = \<const0> ;
  assign LOCKSTEP_Master_Out[1907] = \<const0> ;
  assign LOCKSTEP_Master_Out[1908] = \<const0> ;
  assign LOCKSTEP_Master_Out[1909] = \<const0> ;
  assign LOCKSTEP_Master_Out[1910] = \<const0> ;
  assign LOCKSTEP_Master_Out[1911] = \<const0> ;
  assign LOCKSTEP_Master_Out[1912] = \<const0> ;
  assign LOCKSTEP_Master_Out[1913] = \<const0> ;
  assign LOCKSTEP_Master_Out[1914] = \<const0> ;
  assign LOCKSTEP_Master_Out[1915] = \<const0> ;
  assign LOCKSTEP_Master_Out[1916] = \<const0> ;
  assign LOCKSTEP_Master_Out[1917] = \<const0> ;
  assign LOCKSTEP_Master_Out[1918] = \<const0> ;
  assign LOCKSTEP_Master_Out[1919] = \<const0> ;
  assign LOCKSTEP_Master_Out[1920] = \<const0> ;
  assign LOCKSTEP_Master_Out[1921] = \<const0> ;
  assign LOCKSTEP_Master_Out[1922] = \<const0> ;
  assign LOCKSTEP_Master_Out[1923] = \<const0> ;
  assign LOCKSTEP_Master_Out[1924] = \<const0> ;
  assign LOCKSTEP_Master_Out[1925] = \<const0> ;
  assign LOCKSTEP_Master_Out[1926] = \<const0> ;
  assign LOCKSTEP_Master_Out[1927] = \<const0> ;
  assign LOCKSTEP_Master_Out[1928] = \<const0> ;
  assign LOCKSTEP_Master_Out[1929] = \<const0> ;
  assign LOCKSTEP_Master_Out[1930] = \<const0> ;
  assign LOCKSTEP_Master_Out[1931] = \<const0> ;
  assign LOCKSTEP_Master_Out[1932] = \<const0> ;
  assign LOCKSTEP_Master_Out[1933] = \<const0> ;
  assign LOCKSTEP_Master_Out[1934] = \<const0> ;
  assign LOCKSTEP_Master_Out[1935] = \<const0> ;
  assign LOCKSTEP_Master_Out[1936] = \<const0> ;
  assign LOCKSTEP_Master_Out[1937] = \<const0> ;
  assign LOCKSTEP_Master_Out[1938] = \<const0> ;
  assign LOCKSTEP_Master_Out[1939] = \<const0> ;
  assign LOCKSTEP_Master_Out[1940] = \<const0> ;
  assign LOCKSTEP_Master_Out[1941] = \<const0> ;
  assign LOCKSTEP_Master_Out[1942] = \<const0> ;
  assign LOCKSTEP_Master_Out[1943] = \<const0> ;
  assign LOCKSTEP_Master_Out[1944] = \<const0> ;
  assign LOCKSTEP_Master_Out[1945] = \<const0> ;
  assign LOCKSTEP_Master_Out[1946] = \<const0> ;
  assign LOCKSTEP_Master_Out[1947] = \<const0> ;
  assign LOCKSTEP_Master_Out[1948] = \<const0> ;
  assign LOCKSTEP_Master_Out[1949] = \<const0> ;
  assign LOCKSTEP_Master_Out[1950] = \<const0> ;
  assign LOCKSTEP_Master_Out[1951] = \<const0> ;
  assign LOCKSTEP_Master_Out[1952] = \<const0> ;
  assign LOCKSTEP_Master_Out[1953] = \<const0> ;
  assign LOCKSTEP_Master_Out[1954] = \<const0> ;
  assign LOCKSTEP_Master_Out[1955] = \<const0> ;
  assign LOCKSTEP_Master_Out[1956] = \<const0> ;
  assign LOCKSTEP_Master_Out[1957] = \<const0> ;
  assign LOCKSTEP_Master_Out[1958] = \<const0> ;
  assign LOCKSTEP_Master_Out[1959] = \<const0> ;
  assign LOCKSTEP_Master_Out[1960] = \<const0> ;
  assign LOCKSTEP_Master_Out[1961] = \<const0> ;
  assign LOCKSTEP_Master_Out[1962] = \<const0> ;
  assign LOCKSTEP_Master_Out[1963] = \<const0> ;
  assign LOCKSTEP_Master_Out[1964] = \<const0> ;
  assign LOCKSTEP_Master_Out[1965] = \<const0> ;
  assign LOCKSTEP_Master_Out[1966] = \<const0> ;
  assign LOCKSTEP_Master_Out[1967] = \<const0> ;
  assign LOCKSTEP_Master_Out[1968] = \<const0> ;
  assign LOCKSTEP_Master_Out[1969] = \<const0> ;
  assign LOCKSTEP_Master_Out[1970] = \<const0> ;
  assign LOCKSTEP_Master_Out[1971] = \<const0> ;
  assign LOCKSTEP_Master_Out[1972] = \<const0> ;
  assign LOCKSTEP_Master_Out[1973] = \<const0> ;
  assign LOCKSTEP_Master_Out[1974] = \<const0> ;
  assign LOCKSTEP_Master_Out[1975] = \<const0> ;
  assign LOCKSTEP_Master_Out[1976] = \<const0> ;
  assign LOCKSTEP_Master_Out[1977] = \<const0> ;
  assign LOCKSTEP_Master_Out[1978] = \<const0> ;
  assign LOCKSTEP_Master_Out[1979] = \<const0> ;
  assign LOCKSTEP_Master_Out[1980] = \<const0> ;
  assign LOCKSTEP_Master_Out[1981] = \<const0> ;
  assign LOCKSTEP_Master_Out[1982] = \<const0> ;
  assign LOCKSTEP_Master_Out[1983] = \<const0> ;
  assign LOCKSTEP_Master_Out[1984] = \<const0> ;
  assign LOCKSTEP_Master_Out[1985] = \<const0> ;
  assign LOCKSTEP_Master_Out[1986] = \<const0> ;
  assign LOCKSTEP_Master_Out[1987] = \<const0> ;
  assign LOCKSTEP_Master_Out[1988] = \<const0> ;
  assign LOCKSTEP_Master_Out[1989] = \<const0> ;
  assign LOCKSTEP_Master_Out[1990] = \<const0> ;
  assign LOCKSTEP_Master_Out[1991] = \<const0> ;
  assign LOCKSTEP_Master_Out[1992] = \<const0> ;
  assign LOCKSTEP_Master_Out[1993] = \<const0> ;
  assign LOCKSTEP_Master_Out[1994] = \<const0> ;
  assign LOCKSTEP_Master_Out[1995] = \<const0> ;
  assign LOCKSTEP_Master_Out[1996] = \<const0> ;
  assign LOCKSTEP_Master_Out[1997] = \<const0> ;
  assign LOCKSTEP_Master_Out[1998] = \<const0> ;
  assign LOCKSTEP_Master_Out[1999] = \<const0> ;
  assign LOCKSTEP_Master_Out[2000] = \<const0> ;
  assign LOCKSTEP_Master_Out[2001] = \<const0> ;
  assign LOCKSTEP_Master_Out[2002] = \<const0> ;
  assign LOCKSTEP_Master_Out[2003] = \<const0> ;
  assign LOCKSTEP_Master_Out[2004] = \<const0> ;
  assign LOCKSTEP_Master_Out[2005] = \<const0> ;
  assign LOCKSTEP_Master_Out[2006] = \<const0> ;
  assign LOCKSTEP_Master_Out[2007] = \<const0> ;
  assign LOCKSTEP_Master_Out[2008] = \<const0> ;
  assign LOCKSTEP_Master_Out[2009] = \<const0> ;
  assign LOCKSTEP_Master_Out[2010] = \<const0> ;
  assign LOCKSTEP_Master_Out[2011] = \<const0> ;
  assign LOCKSTEP_Master_Out[2012] = \<const0> ;
  assign LOCKSTEP_Master_Out[2013] = \<const0> ;
  assign LOCKSTEP_Master_Out[2014] = \<const0> ;
  assign LOCKSTEP_Master_Out[2015] = \<const0> ;
  assign LOCKSTEP_Master_Out[2016] = \<const0> ;
  assign LOCKSTEP_Master_Out[2017] = \<const0> ;
  assign LOCKSTEP_Master_Out[2018] = \<const0> ;
  assign LOCKSTEP_Master_Out[2019] = \<const0> ;
  assign LOCKSTEP_Master_Out[2020] = \<const0> ;
  assign LOCKSTEP_Master_Out[2021] = \<const0> ;
  assign LOCKSTEP_Master_Out[2022] = \<const0> ;
  assign LOCKSTEP_Master_Out[2023] = \<const0> ;
  assign LOCKSTEP_Master_Out[2024] = \<const0> ;
  assign LOCKSTEP_Master_Out[2025] = \<const0> ;
  assign LOCKSTEP_Master_Out[2026] = \<const0> ;
  assign LOCKSTEP_Master_Out[2027] = \<const0> ;
  assign LOCKSTEP_Master_Out[2028] = \<const0> ;
  assign LOCKSTEP_Master_Out[2029] = \<const0> ;
  assign LOCKSTEP_Master_Out[2030] = \<const0> ;
  assign LOCKSTEP_Master_Out[2031] = \<const0> ;
  assign LOCKSTEP_Master_Out[2032] = \<const0> ;
  assign LOCKSTEP_Master_Out[2033] = \<const0> ;
  assign LOCKSTEP_Master_Out[2034] = \<const0> ;
  assign LOCKSTEP_Master_Out[2035] = \<const0> ;
  assign LOCKSTEP_Master_Out[2036] = \<const0> ;
  assign LOCKSTEP_Master_Out[2037] = \<const0> ;
  assign LOCKSTEP_Master_Out[2038] = \<const0> ;
  assign LOCKSTEP_Master_Out[2039] = \<const0> ;
  assign LOCKSTEP_Master_Out[2040] = \<const0> ;
  assign LOCKSTEP_Master_Out[2041] = \<const0> ;
  assign LOCKSTEP_Master_Out[2042] = \<const0> ;
  assign LOCKSTEP_Master_Out[2043] = \<const0> ;
  assign LOCKSTEP_Master_Out[2044] = \<const0> ;
  assign LOCKSTEP_Master_Out[2045] = \<const0> ;
  assign LOCKSTEP_Master_Out[2046] = \<const0> ;
  assign LOCKSTEP_Master_Out[2047] = \<const0> ;
  assign LOCKSTEP_Master_Out[2048] = \<const0> ;
  assign LOCKSTEP_Master_Out[2049] = \<const0> ;
  assign LOCKSTEP_Master_Out[2050] = \<const0> ;
  assign LOCKSTEP_Master_Out[2051] = \<const0> ;
  assign LOCKSTEP_Master_Out[2052] = \<const0> ;
  assign LOCKSTEP_Master_Out[2053] = \<const0> ;
  assign LOCKSTEP_Master_Out[2054] = \<const0> ;
  assign LOCKSTEP_Master_Out[2055] = \<const0> ;
  assign LOCKSTEP_Master_Out[2056] = \<const0> ;
  assign LOCKSTEP_Master_Out[2057] = \<const0> ;
  assign LOCKSTEP_Master_Out[2058] = \<const0> ;
  assign LOCKSTEP_Master_Out[2059] = \<const0> ;
  assign LOCKSTEP_Master_Out[2060] = \<const0> ;
  assign LOCKSTEP_Master_Out[2061] = \<const0> ;
  assign LOCKSTEP_Master_Out[2062] = \<const0> ;
  assign LOCKSTEP_Master_Out[2063] = \<const0> ;
  assign LOCKSTEP_Master_Out[2064] = \<const0> ;
  assign LOCKSTEP_Master_Out[2065] = \<const0> ;
  assign LOCKSTEP_Master_Out[2066] = \<const0> ;
  assign LOCKSTEP_Master_Out[2067] = \<const0> ;
  assign LOCKSTEP_Master_Out[2068] = \<const0> ;
  assign LOCKSTEP_Master_Out[2069] = \<const0> ;
  assign LOCKSTEP_Master_Out[2070] = \<const0> ;
  assign LOCKSTEP_Master_Out[2071] = \<const0> ;
  assign LOCKSTEP_Master_Out[2072] = \<const0> ;
  assign LOCKSTEP_Master_Out[2073] = \<const0> ;
  assign LOCKSTEP_Master_Out[2074] = \<const0> ;
  assign LOCKSTEP_Master_Out[2075] = \<const0> ;
  assign LOCKSTEP_Master_Out[2076] = \<const0> ;
  assign LOCKSTEP_Master_Out[2077] = \<const0> ;
  assign LOCKSTEP_Master_Out[2078] = \<const0> ;
  assign LOCKSTEP_Master_Out[2079] = \<const0> ;
  assign LOCKSTEP_Master_Out[2080] = \<const0> ;
  assign LOCKSTEP_Master_Out[2081] = \<const0> ;
  assign LOCKSTEP_Master_Out[2082] = \<const0> ;
  assign LOCKSTEP_Master_Out[2083] = \<const0> ;
  assign LOCKSTEP_Master_Out[2084] = \<const0> ;
  assign LOCKSTEP_Master_Out[2085] = \<const0> ;
  assign LOCKSTEP_Master_Out[2086] = \<const0> ;
  assign LOCKSTEP_Master_Out[2087] = \<const0> ;
  assign LOCKSTEP_Master_Out[2088] = \<const0> ;
  assign LOCKSTEP_Master_Out[2089] = \<const0> ;
  assign LOCKSTEP_Master_Out[2090] = \<const0> ;
  assign LOCKSTEP_Master_Out[2091] = \<const0> ;
  assign LOCKSTEP_Master_Out[2092] = \<const0> ;
  assign LOCKSTEP_Master_Out[2093] = \<const0> ;
  assign LOCKSTEP_Master_Out[2094] = \<const0> ;
  assign LOCKSTEP_Master_Out[2095] = \<const0> ;
  assign LOCKSTEP_Master_Out[2096] = \<const0> ;
  assign LOCKSTEP_Master_Out[2097] = \<const0> ;
  assign LOCKSTEP_Master_Out[2098] = \<const0> ;
  assign LOCKSTEP_Master_Out[2099] = \<const0> ;
  assign LOCKSTEP_Master_Out[2100] = \<const0> ;
  assign LOCKSTEP_Master_Out[2101] = \<const0> ;
  assign LOCKSTEP_Master_Out[2102] = \<const0> ;
  assign LOCKSTEP_Master_Out[2103] = \<const0> ;
  assign LOCKSTEP_Master_Out[2104] = \<const0> ;
  assign LOCKSTEP_Master_Out[2105] = \<const0> ;
  assign LOCKSTEP_Master_Out[2106] = \<const0> ;
  assign LOCKSTEP_Master_Out[2107] = \<const0> ;
  assign LOCKSTEP_Master_Out[2108] = \<const0> ;
  assign LOCKSTEP_Master_Out[2109] = \<const0> ;
  assign LOCKSTEP_Master_Out[2110] = \<const0> ;
  assign LOCKSTEP_Master_Out[2111] = \<const0> ;
  assign LOCKSTEP_Master_Out[2112] = \<const0> ;
  assign LOCKSTEP_Master_Out[2113] = \<const0> ;
  assign LOCKSTEP_Master_Out[2114] = \<const0> ;
  assign LOCKSTEP_Master_Out[2115] = \<const0> ;
  assign LOCKSTEP_Master_Out[2116] = \<const0> ;
  assign LOCKSTEP_Master_Out[2117] = \<const0> ;
  assign LOCKSTEP_Master_Out[2118] = \<const0> ;
  assign LOCKSTEP_Master_Out[2119] = \<const0> ;
  assign LOCKSTEP_Master_Out[2120] = \<const0> ;
  assign LOCKSTEP_Master_Out[2121] = \<const0> ;
  assign LOCKSTEP_Master_Out[2122] = \<const0> ;
  assign LOCKSTEP_Master_Out[2123] = \<const0> ;
  assign LOCKSTEP_Master_Out[2124] = \<const0> ;
  assign LOCKSTEP_Master_Out[2125] = \<const0> ;
  assign LOCKSTEP_Master_Out[2126] = \<const0> ;
  assign LOCKSTEP_Master_Out[2127] = \<const0> ;
  assign LOCKSTEP_Master_Out[2128] = \<const0> ;
  assign LOCKSTEP_Master_Out[2129] = \<const0> ;
  assign LOCKSTEP_Master_Out[2130] = \<const0> ;
  assign LOCKSTEP_Master_Out[2131] = \<const0> ;
  assign LOCKSTEP_Master_Out[2132] = \<const0> ;
  assign LOCKSTEP_Master_Out[2133] = \<const0> ;
  assign LOCKSTEP_Master_Out[2134] = \<const0> ;
  assign LOCKSTEP_Master_Out[2135] = \<const0> ;
  assign LOCKSTEP_Master_Out[2136] = \<const0> ;
  assign LOCKSTEP_Master_Out[2137] = \<const0> ;
  assign LOCKSTEP_Master_Out[2138] = \<const0> ;
  assign LOCKSTEP_Master_Out[2139] = \<const0> ;
  assign LOCKSTEP_Master_Out[2140] = \<const0> ;
  assign LOCKSTEP_Master_Out[2141] = \<const0> ;
  assign LOCKSTEP_Master_Out[2142] = \<const0> ;
  assign LOCKSTEP_Master_Out[2143] = \<const0> ;
  assign LOCKSTEP_Master_Out[2144] = \<const0> ;
  assign LOCKSTEP_Master_Out[2145] = \<const0> ;
  assign LOCKSTEP_Master_Out[2146] = \<const0> ;
  assign LOCKSTEP_Master_Out[2147] = \<const0> ;
  assign LOCKSTEP_Master_Out[2148] = \<const0> ;
  assign LOCKSTEP_Master_Out[2149] = \<const0> ;
  assign LOCKSTEP_Master_Out[2150] = \<const0> ;
  assign LOCKSTEP_Master_Out[2151] = \<const0> ;
  assign LOCKSTEP_Master_Out[2152] = \<const0> ;
  assign LOCKSTEP_Master_Out[2153] = \<const0> ;
  assign LOCKSTEP_Master_Out[2154] = \<const0> ;
  assign LOCKSTEP_Master_Out[2155] = \<const0> ;
  assign LOCKSTEP_Master_Out[2156] = \<const0> ;
  assign LOCKSTEP_Master_Out[2157] = \<const0> ;
  assign LOCKSTEP_Master_Out[2158] = \<const0> ;
  assign LOCKSTEP_Master_Out[2159] = \<const0> ;
  assign LOCKSTEP_Master_Out[2160] = \<const0> ;
  assign LOCKSTEP_Master_Out[2161] = \<const0> ;
  assign LOCKSTEP_Master_Out[2162] = \<const0> ;
  assign LOCKSTEP_Master_Out[2163] = \<const0> ;
  assign LOCKSTEP_Master_Out[2164] = \<const0> ;
  assign LOCKSTEP_Master_Out[2165] = \<const0> ;
  assign LOCKSTEP_Master_Out[2166] = \<const0> ;
  assign LOCKSTEP_Master_Out[2167] = \<const0> ;
  assign LOCKSTEP_Master_Out[2168] = \<const0> ;
  assign LOCKSTEP_Master_Out[2169] = \<const0> ;
  assign LOCKSTEP_Master_Out[2170] = \<const0> ;
  assign LOCKSTEP_Master_Out[2171] = \<const0> ;
  assign LOCKSTEP_Master_Out[2172] = \<const0> ;
  assign LOCKSTEP_Master_Out[2173] = \<const0> ;
  assign LOCKSTEP_Master_Out[2174] = \<const0> ;
  assign LOCKSTEP_Master_Out[2175] = \<const0> ;
  assign LOCKSTEP_Master_Out[2176] = \<const0> ;
  assign LOCKSTEP_Master_Out[2177] = \<const0> ;
  assign LOCKSTEP_Master_Out[2178] = \<const0> ;
  assign LOCKSTEP_Master_Out[2179] = \<const0> ;
  assign LOCKSTEP_Master_Out[2180] = \<const0> ;
  assign LOCKSTEP_Master_Out[2181] = \<const0> ;
  assign LOCKSTEP_Master_Out[2182] = \<const0> ;
  assign LOCKSTEP_Master_Out[2183] = \<const0> ;
  assign LOCKSTEP_Master_Out[2184] = \<const0> ;
  assign LOCKSTEP_Master_Out[2185] = \<const0> ;
  assign LOCKSTEP_Master_Out[2186] = \<const0> ;
  assign LOCKSTEP_Master_Out[2187] = \<const0> ;
  assign LOCKSTEP_Master_Out[2188] = \<const0> ;
  assign LOCKSTEP_Master_Out[2189] = \<const0> ;
  assign LOCKSTEP_Master_Out[2190] = \<const0> ;
  assign LOCKSTEP_Master_Out[2191] = \<const0> ;
  assign LOCKSTEP_Master_Out[2192] = \<const0> ;
  assign LOCKSTEP_Master_Out[2193] = \<const0> ;
  assign LOCKSTEP_Master_Out[2194] = \<const0> ;
  assign LOCKSTEP_Master_Out[2195] = \<const0> ;
  assign LOCKSTEP_Master_Out[2196] = \<const0> ;
  assign LOCKSTEP_Master_Out[2197] = \<const0> ;
  assign LOCKSTEP_Master_Out[2198] = \<const0> ;
  assign LOCKSTEP_Master_Out[2199] = \<const0> ;
  assign LOCKSTEP_Master_Out[2200] = \<const0> ;
  assign LOCKSTEP_Master_Out[2201] = \<const0> ;
  assign LOCKSTEP_Master_Out[2202] = \<const0> ;
  assign LOCKSTEP_Master_Out[2203] = \<const0> ;
  assign LOCKSTEP_Master_Out[2204] = \<const0> ;
  assign LOCKSTEP_Master_Out[2205] = \<const0> ;
  assign LOCKSTEP_Master_Out[2206] = \<const0> ;
  assign LOCKSTEP_Master_Out[2207] = \<const0> ;
  assign LOCKSTEP_Master_Out[2208] = \<const0> ;
  assign LOCKSTEP_Master_Out[2209] = \<const0> ;
  assign LOCKSTEP_Master_Out[2210] = \<const0> ;
  assign LOCKSTEP_Master_Out[2211] = \<const0> ;
  assign LOCKSTEP_Master_Out[2212] = \<const0> ;
  assign LOCKSTEP_Master_Out[2213] = \<const0> ;
  assign LOCKSTEP_Master_Out[2214] = \<const0> ;
  assign LOCKSTEP_Master_Out[2215] = \<const0> ;
  assign LOCKSTEP_Master_Out[2216] = \<const0> ;
  assign LOCKSTEP_Master_Out[2217] = \<const0> ;
  assign LOCKSTEP_Master_Out[2218] = \<const0> ;
  assign LOCKSTEP_Master_Out[2219] = \<const0> ;
  assign LOCKSTEP_Master_Out[2220] = \<const0> ;
  assign LOCKSTEP_Master_Out[2221] = \<const0> ;
  assign LOCKSTEP_Master_Out[2222] = \<const0> ;
  assign LOCKSTEP_Master_Out[2223] = \<const0> ;
  assign LOCKSTEP_Master_Out[2224] = \<const0> ;
  assign LOCKSTEP_Master_Out[2225] = \<const0> ;
  assign LOCKSTEP_Master_Out[2226] = \<const0> ;
  assign LOCKSTEP_Master_Out[2227] = \<const0> ;
  assign LOCKSTEP_Master_Out[2228] = \<const0> ;
  assign LOCKSTEP_Master_Out[2229] = \<const0> ;
  assign LOCKSTEP_Master_Out[2230] = \<const0> ;
  assign LOCKSTEP_Master_Out[2231] = \<const0> ;
  assign LOCKSTEP_Master_Out[2232] = \<const0> ;
  assign LOCKSTEP_Master_Out[2233] = \<const0> ;
  assign LOCKSTEP_Master_Out[2234] = \<const0> ;
  assign LOCKSTEP_Master_Out[2235] = \<const0> ;
  assign LOCKSTEP_Master_Out[2236] = \<const0> ;
  assign LOCKSTEP_Master_Out[2237] = \<const0> ;
  assign LOCKSTEP_Master_Out[2238] = \<const0> ;
  assign LOCKSTEP_Master_Out[2239] = \<const0> ;
  assign LOCKSTEP_Master_Out[2240] = \<const0> ;
  assign LOCKSTEP_Master_Out[2241] = \<const0> ;
  assign LOCKSTEP_Master_Out[2242] = \<const0> ;
  assign LOCKSTEP_Master_Out[2243] = \<const0> ;
  assign LOCKSTEP_Master_Out[2244] = \<const0> ;
  assign LOCKSTEP_Master_Out[2245] = \<const0> ;
  assign LOCKSTEP_Master_Out[2246] = \<const0> ;
  assign LOCKSTEP_Master_Out[2247] = \<const0> ;
  assign LOCKSTEP_Master_Out[2248] = \<const0> ;
  assign LOCKSTEP_Master_Out[2249] = \<const0> ;
  assign LOCKSTEP_Master_Out[2250] = \<const0> ;
  assign LOCKSTEP_Master_Out[2251] = \<const0> ;
  assign LOCKSTEP_Master_Out[2252] = \<const0> ;
  assign LOCKSTEP_Master_Out[2253] = \<const0> ;
  assign LOCKSTEP_Master_Out[2254] = \<const0> ;
  assign LOCKSTEP_Master_Out[2255] = \<const0> ;
  assign LOCKSTEP_Master_Out[2256] = \<const0> ;
  assign LOCKSTEP_Master_Out[2257] = \<const0> ;
  assign LOCKSTEP_Master_Out[2258] = \<const0> ;
  assign LOCKSTEP_Master_Out[2259] = \<const0> ;
  assign LOCKSTEP_Master_Out[2260] = \<const0> ;
  assign LOCKSTEP_Master_Out[2261] = \<const0> ;
  assign LOCKSTEP_Master_Out[2262] = \<const0> ;
  assign LOCKSTEP_Master_Out[2263] = \<const0> ;
  assign LOCKSTEP_Master_Out[2264] = \<const0> ;
  assign LOCKSTEP_Master_Out[2265] = \<const0> ;
  assign LOCKSTEP_Master_Out[2266] = \<const0> ;
  assign LOCKSTEP_Master_Out[2267] = \<const0> ;
  assign LOCKSTEP_Master_Out[2268] = \<const0> ;
  assign LOCKSTEP_Master_Out[2269] = \<const0> ;
  assign LOCKSTEP_Master_Out[2270] = \<const0> ;
  assign LOCKSTEP_Master_Out[2271] = \<const0> ;
  assign LOCKSTEP_Master_Out[2272] = \<const0> ;
  assign LOCKSTEP_Master_Out[2273] = \<const0> ;
  assign LOCKSTEP_Master_Out[2274] = \<const0> ;
  assign LOCKSTEP_Master_Out[2275] = \<const0> ;
  assign LOCKSTEP_Master_Out[2276] = \<const0> ;
  assign LOCKSTEP_Master_Out[2277] = \<const0> ;
  assign LOCKSTEP_Master_Out[2278] = \<const0> ;
  assign LOCKSTEP_Master_Out[2279] = \<const0> ;
  assign LOCKSTEP_Master_Out[2280] = \<const0> ;
  assign LOCKSTEP_Master_Out[2281] = \<const0> ;
  assign LOCKSTEP_Master_Out[2282] = \<const0> ;
  assign LOCKSTEP_Master_Out[2283] = \<const0> ;
  assign LOCKSTEP_Master_Out[2284] = \<const0> ;
  assign LOCKSTEP_Master_Out[2285] = \<const0> ;
  assign LOCKSTEP_Master_Out[2286] = \<const0> ;
  assign LOCKSTEP_Master_Out[2287] = \<const0> ;
  assign LOCKSTEP_Master_Out[2288] = \<const0> ;
  assign LOCKSTEP_Master_Out[2289] = \<const0> ;
  assign LOCKSTEP_Master_Out[2290] = \<const0> ;
  assign LOCKSTEP_Master_Out[2291] = \<const0> ;
  assign LOCKSTEP_Master_Out[2292] = \<const0> ;
  assign LOCKSTEP_Master_Out[2293] = \<const0> ;
  assign LOCKSTEP_Master_Out[2294] = \<const0> ;
  assign LOCKSTEP_Master_Out[2295] = \<const0> ;
  assign LOCKSTEP_Master_Out[2296] = \<const0> ;
  assign LOCKSTEP_Master_Out[2297] = \<const0> ;
  assign LOCKSTEP_Master_Out[2298] = \<const0> ;
  assign LOCKSTEP_Master_Out[2299] = \<const0> ;
  assign LOCKSTEP_Master_Out[2300] = \<const0> ;
  assign LOCKSTEP_Master_Out[2301] = \<const0> ;
  assign LOCKSTEP_Master_Out[2302] = \<const0> ;
  assign LOCKSTEP_Master_Out[2303] = \<const0> ;
  assign LOCKSTEP_Master_Out[2304] = \<const0> ;
  assign LOCKSTEP_Master_Out[2305] = \<const0> ;
  assign LOCKSTEP_Master_Out[2306] = \<const0> ;
  assign LOCKSTEP_Master_Out[2307] = \<const0> ;
  assign LOCKSTEP_Master_Out[2308] = \<const0> ;
  assign LOCKSTEP_Master_Out[2309] = \<const0> ;
  assign LOCKSTEP_Master_Out[2310] = \<const0> ;
  assign LOCKSTEP_Master_Out[2311] = \<const0> ;
  assign LOCKSTEP_Master_Out[2312] = \<const0> ;
  assign LOCKSTEP_Master_Out[2313] = \<const0> ;
  assign LOCKSTEP_Master_Out[2314] = \<const0> ;
  assign LOCKSTEP_Master_Out[2315] = \<const0> ;
  assign LOCKSTEP_Master_Out[2316] = \<const0> ;
  assign LOCKSTEP_Master_Out[2317] = \<const0> ;
  assign LOCKSTEP_Master_Out[2318] = \<const0> ;
  assign LOCKSTEP_Master_Out[2319] = \<const0> ;
  assign LOCKSTEP_Master_Out[2320] = \<const0> ;
  assign LOCKSTEP_Master_Out[2321] = \<const0> ;
  assign LOCKSTEP_Master_Out[2322] = \<const0> ;
  assign LOCKSTEP_Master_Out[2323] = \<const0> ;
  assign LOCKSTEP_Master_Out[2324] = \<const0> ;
  assign LOCKSTEP_Master_Out[2325] = \<const0> ;
  assign LOCKSTEP_Master_Out[2326] = \<const0> ;
  assign LOCKSTEP_Master_Out[2327] = \<const0> ;
  assign LOCKSTEP_Master_Out[2328] = \<const0> ;
  assign LOCKSTEP_Master_Out[2329] = \<const0> ;
  assign LOCKSTEP_Master_Out[2330] = \<const0> ;
  assign LOCKSTEP_Master_Out[2331] = \<const0> ;
  assign LOCKSTEP_Master_Out[2332] = \<const0> ;
  assign LOCKSTEP_Master_Out[2333] = \<const0> ;
  assign LOCKSTEP_Master_Out[2334] = \<const0> ;
  assign LOCKSTEP_Master_Out[2335] = \<const0> ;
  assign LOCKSTEP_Master_Out[2336] = \<const0> ;
  assign LOCKSTEP_Master_Out[2337] = \<const0> ;
  assign LOCKSTEP_Master_Out[2338] = \<const0> ;
  assign LOCKSTEP_Master_Out[2339] = \<const0> ;
  assign LOCKSTEP_Master_Out[2340] = \<const0> ;
  assign LOCKSTEP_Master_Out[2341] = \<const0> ;
  assign LOCKSTEP_Master_Out[2342] = \<const0> ;
  assign LOCKSTEP_Master_Out[2343] = \<const0> ;
  assign LOCKSTEP_Master_Out[2344] = \<const0> ;
  assign LOCKSTEP_Master_Out[2345] = \<const0> ;
  assign LOCKSTEP_Master_Out[2346] = \<const0> ;
  assign LOCKSTEP_Master_Out[2347] = \<const0> ;
  assign LOCKSTEP_Master_Out[2348] = \<const0> ;
  assign LOCKSTEP_Master_Out[2349] = \<const0> ;
  assign LOCKSTEP_Master_Out[2350] = \<const0> ;
  assign LOCKSTEP_Master_Out[2351] = \<const0> ;
  assign LOCKSTEP_Master_Out[2352] = \<const0> ;
  assign LOCKSTEP_Master_Out[2353] = \<const0> ;
  assign LOCKSTEP_Master_Out[2354] = \<const0> ;
  assign LOCKSTEP_Master_Out[2355] = \<const0> ;
  assign LOCKSTEP_Master_Out[2356] = \<const0> ;
  assign LOCKSTEP_Master_Out[2357] = \<const0> ;
  assign LOCKSTEP_Master_Out[2358] = \<const0> ;
  assign LOCKSTEP_Master_Out[2359] = \<const0> ;
  assign LOCKSTEP_Master_Out[2360] = \<const0> ;
  assign LOCKSTEP_Master_Out[2361] = \<const0> ;
  assign LOCKSTEP_Master_Out[2362] = \<const0> ;
  assign LOCKSTEP_Master_Out[2363] = \<const0> ;
  assign LOCKSTEP_Master_Out[2364] = \<const0> ;
  assign LOCKSTEP_Master_Out[2365] = \<const0> ;
  assign LOCKSTEP_Master_Out[2366] = \<const0> ;
  assign LOCKSTEP_Master_Out[2367] = \<const0> ;
  assign LOCKSTEP_Master_Out[2368] = \<const0> ;
  assign LOCKSTEP_Master_Out[2369] = \<const0> ;
  assign LOCKSTEP_Master_Out[2370] = \<const0> ;
  assign LOCKSTEP_Master_Out[2371] = \<const0> ;
  assign LOCKSTEP_Master_Out[2372] = \<const0> ;
  assign LOCKSTEP_Master_Out[2373] = \<const0> ;
  assign LOCKSTEP_Master_Out[2374] = \<const0> ;
  assign LOCKSTEP_Master_Out[2375] = \<const0> ;
  assign LOCKSTEP_Master_Out[2376] = \<const0> ;
  assign LOCKSTEP_Master_Out[2377] = \<const0> ;
  assign LOCKSTEP_Master_Out[2378] = \<const0> ;
  assign LOCKSTEP_Master_Out[2379] = \<const0> ;
  assign LOCKSTEP_Master_Out[2380] = \<const0> ;
  assign LOCKSTEP_Master_Out[2381] = \<const0> ;
  assign LOCKSTEP_Master_Out[2382] = \<const0> ;
  assign LOCKSTEP_Master_Out[2383] = \<const0> ;
  assign LOCKSTEP_Master_Out[2384] = \<const0> ;
  assign LOCKSTEP_Master_Out[2385] = \<const0> ;
  assign LOCKSTEP_Master_Out[2386] = \<const0> ;
  assign LOCKSTEP_Master_Out[2387] = \<const0> ;
  assign LOCKSTEP_Master_Out[2388] = \<const0> ;
  assign LOCKSTEP_Master_Out[2389] = \<const0> ;
  assign LOCKSTEP_Master_Out[2390] = \<const0> ;
  assign LOCKSTEP_Master_Out[2391] = \<const0> ;
  assign LOCKSTEP_Master_Out[2392] = \<const0> ;
  assign LOCKSTEP_Master_Out[2393] = \<const0> ;
  assign LOCKSTEP_Master_Out[2394] = \<const0> ;
  assign LOCKSTEP_Master_Out[2395] = \<const0> ;
  assign LOCKSTEP_Master_Out[2396] = \<const0> ;
  assign LOCKSTEP_Master_Out[2397] = \<const0> ;
  assign LOCKSTEP_Master_Out[2398] = \<const0> ;
  assign LOCKSTEP_Master_Out[2399] = \<const0> ;
  assign LOCKSTEP_Master_Out[2400] = \<const0> ;
  assign LOCKSTEP_Master_Out[2401] = \<const0> ;
  assign LOCKSTEP_Master_Out[2402] = \<const0> ;
  assign LOCKSTEP_Master_Out[2403] = \<const0> ;
  assign LOCKSTEP_Master_Out[2404] = \<const0> ;
  assign LOCKSTEP_Master_Out[2405] = \<const0> ;
  assign LOCKSTEP_Master_Out[2406] = \<const0> ;
  assign LOCKSTEP_Master_Out[2407] = \<const0> ;
  assign LOCKSTEP_Master_Out[2408] = \<const0> ;
  assign LOCKSTEP_Master_Out[2409] = \<const0> ;
  assign LOCKSTEP_Master_Out[2410] = \<const0> ;
  assign LOCKSTEP_Master_Out[2411] = \<const0> ;
  assign LOCKSTEP_Master_Out[2412] = \<const0> ;
  assign LOCKSTEP_Master_Out[2413] = \<const0> ;
  assign LOCKSTEP_Master_Out[2414] = \<const0> ;
  assign LOCKSTEP_Master_Out[2415] = \<const0> ;
  assign LOCKSTEP_Master_Out[2416] = \<const0> ;
  assign LOCKSTEP_Master_Out[2417] = \<const0> ;
  assign LOCKSTEP_Master_Out[2418] = \<const0> ;
  assign LOCKSTEP_Master_Out[2419] = \<const0> ;
  assign LOCKSTEP_Master_Out[2420] = \<const0> ;
  assign LOCKSTEP_Master_Out[2421] = \<const0> ;
  assign LOCKSTEP_Master_Out[2422] = \<const0> ;
  assign LOCKSTEP_Master_Out[2423] = \<const0> ;
  assign LOCKSTEP_Master_Out[2424] = \<const0> ;
  assign LOCKSTEP_Master_Out[2425] = \<const0> ;
  assign LOCKSTEP_Master_Out[2426] = \<const0> ;
  assign LOCKSTEP_Master_Out[2427] = \<const0> ;
  assign LOCKSTEP_Master_Out[2428] = \<const0> ;
  assign LOCKSTEP_Master_Out[2429] = \<const0> ;
  assign LOCKSTEP_Master_Out[2430] = \<const0> ;
  assign LOCKSTEP_Master_Out[2431] = \<const0> ;
  assign LOCKSTEP_Master_Out[2432] = \<const0> ;
  assign LOCKSTEP_Master_Out[2433] = \<const0> ;
  assign LOCKSTEP_Master_Out[2434] = \<const0> ;
  assign LOCKSTEP_Master_Out[2435] = \<const0> ;
  assign LOCKSTEP_Master_Out[2436] = \<const0> ;
  assign LOCKSTEP_Master_Out[2437] = \<const0> ;
  assign LOCKSTEP_Master_Out[2438] = \<const0> ;
  assign LOCKSTEP_Master_Out[2439] = \<const0> ;
  assign LOCKSTEP_Master_Out[2440] = \<const0> ;
  assign LOCKSTEP_Master_Out[2441] = \<const0> ;
  assign LOCKSTEP_Master_Out[2442] = \<const0> ;
  assign LOCKSTEP_Master_Out[2443] = \<const0> ;
  assign LOCKSTEP_Master_Out[2444] = \<const0> ;
  assign LOCKSTEP_Master_Out[2445] = \<const0> ;
  assign LOCKSTEP_Master_Out[2446] = \<const0> ;
  assign LOCKSTEP_Master_Out[2447] = \<const0> ;
  assign LOCKSTEP_Master_Out[2448] = \<const0> ;
  assign LOCKSTEP_Master_Out[2449] = \<const0> ;
  assign LOCKSTEP_Master_Out[2450] = \<const0> ;
  assign LOCKSTEP_Master_Out[2451] = \<const0> ;
  assign LOCKSTEP_Master_Out[2452] = \<const0> ;
  assign LOCKSTEP_Master_Out[2453] = \<const0> ;
  assign LOCKSTEP_Master_Out[2454] = \<const0> ;
  assign LOCKSTEP_Master_Out[2455] = \<const0> ;
  assign LOCKSTEP_Master_Out[2456] = \<const0> ;
  assign LOCKSTEP_Master_Out[2457] = \<const0> ;
  assign LOCKSTEP_Master_Out[2458] = \<const0> ;
  assign LOCKSTEP_Master_Out[2459] = \<const0> ;
  assign LOCKSTEP_Master_Out[2460] = \<const0> ;
  assign LOCKSTEP_Master_Out[2461] = \<const0> ;
  assign LOCKSTEP_Master_Out[2462] = \<const0> ;
  assign LOCKSTEP_Master_Out[2463] = \<const0> ;
  assign LOCKSTEP_Master_Out[2464] = \<const0> ;
  assign LOCKSTEP_Master_Out[2465] = \<const0> ;
  assign LOCKSTEP_Master_Out[2466] = \<const0> ;
  assign LOCKSTEP_Master_Out[2467] = \<const0> ;
  assign LOCKSTEP_Master_Out[2468] = \<const0> ;
  assign LOCKSTEP_Master_Out[2469] = \<const0> ;
  assign LOCKSTEP_Master_Out[2470] = \<const0> ;
  assign LOCKSTEP_Master_Out[2471] = \<const0> ;
  assign LOCKSTEP_Master_Out[2472] = \<const0> ;
  assign LOCKSTEP_Master_Out[2473] = \<const0> ;
  assign LOCKSTEP_Master_Out[2474] = \<const0> ;
  assign LOCKSTEP_Master_Out[2475] = \<const0> ;
  assign LOCKSTEP_Master_Out[2476] = \<const0> ;
  assign LOCKSTEP_Master_Out[2477] = \<const0> ;
  assign LOCKSTEP_Master_Out[2478] = \<const0> ;
  assign LOCKSTEP_Master_Out[2479] = \<const0> ;
  assign LOCKSTEP_Master_Out[2480] = \<const0> ;
  assign LOCKSTEP_Master_Out[2481] = \<const0> ;
  assign LOCKSTEP_Master_Out[2482] = \<const0> ;
  assign LOCKSTEP_Master_Out[2483] = \<const0> ;
  assign LOCKSTEP_Master_Out[2484] = \<const0> ;
  assign LOCKSTEP_Master_Out[2485] = \<const0> ;
  assign LOCKSTEP_Master_Out[2486] = \<const0> ;
  assign LOCKSTEP_Master_Out[2487] = \<const0> ;
  assign LOCKSTEP_Master_Out[2488] = \<const0> ;
  assign LOCKSTEP_Master_Out[2489] = \<const0> ;
  assign LOCKSTEP_Master_Out[2490] = \<const0> ;
  assign LOCKSTEP_Master_Out[2491] = \<const0> ;
  assign LOCKSTEP_Master_Out[2492] = \<const0> ;
  assign LOCKSTEP_Master_Out[2493] = \<const0> ;
  assign LOCKSTEP_Master_Out[2494] = \<const0> ;
  assign LOCKSTEP_Master_Out[2495] = \<const0> ;
  assign LOCKSTEP_Master_Out[2496] = \<const0> ;
  assign LOCKSTEP_Master_Out[2497] = \<const0> ;
  assign LOCKSTEP_Master_Out[2498] = \<const0> ;
  assign LOCKSTEP_Master_Out[2499] = \<const0> ;
  assign LOCKSTEP_Master_Out[2500] = \<const0> ;
  assign LOCKSTEP_Master_Out[2501] = \<const0> ;
  assign LOCKSTEP_Master_Out[2502] = \<const0> ;
  assign LOCKSTEP_Master_Out[2503] = \<const0> ;
  assign LOCKSTEP_Master_Out[2504] = \<const0> ;
  assign LOCKSTEP_Master_Out[2505] = \<const0> ;
  assign LOCKSTEP_Master_Out[2506] = \<const0> ;
  assign LOCKSTEP_Master_Out[2507] = \<const0> ;
  assign LOCKSTEP_Master_Out[2508] = \<const0> ;
  assign LOCKSTEP_Master_Out[2509] = \<const0> ;
  assign LOCKSTEP_Master_Out[2510] = \<const0> ;
  assign LOCKSTEP_Master_Out[2511] = \<const0> ;
  assign LOCKSTEP_Master_Out[2512] = \<const0> ;
  assign LOCKSTEP_Master_Out[2513] = \<const0> ;
  assign LOCKSTEP_Master_Out[2514] = \<const0> ;
  assign LOCKSTEP_Master_Out[2515] = \<const0> ;
  assign LOCKSTEP_Master_Out[2516] = \<const0> ;
  assign LOCKSTEP_Master_Out[2517] = \<const0> ;
  assign LOCKSTEP_Master_Out[2518] = \<const0> ;
  assign LOCKSTEP_Master_Out[2519] = \<const0> ;
  assign LOCKSTEP_Master_Out[2520] = \<const0> ;
  assign LOCKSTEP_Master_Out[2521] = \<const0> ;
  assign LOCKSTEP_Master_Out[2522] = \<const0> ;
  assign LOCKSTEP_Master_Out[2523] = \<const0> ;
  assign LOCKSTEP_Master_Out[2524] = \<const0> ;
  assign LOCKSTEP_Master_Out[2525] = \<const0> ;
  assign LOCKSTEP_Master_Out[2526] = \<const0> ;
  assign LOCKSTEP_Master_Out[2527] = \<const0> ;
  assign LOCKSTEP_Master_Out[2528] = \<const0> ;
  assign LOCKSTEP_Master_Out[2529] = \<const0> ;
  assign LOCKSTEP_Master_Out[2530] = \<const0> ;
  assign LOCKSTEP_Master_Out[2531] = \<const0> ;
  assign LOCKSTEP_Master_Out[2532] = \<const0> ;
  assign LOCKSTEP_Master_Out[2533] = \<const0> ;
  assign LOCKSTEP_Master_Out[2534] = \<const0> ;
  assign LOCKSTEP_Master_Out[2535] = \<const0> ;
  assign LOCKSTEP_Master_Out[2536] = \<const0> ;
  assign LOCKSTEP_Master_Out[2537] = \<const0> ;
  assign LOCKSTEP_Master_Out[2538] = \<const0> ;
  assign LOCKSTEP_Master_Out[2539] = \<const0> ;
  assign LOCKSTEP_Master_Out[2540] = \<const0> ;
  assign LOCKSTEP_Master_Out[2541] = \<const0> ;
  assign LOCKSTEP_Master_Out[2542] = \<const0> ;
  assign LOCKSTEP_Master_Out[2543] = \<const0> ;
  assign LOCKSTEP_Master_Out[2544] = \<const0> ;
  assign LOCKSTEP_Master_Out[2545] = \<const0> ;
  assign LOCKSTEP_Master_Out[2546] = \<const0> ;
  assign LOCKSTEP_Master_Out[2547] = \<const0> ;
  assign LOCKSTEP_Master_Out[2548] = \<const0> ;
  assign LOCKSTEP_Master_Out[2549] = \<const0> ;
  assign LOCKSTEP_Master_Out[2550] = \<const0> ;
  assign LOCKSTEP_Master_Out[2551] = \<const0> ;
  assign LOCKSTEP_Master_Out[2552] = \<const0> ;
  assign LOCKSTEP_Master_Out[2553] = \<const0> ;
  assign LOCKSTEP_Master_Out[2554] = \<const0> ;
  assign LOCKSTEP_Master_Out[2555] = \<const0> ;
  assign LOCKSTEP_Master_Out[2556] = \<const0> ;
  assign LOCKSTEP_Master_Out[2557] = \<const0> ;
  assign LOCKSTEP_Master_Out[2558] = \<const0> ;
  assign LOCKSTEP_Master_Out[2559] = \<const0> ;
  assign LOCKSTEP_Master_Out[2560] = \<const0> ;
  assign LOCKSTEP_Master_Out[2561] = \<const0> ;
  assign LOCKSTEP_Master_Out[2562] = \<const0> ;
  assign LOCKSTEP_Master_Out[2563] = \<const0> ;
  assign LOCKSTEP_Master_Out[2564] = \<const0> ;
  assign LOCKSTEP_Master_Out[2565] = \<const0> ;
  assign LOCKSTEP_Master_Out[2566] = \<const0> ;
  assign LOCKSTEP_Master_Out[2567] = \<const0> ;
  assign LOCKSTEP_Master_Out[2568] = \<const0> ;
  assign LOCKSTEP_Master_Out[2569] = \<const0> ;
  assign LOCKSTEP_Master_Out[2570] = \<const0> ;
  assign LOCKSTEP_Master_Out[2571] = \<const0> ;
  assign LOCKSTEP_Master_Out[2572] = \<const0> ;
  assign LOCKSTEP_Master_Out[2573] = \<const0> ;
  assign LOCKSTEP_Master_Out[2574] = \<const0> ;
  assign LOCKSTEP_Master_Out[2575] = \<const0> ;
  assign LOCKSTEP_Master_Out[2576] = \<const0> ;
  assign LOCKSTEP_Master_Out[2577] = \<const0> ;
  assign LOCKSTEP_Master_Out[2578] = \<const0> ;
  assign LOCKSTEP_Master_Out[2579] = \<const0> ;
  assign LOCKSTEP_Master_Out[2580] = \<const0> ;
  assign LOCKSTEP_Master_Out[2581] = \<const0> ;
  assign LOCKSTEP_Master_Out[2582] = \<const0> ;
  assign LOCKSTEP_Master_Out[2583] = \<const0> ;
  assign LOCKSTEP_Master_Out[2584] = \<const0> ;
  assign LOCKSTEP_Master_Out[2585] = \<const0> ;
  assign LOCKSTEP_Master_Out[2586] = \<const0> ;
  assign LOCKSTEP_Master_Out[2587] = \<const0> ;
  assign LOCKSTEP_Master_Out[2588] = \<const0> ;
  assign LOCKSTEP_Master_Out[2589] = \<const0> ;
  assign LOCKSTEP_Master_Out[2590] = \<const0> ;
  assign LOCKSTEP_Master_Out[2591] = \<const0> ;
  assign LOCKSTEP_Master_Out[2592] = \<const0> ;
  assign LOCKSTEP_Master_Out[2593] = \<const0> ;
  assign LOCKSTEP_Master_Out[2594] = \<const0> ;
  assign LOCKSTEP_Master_Out[2595] = \<const0> ;
  assign LOCKSTEP_Master_Out[2596] = \<const0> ;
  assign LOCKSTEP_Master_Out[2597] = \<const0> ;
  assign LOCKSTEP_Master_Out[2598] = \<const0> ;
  assign LOCKSTEP_Master_Out[2599] = \<const0> ;
  assign LOCKSTEP_Master_Out[2600] = \<const0> ;
  assign LOCKSTEP_Master_Out[2601] = \<const0> ;
  assign LOCKSTEP_Master_Out[2602] = \<const0> ;
  assign LOCKSTEP_Master_Out[2603] = \<const0> ;
  assign LOCKSTEP_Master_Out[2604] = \<const0> ;
  assign LOCKSTEP_Master_Out[2605] = \<const0> ;
  assign LOCKSTEP_Master_Out[2606] = \<const0> ;
  assign LOCKSTEP_Master_Out[2607] = \<const0> ;
  assign LOCKSTEP_Master_Out[2608] = \<const0> ;
  assign LOCKSTEP_Master_Out[2609] = \<const0> ;
  assign LOCKSTEP_Master_Out[2610] = \<const0> ;
  assign LOCKSTEP_Master_Out[2611] = \<const0> ;
  assign LOCKSTEP_Master_Out[2612] = \<const0> ;
  assign LOCKSTEP_Master_Out[2613] = \<const0> ;
  assign LOCKSTEP_Master_Out[2614] = \<const0> ;
  assign LOCKSTEP_Master_Out[2615] = \<const0> ;
  assign LOCKSTEP_Master_Out[2616] = \<const0> ;
  assign LOCKSTEP_Master_Out[2617] = \<const0> ;
  assign LOCKSTEP_Master_Out[2618] = \<const0> ;
  assign LOCKSTEP_Master_Out[2619] = \<const0> ;
  assign LOCKSTEP_Master_Out[2620] = \<const0> ;
  assign LOCKSTEP_Master_Out[2621] = \<const0> ;
  assign LOCKSTEP_Master_Out[2622] = \<const0> ;
  assign LOCKSTEP_Master_Out[2623] = \<const0> ;
  assign LOCKSTEP_Master_Out[2624] = \<const0> ;
  assign LOCKSTEP_Master_Out[2625] = \<const0> ;
  assign LOCKSTEP_Master_Out[2626] = \<const0> ;
  assign LOCKSTEP_Master_Out[2627] = \<const0> ;
  assign LOCKSTEP_Master_Out[2628] = \<const0> ;
  assign LOCKSTEP_Master_Out[2629] = \<const0> ;
  assign LOCKSTEP_Master_Out[2630] = \<const0> ;
  assign LOCKSTEP_Master_Out[2631] = \<const0> ;
  assign LOCKSTEP_Master_Out[2632] = \<const0> ;
  assign LOCKSTEP_Master_Out[2633] = \<const0> ;
  assign LOCKSTEP_Master_Out[2634] = \<const0> ;
  assign LOCKSTEP_Master_Out[2635] = \<const0> ;
  assign LOCKSTEP_Master_Out[2636] = \<const0> ;
  assign LOCKSTEP_Master_Out[2637] = \<const0> ;
  assign LOCKSTEP_Master_Out[2638] = \<const0> ;
  assign LOCKSTEP_Master_Out[2639] = \<const0> ;
  assign LOCKSTEP_Master_Out[2640] = \<const0> ;
  assign LOCKSTEP_Master_Out[2641] = \<const0> ;
  assign LOCKSTEP_Master_Out[2642] = \<const0> ;
  assign LOCKSTEP_Master_Out[2643] = \<const0> ;
  assign LOCKSTEP_Master_Out[2644] = \<const0> ;
  assign LOCKSTEP_Master_Out[2645] = \<const0> ;
  assign LOCKSTEP_Master_Out[2646] = \<const0> ;
  assign LOCKSTEP_Master_Out[2647] = \<const0> ;
  assign LOCKSTEP_Master_Out[2648] = \<const0> ;
  assign LOCKSTEP_Master_Out[2649] = \<const0> ;
  assign LOCKSTEP_Master_Out[2650] = \<const0> ;
  assign LOCKSTEP_Master_Out[2651] = \<const0> ;
  assign LOCKSTEP_Master_Out[2652] = \<const0> ;
  assign LOCKSTEP_Master_Out[2653] = \<const0> ;
  assign LOCKSTEP_Master_Out[2654] = \<const0> ;
  assign LOCKSTEP_Master_Out[2655] = \<const0> ;
  assign LOCKSTEP_Master_Out[2656] = \<const0> ;
  assign LOCKSTEP_Master_Out[2657] = \<const0> ;
  assign LOCKSTEP_Master_Out[2658] = \<const0> ;
  assign LOCKSTEP_Master_Out[2659] = \<const0> ;
  assign LOCKSTEP_Master_Out[2660] = \<const0> ;
  assign LOCKSTEP_Master_Out[2661] = \<const0> ;
  assign LOCKSTEP_Master_Out[2662] = \<const0> ;
  assign LOCKSTEP_Master_Out[2663] = \<const0> ;
  assign LOCKSTEP_Master_Out[2664] = \<const0> ;
  assign LOCKSTEP_Master_Out[2665] = \<const0> ;
  assign LOCKSTEP_Master_Out[2666] = \<const0> ;
  assign LOCKSTEP_Master_Out[2667] = \<const0> ;
  assign LOCKSTEP_Master_Out[2668] = \<const0> ;
  assign LOCKSTEP_Master_Out[2669] = \<const0> ;
  assign LOCKSTEP_Master_Out[2670] = \<const0> ;
  assign LOCKSTEP_Master_Out[2671] = \<const0> ;
  assign LOCKSTEP_Master_Out[2672] = \<const0> ;
  assign LOCKSTEP_Master_Out[2673] = \<const0> ;
  assign LOCKSTEP_Master_Out[2674] = \<const0> ;
  assign LOCKSTEP_Master_Out[2675] = \<const0> ;
  assign LOCKSTEP_Master_Out[2676] = \<const0> ;
  assign LOCKSTEP_Master_Out[2677] = \<const0> ;
  assign LOCKSTEP_Master_Out[2678] = \<const0> ;
  assign LOCKSTEP_Master_Out[2679] = \<const0> ;
  assign LOCKSTEP_Master_Out[2680] = \<const0> ;
  assign LOCKSTEP_Master_Out[2681] = \<const0> ;
  assign LOCKSTEP_Master_Out[2682] = \<const0> ;
  assign LOCKSTEP_Master_Out[2683] = \<const0> ;
  assign LOCKSTEP_Master_Out[2684] = \<const0> ;
  assign LOCKSTEP_Master_Out[2685] = \<const0> ;
  assign LOCKSTEP_Master_Out[2686] = \<const0> ;
  assign LOCKSTEP_Master_Out[2687] = \<const0> ;
  assign LOCKSTEP_Master_Out[2688] = \<const0> ;
  assign LOCKSTEP_Master_Out[2689] = \<const0> ;
  assign LOCKSTEP_Master_Out[2690] = \<const0> ;
  assign LOCKSTEP_Master_Out[2691] = \<const0> ;
  assign LOCKSTEP_Master_Out[2692] = \<const0> ;
  assign LOCKSTEP_Master_Out[2693] = \<const0> ;
  assign LOCKSTEP_Master_Out[2694] = \<const0> ;
  assign LOCKSTEP_Master_Out[2695] = \<const0> ;
  assign LOCKSTEP_Master_Out[2696] = \<const0> ;
  assign LOCKSTEP_Master_Out[2697] = \<const0> ;
  assign LOCKSTEP_Master_Out[2698] = \<const0> ;
  assign LOCKSTEP_Master_Out[2699] = \<const0> ;
  assign LOCKSTEP_Master_Out[2700] = \<const0> ;
  assign LOCKSTEP_Master_Out[2701] = \<const0> ;
  assign LOCKSTEP_Master_Out[2702] = \<const0> ;
  assign LOCKSTEP_Master_Out[2703] = \<const0> ;
  assign LOCKSTEP_Master_Out[2704] = \<const0> ;
  assign LOCKSTEP_Master_Out[2705] = \<const0> ;
  assign LOCKSTEP_Master_Out[2706] = \<const0> ;
  assign LOCKSTEP_Master_Out[2707] = \<const0> ;
  assign LOCKSTEP_Master_Out[2708] = \<const0> ;
  assign LOCKSTEP_Master_Out[2709] = \<const0> ;
  assign LOCKSTEP_Master_Out[2710] = \<const0> ;
  assign LOCKSTEP_Master_Out[2711] = \<const0> ;
  assign LOCKSTEP_Master_Out[2712] = \<const0> ;
  assign LOCKSTEP_Master_Out[2713] = \<const0> ;
  assign LOCKSTEP_Master_Out[2714] = \<const0> ;
  assign LOCKSTEP_Master_Out[2715] = \<const0> ;
  assign LOCKSTEP_Master_Out[2716] = \<const0> ;
  assign LOCKSTEP_Master_Out[2717] = \<const0> ;
  assign LOCKSTEP_Master_Out[2718] = \<const0> ;
  assign LOCKSTEP_Master_Out[2719] = \<const0> ;
  assign LOCKSTEP_Master_Out[2720] = \<const0> ;
  assign LOCKSTEP_Master_Out[2721] = \<const0> ;
  assign LOCKSTEP_Master_Out[2722] = \<const0> ;
  assign LOCKSTEP_Master_Out[2723] = \<const0> ;
  assign LOCKSTEP_Master_Out[2724] = \<const0> ;
  assign LOCKSTEP_Master_Out[2725] = \<const0> ;
  assign LOCKSTEP_Master_Out[2726] = \<const0> ;
  assign LOCKSTEP_Master_Out[2727] = \<const0> ;
  assign LOCKSTEP_Master_Out[2728] = \<const0> ;
  assign LOCKSTEP_Master_Out[2729] = \<const0> ;
  assign LOCKSTEP_Master_Out[2730] = \<const0> ;
  assign LOCKSTEP_Master_Out[2731] = \<const0> ;
  assign LOCKSTEP_Master_Out[2732] = \<const0> ;
  assign LOCKSTEP_Master_Out[2733] = \<const0> ;
  assign LOCKSTEP_Master_Out[2734] = \<const0> ;
  assign LOCKSTEP_Master_Out[2735] = \<const0> ;
  assign LOCKSTEP_Master_Out[2736] = \<const0> ;
  assign LOCKSTEP_Master_Out[2737] = \<const0> ;
  assign LOCKSTEP_Master_Out[2738] = \<const0> ;
  assign LOCKSTEP_Master_Out[2739] = \<const0> ;
  assign LOCKSTEP_Master_Out[2740] = \<const0> ;
  assign LOCKSTEP_Master_Out[2741] = \<const0> ;
  assign LOCKSTEP_Master_Out[2742] = \<const0> ;
  assign LOCKSTEP_Master_Out[2743] = \<const0> ;
  assign LOCKSTEP_Master_Out[2744] = \<const0> ;
  assign LOCKSTEP_Master_Out[2745] = \<const0> ;
  assign LOCKSTEP_Master_Out[2746] = \<const0> ;
  assign LOCKSTEP_Master_Out[2747] = \<const0> ;
  assign LOCKSTEP_Master_Out[2748] = \<const0> ;
  assign LOCKSTEP_Master_Out[2749] = \<const0> ;
  assign LOCKSTEP_Master_Out[2750] = \<const0> ;
  assign LOCKSTEP_Master_Out[2751] = \<const0> ;
  assign LOCKSTEP_Master_Out[2752] = \<const0> ;
  assign LOCKSTEP_Master_Out[2753] = \<const0> ;
  assign LOCKSTEP_Master_Out[2754] = \<const0> ;
  assign LOCKSTEP_Master_Out[2755] = \<const0> ;
  assign LOCKSTEP_Master_Out[2756] = \<const0> ;
  assign LOCKSTEP_Master_Out[2757] = \<const0> ;
  assign LOCKSTEP_Master_Out[2758] = \<const0> ;
  assign LOCKSTEP_Master_Out[2759] = \<const0> ;
  assign LOCKSTEP_Master_Out[2760] = \<const0> ;
  assign LOCKSTEP_Master_Out[2761] = \<const0> ;
  assign LOCKSTEP_Master_Out[2762] = \<const0> ;
  assign LOCKSTEP_Master_Out[2763] = \<const0> ;
  assign LOCKSTEP_Master_Out[2764] = \<const0> ;
  assign LOCKSTEP_Master_Out[2765] = \<const0> ;
  assign LOCKSTEP_Master_Out[2766] = \<const0> ;
  assign LOCKSTEP_Master_Out[2767] = \<const0> ;
  assign LOCKSTEP_Master_Out[2768] = \<const0> ;
  assign LOCKSTEP_Master_Out[2769] = \<const0> ;
  assign LOCKSTEP_Master_Out[2770] = \<const0> ;
  assign LOCKSTEP_Master_Out[2771] = \<const0> ;
  assign LOCKSTEP_Master_Out[2772] = \<const0> ;
  assign LOCKSTEP_Master_Out[2773] = \<const0> ;
  assign LOCKSTEP_Master_Out[2774] = \<const0> ;
  assign LOCKSTEP_Master_Out[2775] = \<const0> ;
  assign LOCKSTEP_Master_Out[2776] = \<const0> ;
  assign LOCKSTEP_Master_Out[2777] = \<const0> ;
  assign LOCKSTEP_Master_Out[2778] = \<const0> ;
  assign LOCKSTEP_Master_Out[2779] = \<const0> ;
  assign LOCKSTEP_Master_Out[2780] = \<const0> ;
  assign LOCKSTEP_Master_Out[2781] = \<const0> ;
  assign LOCKSTEP_Master_Out[2782] = \<const0> ;
  assign LOCKSTEP_Master_Out[2783] = \<const0> ;
  assign LOCKSTEP_Master_Out[2784] = \<const0> ;
  assign LOCKSTEP_Master_Out[2785] = \<const0> ;
  assign LOCKSTEP_Master_Out[2786] = \<const0> ;
  assign LOCKSTEP_Master_Out[2787] = \<const0> ;
  assign LOCKSTEP_Master_Out[2788] = \<const0> ;
  assign LOCKSTEP_Master_Out[2789] = \<const0> ;
  assign LOCKSTEP_Master_Out[2790] = \<const0> ;
  assign LOCKSTEP_Master_Out[2791] = \<const0> ;
  assign LOCKSTEP_Master_Out[2792] = \<const0> ;
  assign LOCKSTEP_Master_Out[2793] = \<const0> ;
  assign LOCKSTEP_Master_Out[2794] = \<const0> ;
  assign LOCKSTEP_Master_Out[2795] = \<const0> ;
  assign LOCKSTEP_Master_Out[2796] = \<const0> ;
  assign LOCKSTEP_Master_Out[2797] = \<const0> ;
  assign LOCKSTEP_Master_Out[2798] = \<const0> ;
  assign LOCKSTEP_Master_Out[2799] = \<const0> ;
  assign LOCKSTEP_Master_Out[2800] = \<const0> ;
  assign LOCKSTEP_Master_Out[2801] = \<const0> ;
  assign LOCKSTEP_Master_Out[2802] = \<const0> ;
  assign LOCKSTEP_Master_Out[2803] = \<const0> ;
  assign LOCKSTEP_Master_Out[2804] = \<const0> ;
  assign LOCKSTEP_Master_Out[2805] = \<const0> ;
  assign LOCKSTEP_Master_Out[2806] = \<const0> ;
  assign LOCKSTEP_Master_Out[2807] = \<const0> ;
  assign LOCKSTEP_Master_Out[2808] = \<const0> ;
  assign LOCKSTEP_Master_Out[2809] = \<const0> ;
  assign LOCKSTEP_Master_Out[2810] = \<const0> ;
  assign LOCKSTEP_Master_Out[2811] = \<const0> ;
  assign LOCKSTEP_Master_Out[2812] = \<const0> ;
  assign LOCKSTEP_Master_Out[2813] = \<const0> ;
  assign LOCKSTEP_Master_Out[2814] = \<const0> ;
  assign LOCKSTEP_Master_Out[2815] = \<const0> ;
  assign LOCKSTEP_Master_Out[2816] = \<const0> ;
  assign LOCKSTEP_Master_Out[2817] = \<const0> ;
  assign LOCKSTEP_Master_Out[2818] = \<const0> ;
  assign LOCKSTEP_Master_Out[2819] = \<const0> ;
  assign LOCKSTEP_Master_Out[2820] = \<const0> ;
  assign LOCKSTEP_Master_Out[2821] = \<const0> ;
  assign LOCKSTEP_Master_Out[2822] = \<const0> ;
  assign LOCKSTEP_Master_Out[2823] = \<const0> ;
  assign LOCKSTEP_Master_Out[2824] = \<const0> ;
  assign LOCKSTEP_Master_Out[2825] = \<const0> ;
  assign LOCKSTEP_Master_Out[2826] = \<const0> ;
  assign LOCKSTEP_Master_Out[2827] = \<const0> ;
  assign LOCKSTEP_Master_Out[2828] = \<const0> ;
  assign LOCKSTEP_Master_Out[2829] = \<const0> ;
  assign LOCKSTEP_Master_Out[2830] = \<const0> ;
  assign LOCKSTEP_Master_Out[2831] = \<const0> ;
  assign LOCKSTEP_Master_Out[2832] = \<const0> ;
  assign LOCKSTEP_Master_Out[2833] = \<const0> ;
  assign LOCKSTEP_Master_Out[2834] = \<const0> ;
  assign LOCKSTEP_Master_Out[2835] = \<const0> ;
  assign LOCKSTEP_Master_Out[2836] = \<const0> ;
  assign LOCKSTEP_Master_Out[2837] = \<const0> ;
  assign LOCKSTEP_Master_Out[2838] = \<const0> ;
  assign LOCKSTEP_Master_Out[2839] = \<const0> ;
  assign LOCKSTEP_Master_Out[2840] = \<const0> ;
  assign LOCKSTEP_Master_Out[2841] = \<const0> ;
  assign LOCKSTEP_Master_Out[2842] = \<const0> ;
  assign LOCKSTEP_Master_Out[2843] = \<const0> ;
  assign LOCKSTEP_Master_Out[2844] = \<const0> ;
  assign LOCKSTEP_Master_Out[2845] = \<const0> ;
  assign LOCKSTEP_Master_Out[2846] = \<const0> ;
  assign LOCKSTEP_Master_Out[2847] = \<const0> ;
  assign LOCKSTEP_Master_Out[2848] = \<const0> ;
  assign LOCKSTEP_Master_Out[2849] = \<const0> ;
  assign LOCKSTEP_Master_Out[2850] = \<const0> ;
  assign LOCKSTEP_Master_Out[2851] = \<const0> ;
  assign LOCKSTEP_Master_Out[2852] = \<const0> ;
  assign LOCKSTEP_Master_Out[2853] = \<const0> ;
  assign LOCKSTEP_Master_Out[2854] = \<const0> ;
  assign LOCKSTEP_Master_Out[2855] = \<const0> ;
  assign LOCKSTEP_Master_Out[2856] = \<const0> ;
  assign LOCKSTEP_Master_Out[2857] = \<const0> ;
  assign LOCKSTEP_Master_Out[2858] = \<const0> ;
  assign LOCKSTEP_Master_Out[2859] = \<const0> ;
  assign LOCKSTEP_Master_Out[2860] = \<const0> ;
  assign LOCKSTEP_Master_Out[2861] = \<const0> ;
  assign LOCKSTEP_Master_Out[2862] = \<const0> ;
  assign LOCKSTEP_Master_Out[2863] = \<const0> ;
  assign LOCKSTEP_Master_Out[2864] = \<const0> ;
  assign LOCKSTEP_Master_Out[2865] = \<const0> ;
  assign LOCKSTEP_Master_Out[2866] = \<const0> ;
  assign LOCKSTEP_Master_Out[2867] = \<const0> ;
  assign LOCKSTEP_Master_Out[2868] = \<const0> ;
  assign LOCKSTEP_Master_Out[2869] = \<const0> ;
  assign LOCKSTEP_Master_Out[2870] = \<const0> ;
  assign LOCKSTEP_Master_Out[2871] = \<const0> ;
  assign LOCKSTEP_Master_Out[2872] = \<const0> ;
  assign LOCKSTEP_Master_Out[2873] = \<const0> ;
  assign LOCKSTEP_Master_Out[2874] = \<const0> ;
  assign LOCKSTEP_Master_Out[2875] = \<const0> ;
  assign LOCKSTEP_Master_Out[2876] = \<const0> ;
  assign LOCKSTEP_Master_Out[2877] = \<const0> ;
  assign LOCKSTEP_Master_Out[2878] = \<const0> ;
  assign LOCKSTEP_Master_Out[2879] = \<const0> ;
  assign LOCKSTEP_Master_Out[2880] = \<const0> ;
  assign LOCKSTEP_Master_Out[2881] = \<const0> ;
  assign LOCKSTEP_Master_Out[2882] = \<const0> ;
  assign LOCKSTEP_Master_Out[2883] = \<const0> ;
  assign LOCKSTEP_Master_Out[2884] = \<const0> ;
  assign LOCKSTEP_Master_Out[2885] = \<const0> ;
  assign LOCKSTEP_Master_Out[2886] = \<const0> ;
  assign LOCKSTEP_Master_Out[2887] = \<const0> ;
  assign LOCKSTEP_Master_Out[2888] = \<const0> ;
  assign LOCKSTEP_Master_Out[2889] = \<const0> ;
  assign LOCKSTEP_Master_Out[2890] = \<const0> ;
  assign LOCKSTEP_Master_Out[2891] = \<const0> ;
  assign LOCKSTEP_Master_Out[2892] = \<const0> ;
  assign LOCKSTEP_Master_Out[2893] = \<const0> ;
  assign LOCKSTEP_Master_Out[2894] = \<const0> ;
  assign LOCKSTEP_Master_Out[2895] = \<const0> ;
  assign LOCKSTEP_Master_Out[2896] = \<const0> ;
  assign LOCKSTEP_Master_Out[2897] = \<const0> ;
  assign LOCKSTEP_Master_Out[2898] = \<const0> ;
  assign LOCKSTEP_Master_Out[2899] = \<const0> ;
  assign LOCKSTEP_Master_Out[2900] = \<const0> ;
  assign LOCKSTEP_Master_Out[2901] = \<const0> ;
  assign LOCKSTEP_Master_Out[2902] = \<const0> ;
  assign LOCKSTEP_Master_Out[2903] = \<const0> ;
  assign LOCKSTEP_Master_Out[2904] = \<const0> ;
  assign LOCKSTEP_Master_Out[2905] = \<const0> ;
  assign LOCKSTEP_Master_Out[2906] = \<const0> ;
  assign LOCKSTEP_Master_Out[2907] = \<const0> ;
  assign LOCKSTEP_Master_Out[2908] = \<const0> ;
  assign LOCKSTEP_Master_Out[2909] = \<const0> ;
  assign LOCKSTEP_Master_Out[2910] = \<const0> ;
  assign LOCKSTEP_Master_Out[2911] = \<const0> ;
  assign LOCKSTEP_Master_Out[2912] = \<const0> ;
  assign LOCKSTEP_Master_Out[2913] = \<const0> ;
  assign LOCKSTEP_Master_Out[2914] = \<const0> ;
  assign LOCKSTEP_Master_Out[2915] = \<const0> ;
  assign LOCKSTEP_Master_Out[2916] = \<const0> ;
  assign LOCKSTEP_Master_Out[2917] = \<const0> ;
  assign LOCKSTEP_Master_Out[2918] = \<const0> ;
  assign LOCKSTEP_Master_Out[2919] = \<const0> ;
  assign LOCKSTEP_Master_Out[2920] = \<const0> ;
  assign LOCKSTEP_Master_Out[2921] = \<const0> ;
  assign LOCKSTEP_Master_Out[2922] = \<const0> ;
  assign LOCKSTEP_Master_Out[2923] = \<const0> ;
  assign LOCKSTEP_Master_Out[2924] = \<const0> ;
  assign LOCKSTEP_Master_Out[2925] = \<const0> ;
  assign LOCKSTEP_Master_Out[2926] = \<const0> ;
  assign LOCKSTEP_Master_Out[2927] = \<const0> ;
  assign LOCKSTEP_Master_Out[2928] = \<const0> ;
  assign LOCKSTEP_Master_Out[2929] = \<const0> ;
  assign LOCKSTEP_Master_Out[2930] = \<const0> ;
  assign LOCKSTEP_Master_Out[2931] = \<const0> ;
  assign LOCKSTEP_Master_Out[2932] = \<const0> ;
  assign LOCKSTEP_Master_Out[2933] = \<const0> ;
  assign LOCKSTEP_Master_Out[2934] = \<const0> ;
  assign LOCKSTEP_Master_Out[2935] = \<const0> ;
  assign LOCKSTEP_Master_Out[2936] = \<const0> ;
  assign LOCKSTEP_Master_Out[2937] = \<const0> ;
  assign LOCKSTEP_Master_Out[2938] = \<const0> ;
  assign LOCKSTEP_Master_Out[2939] = \<const0> ;
  assign LOCKSTEP_Master_Out[2940] = \<const0> ;
  assign LOCKSTEP_Master_Out[2941] = \<const0> ;
  assign LOCKSTEP_Master_Out[2942] = \<const0> ;
  assign LOCKSTEP_Master_Out[2943] = \<const0> ;
  assign LOCKSTEP_Master_Out[2944] = \<const0> ;
  assign LOCKSTEP_Master_Out[2945] = \<const0> ;
  assign LOCKSTEP_Master_Out[2946] = \<const0> ;
  assign LOCKSTEP_Master_Out[2947] = \<const0> ;
  assign LOCKSTEP_Master_Out[2948] = \<const0> ;
  assign LOCKSTEP_Master_Out[2949] = \<const0> ;
  assign LOCKSTEP_Master_Out[2950] = \<const0> ;
  assign LOCKSTEP_Master_Out[2951] = \<const0> ;
  assign LOCKSTEP_Master_Out[2952] = \<const0> ;
  assign LOCKSTEP_Master_Out[2953] = \<const0> ;
  assign LOCKSTEP_Master_Out[2954] = \<const0> ;
  assign LOCKSTEP_Master_Out[2955] = \<const0> ;
  assign LOCKSTEP_Master_Out[2956] = \<const0> ;
  assign LOCKSTEP_Master_Out[2957] = \<const0> ;
  assign LOCKSTEP_Master_Out[2958] = \<const0> ;
  assign LOCKSTEP_Master_Out[2959] = \<const0> ;
  assign LOCKSTEP_Master_Out[2960] = \<const0> ;
  assign LOCKSTEP_Master_Out[2961] = \<const0> ;
  assign LOCKSTEP_Master_Out[2962] = \<const0> ;
  assign LOCKSTEP_Master_Out[2963] = \<const0> ;
  assign LOCKSTEP_Master_Out[2964] = \<const0> ;
  assign LOCKSTEP_Master_Out[2965] = \<const0> ;
  assign LOCKSTEP_Master_Out[2966] = \<const0> ;
  assign LOCKSTEP_Master_Out[2967] = \<const0> ;
  assign LOCKSTEP_Master_Out[2968] = \<const0> ;
  assign LOCKSTEP_Master_Out[2969] = \<const0> ;
  assign LOCKSTEP_Master_Out[2970] = \<const0> ;
  assign LOCKSTEP_Master_Out[2971] = \<const0> ;
  assign LOCKSTEP_Master_Out[2972] = \<const0> ;
  assign LOCKSTEP_Master_Out[2973] = \<const0> ;
  assign LOCKSTEP_Master_Out[2974] = \<const0> ;
  assign LOCKSTEP_Master_Out[2975] = \<const0> ;
  assign LOCKSTEP_Master_Out[2976] = \<const0> ;
  assign LOCKSTEP_Master_Out[2977] = \<const0> ;
  assign LOCKSTEP_Master_Out[2978] = \<const0> ;
  assign LOCKSTEP_Master_Out[2979] = \<const0> ;
  assign LOCKSTEP_Master_Out[2980] = \<const0> ;
  assign LOCKSTEP_Master_Out[2981] = \<const0> ;
  assign LOCKSTEP_Master_Out[2982] = \<const0> ;
  assign LOCKSTEP_Master_Out[2983] = \<const0> ;
  assign LOCKSTEP_Master_Out[2984] = \<const0> ;
  assign LOCKSTEP_Master_Out[2985] = \<const0> ;
  assign LOCKSTEP_Master_Out[2986] = \<const0> ;
  assign LOCKSTEP_Master_Out[2987] = \<const0> ;
  assign LOCKSTEP_Master_Out[2988] = \<const0> ;
  assign LOCKSTEP_Master_Out[2989] = \<const0> ;
  assign LOCKSTEP_Master_Out[2990] = \<const0> ;
  assign LOCKSTEP_Master_Out[2991] = \<const0> ;
  assign LOCKSTEP_Master_Out[2992] = \<const0> ;
  assign LOCKSTEP_Master_Out[2993] = \<const0> ;
  assign LOCKSTEP_Master_Out[2994] = \<const0> ;
  assign LOCKSTEP_Master_Out[2995] = \<const0> ;
  assign LOCKSTEP_Master_Out[2996] = \<const0> ;
  assign LOCKSTEP_Master_Out[2997] = \<const0> ;
  assign LOCKSTEP_Master_Out[2998] = \<const0> ;
  assign LOCKSTEP_Master_Out[2999] = \<const0> ;
  assign LOCKSTEP_Master_Out[3000] = \<const0> ;
  assign LOCKSTEP_Master_Out[3001] = \<const0> ;
  assign LOCKSTEP_Master_Out[3002] = \<const0> ;
  assign LOCKSTEP_Master_Out[3003] = \<const0> ;
  assign LOCKSTEP_Master_Out[3004] = \<const0> ;
  assign LOCKSTEP_Master_Out[3005] = \<const0> ;
  assign LOCKSTEP_Master_Out[3006] = \<const0> ;
  assign LOCKSTEP_Master_Out[3007] = \<const0> ;
  assign LOCKSTEP_Master_Out[3008] = \<const0> ;
  assign LOCKSTEP_Master_Out[3009] = \<const0> ;
  assign LOCKSTEP_Master_Out[3010] = \<const0> ;
  assign LOCKSTEP_Master_Out[3011] = \<const0> ;
  assign LOCKSTEP_Master_Out[3012] = \<const0> ;
  assign LOCKSTEP_Master_Out[3013] = \<const0> ;
  assign LOCKSTEP_Master_Out[3014] = \<const0> ;
  assign LOCKSTEP_Master_Out[3015] = \<const0> ;
  assign LOCKSTEP_Master_Out[3016] = \<const0> ;
  assign LOCKSTEP_Master_Out[3017] = \<const0> ;
  assign LOCKSTEP_Master_Out[3018] = \<const0> ;
  assign LOCKSTEP_Master_Out[3019] = \<const0> ;
  assign LOCKSTEP_Master_Out[3020] = \<const0> ;
  assign LOCKSTEP_Master_Out[3021] = \<const0> ;
  assign LOCKSTEP_Master_Out[3022] = \<const0> ;
  assign LOCKSTEP_Master_Out[3023] = \<const0> ;
  assign LOCKSTEP_Master_Out[3024] = \<const0> ;
  assign LOCKSTEP_Master_Out[3025] = \<const0> ;
  assign LOCKSTEP_Master_Out[3026] = \<const0> ;
  assign LOCKSTEP_Master_Out[3027] = \<const0> ;
  assign LOCKSTEP_Master_Out[3028] = \<const0> ;
  assign LOCKSTEP_Master_Out[3029] = \<const0> ;
  assign LOCKSTEP_Master_Out[3030] = \<const0> ;
  assign LOCKSTEP_Master_Out[3031] = \<const0> ;
  assign LOCKSTEP_Master_Out[3032] = \<const0> ;
  assign LOCKSTEP_Master_Out[3033] = \<const0> ;
  assign LOCKSTEP_Master_Out[3034] = \<const0> ;
  assign LOCKSTEP_Master_Out[3035] = \<const0> ;
  assign LOCKSTEP_Master_Out[3036] = \<const0> ;
  assign LOCKSTEP_Master_Out[3037] = \<const0> ;
  assign LOCKSTEP_Master_Out[3038] = \<const0> ;
  assign LOCKSTEP_Master_Out[3039] = \<const0> ;
  assign LOCKSTEP_Master_Out[3040] = \<const0> ;
  assign LOCKSTEP_Master_Out[3041] = \<const0> ;
  assign LOCKSTEP_Master_Out[3042] = \<const0> ;
  assign LOCKSTEP_Master_Out[3043] = \<const0> ;
  assign LOCKSTEP_Master_Out[3044] = \<const0> ;
  assign LOCKSTEP_Master_Out[3045] = \<const0> ;
  assign LOCKSTEP_Master_Out[3046] = \<const0> ;
  assign LOCKSTEP_Master_Out[3047] = \<const0> ;
  assign LOCKSTEP_Master_Out[3048] = \<const0> ;
  assign LOCKSTEP_Master_Out[3049] = \<const0> ;
  assign LOCKSTEP_Master_Out[3050] = \<const0> ;
  assign LOCKSTEP_Master_Out[3051] = \<const0> ;
  assign LOCKSTEP_Master_Out[3052] = \<const0> ;
  assign LOCKSTEP_Master_Out[3053] = \<const0> ;
  assign LOCKSTEP_Master_Out[3054] = \<const0> ;
  assign LOCKSTEP_Master_Out[3055] = \<const0> ;
  assign LOCKSTEP_Master_Out[3056] = \<const0> ;
  assign LOCKSTEP_Master_Out[3057] = \<const0> ;
  assign LOCKSTEP_Master_Out[3058] = \<const0> ;
  assign LOCKSTEP_Master_Out[3059] = \<const0> ;
  assign LOCKSTEP_Master_Out[3060] = \<const0> ;
  assign LOCKSTEP_Master_Out[3061] = \<const0> ;
  assign LOCKSTEP_Master_Out[3062] = \<const0> ;
  assign LOCKSTEP_Master_Out[3063] = \<const0> ;
  assign LOCKSTEP_Master_Out[3064] = \<const0> ;
  assign LOCKSTEP_Master_Out[3065] = \<const0> ;
  assign LOCKSTEP_Master_Out[3066] = \<const0> ;
  assign LOCKSTEP_Master_Out[3067] = \<const0> ;
  assign LOCKSTEP_Master_Out[3068] = \<const0> ;
  assign LOCKSTEP_Master_Out[3069] = \<const0> ;
  assign LOCKSTEP_Master_Out[3070] = \<const0> ;
  assign LOCKSTEP_Master_Out[3071] = \<const0> ;
  assign LOCKSTEP_Master_Out[3072] = \<const0> ;
  assign LOCKSTEP_Master_Out[3073] = \<const0> ;
  assign LOCKSTEP_Master_Out[3074] = \<const0> ;
  assign LOCKSTEP_Master_Out[3075] = \<const0> ;
  assign LOCKSTEP_Master_Out[3076] = \<const0> ;
  assign LOCKSTEP_Master_Out[3077] = \<const0> ;
  assign LOCKSTEP_Master_Out[3078] = \<const0> ;
  assign LOCKSTEP_Master_Out[3079] = \<const0> ;
  assign LOCKSTEP_Master_Out[3080] = \<const0> ;
  assign LOCKSTEP_Master_Out[3081] = \<const0> ;
  assign LOCKSTEP_Master_Out[3082] = \<const0> ;
  assign LOCKSTEP_Master_Out[3083] = \<const0> ;
  assign LOCKSTEP_Master_Out[3084] = \<const0> ;
  assign LOCKSTEP_Master_Out[3085] = \<const0> ;
  assign LOCKSTEP_Master_Out[3086] = \<const0> ;
  assign LOCKSTEP_Master_Out[3087] = \<const0> ;
  assign LOCKSTEP_Master_Out[3088] = \<const0> ;
  assign LOCKSTEP_Master_Out[3089] = \<const0> ;
  assign LOCKSTEP_Master_Out[3090] = \<const0> ;
  assign LOCKSTEP_Master_Out[3091] = \<const0> ;
  assign LOCKSTEP_Master_Out[3092] = \<const0> ;
  assign LOCKSTEP_Master_Out[3093] = \<const0> ;
  assign LOCKSTEP_Master_Out[3094] = \<const0> ;
  assign LOCKSTEP_Master_Out[3095] = \<const0> ;
  assign LOCKSTEP_Master_Out[3096] = \<const0> ;
  assign LOCKSTEP_Master_Out[3097] = \<const0> ;
  assign LOCKSTEP_Master_Out[3098] = \<const0> ;
  assign LOCKSTEP_Master_Out[3099] = \<const0> ;
  assign LOCKSTEP_Master_Out[3100] = \<const0> ;
  assign LOCKSTEP_Master_Out[3101] = \<const0> ;
  assign LOCKSTEP_Master_Out[3102] = \<const0> ;
  assign LOCKSTEP_Master_Out[3103] = \<const0> ;
  assign LOCKSTEP_Master_Out[3104] = \<const0> ;
  assign LOCKSTEP_Master_Out[3105] = \<const0> ;
  assign LOCKSTEP_Master_Out[3106] = \<const0> ;
  assign LOCKSTEP_Master_Out[3107] = \<const0> ;
  assign LOCKSTEP_Master_Out[3108] = \<const0> ;
  assign LOCKSTEP_Master_Out[3109] = \<const0> ;
  assign LOCKSTEP_Master_Out[3110] = \<const0> ;
  assign LOCKSTEP_Master_Out[3111] = \<const0> ;
  assign LOCKSTEP_Master_Out[3112] = \<const0> ;
  assign LOCKSTEP_Master_Out[3113] = \<const0> ;
  assign LOCKSTEP_Master_Out[3114] = \<const0> ;
  assign LOCKSTEP_Master_Out[3115] = \<const0> ;
  assign LOCKSTEP_Master_Out[3116] = \<const0> ;
  assign LOCKSTEP_Master_Out[3117] = \<const0> ;
  assign LOCKSTEP_Master_Out[3118] = \<const0> ;
  assign LOCKSTEP_Master_Out[3119] = \<const0> ;
  assign LOCKSTEP_Master_Out[3120] = \<const0> ;
  assign LOCKSTEP_Master_Out[3121] = \<const0> ;
  assign LOCKSTEP_Master_Out[3122] = \<const0> ;
  assign LOCKSTEP_Master_Out[3123] = \<const0> ;
  assign LOCKSTEP_Master_Out[3124] = \<const0> ;
  assign LOCKSTEP_Master_Out[3125] = \<const0> ;
  assign LOCKSTEP_Master_Out[3126] = \<const0> ;
  assign LOCKSTEP_Master_Out[3127] = \<const0> ;
  assign LOCKSTEP_Master_Out[3128] = \<const0> ;
  assign LOCKSTEP_Master_Out[3129] = \<const0> ;
  assign LOCKSTEP_Master_Out[3130] = \<const0> ;
  assign LOCKSTEP_Master_Out[3131] = \<const0> ;
  assign LOCKSTEP_Master_Out[3132] = \<const0> ;
  assign LOCKSTEP_Master_Out[3133] = \<const0> ;
  assign LOCKSTEP_Master_Out[3134] = \<const0> ;
  assign LOCKSTEP_Master_Out[3135] = \<const0> ;
  assign LOCKSTEP_Master_Out[3136] = \<const0> ;
  assign LOCKSTEP_Master_Out[3137] = \<const0> ;
  assign LOCKSTEP_Master_Out[3138] = \<const0> ;
  assign LOCKSTEP_Master_Out[3139] = \<const0> ;
  assign LOCKSTEP_Master_Out[3140] = \<const0> ;
  assign LOCKSTEP_Master_Out[3141] = \<const0> ;
  assign LOCKSTEP_Master_Out[3142] = \<const0> ;
  assign LOCKSTEP_Master_Out[3143] = \<const0> ;
  assign LOCKSTEP_Master_Out[3144] = \<const0> ;
  assign LOCKSTEP_Master_Out[3145] = \<const0> ;
  assign LOCKSTEP_Master_Out[3146] = \<const0> ;
  assign LOCKSTEP_Master_Out[3147] = \<const0> ;
  assign LOCKSTEP_Master_Out[3148] = \<const0> ;
  assign LOCKSTEP_Master_Out[3149] = \<const0> ;
  assign LOCKSTEP_Master_Out[3150] = \<const0> ;
  assign LOCKSTEP_Master_Out[3151] = \<const0> ;
  assign LOCKSTEP_Master_Out[3152] = \<const0> ;
  assign LOCKSTEP_Master_Out[3153] = \<const0> ;
  assign LOCKSTEP_Master_Out[3154] = \<const0> ;
  assign LOCKSTEP_Master_Out[3155] = \<const0> ;
  assign LOCKSTEP_Master_Out[3156] = \<const0> ;
  assign LOCKSTEP_Master_Out[3157] = \<const0> ;
  assign LOCKSTEP_Master_Out[3158] = \<const0> ;
  assign LOCKSTEP_Master_Out[3159] = \<const0> ;
  assign LOCKSTEP_Master_Out[3160] = \<const0> ;
  assign LOCKSTEP_Master_Out[3161] = \<const0> ;
  assign LOCKSTEP_Master_Out[3162] = \<const0> ;
  assign LOCKSTEP_Master_Out[3163] = \<const0> ;
  assign LOCKSTEP_Master_Out[3164] = \<const0> ;
  assign LOCKSTEP_Master_Out[3165] = \<const0> ;
  assign LOCKSTEP_Master_Out[3166] = \<const0> ;
  assign LOCKSTEP_Master_Out[3167] = \<const0> ;
  assign LOCKSTEP_Master_Out[3168] = \<const0> ;
  assign LOCKSTEP_Master_Out[3169] = \<const0> ;
  assign LOCKSTEP_Master_Out[3170] = \<const0> ;
  assign LOCKSTEP_Master_Out[3171] = \<const0> ;
  assign LOCKSTEP_Master_Out[3172] = \<const0> ;
  assign LOCKSTEP_Master_Out[3173] = \<const0> ;
  assign LOCKSTEP_Master_Out[3174] = \<const0> ;
  assign LOCKSTEP_Master_Out[3175] = \<const0> ;
  assign LOCKSTEP_Master_Out[3176] = \<const0> ;
  assign LOCKSTEP_Master_Out[3177] = \<const0> ;
  assign LOCKSTEP_Master_Out[3178] = \<const0> ;
  assign LOCKSTEP_Master_Out[3179] = \<const0> ;
  assign LOCKSTEP_Master_Out[3180] = \<const0> ;
  assign LOCKSTEP_Master_Out[3181] = \<const0> ;
  assign LOCKSTEP_Master_Out[3182] = \<const0> ;
  assign LOCKSTEP_Master_Out[3183] = \<const0> ;
  assign LOCKSTEP_Master_Out[3184] = \<const0> ;
  assign LOCKSTEP_Master_Out[3185] = \<const0> ;
  assign LOCKSTEP_Master_Out[3186] = \<const0> ;
  assign LOCKSTEP_Master_Out[3187] = \<const0> ;
  assign LOCKSTEP_Master_Out[3188] = \<const0> ;
  assign LOCKSTEP_Master_Out[3189] = \<const0> ;
  assign LOCKSTEP_Master_Out[3190] = \<const0> ;
  assign LOCKSTEP_Master_Out[3191] = \<const0> ;
  assign LOCKSTEP_Master_Out[3192] = \<const0> ;
  assign LOCKSTEP_Master_Out[3193] = \<const0> ;
  assign LOCKSTEP_Master_Out[3194] = \<const0> ;
  assign LOCKSTEP_Master_Out[3195] = \<const0> ;
  assign LOCKSTEP_Master_Out[3196] = \<const0> ;
  assign LOCKSTEP_Master_Out[3197] = \<const0> ;
  assign LOCKSTEP_Master_Out[3198] = \<const0> ;
  assign LOCKSTEP_Master_Out[3199] = \<const0> ;
  assign LOCKSTEP_Master_Out[3200] = \<const0> ;
  assign LOCKSTEP_Master_Out[3201] = \<const0> ;
  assign LOCKSTEP_Master_Out[3202] = \<const0> ;
  assign LOCKSTEP_Master_Out[3203] = \<const0> ;
  assign LOCKSTEP_Master_Out[3204] = \<const0> ;
  assign LOCKSTEP_Master_Out[3205] = \<const0> ;
  assign LOCKSTEP_Master_Out[3206] = \<const0> ;
  assign LOCKSTEP_Master_Out[3207] = \<const0> ;
  assign LOCKSTEP_Master_Out[3208] = \<const0> ;
  assign LOCKSTEP_Master_Out[3209] = \<const0> ;
  assign LOCKSTEP_Master_Out[3210] = \<const0> ;
  assign LOCKSTEP_Master_Out[3211] = \<const0> ;
  assign LOCKSTEP_Master_Out[3212] = \<const0> ;
  assign LOCKSTEP_Master_Out[3213] = \<const0> ;
  assign LOCKSTEP_Master_Out[3214] = \<const0> ;
  assign LOCKSTEP_Master_Out[3215] = \<const0> ;
  assign LOCKSTEP_Master_Out[3216] = \<const0> ;
  assign LOCKSTEP_Master_Out[3217] = \<const0> ;
  assign LOCKSTEP_Master_Out[3218] = \<const0> ;
  assign LOCKSTEP_Master_Out[3219] = \<const0> ;
  assign LOCKSTEP_Master_Out[3220] = \<const0> ;
  assign LOCKSTEP_Master_Out[3221] = \<const0> ;
  assign LOCKSTEP_Master_Out[3222] = \<const0> ;
  assign LOCKSTEP_Master_Out[3223] = \<const0> ;
  assign LOCKSTEP_Master_Out[3224] = \<const0> ;
  assign LOCKSTEP_Master_Out[3225] = \<const0> ;
  assign LOCKSTEP_Master_Out[3226] = \<const0> ;
  assign LOCKSTEP_Master_Out[3227] = \<const0> ;
  assign LOCKSTEP_Master_Out[3228] = \<const0> ;
  assign LOCKSTEP_Master_Out[3229] = \<const0> ;
  assign LOCKSTEP_Master_Out[3230] = \<const0> ;
  assign LOCKSTEP_Master_Out[3231] = \<const0> ;
  assign LOCKSTEP_Master_Out[3232] = \<const0> ;
  assign LOCKSTEP_Master_Out[3233] = \<const0> ;
  assign LOCKSTEP_Master_Out[3234] = \<const0> ;
  assign LOCKSTEP_Master_Out[3235] = \<const0> ;
  assign LOCKSTEP_Master_Out[3236] = \<const0> ;
  assign LOCKSTEP_Master_Out[3237] = \<const0> ;
  assign LOCKSTEP_Master_Out[3238] = \<const0> ;
  assign LOCKSTEP_Master_Out[3239] = \<const0> ;
  assign LOCKSTEP_Master_Out[3240] = \<const0> ;
  assign LOCKSTEP_Master_Out[3241] = \<const0> ;
  assign LOCKSTEP_Master_Out[3242] = \<const0> ;
  assign LOCKSTEP_Master_Out[3243] = \<const0> ;
  assign LOCKSTEP_Master_Out[3244] = \<const0> ;
  assign LOCKSTEP_Master_Out[3245] = \<const0> ;
  assign LOCKSTEP_Master_Out[3246] = \<const0> ;
  assign LOCKSTEP_Master_Out[3247] = \<const0> ;
  assign LOCKSTEP_Master_Out[3248] = \<const0> ;
  assign LOCKSTEP_Master_Out[3249] = \<const0> ;
  assign LOCKSTEP_Master_Out[3250] = \<const0> ;
  assign LOCKSTEP_Master_Out[3251] = \<const0> ;
  assign LOCKSTEP_Master_Out[3252] = \<const0> ;
  assign LOCKSTEP_Master_Out[3253] = \<const0> ;
  assign LOCKSTEP_Master_Out[3254] = \<const0> ;
  assign LOCKSTEP_Master_Out[3255] = \<const0> ;
  assign LOCKSTEP_Master_Out[3256] = \<const0> ;
  assign LOCKSTEP_Master_Out[3257] = \<const0> ;
  assign LOCKSTEP_Master_Out[3258] = \<const0> ;
  assign LOCKSTEP_Master_Out[3259] = \<const0> ;
  assign LOCKSTEP_Master_Out[3260] = \<const0> ;
  assign LOCKSTEP_Master_Out[3261] = \<const0> ;
  assign LOCKSTEP_Master_Out[3262] = \<const0> ;
  assign LOCKSTEP_Master_Out[3263] = \<const0> ;
  assign LOCKSTEP_Master_Out[3264] = \<const0> ;
  assign LOCKSTEP_Master_Out[3265] = \<const0> ;
  assign LOCKSTEP_Master_Out[3266] = \<const0> ;
  assign LOCKSTEP_Master_Out[3267] = \<const0> ;
  assign LOCKSTEP_Master_Out[3268] = \<const0> ;
  assign LOCKSTEP_Master_Out[3269] = \<const0> ;
  assign LOCKSTEP_Master_Out[3270] = \<const0> ;
  assign LOCKSTEP_Master_Out[3271] = \<const0> ;
  assign LOCKSTEP_Master_Out[3272] = \<const0> ;
  assign LOCKSTEP_Master_Out[3273] = \<const0> ;
  assign LOCKSTEP_Master_Out[3274] = \<const0> ;
  assign LOCKSTEP_Master_Out[3275] = \<const0> ;
  assign LOCKSTEP_Master_Out[3276] = \<const0> ;
  assign LOCKSTEP_Master_Out[3277] = \<const0> ;
  assign LOCKSTEP_Master_Out[3278] = \<const0> ;
  assign LOCKSTEP_Master_Out[3279] = \<const0> ;
  assign LOCKSTEP_Master_Out[3280] = \<const0> ;
  assign LOCKSTEP_Master_Out[3281] = \<const0> ;
  assign LOCKSTEP_Master_Out[3282] = \<const0> ;
  assign LOCKSTEP_Master_Out[3283] = \<const0> ;
  assign LOCKSTEP_Master_Out[3284] = \<const0> ;
  assign LOCKSTEP_Master_Out[3285] = \<const0> ;
  assign LOCKSTEP_Master_Out[3286] = \<const0> ;
  assign LOCKSTEP_Master_Out[3287] = \<const0> ;
  assign LOCKSTEP_Master_Out[3288] = \<const0> ;
  assign LOCKSTEP_Master_Out[3289] = \<const0> ;
  assign LOCKSTEP_Master_Out[3290] = \<const0> ;
  assign LOCKSTEP_Master_Out[3291] = \<const0> ;
  assign LOCKSTEP_Master_Out[3292] = \<const0> ;
  assign LOCKSTEP_Master_Out[3293] = \<const0> ;
  assign LOCKSTEP_Master_Out[3294] = \<const0> ;
  assign LOCKSTEP_Master_Out[3295] = \<const0> ;
  assign LOCKSTEP_Master_Out[3296] = \<const0> ;
  assign LOCKSTEP_Master_Out[3297] = \<const0> ;
  assign LOCKSTEP_Master_Out[3298] = \<const0> ;
  assign LOCKSTEP_Master_Out[3299] = \<const0> ;
  assign LOCKSTEP_Master_Out[3300] = \<const0> ;
  assign LOCKSTEP_Master_Out[3301] = \<const0> ;
  assign LOCKSTEP_Master_Out[3302] = \<const0> ;
  assign LOCKSTEP_Master_Out[3303] = \<const0> ;
  assign LOCKSTEP_Master_Out[3304] = \<const0> ;
  assign LOCKSTEP_Master_Out[3305] = \<const0> ;
  assign LOCKSTEP_Master_Out[3306] = \<const0> ;
  assign LOCKSTEP_Master_Out[3307] = \<const0> ;
  assign LOCKSTEP_Master_Out[3308] = \<const0> ;
  assign LOCKSTEP_Master_Out[3309] = \<const0> ;
  assign LOCKSTEP_Master_Out[3310] = \<const0> ;
  assign LOCKSTEP_Master_Out[3311] = \<const0> ;
  assign LOCKSTEP_Master_Out[3312] = \<const0> ;
  assign LOCKSTEP_Master_Out[3313] = \<const0> ;
  assign LOCKSTEP_Master_Out[3314] = \<const0> ;
  assign LOCKSTEP_Master_Out[3315] = \<const0> ;
  assign LOCKSTEP_Master_Out[3316] = \<const0> ;
  assign LOCKSTEP_Master_Out[3317] = \<const0> ;
  assign LOCKSTEP_Master_Out[3318] = \<const0> ;
  assign LOCKSTEP_Master_Out[3319] = \<const0> ;
  assign LOCKSTEP_Master_Out[3320] = \<const0> ;
  assign LOCKSTEP_Master_Out[3321] = \<const0> ;
  assign LOCKSTEP_Master_Out[3322] = \<const0> ;
  assign LOCKSTEP_Master_Out[3323] = \<const0> ;
  assign LOCKSTEP_Master_Out[3324] = \<const0> ;
  assign LOCKSTEP_Master_Out[3325] = \<const0> ;
  assign LOCKSTEP_Master_Out[3326] = \<const0> ;
  assign LOCKSTEP_Master_Out[3327] = \<const0> ;
  assign LOCKSTEP_Master_Out[3328] = \<const0> ;
  assign LOCKSTEP_Master_Out[3329] = \<const0> ;
  assign LOCKSTEP_Master_Out[3330] = \<const0> ;
  assign LOCKSTEP_Master_Out[3331] = \<const0> ;
  assign LOCKSTEP_Master_Out[3332] = \<const0> ;
  assign LOCKSTEP_Master_Out[3333] = \<const0> ;
  assign LOCKSTEP_Master_Out[3334] = \<const0> ;
  assign LOCKSTEP_Master_Out[3335] = \<const0> ;
  assign LOCKSTEP_Master_Out[3336] = \<const0> ;
  assign LOCKSTEP_Master_Out[3337] = \<const0> ;
  assign LOCKSTEP_Master_Out[3338] = \<const0> ;
  assign LOCKSTEP_Master_Out[3339] = \<const0> ;
  assign LOCKSTEP_Master_Out[3340] = \<const0> ;
  assign LOCKSTEP_Master_Out[3341] = \<const0> ;
  assign LOCKSTEP_Master_Out[3342] = \<const0> ;
  assign LOCKSTEP_Master_Out[3343] = \<const0> ;
  assign LOCKSTEP_Master_Out[3344] = \<const0> ;
  assign LOCKSTEP_Master_Out[3345] = \<const0> ;
  assign LOCKSTEP_Master_Out[3346] = \<const0> ;
  assign LOCKSTEP_Master_Out[3347] = \<const0> ;
  assign LOCKSTEP_Master_Out[3348] = \<const0> ;
  assign LOCKSTEP_Master_Out[3349] = \<const0> ;
  assign LOCKSTEP_Master_Out[3350] = \<const0> ;
  assign LOCKSTEP_Master_Out[3351] = \<const0> ;
  assign LOCKSTEP_Master_Out[3352] = \<const0> ;
  assign LOCKSTEP_Master_Out[3353] = \<const0> ;
  assign LOCKSTEP_Master_Out[3354] = \<const0> ;
  assign LOCKSTEP_Master_Out[3355] = \<const0> ;
  assign LOCKSTEP_Master_Out[3356] = \<const0> ;
  assign LOCKSTEP_Master_Out[3357] = \<const0> ;
  assign LOCKSTEP_Master_Out[3358] = \<const0> ;
  assign LOCKSTEP_Master_Out[3359] = \<const0> ;
  assign LOCKSTEP_Master_Out[3360] = \<const0> ;
  assign LOCKSTEP_Master_Out[3361] = \<const0> ;
  assign LOCKSTEP_Master_Out[3362] = \<const0> ;
  assign LOCKSTEP_Master_Out[3363] = \<const0> ;
  assign LOCKSTEP_Master_Out[3364] = \<const0> ;
  assign LOCKSTEP_Master_Out[3365] = \<const0> ;
  assign LOCKSTEP_Master_Out[3366] = \<const0> ;
  assign LOCKSTEP_Master_Out[3367] = \<const0> ;
  assign LOCKSTEP_Master_Out[3368] = \<const0> ;
  assign LOCKSTEP_Master_Out[3369] = \<const0> ;
  assign LOCKSTEP_Master_Out[3370] = \<const0> ;
  assign LOCKSTEP_Master_Out[3371] = \<const0> ;
  assign LOCKSTEP_Master_Out[3372] = \<const0> ;
  assign LOCKSTEP_Master_Out[3373] = \<const0> ;
  assign LOCKSTEP_Master_Out[3374] = \<const0> ;
  assign LOCKSTEP_Master_Out[3375] = \<const0> ;
  assign LOCKSTEP_Master_Out[3376] = \<const0> ;
  assign LOCKSTEP_Master_Out[3377] = \<const0> ;
  assign LOCKSTEP_Master_Out[3378] = \<const0> ;
  assign LOCKSTEP_Master_Out[3379] = \<const0> ;
  assign LOCKSTEP_Master_Out[3380] = \<const0> ;
  assign LOCKSTEP_Master_Out[3381] = \<const0> ;
  assign LOCKSTEP_Master_Out[3382] = \<const0> ;
  assign LOCKSTEP_Master_Out[3383] = \<const0> ;
  assign LOCKSTEP_Master_Out[3384] = \<const0> ;
  assign LOCKSTEP_Master_Out[3385] = \<const0> ;
  assign LOCKSTEP_Master_Out[3386] = \<const0> ;
  assign LOCKSTEP_Master_Out[3387] = \<const0> ;
  assign LOCKSTEP_Master_Out[3388] = \<const0> ;
  assign LOCKSTEP_Master_Out[3389] = \<const0> ;
  assign LOCKSTEP_Master_Out[3390] = \<const0> ;
  assign LOCKSTEP_Master_Out[3391] = \<const0> ;
  assign LOCKSTEP_Master_Out[3392] = \<const0> ;
  assign LOCKSTEP_Master_Out[3393] = \<const0> ;
  assign LOCKSTEP_Master_Out[3394] = \<const0> ;
  assign LOCKSTEP_Master_Out[3395] = \<const0> ;
  assign LOCKSTEP_Master_Out[3396] = \<const0> ;
  assign LOCKSTEP_Master_Out[3397] = \<const0> ;
  assign LOCKSTEP_Master_Out[3398] = \<const0> ;
  assign LOCKSTEP_Master_Out[3399] = \<const0> ;
  assign LOCKSTEP_Master_Out[3400] = \<const0> ;
  assign LOCKSTEP_Master_Out[3401] = \<const0> ;
  assign LOCKSTEP_Master_Out[3402] = \<const0> ;
  assign LOCKSTEP_Master_Out[3403] = \<const0> ;
  assign LOCKSTEP_Master_Out[3404] = \<const0> ;
  assign LOCKSTEP_Master_Out[3405] = \<const0> ;
  assign LOCKSTEP_Master_Out[3406] = \<const0> ;
  assign LOCKSTEP_Master_Out[3407] = \<const0> ;
  assign LOCKSTEP_Master_Out[3408] = \<const0> ;
  assign LOCKSTEP_Master_Out[3409] = \<const0> ;
  assign LOCKSTEP_Master_Out[3410] = \<const0> ;
  assign LOCKSTEP_Master_Out[3411] = \<const0> ;
  assign LOCKSTEP_Master_Out[3412] = \<const0> ;
  assign LOCKSTEP_Master_Out[3413] = \<const0> ;
  assign LOCKSTEP_Master_Out[3414] = \<const0> ;
  assign LOCKSTEP_Master_Out[3415] = \<const0> ;
  assign LOCKSTEP_Master_Out[3416] = \<const0> ;
  assign LOCKSTEP_Master_Out[3417] = \<const0> ;
  assign LOCKSTEP_Master_Out[3418] = \<const0> ;
  assign LOCKSTEP_Master_Out[3419] = \<const0> ;
  assign LOCKSTEP_Master_Out[3420] = \<const0> ;
  assign LOCKSTEP_Master_Out[3421] = \<const0> ;
  assign LOCKSTEP_Master_Out[3422] = \<const0> ;
  assign LOCKSTEP_Master_Out[3423] = \<const0> ;
  assign LOCKSTEP_Master_Out[3424] = \<const0> ;
  assign LOCKSTEP_Master_Out[3425] = \<const0> ;
  assign LOCKSTEP_Master_Out[3426] = \<const0> ;
  assign LOCKSTEP_Master_Out[3427] = \<const0> ;
  assign LOCKSTEP_Master_Out[3428] = \<const0> ;
  assign LOCKSTEP_Master_Out[3429] = \<const0> ;
  assign LOCKSTEP_Master_Out[3430] = \<const0> ;
  assign LOCKSTEP_Master_Out[3431] = \<const0> ;
  assign LOCKSTEP_Master_Out[3432] = \<const0> ;
  assign LOCKSTEP_Master_Out[3433] = \<const0> ;
  assign LOCKSTEP_Master_Out[3434] = \<const0> ;
  assign LOCKSTEP_Master_Out[3435] = \<const0> ;
  assign LOCKSTEP_Master_Out[3436] = \<const0> ;
  assign LOCKSTEP_Master_Out[3437] = \<const0> ;
  assign LOCKSTEP_Master_Out[3438] = \<const0> ;
  assign LOCKSTEP_Master_Out[3439] = \<const0> ;
  assign LOCKSTEP_Master_Out[3440] = \<const0> ;
  assign LOCKSTEP_Master_Out[3441] = \<const0> ;
  assign LOCKSTEP_Master_Out[3442] = \<const0> ;
  assign LOCKSTEP_Master_Out[3443] = \<const0> ;
  assign LOCKSTEP_Master_Out[3444] = \<const0> ;
  assign LOCKSTEP_Master_Out[3445] = \<const0> ;
  assign LOCKSTEP_Master_Out[3446] = \<const0> ;
  assign LOCKSTEP_Master_Out[3447] = \<const0> ;
  assign LOCKSTEP_Master_Out[3448] = \<const0> ;
  assign LOCKSTEP_Master_Out[3449] = \<const0> ;
  assign LOCKSTEP_Master_Out[3450] = \<const0> ;
  assign LOCKSTEP_Master_Out[3451] = \<const0> ;
  assign LOCKSTEP_Master_Out[3452] = \<const0> ;
  assign LOCKSTEP_Master_Out[3453] = \<const0> ;
  assign LOCKSTEP_Master_Out[3454] = \<const0> ;
  assign LOCKSTEP_Master_Out[3455] = \<const0> ;
  assign LOCKSTEP_Master_Out[3456] = \<const0> ;
  assign LOCKSTEP_Master_Out[3457] = \<const0> ;
  assign LOCKSTEP_Master_Out[3458] = \<const0> ;
  assign LOCKSTEP_Master_Out[3459] = \<const0> ;
  assign LOCKSTEP_Master_Out[3460] = \<const0> ;
  assign LOCKSTEP_Master_Out[3461] = \<const0> ;
  assign LOCKSTEP_Master_Out[3462] = \<const0> ;
  assign LOCKSTEP_Master_Out[3463] = \<const0> ;
  assign LOCKSTEP_Master_Out[3464] = \<const0> ;
  assign LOCKSTEP_Master_Out[3465] = \<const0> ;
  assign LOCKSTEP_Master_Out[3466] = \<const0> ;
  assign LOCKSTEP_Master_Out[3467] = \<const0> ;
  assign LOCKSTEP_Master_Out[3468] = \<const0> ;
  assign LOCKSTEP_Master_Out[3469] = \<const0> ;
  assign LOCKSTEP_Master_Out[3470] = \<const0> ;
  assign LOCKSTEP_Master_Out[3471] = \<const0> ;
  assign LOCKSTEP_Master_Out[3472] = \<const0> ;
  assign LOCKSTEP_Master_Out[3473] = \<const0> ;
  assign LOCKSTEP_Master_Out[3474] = \<const0> ;
  assign LOCKSTEP_Master_Out[3475] = \<const0> ;
  assign LOCKSTEP_Master_Out[3476] = \<const0> ;
  assign LOCKSTEP_Master_Out[3477] = \<const0> ;
  assign LOCKSTEP_Master_Out[3478] = \<const0> ;
  assign LOCKSTEP_Master_Out[3479] = \<const0> ;
  assign LOCKSTEP_Master_Out[3480] = \<const0> ;
  assign LOCKSTEP_Master_Out[3481] = \<const0> ;
  assign LOCKSTEP_Master_Out[3482] = \<const0> ;
  assign LOCKSTEP_Master_Out[3483] = \<const0> ;
  assign LOCKSTEP_Master_Out[3484] = \<const0> ;
  assign LOCKSTEP_Master_Out[3485] = \<const0> ;
  assign LOCKSTEP_Master_Out[3486] = \<const0> ;
  assign LOCKSTEP_Master_Out[3487] = \<const0> ;
  assign LOCKSTEP_Master_Out[3488] = \<const0> ;
  assign LOCKSTEP_Master_Out[3489] = \<const0> ;
  assign LOCKSTEP_Master_Out[3490] = \<const0> ;
  assign LOCKSTEP_Master_Out[3491] = \<const0> ;
  assign LOCKSTEP_Master_Out[3492] = \<const0> ;
  assign LOCKSTEP_Master_Out[3493] = \<const0> ;
  assign LOCKSTEP_Master_Out[3494] = \<const0> ;
  assign LOCKSTEP_Master_Out[3495] = \<const0> ;
  assign LOCKSTEP_Master_Out[3496] = \<const0> ;
  assign LOCKSTEP_Master_Out[3497] = \<const0> ;
  assign LOCKSTEP_Master_Out[3498] = \<const0> ;
  assign LOCKSTEP_Master_Out[3499] = \<const0> ;
  assign LOCKSTEP_Master_Out[3500] = \<const0> ;
  assign LOCKSTEP_Master_Out[3501] = \<const0> ;
  assign LOCKSTEP_Master_Out[3502] = \<const0> ;
  assign LOCKSTEP_Master_Out[3503] = \<const0> ;
  assign LOCKSTEP_Master_Out[3504] = \<const0> ;
  assign LOCKSTEP_Master_Out[3505] = \<const0> ;
  assign LOCKSTEP_Master_Out[3506] = \<const0> ;
  assign LOCKSTEP_Master_Out[3507] = \<const0> ;
  assign LOCKSTEP_Master_Out[3508] = \<const0> ;
  assign LOCKSTEP_Master_Out[3509] = \<const0> ;
  assign LOCKSTEP_Master_Out[3510] = \<const0> ;
  assign LOCKSTEP_Master_Out[3511] = \<const0> ;
  assign LOCKSTEP_Master_Out[3512] = \<const0> ;
  assign LOCKSTEP_Master_Out[3513] = \<const0> ;
  assign LOCKSTEP_Master_Out[3514] = \<const0> ;
  assign LOCKSTEP_Master_Out[3515] = \<const0> ;
  assign LOCKSTEP_Master_Out[3516] = \<const0> ;
  assign LOCKSTEP_Master_Out[3517] = \<const0> ;
  assign LOCKSTEP_Master_Out[3518] = \<const0> ;
  assign LOCKSTEP_Master_Out[3519] = \<const0> ;
  assign LOCKSTEP_Master_Out[3520] = \<const0> ;
  assign LOCKSTEP_Master_Out[3521] = \<const0> ;
  assign LOCKSTEP_Master_Out[3522] = \<const0> ;
  assign LOCKSTEP_Master_Out[3523] = \<const0> ;
  assign LOCKSTEP_Master_Out[3524] = \<const0> ;
  assign LOCKSTEP_Master_Out[3525] = \<const0> ;
  assign LOCKSTEP_Master_Out[3526] = \<const0> ;
  assign LOCKSTEP_Master_Out[3527] = \<const0> ;
  assign LOCKSTEP_Master_Out[3528] = \<const0> ;
  assign LOCKSTEP_Master_Out[3529] = \<const0> ;
  assign LOCKSTEP_Master_Out[3530] = \<const0> ;
  assign LOCKSTEP_Master_Out[3531] = \<const0> ;
  assign LOCKSTEP_Master_Out[3532] = \<const0> ;
  assign LOCKSTEP_Master_Out[3533] = \<const0> ;
  assign LOCKSTEP_Master_Out[3534] = \<const0> ;
  assign LOCKSTEP_Master_Out[3535] = \<const0> ;
  assign LOCKSTEP_Master_Out[3536] = \<const0> ;
  assign LOCKSTEP_Master_Out[3537] = \<const0> ;
  assign LOCKSTEP_Master_Out[3538] = \<const0> ;
  assign LOCKSTEP_Master_Out[3539] = \<const0> ;
  assign LOCKSTEP_Master_Out[3540] = \<const0> ;
  assign LOCKSTEP_Master_Out[3541] = \<const0> ;
  assign LOCKSTEP_Master_Out[3542] = \<const0> ;
  assign LOCKSTEP_Master_Out[3543] = \<const0> ;
  assign LOCKSTEP_Master_Out[3544] = \<const0> ;
  assign LOCKSTEP_Master_Out[3545] = \<const0> ;
  assign LOCKSTEP_Master_Out[3546] = \<const0> ;
  assign LOCKSTEP_Master_Out[3547] = \<const0> ;
  assign LOCKSTEP_Master_Out[3548] = \<const0> ;
  assign LOCKSTEP_Master_Out[3549] = \<const0> ;
  assign LOCKSTEP_Master_Out[3550] = \<const0> ;
  assign LOCKSTEP_Master_Out[3551] = \<const0> ;
  assign LOCKSTEP_Master_Out[3552] = \<const0> ;
  assign LOCKSTEP_Master_Out[3553] = \<const0> ;
  assign LOCKSTEP_Master_Out[3554] = \<const0> ;
  assign LOCKSTEP_Master_Out[3555] = \<const0> ;
  assign LOCKSTEP_Master_Out[3556] = \<const0> ;
  assign LOCKSTEP_Master_Out[3557] = \<const0> ;
  assign LOCKSTEP_Master_Out[3558] = \<const0> ;
  assign LOCKSTEP_Master_Out[3559] = \<const0> ;
  assign LOCKSTEP_Master_Out[3560] = \<const0> ;
  assign LOCKSTEP_Master_Out[3561] = \<const0> ;
  assign LOCKSTEP_Master_Out[3562] = \<const0> ;
  assign LOCKSTEP_Master_Out[3563] = \<const0> ;
  assign LOCKSTEP_Master_Out[3564] = \<const0> ;
  assign LOCKSTEP_Master_Out[3565] = \<const0> ;
  assign LOCKSTEP_Master_Out[3566] = \<const0> ;
  assign LOCKSTEP_Master_Out[3567] = \<const0> ;
  assign LOCKSTEP_Master_Out[3568] = \<const0> ;
  assign LOCKSTEP_Master_Out[3569] = \<const0> ;
  assign LOCKSTEP_Master_Out[3570] = \<const0> ;
  assign LOCKSTEP_Master_Out[3571] = \<const0> ;
  assign LOCKSTEP_Master_Out[3572] = \<const0> ;
  assign LOCKSTEP_Master_Out[3573] = \<const0> ;
  assign LOCKSTEP_Master_Out[3574] = \<const0> ;
  assign LOCKSTEP_Master_Out[3575] = \<const0> ;
  assign LOCKSTEP_Master_Out[3576] = \<const0> ;
  assign LOCKSTEP_Master_Out[3577] = \<const0> ;
  assign LOCKSTEP_Master_Out[3578] = \<const0> ;
  assign LOCKSTEP_Master_Out[3579] = \<const0> ;
  assign LOCKSTEP_Master_Out[3580] = \<const0> ;
  assign LOCKSTEP_Master_Out[3581] = \<const0> ;
  assign LOCKSTEP_Master_Out[3582] = \<const0> ;
  assign LOCKSTEP_Master_Out[3583] = \<const0> ;
  assign LOCKSTEP_Master_Out[3584] = \<const0> ;
  assign LOCKSTEP_Master_Out[3585] = \<const0> ;
  assign LOCKSTEP_Master_Out[3586] = \<const0> ;
  assign LOCKSTEP_Master_Out[3587] = \<const0> ;
  assign LOCKSTEP_Master_Out[3588] = \<const0> ;
  assign LOCKSTEP_Master_Out[3589] = \<const0> ;
  assign LOCKSTEP_Master_Out[3590] = \<const0> ;
  assign LOCKSTEP_Master_Out[3591] = \<const0> ;
  assign LOCKSTEP_Master_Out[3592] = \<const0> ;
  assign LOCKSTEP_Master_Out[3593] = \<const0> ;
  assign LOCKSTEP_Master_Out[3594] = \<const0> ;
  assign LOCKSTEP_Master_Out[3595] = \<const0> ;
  assign LOCKSTEP_Master_Out[3596] = \<const0> ;
  assign LOCKSTEP_Master_Out[3597] = \<const0> ;
  assign LOCKSTEP_Master_Out[3598] = \<const0> ;
  assign LOCKSTEP_Master_Out[3599] = \<const0> ;
  assign LOCKSTEP_Master_Out[3600] = \<const0> ;
  assign LOCKSTEP_Master_Out[3601] = \<const0> ;
  assign LOCKSTEP_Master_Out[3602] = \<const0> ;
  assign LOCKSTEP_Master_Out[3603] = \<const0> ;
  assign LOCKSTEP_Master_Out[3604] = \<const0> ;
  assign LOCKSTEP_Master_Out[3605] = \<const0> ;
  assign LOCKSTEP_Master_Out[3606] = \<const0> ;
  assign LOCKSTEP_Master_Out[3607] = \<const0> ;
  assign LOCKSTEP_Master_Out[3608] = \<const0> ;
  assign LOCKSTEP_Master_Out[3609] = \<const0> ;
  assign LOCKSTEP_Master_Out[3610] = \<const0> ;
  assign LOCKSTEP_Master_Out[3611] = \<const0> ;
  assign LOCKSTEP_Master_Out[3612] = \<const0> ;
  assign LOCKSTEP_Master_Out[3613] = \<const0> ;
  assign LOCKSTEP_Master_Out[3614] = \<const0> ;
  assign LOCKSTEP_Master_Out[3615] = \<const0> ;
  assign LOCKSTEP_Master_Out[3616] = \<const0> ;
  assign LOCKSTEP_Master_Out[3617] = \<const0> ;
  assign LOCKSTEP_Master_Out[3618] = \<const0> ;
  assign LOCKSTEP_Master_Out[3619] = \<const0> ;
  assign LOCKSTEP_Master_Out[3620] = \<const0> ;
  assign LOCKSTEP_Master_Out[3621] = \<const0> ;
  assign LOCKSTEP_Master_Out[3622] = \<const0> ;
  assign LOCKSTEP_Master_Out[3623] = \<const0> ;
  assign LOCKSTEP_Master_Out[3624] = \<const0> ;
  assign LOCKSTEP_Master_Out[3625] = \<const0> ;
  assign LOCKSTEP_Master_Out[3626] = \<const0> ;
  assign LOCKSTEP_Master_Out[3627] = \<const0> ;
  assign LOCKSTEP_Master_Out[3628] = \<const0> ;
  assign LOCKSTEP_Master_Out[3629] = \<const0> ;
  assign LOCKSTEP_Master_Out[3630] = \<const0> ;
  assign LOCKSTEP_Master_Out[3631] = \<const0> ;
  assign LOCKSTEP_Master_Out[3632] = \<const0> ;
  assign LOCKSTEP_Master_Out[3633] = \<const0> ;
  assign LOCKSTEP_Master_Out[3634] = \<const0> ;
  assign LOCKSTEP_Master_Out[3635] = \<const0> ;
  assign LOCKSTEP_Master_Out[3636] = \<const0> ;
  assign LOCKSTEP_Master_Out[3637] = \<const0> ;
  assign LOCKSTEP_Master_Out[3638] = \<const0> ;
  assign LOCKSTEP_Master_Out[3639] = \<const0> ;
  assign LOCKSTEP_Master_Out[3640] = \<const0> ;
  assign LOCKSTEP_Master_Out[3641] = \<const0> ;
  assign LOCKSTEP_Master_Out[3642] = \<const0> ;
  assign LOCKSTEP_Master_Out[3643] = \<const0> ;
  assign LOCKSTEP_Master_Out[3644] = \<const0> ;
  assign LOCKSTEP_Master_Out[3645] = \<const0> ;
  assign LOCKSTEP_Master_Out[3646] = \<const0> ;
  assign LOCKSTEP_Master_Out[3647] = \<const0> ;
  assign LOCKSTEP_Master_Out[3648] = \<const0> ;
  assign LOCKSTEP_Master_Out[3649] = \<const0> ;
  assign LOCKSTEP_Master_Out[3650] = \<const0> ;
  assign LOCKSTEP_Master_Out[3651] = \<const0> ;
  assign LOCKSTEP_Master_Out[3652] = \<const0> ;
  assign LOCKSTEP_Master_Out[3653] = \<const0> ;
  assign LOCKSTEP_Master_Out[3654] = \<const0> ;
  assign LOCKSTEP_Master_Out[3655] = \<const0> ;
  assign LOCKSTEP_Master_Out[3656] = \<const0> ;
  assign LOCKSTEP_Master_Out[3657] = \<const0> ;
  assign LOCKSTEP_Master_Out[3658] = \<const0> ;
  assign LOCKSTEP_Master_Out[3659] = \<const0> ;
  assign LOCKSTEP_Master_Out[3660] = \<const0> ;
  assign LOCKSTEP_Master_Out[3661] = \<const0> ;
  assign LOCKSTEP_Master_Out[3662] = \<const0> ;
  assign LOCKSTEP_Master_Out[3663] = \<const0> ;
  assign LOCKSTEP_Master_Out[3664] = \<const0> ;
  assign LOCKSTEP_Master_Out[3665] = \<const0> ;
  assign LOCKSTEP_Master_Out[3666] = \<const0> ;
  assign LOCKSTEP_Master_Out[3667] = \<const0> ;
  assign LOCKSTEP_Master_Out[3668] = \<const0> ;
  assign LOCKSTEP_Master_Out[3669] = \<const0> ;
  assign LOCKSTEP_Master_Out[3670] = \<const0> ;
  assign LOCKSTEP_Master_Out[3671] = \<const0> ;
  assign LOCKSTEP_Master_Out[3672] = \<const0> ;
  assign LOCKSTEP_Master_Out[3673] = \<const0> ;
  assign LOCKSTEP_Master_Out[3674] = \<const0> ;
  assign LOCKSTEP_Master_Out[3675] = \<const0> ;
  assign LOCKSTEP_Master_Out[3676] = \<const0> ;
  assign LOCKSTEP_Master_Out[3677] = \<const0> ;
  assign LOCKSTEP_Master_Out[3678] = \<const0> ;
  assign LOCKSTEP_Master_Out[3679] = \<const0> ;
  assign LOCKSTEP_Master_Out[3680] = \<const0> ;
  assign LOCKSTEP_Master_Out[3681] = \<const0> ;
  assign LOCKSTEP_Master_Out[3682] = \<const0> ;
  assign LOCKSTEP_Master_Out[3683] = \<const0> ;
  assign LOCKSTEP_Master_Out[3684] = \<const0> ;
  assign LOCKSTEP_Master_Out[3685] = \<const0> ;
  assign LOCKSTEP_Master_Out[3686] = \<const0> ;
  assign LOCKSTEP_Master_Out[3687] = \<const0> ;
  assign LOCKSTEP_Master_Out[3688] = \<const0> ;
  assign LOCKSTEP_Master_Out[3689] = \<const0> ;
  assign LOCKSTEP_Master_Out[3690] = \<const0> ;
  assign LOCKSTEP_Master_Out[3691] = \<const0> ;
  assign LOCKSTEP_Master_Out[3692] = \<const0> ;
  assign LOCKSTEP_Master_Out[3693] = \<const0> ;
  assign LOCKSTEP_Master_Out[3694] = \<const0> ;
  assign LOCKSTEP_Master_Out[3695] = \<const0> ;
  assign LOCKSTEP_Master_Out[3696] = \<const0> ;
  assign LOCKSTEP_Master_Out[3697] = \<const0> ;
  assign LOCKSTEP_Master_Out[3698] = \<const0> ;
  assign LOCKSTEP_Master_Out[3699] = \<const0> ;
  assign LOCKSTEP_Master_Out[3700] = \<const0> ;
  assign LOCKSTEP_Master_Out[3701] = \<const0> ;
  assign LOCKSTEP_Master_Out[3702] = \<const0> ;
  assign LOCKSTEP_Master_Out[3703] = \<const0> ;
  assign LOCKSTEP_Master_Out[3704] = \<const0> ;
  assign LOCKSTEP_Master_Out[3705] = \<const0> ;
  assign LOCKSTEP_Master_Out[3706] = \<const0> ;
  assign LOCKSTEP_Master_Out[3707] = \<const0> ;
  assign LOCKSTEP_Master_Out[3708] = \<const0> ;
  assign LOCKSTEP_Master_Out[3709] = \<const0> ;
  assign LOCKSTEP_Master_Out[3710] = \<const0> ;
  assign LOCKSTEP_Master_Out[3711] = \<const0> ;
  assign LOCKSTEP_Master_Out[3712] = \<const0> ;
  assign LOCKSTEP_Master_Out[3713] = \<const0> ;
  assign LOCKSTEP_Master_Out[3714] = \<const0> ;
  assign LOCKSTEP_Master_Out[3715] = \<const0> ;
  assign LOCKSTEP_Master_Out[3716] = \<const0> ;
  assign LOCKSTEP_Master_Out[3717] = \<const0> ;
  assign LOCKSTEP_Master_Out[3718] = \<const0> ;
  assign LOCKSTEP_Master_Out[3719] = \<const0> ;
  assign LOCKSTEP_Master_Out[3720] = \<const0> ;
  assign LOCKSTEP_Master_Out[3721] = \<const0> ;
  assign LOCKSTEP_Master_Out[3722] = \<const0> ;
  assign LOCKSTEP_Master_Out[3723] = \<const0> ;
  assign LOCKSTEP_Master_Out[3724] = \<const0> ;
  assign LOCKSTEP_Master_Out[3725] = \<const0> ;
  assign LOCKSTEP_Master_Out[3726] = \<const0> ;
  assign LOCKSTEP_Master_Out[3727] = \<const0> ;
  assign LOCKSTEP_Master_Out[3728] = \<const0> ;
  assign LOCKSTEP_Master_Out[3729] = \<const0> ;
  assign LOCKSTEP_Master_Out[3730] = \<const0> ;
  assign LOCKSTEP_Master_Out[3731] = \<const0> ;
  assign LOCKSTEP_Master_Out[3732] = \<const0> ;
  assign LOCKSTEP_Master_Out[3733] = \<const0> ;
  assign LOCKSTEP_Master_Out[3734] = \<const0> ;
  assign LOCKSTEP_Master_Out[3735] = \<const0> ;
  assign LOCKSTEP_Master_Out[3736] = \<const0> ;
  assign LOCKSTEP_Master_Out[3737] = \<const0> ;
  assign LOCKSTEP_Master_Out[3738] = \<const0> ;
  assign LOCKSTEP_Master_Out[3739] = \<const0> ;
  assign LOCKSTEP_Master_Out[3740] = \<const0> ;
  assign LOCKSTEP_Master_Out[3741] = \<const0> ;
  assign LOCKSTEP_Master_Out[3742] = \<const0> ;
  assign LOCKSTEP_Master_Out[3743] = \<const0> ;
  assign LOCKSTEP_Master_Out[3744] = \<const0> ;
  assign LOCKSTEP_Master_Out[3745] = \<const0> ;
  assign LOCKSTEP_Master_Out[3746] = \<const0> ;
  assign LOCKSTEP_Master_Out[3747] = \<const0> ;
  assign LOCKSTEP_Master_Out[3748] = \<const0> ;
  assign LOCKSTEP_Master_Out[3749] = \<const0> ;
  assign LOCKSTEP_Master_Out[3750] = \<const0> ;
  assign LOCKSTEP_Master_Out[3751] = \<const0> ;
  assign LOCKSTEP_Master_Out[3752] = \<const0> ;
  assign LOCKSTEP_Master_Out[3753] = \<const0> ;
  assign LOCKSTEP_Master_Out[3754] = \<const0> ;
  assign LOCKSTEP_Master_Out[3755] = \<const0> ;
  assign LOCKSTEP_Master_Out[3756] = \<const0> ;
  assign LOCKSTEP_Master_Out[3757] = \<const0> ;
  assign LOCKSTEP_Master_Out[3758] = \<const0> ;
  assign LOCKSTEP_Master_Out[3759] = \<const0> ;
  assign LOCKSTEP_Master_Out[3760] = \<const0> ;
  assign LOCKSTEP_Master_Out[3761] = \<const0> ;
  assign LOCKSTEP_Master_Out[3762] = \<const0> ;
  assign LOCKSTEP_Master_Out[3763] = \<const0> ;
  assign LOCKSTEP_Master_Out[3764] = \<const0> ;
  assign LOCKSTEP_Master_Out[3765] = \<const0> ;
  assign LOCKSTEP_Master_Out[3766] = \<const0> ;
  assign LOCKSTEP_Master_Out[3767] = \<const0> ;
  assign LOCKSTEP_Master_Out[3768] = \<const0> ;
  assign LOCKSTEP_Master_Out[3769] = \<const0> ;
  assign LOCKSTEP_Master_Out[3770] = \<const0> ;
  assign LOCKSTEP_Master_Out[3771] = \<const0> ;
  assign LOCKSTEP_Master_Out[3772] = \<const0> ;
  assign LOCKSTEP_Master_Out[3773] = \<const0> ;
  assign LOCKSTEP_Master_Out[3774] = \<const0> ;
  assign LOCKSTEP_Master_Out[3775] = \<const0> ;
  assign LOCKSTEP_Master_Out[3776] = \<const0> ;
  assign LOCKSTEP_Master_Out[3777] = \<const0> ;
  assign LOCKSTEP_Master_Out[3778] = \<const0> ;
  assign LOCKSTEP_Master_Out[3779] = \<const0> ;
  assign LOCKSTEP_Master_Out[3780] = \<const0> ;
  assign LOCKSTEP_Master_Out[3781] = \<const0> ;
  assign LOCKSTEP_Master_Out[3782] = \<const0> ;
  assign LOCKSTEP_Master_Out[3783] = \<const0> ;
  assign LOCKSTEP_Master_Out[3784] = \<const0> ;
  assign LOCKSTEP_Master_Out[3785] = \<const0> ;
  assign LOCKSTEP_Master_Out[3786] = \<const0> ;
  assign LOCKSTEP_Master_Out[3787] = \<const0> ;
  assign LOCKSTEP_Master_Out[3788] = \<const0> ;
  assign LOCKSTEP_Master_Out[3789] = \<const0> ;
  assign LOCKSTEP_Master_Out[3790] = \<const0> ;
  assign LOCKSTEP_Master_Out[3791] = \<const0> ;
  assign LOCKSTEP_Master_Out[3792] = \<const0> ;
  assign LOCKSTEP_Master_Out[3793] = \<const0> ;
  assign LOCKSTEP_Master_Out[3794] = \<const0> ;
  assign LOCKSTEP_Master_Out[3795] = \<const0> ;
  assign LOCKSTEP_Master_Out[3796] = \<const0> ;
  assign LOCKSTEP_Master_Out[3797] = \<const0> ;
  assign LOCKSTEP_Master_Out[3798] = \<const0> ;
  assign LOCKSTEP_Master_Out[3799] = \<const0> ;
  assign LOCKSTEP_Master_Out[3800] = \<const0> ;
  assign LOCKSTEP_Master_Out[3801] = \<const0> ;
  assign LOCKSTEP_Master_Out[3802] = \<const0> ;
  assign LOCKSTEP_Master_Out[3803] = \<const0> ;
  assign LOCKSTEP_Master_Out[3804] = \<const0> ;
  assign LOCKSTEP_Master_Out[3805] = \<const0> ;
  assign LOCKSTEP_Master_Out[3806] = \<const0> ;
  assign LOCKSTEP_Master_Out[3807] = \<const0> ;
  assign LOCKSTEP_Master_Out[3808] = \<const0> ;
  assign LOCKSTEP_Master_Out[3809] = \<const0> ;
  assign LOCKSTEP_Master_Out[3810] = \<const0> ;
  assign LOCKSTEP_Master_Out[3811] = \<const0> ;
  assign LOCKSTEP_Master_Out[3812] = \<const0> ;
  assign LOCKSTEP_Master_Out[3813] = \<const0> ;
  assign LOCKSTEP_Master_Out[3814] = \<const0> ;
  assign LOCKSTEP_Master_Out[3815] = \<const0> ;
  assign LOCKSTEP_Master_Out[3816] = \<const0> ;
  assign LOCKSTEP_Master_Out[3817] = \<const0> ;
  assign LOCKSTEP_Master_Out[3818] = \<const0> ;
  assign LOCKSTEP_Master_Out[3819] = \<const0> ;
  assign LOCKSTEP_Master_Out[3820] = \<const0> ;
  assign LOCKSTEP_Master_Out[3821] = \<const0> ;
  assign LOCKSTEP_Master_Out[3822] = \<const0> ;
  assign LOCKSTEP_Master_Out[3823] = \<const0> ;
  assign LOCKSTEP_Master_Out[3824] = \<const0> ;
  assign LOCKSTEP_Master_Out[3825] = \<const0> ;
  assign LOCKSTEP_Master_Out[3826] = \<const0> ;
  assign LOCKSTEP_Master_Out[3827] = \<const0> ;
  assign LOCKSTEP_Master_Out[3828] = \<const0> ;
  assign LOCKSTEP_Master_Out[3829] = \<const0> ;
  assign LOCKSTEP_Master_Out[3830] = \<const0> ;
  assign LOCKSTEP_Master_Out[3831] = \<const0> ;
  assign LOCKSTEP_Master_Out[3832] = \<const0> ;
  assign LOCKSTEP_Master_Out[3833] = \<const0> ;
  assign LOCKSTEP_Master_Out[3834] = \<const0> ;
  assign LOCKSTEP_Master_Out[3835] = \<const0> ;
  assign LOCKSTEP_Master_Out[3836] = \<const0> ;
  assign LOCKSTEP_Master_Out[3837] = \<const0> ;
  assign LOCKSTEP_Master_Out[3838] = \<const0> ;
  assign LOCKSTEP_Master_Out[3839] = \<const0> ;
  assign LOCKSTEP_Master_Out[3840] = \<const0> ;
  assign LOCKSTEP_Master_Out[3841] = \<const0> ;
  assign LOCKSTEP_Master_Out[3842] = \<const0> ;
  assign LOCKSTEP_Master_Out[3843] = \<const0> ;
  assign LOCKSTEP_Master_Out[3844] = \<const0> ;
  assign LOCKSTEP_Master_Out[3845] = \<const0> ;
  assign LOCKSTEP_Master_Out[3846] = \<const0> ;
  assign LOCKSTEP_Master_Out[3847] = \<const0> ;
  assign LOCKSTEP_Master_Out[3848] = \<const0> ;
  assign LOCKSTEP_Master_Out[3849] = \<const0> ;
  assign LOCKSTEP_Master_Out[3850] = \<const0> ;
  assign LOCKSTEP_Master_Out[3851] = \<const0> ;
  assign LOCKSTEP_Master_Out[3852] = \<const0> ;
  assign LOCKSTEP_Master_Out[3853] = \<const0> ;
  assign LOCKSTEP_Master_Out[3854] = \<const0> ;
  assign LOCKSTEP_Master_Out[3855] = \<const0> ;
  assign LOCKSTEP_Master_Out[3856] = \<const0> ;
  assign LOCKSTEP_Master_Out[3857] = \<const0> ;
  assign LOCKSTEP_Master_Out[3858] = \<const0> ;
  assign LOCKSTEP_Master_Out[3859] = \<const0> ;
  assign LOCKSTEP_Master_Out[3860] = \<const0> ;
  assign LOCKSTEP_Master_Out[3861] = \<const0> ;
  assign LOCKSTEP_Master_Out[3862] = \<const0> ;
  assign LOCKSTEP_Master_Out[3863] = \<const0> ;
  assign LOCKSTEP_Master_Out[3864] = \<const0> ;
  assign LOCKSTEP_Master_Out[3865] = \<const0> ;
  assign LOCKSTEP_Master_Out[3866] = \<const0> ;
  assign LOCKSTEP_Master_Out[3867] = \<const0> ;
  assign LOCKSTEP_Master_Out[3868] = \<const0> ;
  assign LOCKSTEP_Master_Out[3869] = \<const0> ;
  assign LOCKSTEP_Master_Out[3870] = \<const0> ;
  assign LOCKSTEP_Master_Out[3871] = \<const0> ;
  assign LOCKSTEP_Master_Out[3872] = \<const0> ;
  assign LOCKSTEP_Master_Out[3873] = \<const0> ;
  assign LOCKSTEP_Master_Out[3874] = \<const0> ;
  assign LOCKSTEP_Master_Out[3875] = \<const0> ;
  assign LOCKSTEP_Master_Out[3876] = \<const0> ;
  assign LOCKSTEP_Master_Out[3877] = \<const0> ;
  assign LOCKSTEP_Master_Out[3878] = \<const0> ;
  assign LOCKSTEP_Master_Out[3879] = \<const0> ;
  assign LOCKSTEP_Master_Out[3880] = \<const0> ;
  assign LOCKSTEP_Master_Out[3881] = \<const0> ;
  assign LOCKSTEP_Master_Out[3882] = \<const0> ;
  assign LOCKSTEP_Master_Out[3883] = \<const0> ;
  assign LOCKSTEP_Master_Out[3884] = \<const0> ;
  assign LOCKSTEP_Master_Out[3885] = \<const0> ;
  assign LOCKSTEP_Master_Out[3886] = \<const0> ;
  assign LOCKSTEP_Master_Out[3887] = \<const0> ;
  assign LOCKSTEP_Master_Out[3888] = \<const0> ;
  assign LOCKSTEP_Master_Out[3889] = \<const0> ;
  assign LOCKSTEP_Master_Out[3890] = \<const0> ;
  assign LOCKSTEP_Master_Out[3891] = \<const0> ;
  assign LOCKSTEP_Master_Out[3892] = \<const0> ;
  assign LOCKSTEP_Master_Out[3893] = \<const0> ;
  assign LOCKSTEP_Master_Out[3894] = \<const0> ;
  assign LOCKSTEP_Master_Out[3895] = \<const0> ;
  assign LOCKSTEP_Master_Out[3896] = \<const0> ;
  assign LOCKSTEP_Master_Out[3897] = \<const0> ;
  assign LOCKSTEP_Master_Out[3898] = \<const0> ;
  assign LOCKSTEP_Master_Out[3899] = \<const0> ;
  assign LOCKSTEP_Master_Out[3900] = \<const0> ;
  assign LOCKSTEP_Master_Out[3901] = \<const0> ;
  assign LOCKSTEP_Master_Out[3902] = \<const0> ;
  assign LOCKSTEP_Master_Out[3903] = \<const0> ;
  assign LOCKSTEP_Master_Out[3904] = \<const0> ;
  assign LOCKSTEP_Master_Out[3905] = \<const0> ;
  assign LOCKSTEP_Master_Out[3906] = \<const0> ;
  assign LOCKSTEP_Master_Out[3907] = \<const0> ;
  assign LOCKSTEP_Master_Out[3908] = \<const0> ;
  assign LOCKSTEP_Master_Out[3909] = \<const0> ;
  assign LOCKSTEP_Master_Out[3910] = \<const0> ;
  assign LOCKSTEP_Master_Out[3911] = \<const0> ;
  assign LOCKSTEP_Master_Out[3912] = \<const0> ;
  assign LOCKSTEP_Master_Out[3913] = \<const0> ;
  assign LOCKSTEP_Master_Out[3914] = \<const0> ;
  assign LOCKSTEP_Master_Out[3915] = \<const0> ;
  assign LOCKSTEP_Master_Out[3916] = \<const0> ;
  assign LOCKSTEP_Master_Out[3917] = \<const0> ;
  assign LOCKSTEP_Master_Out[3918] = \<const0> ;
  assign LOCKSTEP_Master_Out[3919] = \<const0> ;
  assign LOCKSTEP_Master_Out[3920] = \<const0> ;
  assign LOCKSTEP_Master_Out[3921] = \<const0> ;
  assign LOCKSTEP_Master_Out[3922] = \<const0> ;
  assign LOCKSTEP_Master_Out[3923] = \<const0> ;
  assign LOCKSTEP_Master_Out[3924] = \<const0> ;
  assign LOCKSTEP_Master_Out[3925] = \<const0> ;
  assign LOCKSTEP_Master_Out[3926] = \<const0> ;
  assign LOCKSTEP_Master_Out[3927] = \<const0> ;
  assign LOCKSTEP_Master_Out[3928] = \<const0> ;
  assign LOCKSTEP_Master_Out[3929] = \<const0> ;
  assign LOCKSTEP_Master_Out[3930] = \<const0> ;
  assign LOCKSTEP_Master_Out[3931] = \<const0> ;
  assign LOCKSTEP_Master_Out[3932] = \<const0> ;
  assign LOCKSTEP_Master_Out[3933] = \<const0> ;
  assign LOCKSTEP_Master_Out[3934] = \<const0> ;
  assign LOCKSTEP_Master_Out[3935] = \<const0> ;
  assign LOCKSTEP_Master_Out[3936] = \<const0> ;
  assign LOCKSTEP_Master_Out[3937] = \<const0> ;
  assign LOCKSTEP_Master_Out[3938] = \<const0> ;
  assign LOCKSTEP_Master_Out[3939] = \<const0> ;
  assign LOCKSTEP_Master_Out[3940] = \<const0> ;
  assign LOCKSTEP_Master_Out[3941] = \<const0> ;
  assign LOCKSTEP_Master_Out[3942] = \<const0> ;
  assign LOCKSTEP_Master_Out[3943] = \<const0> ;
  assign LOCKSTEP_Master_Out[3944] = \<const0> ;
  assign LOCKSTEP_Master_Out[3945] = \<const0> ;
  assign LOCKSTEP_Master_Out[3946] = \<const0> ;
  assign LOCKSTEP_Master_Out[3947] = \<const0> ;
  assign LOCKSTEP_Master_Out[3948] = \<const0> ;
  assign LOCKSTEP_Master_Out[3949] = \<const0> ;
  assign LOCKSTEP_Master_Out[3950] = \<const0> ;
  assign LOCKSTEP_Master_Out[3951] = \<const0> ;
  assign LOCKSTEP_Master_Out[3952] = \<const0> ;
  assign LOCKSTEP_Master_Out[3953] = \<const0> ;
  assign LOCKSTEP_Master_Out[3954] = \<const0> ;
  assign LOCKSTEP_Master_Out[3955] = \<const0> ;
  assign LOCKSTEP_Master_Out[3956] = \<const0> ;
  assign LOCKSTEP_Master_Out[3957] = \<const0> ;
  assign LOCKSTEP_Master_Out[3958] = \<const0> ;
  assign LOCKSTEP_Master_Out[3959] = \<const0> ;
  assign LOCKSTEP_Master_Out[3960] = \<const0> ;
  assign LOCKSTEP_Master_Out[3961] = \<const0> ;
  assign LOCKSTEP_Master_Out[3962] = \<const0> ;
  assign LOCKSTEP_Master_Out[3963] = \<const0> ;
  assign LOCKSTEP_Master_Out[3964] = \<const0> ;
  assign LOCKSTEP_Master_Out[3965] = \<const0> ;
  assign LOCKSTEP_Master_Out[3966] = \<const0> ;
  assign LOCKSTEP_Master_Out[3967] = \<const0> ;
  assign LOCKSTEP_Master_Out[3968] = \<const0> ;
  assign LOCKSTEP_Master_Out[3969] = \<const0> ;
  assign LOCKSTEP_Master_Out[3970] = \<const0> ;
  assign LOCKSTEP_Master_Out[3971] = \<const0> ;
  assign LOCKSTEP_Master_Out[3972] = \<const0> ;
  assign LOCKSTEP_Master_Out[3973] = \<const0> ;
  assign LOCKSTEP_Master_Out[3974] = \<const0> ;
  assign LOCKSTEP_Master_Out[3975] = \<const0> ;
  assign LOCKSTEP_Master_Out[3976] = \<const0> ;
  assign LOCKSTEP_Master_Out[3977] = \<const0> ;
  assign LOCKSTEP_Master_Out[3978] = \<const0> ;
  assign LOCKSTEP_Master_Out[3979] = \<const0> ;
  assign LOCKSTEP_Master_Out[3980] = \<const0> ;
  assign LOCKSTEP_Master_Out[3981] = \<const0> ;
  assign LOCKSTEP_Master_Out[3982] = \<const0> ;
  assign LOCKSTEP_Master_Out[3983] = \<const0> ;
  assign LOCKSTEP_Master_Out[3984] = \<const0> ;
  assign LOCKSTEP_Master_Out[3985] = \<const0> ;
  assign LOCKSTEP_Master_Out[3986] = \<const0> ;
  assign LOCKSTEP_Master_Out[3987] = \<const0> ;
  assign LOCKSTEP_Master_Out[3988] = \<const0> ;
  assign LOCKSTEP_Master_Out[3989] = \<const0> ;
  assign LOCKSTEP_Master_Out[3990] = \<const0> ;
  assign LOCKSTEP_Master_Out[3991] = \<const0> ;
  assign LOCKSTEP_Master_Out[3992] = \<const0> ;
  assign LOCKSTEP_Master_Out[3993] = \<const0> ;
  assign LOCKSTEP_Master_Out[3994] = \<const0> ;
  assign LOCKSTEP_Master_Out[3995] = \<const0> ;
  assign LOCKSTEP_Master_Out[3996] = \<const0> ;
  assign LOCKSTEP_Master_Out[3997] = \<const0> ;
  assign LOCKSTEP_Master_Out[3998] = \<const0> ;
  assign LOCKSTEP_Master_Out[3999] = \<const0> ;
  assign LOCKSTEP_Master_Out[4000] = \<const0> ;
  assign LOCKSTEP_Master_Out[4001] = \<const0> ;
  assign LOCKSTEP_Master_Out[4002] = \<const0> ;
  assign LOCKSTEP_Master_Out[4003] = \<const0> ;
  assign LOCKSTEP_Master_Out[4004] = \<const0> ;
  assign LOCKSTEP_Master_Out[4005] = \<const0> ;
  assign LOCKSTEP_Master_Out[4006] = \<const0> ;
  assign LOCKSTEP_Master_Out[4007] = \<const0> ;
  assign LOCKSTEP_Master_Out[4008] = \<const0> ;
  assign LOCKSTEP_Master_Out[4009] = \<const0> ;
  assign LOCKSTEP_Master_Out[4010] = \<const0> ;
  assign LOCKSTEP_Master_Out[4011] = \<const0> ;
  assign LOCKSTEP_Master_Out[4012] = \<const0> ;
  assign LOCKSTEP_Master_Out[4013] = \<const0> ;
  assign LOCKSTEP_Master_Out[4014] = \<const0> ;
  assign LOCKSTEP_Master_Out[4015] = \<const0> ;
  assign LOCKSTEP_Master_Out[4016] = \<const0> ;
  assign LOCKSTEP_Master_Out[4017] = \<const0> ;
  assign LOCKSTEP_Master_Out[4018] = \<const0> ;
  assign LOCKSTEP_Master_Out[4019] = \<const0> ;
  assign LOCKSTEP_Master_Out[4020] = \<const0> ;
  assign LOCKSTEP_Master_Out[4021] = \<const0> ;
  assign LOCKSTEP_Master_Out[4022] = \<const0> ;
  assign LOCKSTEP_Master_Out[4023] = \<const0> ;
  assign LOCKSTEP_Master_Out[4024] = \<const0> ;
  assign LOCKSTEP_Master_Out[4025] = \<const0> ;
  assign LOCKSTEP_Master_Out[4026] = \<const0> ;
  assign LOCKSTEP_Master_Out[4027] = \<const0> ;
  assign LOCKSTEP_Master_Out[4028] = \<const0> ;
  assign LOCKSTEP_Master_Out[4029] = \<const0> ;
  assign LOCKSTEP_Master_Out[4030] = \<const0> ;
  assign LOCKSTEP_Master_Out[4031] = \<const0> ;
  assign LOCKSTEP_Master_Out[4032] = \<const0> ;
  assign LOCKSTEP_Master_Out[4033] = \<const0> ;
  assign LOCKSTEP_Master_Out[4034] = \<const0> ;
  assign LOCKSTEP_Master_Out[4035] = \<const0> ;
  assign LOCKSTEP_Master_Out[4036] = \<const0> ;
  assign LOCKSTEP_Master_Out[4037] = \<const0> ;
  assign LOCKSTEP_Master_Out[4038] = \<const0> ;
  assign LOCKSTEP_Master_Out[4039] = \<const0> ;
  assign LOCKSTEP_Master_Out[4040] = \<const0> ;
  assign LOCKSTEP_Master_Out[4041] = \<const0> ;
  assign LOCKSTEP_Master_Out[4042] = \<const0> ;
  assign LOCKSTEP_Master_Out[4043] = \<const0> ;
  assign LOCKSTEP_Master_Out[4044] = \<const0> ;
  assign LOCKSTEP_Master_Out[4045] = \<const0> ;
  assign LOCKSTEP_Master_Out[4046] = \<const0> ;
  assign LOCKSTEP_Master_Out[4047] = \<const0> ;
  assign LOCKSTEP_Master_Out[4048] = \<const0> ;
  assign LOCKSTEP_Master_Out[4049] = \<const0> ;
  assign LOCKSTEP_Master_Out[4050] = \<const0> ;
  assign LOCKSTEP_Master_Out[4051] = \<const0> ;
  assign LOCKSTEP_Master_Out[4052] = \<const0> ;
  assign LOCKSTEP_Master_Out[4053] = \<const0> ;
  assign LOCKSTEP_Master_Out[4054] = \<const0> ;
  assign LOCKSTEP_Master_Out[4055] = \<const0> ;
  assign LOCKSTEP_Master_Out[4056] = \<const0> ;
  assign LOCKSTEP_Master_Out[4057] = \<const0> ;
  assign LOCKSTEP_Master_Out[4058] = \<const0> ;
  assign LOCKSTEP_Master_Out[4059] = \<const0> ;
  assign LOCKSTEP_Master_Out[4060] = \<const0> ;
  assign LOCKSTEP_Master_Out[4061] = \<const0> ;
  assign LOCKSTEP_Master_Out[4062] = \<const0> ;
  assign LOCKSTEP_Master_Out[4063] = \<const0> ;
  assign LOCKSTEP_Master_Out[4064] = \<const0> ;
  assign LOCKSTEP_Master_Out[4065] = \<const0> ;
  assign LOCKSTEP_Master_Out[4066] = \<const0> ;
  assign LOCKSTEP_Master_Out[4067] = \<const0> ;
  assign LOCKSTEP_Master_Out[4068] = \<const0> ;
  assign LOCKSTEP_Master_Out[4069] = \<const0> ;
  assign LOCKSTEP_Master_Out[4070] = \<const0> ;
  assign LOCKSTEP_Master_Out[4071] = \<const0> ;
  assign LOCKSTEP_Master_Out[4072] = \<const0> ;
  assign LOCKSTEP_Master_Out[4073] = \<const0> ;
  assign LOCKSTEP_Master_Out[4074] = \<const0> ;
  assign LOCKSTEP_Master_Out[4075] = \<const0> ;
  assign LOCKSTEP_Master_Out[4076] = \<const0> ;
  assign LOCKSTEP_Master_Out[4077] = \<const0> ;
  assign LOCKSTEP_Master_Out[4078] = \<const0> ;
  assign LOCKSTEP_Master_Out[4079] = \<const0> ;
  assign LOCKSTEP_Master_Out[4080] = \<const0> ;
  assign LOCKSTEP_Master_Out[4081] = \<const0> ;
  assign LOCKSTEP_Master_Out[4082] = \<const0> ;
  assign LOCKSTEP_Master_Out[4083] = \<const0> ;
  assign LOCKSTEP_Master_Out[4084] = \<const0> ;
  assign LOCKSTEP_Master_Out[4085] = \<const0> ;
  assign LOCKSTEP_Master_Out[4086] = \<const0> ;
  assign LOCKSTEP_Master_Out[4087] = \<const0> ;
  assign LOCKSTEP_Master_Out[4088] = \<const0> ;
  assign LOCKSTEP_Master_Out[4089] = \<const0> ;
  assign LOCKSTEP_Master_Out[4090] = \<const0> ;
  assign LOCKSTEP_Master_Out[4091] = \<const0> ;
  assign LOCKSTEP_Master_Out[4092] = \<const0> ;
  assign LOCKSTEP_Master_Out[4093] = \<const0> ;
  assign LOCKSTEP_Master_Out[4094] = \<const0> ;
  assign LOCKSTEP_Master_Out[4095] = \<const0> ;
  assign LOCKSTEP_Out[0] = \^LOCKSTEP_Out [3228];
  assign LOCKSTEP_Out[1] = \<const0> ;
  assign LOCKSTEP_Out[2:35] = \^LOCKSTEP_Out [2:35];
  assign LOCKSTEP_Out[36] = \<const0> ;
  assign LOCKSTEP_Out[37] = \<const0> ;
  assign LOCKSTEP_Out[38] = \<const0> ;
  assign LOCKSTEP_Out[39] = \<const0> ;
  assign LOCKSTEP_Out[40] = \<const0> ;
  assign LOCKSTEP_Out[41] = \<const0> ;
  assign LOCKSTEP_Out[42] = \<const0> ;
  assign LOCKSTEP_Out[43] = \<const0> ;
  assign LOCKSTEP_Out[44] = \<const0> ;
  assign LOCKSTEP_Out[45] = \<const0> ;
  assign LOCKSTEP_Out[46] = \<const0> ;
  assign LOCKSTEP_Out[47] = \<const0> ;
  assign LOCKSTEP_Out[48] = \<const0> ;
  assign LOCKSTEP_Out[49] = \<const0> ;
  assign LOCKSTEP_Out[50] = \<const0> ;
  assign LOCKSTEP_Out[51] = \<const0> ;
  assign LOCKSTEP_Out[52] = \<const0> ;
  assign LOCKSTEP_Out[53] = \<const0> ;
  assign LOCKSTEP_Out[54] = \<const0> ;
  assign LOCKSTEP_Out[55] = \<const0> ;
  assign LOCKSTEP_Out[56] = \<const0> ;
  assign LOCKSTEP_Out[57] = \<const0> ;
  assign LOCKSTEP_Out[58] = \<const0> ;
  assign LOCKSTEP_Out[59] = \<const0> ;
  assign LOCKSTEP_Out[60] = \<const0> ;
  assign LOCKSTEP_Out[61] = \<const0> ;
  assign LOCKSTEP_Out[62] = \<const0> ;
  assign LOCKSTEP_Out[63] = \<const0> ;
  assign LOCKSTEP_Out[64] = \<const0> ;
  assign LOCKSTEP_Out[65] = \<const0> ;
  assign LOCKSTEP_Out[66] = \<const0> ;
  assign LOCKSTEP_Out[67] = \<const0> ;
  assign LOCKSTEP_Out[68:99] = \^LOCKSTEP_Out [68:99];
  assign LOCKSTEP_Out[100] = \<const0> ;
  assign LOCKSTEP_Out[101] = \<const0> ;
  assign LOCKSTEP_Out[102] = \<const0> ;
  assign LOCKSTEP_Out[103] = \<const0> ;
  assign LOCKSTEP_Out[104] = \<const0> ;
  assign LOCKSTEP_Out[105] = \<const0> ;
  assign LOCKSTEP_Out[106] = \<const0> ;
  assign LOCKSTEP_Out[107] = \<const0> ;
  assign LOCKSTEP_Out[108] = \<const0> ;
  assign LOCKSTEP_Out[109] = \<const0> ;
  assign LOCKSTEP_Out[110] = \<const0> ;
  assign LOCKSTEP_Out[111] = \<const0> ;
  assign LOCKSTEP_Out[112] = \<const0> ;
  assign LOCKSTEP_Out[113] = \<const0> ;
  assign LOCKSTEP_Out[114] = \<const0> ;
  assign LOCKSTEP_Out[115] = \<const0> ;
  assign LOCKSTEP_Out[116] = \<const0> ;
  assign LOCKSTEP_Out[117] = \<const0> ;
  assign LOCKSTEP_Out[118] = \<const0> ;
  assign LOCKSTEP_Out[119] = \<const0> ;
  assign LOCKSTEP_Out[120] = \<const0> ;
  assign LOCKSTEP_Out[121] = \<const0> ;
  assign LOCKSTEP_Out[122] = \<const0> ;
  assign LOCKSTEP_Out[123] = \<const0> ;
  assign LOCKSTEP_Out[124] = \<const0> ;
  assign LOCKSTEP_Out[125] = \<const0> ;
  assign LOCKSTEP_Out[126] = \<const0> ;
  assign LOCKSTEP_Out[127] = \<const0> ;
  assign LOCKSTEP_Out[128] = \<const0> ;
  assign LOCKSTEP_Out[129] = \<const0> ;
  assign LOCKSTEP_Out[130] = \<const0> ;
  assign LOCKSTEP_Out[131] = \<const0> ;
  assign LOCKSTEP_Out[132:163] = \^LOCKSTEP_Out [132:163];
  assign LOCKSTEP_Out[164] = \<const0> ;
  assign LOCKSTEP_Out[165] = \<const0> ;
  assign LOCKSTEP_Out[166] = \<const0> ;
  assign LOCKSTEP_Out[167] = \<const0> ;
  assign LOCKSTEP_Out[168] = \<const0> ;
  assign LOCKSTEP_Out[169] = \<const0> ;
  assign LOCKSTEP_Out[170] = \<const0> ;
  assign LOCKSTEP_Out[171] = \<const0> ;
  assign LOCKSTEP_Out[172] = \<const0> ;
  assign LOCKSTEP_Out[173] = \<const0> ;
  assign LOCKSTEP_Out[174] = \<const0> ;
  assign LOCKSTEP_Out[175] = \<const0> ;
  assign LOCKSTEP_Out[176] = \<const0> ;
  assign LOCKSTEP_Out[177] = \<const0> ;
  assign LOCKSTEP_Out[178] = \<const0> ;
  assign LOCKSTEP_Out[179] = \<const0> ;
  assign LOCKSTEP_Out[180] = \<const0> ;
  assign LOCKSTEP_Out[181] = \<const0> ;
  assign LOCKSTEP_Out[182] = \<const0> ;
  assign LOCKSTEP_Out[183] = \<const0> ;
  assign LOCKSTEP_Out[184] = \<const0> ;
  assign LOCKSTEP_Out[185] = \<const0> ;
  assign LOCKSTEP_Out[186] = \<const0> ;
  assign LOCKSTEP_Out[187] = \<const0> ;
  assign LOCKSTEP_Out[188] = \<const0> ;
  assign LOCKSTEP_Out[189] = \<const0> ;
  assign LOCKSTEP_Out[190] = \<const0> ;
  assign LOCKSTEP_Out[191] = \<const0> ;
  assign LOCKSTEP_Out[192] = \<const0> ;
  assign LOCKSTEP_Out[193] = \<const0> ;
  assign LOCKSTEP_Out[194] = \<const0> ;
  assign LOCKSTEP_Out[195] = \<const0> ;
  assign LOCKSTEP_Out[196:202] = \^LOCKSTEP_Out [196:202];
  assign LOCKSTEP_Out[203] = \<const0> ;
  assign LOCKSTEP_Out[204] = \<const0> ;
  assign LOCKSTEP_Out[205] = \<const0> ;
  assign LOCKSTEP_Out[206] = \<const0> ;
  assign LOCKSTEP_Out[207] = \<const0> ;
  assign LOCKSTEP_Out[208] = \<const0> ;
  assign LOCKSTEP_Out[209] = \<const0> ;
  assign LOCKSTEP_Out[210] = \<const0> ;
  assign LOCKSTEP_Out[211] = \<const0> ;
  assign LOCKSTEP_Out[212] = \<const0> ;
  assign LOCKSTEP_Out[213] = \<const0> ;
  assign LOCKSTEP_Out[214] = \<const0> ;
  assign LOCKSTEP_Out[215] = \<const0> ;
  assign LOCKSTEP_Out[216] = \<const0> ;
  assign LOCKSTEP_Out[217] = \<const0> ;
  assign LOCKSTEP_Out[218] = \<const0> ;
  assign LOCKSTEP_Out[219] = \<const0> ;
  assign LOCKSTEP_Out[220] = \<const0> ;
  assign LOCKSTEP_Out[221] = \<const0> ;
  assign LOCKSTEP_Out[222] = \<const0> ;
  assign LOCKSTEP_Out[223] = \<const0> ;
  assign LOCKSTEP_Out[224] = \<const0> ;
  assign LOCKSTEP_Out[225] = \<const0> ;
  assign LOCKSTEP_Out[226] = \<const0> ;
  assign LOCKSTEP_Out[227] = \<const0> ;
  assign LOCKSTEP_Out[228] = \<const0> ;
  assign LOCKSTEP_Out[229] = \<const0> ;
  assign LOCKSTEP_Out[230] = \<const0> ;
  assign LOCKSTEP_Out[231] = \<const0> ;
  assign LOCKSTEP_Out[232] = \<const0> ;
  assign LOCKSTEP_Out[233] = \<const0> ;
  assign LOCKSTEP_Out[234] = \<const0> ;
  assign LOCKSTEP_Out[235] = \<const0> ;
  assign LOCKSTEP_Out[236] = \<const0> ;
  assign LOCKSTEP_Out[237] = \<const0> ;
  assign LOCKSTEP_Out[238] = \<const0> ;
  assign LOCKSTEP_Out[239] = \<const0> ;
  assign LOCKSTEP_Out[240] = \<const0> ;
  assign LOCKSTEP_Out[241] = \<const0> ;
  assign LOCKSTEP_Out[242] = \<const0> ;
  assign LOCKSTEP_Out[243] = \<const0> ;
  assign LOCKSTEP_Out[244] = \<const0> ;
  assign LOCKSTEP_Out[245] = \<const0> ;
  assign LOCKSTEP_Out[246] = \<const0> ;
  assign LOCKSTEP_Out[247] = \<const0> ;
  assign LOCKSTEP_Out[248] = \<const0> ;
  assign LOCKSTEP_Out[249] = \<const0> ;
  assign LOCKSTEP_Out[250] = \<const0> ;
  assign LOCKSTEP_Out[251] = \<const0> ;
  assign LOCKSTEP_Out[252] = \<const0> ;
  assign LOCKSTEP_Out[253] = \<const0> ;
  assign LOCKSTEP_Out[254] = \<const0> ;
  assign LOCKSTEP_Out[255] = \<const0> ;
  assign LOCKSTEP_Out[256] = \<const0> ;
  assign LOCKSTEP_Out[257] = \<const0> ;
  assign LOCKSTEP_Out[258] = \<const0> ;
  assign LOCKSTEP_Out[259] = \<const0> ;
  assign LOCKSTEP_Out[260] = \<const0> ;
  assign LOCKSTEP_Out[261] = \<const0> ;
  assign LOCKSTEP_Out[262] = \<const0> ;
  assign LOCKSTEP_Out[263] = \<const0> ;
  assign LOCKSTEP_Out[264] = \<const0> ;
  assign LOCKSTEP_Out[265] = \<const0> ;
  assign LOCKSTEP_Out[266] = \<const0> ;
  assign LOCKSTEP_Out[267] = \<const0> ;
  assign LOCKSTEP_Out[268] = \<const0> ;
  assign LOCKSTEP_Out[269] = \<const0> ;
  assign LOCKSTEP_Out[270] = \<const0> ;
  assign LOCKSTEP_Out[271] = \<const0> ;
  assign LOCKSTEP_Out[272] = \<const0> ;
  assign LOCKSTEP_Out[273] = \<const0> ;
  assign LOCKSTEP_Out[274] = \<const0> ;
  assign LOCKSTEP_Out[275] = \<const0> ;
  assign LOCKSTEP_Out[276] = \<const0> ;
  assign LOCKSTEP_Out[277] = \<const0> ;
  assign LOCKSTEP_Out[278] = \<const0> ;
  assign LOCKSTEP_Out[279] = \<const0> ;
  assign LOCKSTEP_Out[280] = \<const0> ;
  assign LOCKSTEP_Out[281] = \<const0> ;
  assign LOCKSTEP_Out[282] = \<const0> ;
  assign LOCKSTEP_Out[283] = \<const0> ;
  assign LOCKSTEP_Out[284] = \<const0> ;
  assign LOCKSTEP_Out[285] = \<const0> ;
  assign LOCKSTEP_Out[286] = \<const0> ;
  assign LOCKSTEP_Out[287] = \<const0> ;
  assign LOCKSTEP_Out[288] = \<const0> ;
  assign LOCKSTEP_Out[289] = \<const0> ;
  assign LOCKSTEP_Out[290] = \<const0> ;
  assign LOCKSTEP_Out[291] = \<const0> ;
  assign LOCKSTEP_Out[292] = \<const0> ;
  assign LOCKSTEP_Out[293] = \<const0> ;
  assign LOCKSTEP_Out[294] = \<const0> ;
  assign LOCKSTEP_Out[295] = \<const0> ;
  assign LOCKSTEP_Out[296] = \<const0> ;
  assign LOCKSTEP_Out[297] = \<const0> ;
  assign LOCKSTEP_Out[298] = \<const0> ;
  assign LOCKSTEP_Out[299] = \<const0> ;
  assign LOCKSTEP_Out[300] = \<const0> ;
  assign LOCKSTEP_Out[301] = \<const0> ;
  assign LOCKSTEP_Out[302] = \<const0> ;
  assign LOCKSTEP_Out[303] = \<const0> ;
  assign LOCKSTEP_Out[304] = \<const0> ;
  assign LOCKSTEP_Out[305] = \<const0> ;
  assign LOCKSTEP_Out[306] = \<const0> ;
  assign LOCKSTEP_Out[307] = \<const0> ;
  assign LOCKSTEP_Out[308] = \<const0> ;
  assign LOCKSTEP_Out[309] = \<const0> ;
  assign LOCKSTEP_Out[310] = \<const0> ;
  assign LOCKSTEP_Out[311] = \<const0> ;
  assign LOCKSTEP_Out[312] = \<const0> ;
  assign LOCKSTEP_Out[313] = \<const0> ;
  assign LOCKSTEP_Out[314] = \<const0> ;
  assign LOCKSTEP_Out[315] = \<const0> ;
  assign LOCKSTEP_Out[316] = \<const0> ;
  assign LOCKSTEP_Out[317] = \<const0> ;
  assign LOCKSTEP_Out[318] = \<const0> ;
  assign LOCKSTEP_Out[319] = \<const0> ;
  assign LOCKSTEP_Out[320] = \<const0> ;
  assign LOCKSTEP_Out[321] = \<const0> ;
  assign LOCKSTEP_Out[322] = \<const0> ;
  assign LOCKSTEP_Out[323] = \<const0> ;
  assign LOCKSTEP_Out[324] = \<const0> ;
  assign LOCKSTEP_Out[325] = \<const0> ;
  assign LOCKSTEP_Out[326] = \<const0> ;
  assign LOCKSTEP_Out[327] = \<const0> ;
  assign LOCKSTEP_Out[328] = \<const0> ;
  assign LOCKSTEP_Out[329] = \<const0> ;
  assign LOCKSTEP_Out[330] = \<const0> ;
  assign LOCKSTEP_Out[331] = \<const0> ;
  assign LOCKSTEP_Out[332] = \<const0> ;
  assign LOCKSTEP_Out[333] = \<const0> ;
  assign LOCKSTEP_Out[334] = \<const0> ;
  assign LOCKSTEP_Out[335] = \<const0> ;
  assign LOCKSTEP_Out[336] = \<const0> ;
  assign LOCKSTEP_Out[337] = \<const0> ;
  assign LOCKSTEP_Out[338] = \<const0> ;
  assign LOCKSTEP_Out[339] = \<const0> ;
  assign LOCKSTEP_Out[340] = \<const0> ;
  assign LOCKSTEP_Out[341] = \<const0> ;
  assign LOCKSTEP_Out[342] = \<const0> ;
  assign LOCKSTEP_Out[343] = \<const0> ;
  assign LOCKSTEP_Out[344] = \<const0> ;
  assign LOCKSTEP_Out[345] = \<const0> ;
  assign LOCKSTEP_Out[346] = \<const0> ;
  assign LOCKSTEP_Out[347] = \<const0> ;
  assign LOCKSTEP_Out[348] = \<const0> ;
  assign LOCKSTEP_Out[349] = \<const0> ;
  assign LOCKSTEP_Out[350] = \<const0> ;
  assign LOCKSTEP_Out[351] = \<const0> ;
  assign LOCKSTEP_Out[352] = \<const0> ;
  assign LOCKSTEP_Out[353] = \<const0> ;
  assign LOCKSTEP_Out[354] = \<const0> ;
  assign LOCKSTEP_Out[355] = \<const0> ;
  assign LOCKSTEP_Out[356] = \<const0> ;
  assign LOCKSTEP_Out[357] = \<const0> ;
  assign LOCKSTEP_Out[358] = \<const0> ;
  assign LOCKSTEP_Out[359] = \<const0> ;
  assign LOCKSTEP_Out[360] = \<const0> ;
  assign LOCKSTEP_Out[361] = \<const0> ;
  assign LOCKSTEP_Out[362] = \<const0> ;
  assign LOCKSTEP_Out[363] = \<const0> ;
  assign LOCKSTEP_Out[364] = \<const0> ;
  assign LOCKSTEP_Out[365] = \<const0> ;
  assign LOCKSTEP_Out[366] = \<const0> ;
  assign LOCKSTEP_Out[367] = \<const0> ;
  assign LOCKSTEP_Out[368] = \<const0> ;
  assign LOCKSTEP_Out[369] = \<const0> ;
  assign LOCKSTEP_Out[370] = \<const0> ;
  assign LOCKSTEP_Out[371] = \<const0> ;
  assign LOCKSTEP_Out[372] = \<const0> ;
  assign LOCKSTEP_Out[373] = \<const0> ;
  assign LOCKSTEP_Out[374] = \<const0> ;
  assign LOCKSTEP_Out[375] = \<const0> ;
  assign LOCKSTEP_Out[376] = \<const0> ;
  assign LOCKSTEP_Out[377] = \<const0> ;
  assign LOCKSTEP_Out[378] = \<const0> ;
  assign LOCKSTEP_Out[379] = \<const0> ;
  assign LOCKSTEP_Out[380] = \<const0> ;
  assign LOCKSTEP_Out[381] = \<const0> ;
  assign LOCKSTEP_Out[382] = \<const0> ;
  assign LOCKSTEP_Out[383] = \<const0> ;
  assign LOCKSTEP_Out[384] = \<const0> ;
  assign LOCKSTEP_Out[385] = \<const0> ;
  assign LOCKSTEP_Out[386] = \<const0> ;
  assign LOCKSTEP_Out[387] = \<const0> ;
  assign LOCKSTEP_Out[388] = \<const0> ;
  assign LOCKSTEP_Out[389] = \<const0> ;
  assign LOCKSTEP_Out[390] = \<const0> ;
  assign LOCKSTEP_Out[391] = \<const0> ;
  assign LOCKSTEP_Out[392] = \<const0> ;
  assign LOCKSTEP_Out[393] = \<const0> ;
  assign LOCKSTEP_Out[394] = \<const0> ;
  assign LOCKSTEP_Out[395] = \<const0> ;
  assign LOCKSTEP_Out[396] = \<const0> ;
  assign LOCKSTEP_Out[397] = \<const0> ;
  assign LOCKSTEP_Out[398] = \<const0> ;
  assign LOCKSTEP_Out[399] = \<const0> ;
  assign LOCKSTEP_Out[400] = \<const0> ;
  assign LOCKSTEP_Out[401] = \<const0> ;
  assign LOCKSTEP_Out[402] = \<const0> ;
  assign LOCKSTEP_Out[403] = \<const0> ;
  assign LOCKSTEP_Out[404] = \<const0> ;
  assign LOCKSTEP_Out[405] = \<const0> ;
  assign LOCKSTEP_Out[406] = \<const0> ;
  assign LOCKSTEP_Out[407] = \<const0> ;
  assign LOCKSTEP_Out[408] = \<const0> ;
  assign LOCKSTEP_Out[409] = \<const0> ;
  assign LOCKSTEP_Out[410] = \<const0> ;
  assign LOCKSTEP_Out[411] = \<const0> ;
  assign LOCKSTEP_Out[412] = \<const0> ;
  assign LOCKSTEP_Out[413] = \<const0> ;
  assign LOCKSTEP_Out[414] = \<const0> ;
  assign LOCKSTEP_Out[415] = \<const0> ;
  assign LOCKSTEP_Out[416] = \<const0> ;
  assign LOCKSTEP_Out[417] = \<const0> ;
  assign LOCKSTEP_Out[418] = \<const0> ;
  assign LOCKSTEP_Out[419] = \<const0> ;
  assign LOCKSTEP_Out[420] = \<const0> ;
  assign LOCKSTEP_Out[421] = \<const0> ;
  assign LOCKSTEP_Out[422] = \<const0> ;
  assign LOCKSTEP_Out[423] = \<const0> ;
  assign LOCKSTEP_Out[424] = \<const0> ;
  assign LOCKSTEP_Out[425] = \<const0> ;
  assign LOCKSTEP_Out[426] = \<const0> ;
  assign LOCKSTEP_Out[427] = \<const0> ;
  assign LOCKSTEP_Out[428] = \<const0> ;
  assign LOCKSTEP_Out[429] = \<const0> ;
  assign LOCKSTEP_Out[430] = \<const0> ;
  assign LOCKSTEP_Out[431] = \<const0> ;
  assign LOCKSTEP_Out[432] = \<const0> ;
  assign LOCKSTEP_Out[433] = \<const0> ;
  assign LOCKSTEP_Out[434] = \<const0> ;
  assign LOCKSTEP_Out[435] = \<const0> ;
  assign LOCKSTEP_Out[436] = \<const0> ;
  assign LOCKSTEP_Out[437] = \<const0> ;
  assign LOCKSTEP_Out[438] = \<const0> ;
  assign LOCKSTEP_Out[439] = \<const0> ;
  assign LOCKSTEP_Out[440] = \<const0> ;
  assign LOCKSTEP_Out[441] = \<const0> ;
  assign LOCKSTEP_Out[442] = \<const0> ;
  assign LOCKSTEP_Out[443] = \<const0> ;
  assign LOCKSTEP_Out[444] = \<const0> ;
  assign LOCKSTEP_Out[445] = \<const0> ;
  assign LOCKSTEP_Out[446] = \<const0> ;
  assign LOCKSTEP_Out[447] = \<const0> ;
  assign LOCKSTEP_Out[448] = \<const0> ;
  assign LOCKSTEP_Out[449] = \<const0> ;
  assign LOCKSTEP_Out[450] = \<const0> ;
  assign LOCKSTEP_Out[451] = \<const0> ;
  assign LOCKSTEP_Out[452] = \<const0> ;
  assign LOCKSTEP_Out[453] = \<const0> ;
  assign LOCKSTEP_Out[454] = \<const0> ;
  assign LOCKSTEP_Out[455] = \<const0> ;
  assign LOCKSTEP_Out[456] = \<const0> ;
  assign LOCKSTEP_Out[457] = \<const0> ;
  assign LOCKSTEP_Out[458] = \<const0> ;
  assign LOCKSTEP_Out[459] = \<const0> ;
  assign LOCKSTEP_Out[460] = \<const0> ;
  assign LOCKSTEP_Out[461] = \<const0> ;
  assign LOCKSTEP_Out[462] = \<const0> ;
  assign LOCKSTEP_Out[463] = \<const0> ;
  assign LOCKSTEP_Out[464] = \<const0> ;
  assign LOCKSTEP_Out[465] = \<const0> ;
  assign LOCKSTEP_Out[466:497] = \^LOCKSTEP_Out [632:663];
  assign LOCKSTEP_Out[498] = \<const0> ;
  assign LOCKSTEP_Out[499] = \<const0> ;
  assign LOCKSTEP_Out[500] = \<const0> ;
  assign LOCKSTEP_Out[501] = \<const0> ;
  assign LOCKSTEP_Out[502] = \<const0> ;
  assign LOCKSTEP_Out[503] = \<const0> ;
  assign LOCKSTEP_Out[504] = \<const0> ;
  assign LOCKSTEP_Out[505] = \<const0> ;
  assign LOCKSTEP_Out[506] = \<const0> ;
  assign LOCKSTEP_Out[507] = \<const0> ;
  assign LOCKSTEP_Out[508] = \<const0> ;
  assign LOCKSTEP_Out[509] = \<const0> ;
  assign LOCKSTEP_Out[510] = \<const0> ;
  assign LOCKSTEP_Out[511] = \<const0> ;
  assign LOCKSTEP_Out[512] = \<const0> ;
  assign LOCKSTEP_Out[513] = \<const0> ;
  assign LOCKSTEP_Out[514] = \<const0> ;
  assign LOCKSTEP_Out[515] = \<const0> ;
  assign LOCKSTEP_Out[516] = \<const0> ;
  assign LOCKSTEP_Out[517] = \<const0> ;
  assign LOCKSTEP_Out[518] = \<const0> ;
  assign LOCKSTEP_Out[519] = \<const0> ;
  assign LOCKSTEP_Out[520] = \<const0> ;
  assign LOCKSTEP_Out[521] = \<const0> ;
  assign LOCKSTEP_Out[522] = \<const0> ;
  assign LOCKSTEP_Out[523] = \<const0> ;
  assign LOCKSTEP_Out[524] = \<const0> ;
  assign LOCKSTEP_Out[525] = \<const0> ;
  assign LOCKSTEP_Out[526] = \<const0> ;
  assign LOCKSTEP_Out[527] = \<const0> ;
  assign LOCKSTEP_Out[528] = \<const0> ;
  assign LOCKSTEP_Out[529] = \<const0> ;
  assign LOCKSTEP_Out[530] = \<const0> ;
  assign LOCKSTEP_Out[531] = \<const0> ;
  assign LOCKSTEP_Out[532] = \<const0> ;
  assign LOCKSTEP_Out[533] = \<const0> ;
  assign LOCKSTEP_Out[534] = \<const0> ;
  assign LOCKSTEP_Out[535] = \<const0> ;
  assign LOCKSTEP_Out[536] = \<const0> ;
  assign LOCKSTEP_Out[537] = \<const0> ;
  assign LOCKSTEP_Out[538] = \<const0> ;
  assign LOCKSTEP_Out[539] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[540] = \<const0> ;
  assign LOCKSTEP_Out[541] = \<const0> ;
  assign LOCKSTEP_Out[542] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[543] = \<const0> ;
  assign LOCKSTEP_Out[544] = \<const0> ;
  assign LOCKSTEP_Out[545] = \<const0> ;
  assign LOCKSTEP_Out[546] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[547] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[548] = \<const0> ;
  assign LOCKSTEP_Out[549] = \<const0> ;
  assign LOCKSTEP_Out[550] = \<const0> ;
  assign LOCKSTEP_Out[551] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[552] = \<const0> ;
  assign LOCKSTEP_Out[553] = \<const0> ;
  assign LOCKSTEP_Out[554] = \<const0> ;
  assign LOCKSTEP_Out[555:587] = \^LOCKSTEP_Out [555:587];
  assign LOCKSTEP_Out[588] = \<const0> ;
  assign LOCKSTEP_Out[589] = \<const0> ;
  assign LOCKSTEP_Out[590] = \<const0> ;
  assign LOCKSTEP_Out[591] = \<const0> ;
  assign LOCKSTEP_Out[592] = \<const0> ;
  assign LOCKSTEP_Out[593] = \<const0> ;
  assign LOCKSTEP_Out[594] = \<const0> ;
  assign LOCKSTEP_Out[595] = \<const0> ;
  assign LOCKSTEP_Out[596] = \<const0> ;
  assign LOCKSTEP_Out[597] = \<const0> ;
  assign LOCKSTEP_Out[598] = \<const0> ;
  assign LOCKSTEP_Out[599] = \<const0> ;
  assign LOCKSTEP_Out[600] = \<const0> ;
  assign LOCKSTEP_Out[601] = \<const0> ;
  assign LOCKSTEP_Out[602] = \<const0> ;
  assign LOCKSTEP_Out[603] = \<const0> ;
  assign LOCKSTEP_Out[604] = \<const0> ;
  assign LOCKSTEP_Out[605] = \<const0> ;
  assign LOCKSTEP_Out[606] = \<const0> ;
  assign LOCKSTEP_Out[607] = \<const0> ;
  assign LOCKSTEP_Out[608] = \<const0> ;
  assign LOCKSTEP_Out[609] = \<const0> ;
  assign LOCKSTEP_Out[610] = \<const0> ;
  assign LOCKSTEP_Out[611] = \<const0> ;
  assign LOCKSTEP_Out[612] = \<const0> ;
  assign LOCKSTEP_Out[613] = \<const0> ;
  assign LOCKSTEP_Out[614] = \<const0> ;
  assign LOCKSTEP_Out[615] = \<const0> ;
  assign LOCKSTEP_Out[616] = \<const0> ;
  assign LOCKSTEP_Out[617] = \<const0> ;
  assign LOCKSTEP_Out[618] = \<const0> ;
  assign LOCKSTEP_Out[619] = \<const0> ;
  assign LOCKSTEP_Out[620:623] = \^LOCKSTEP_Out [620:623];
  assign LOCKSTEP_Out[624] = \<const0> ;
  assign LOCKSTEP_Out[625] = \<const0> ;
  assign LOCKSTEP_Out[626] = \<const0> ;
  assign LOCKSTEP_Out[627] = \<const0> ;
  assign LOCKSTEP_Out[628] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[629] = \^LOCKSTEP_Out [629];
  assign LOCKSTEP_Out[630] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[631] = \<const0> ;
  assign LOCKSTEP_Out[632:663] = \^LOCKSTEP_Out [632:663];
  assign LOCKSTEP_Out[664] = \<const0> ;
  assign LOCKSTEP_Out[665] = \<const0> ;
  assign LOCKSTEP_Out[666] = \<const0> ;
  assign LOCKSTEP_Out[667] = \<const0> ;
  assign LOCKSTEP_Out[668] = \<const0> ;
  assign LOCKSTEP_Out[669] = \<const0> ;
  assign LOCKSTEP_Out[670] = \<const0> ;
  assign LOCKSTEP_Out[671] = \<const0> ;
  assign LOCKSTEP_Out[672] = \<const0> ;
  assign LOCKSTEP_Out[673] = \<const0> ;
  assign LOCKSTEP_Out[674] = \<const0> ;
  assign LOCKSTEP_Out[675] = \<const0> ;
  assign LOCKSTEP_Out[676] = \<const0> ;
  assign LOCKSTEP_Out[677] = \<const0> ;
  assign LOCKSTEP_Out[678] = \<const0> ;
  assign LOCKSTEP_Out[679] = \<const0> ;
  assign LOCKSTEP_Out[680] = \<const0> ;
  assign LOCKSTEP_Out[681] = \<const0> ;
  assign LOCKSTEP_Out[682] = \<const0> ;
  assign LOCKSTEP_Out[683] = \<const0> ;
  assign LOCKSTEP_Out[684] = \<const0> ;
  assign LOCKSTEP_Out[685] = \<const0> ;
  assign LOCKSTEP_Out[686] = \<const0> ;
  assign LOCKSTEP_Out[687] = \<const0> ;
  assign LOCKSTEP_Out[688] = \<const0> ;
  assign LOCKSTEP_Out[689] = \<const0> ;
  assign LOCKSTEP_Out[690] = \<const0> ;
  assign LOCKSTEP_Out[691] = \<const0> ;
  assign LOCKSTEP_Out[692] = \<const0> ;
  assign LOCKSTEP_Out[693] = \<const0> ;
  assign LOCKSTEP_Out[694] = \<const0> ;
  assign LOCKSTEP_Out[695] = \<const0> ;
  assign LOCKSTEP_Out[696] = \<const0> ;
  assign LOCKSTEP_Out[697] = \<const0> ;
  assign LOCKSTEP_Out[698] = \<const0> ;
  assign LOCKSTEP_Out[699] = \<const0> ;
  assign LOCKSTEP_Out[700] = \<const0> ;
  assign LOCKSTEP_Out[701] = \<const0> ;
  assign LOCKSTEP_Out[702] = \<const0> ;
  assign LOCKSTEP_Out[703] = \<const0> ;
  assign LOCKSTEP_Out[704] = \<const0> ;
  assign LOCKSTEP_Out[705] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[706] = \<const0> ;
  assign LOCKSTEP_Out[707] = \<const0> ;
  assign LOCKSTEP_Out[708] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[709] = \<const0> ;
  assign LOCKSTEP_Out[710] = \<const0> ;
  assign LOCKSTEP_Out[711] = \<const0> ;
  assign LOCKSTEP_Out[712] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[713] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[714] = \<const0> ;
  assign LOCKSTEP_Out[715] = \<const0> ;
  assign LOCKSTEP_Out[716] = \<const0> ;
  assign LOCKSTEP_Out[717] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[718] = \<const0> ;
  assign LOCKSTEP_Out[719] = \<const0> ;
  assign LOCKSTEP_Out[720] = \<const0> ;
  assign LOCKSTEP_Out[721] = \^LOCKSTEP_Out [721];
  assign LOCKSTEP_Out[722] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[723] = \<const0> ;
  assign LOCKSTEP_Out[724] = \<const0> ;
  assign LOCKSTEP_Out[725] = \<const0> ;
  assign LOCKSTEP_Out[726] = \<const0> ;
  assign LOCKSTEP_Out[727] = \<const0> ;
  assign LOCKSTEP_Out[728] = \<const0> ;
  assign LOCKSTEP_Out[729] = \<const0> ;
  assign LOCKSTEP_Out[730] = \<const0> ;
  assign LOCKSTEP_Out[731] = \<const0> ;
  assign LOCKSTEP_Out[732] = \<const0> ;
  assign LOCKSTEP_Out[733] = \<const0> ;
  assign LOCKSTEP_Out[734] = \<const0> ;
  assign LOCKSTEP_Out[735] = \<const0> ;
  assign LOCKSTEP_Out[736] = \<const0> ;
  assign LOCKSTEP_Out[737] = \<const0> ;
  assign LOCKSTEP_Out[738] = \<const0> ;
  assign LOCKSTEP_Out[739] = \<const0> ;
  assign LOCKSTEP_Out[740] = \<const0> ;
  assign LOCKSTEP_Out[741] = \<const0> ;
  assign LOCKSTEP_Out[742] = \<const0> ;
  assign LOCKSTEP_Out[743] = \<const0> ;
  assign LOCKSTEP_Out[744] = \<const0> ;
  assign LOCKSTEP_Out[745] = \<const0> ;
  assign LOCKSTEP_Out[746] = \<const0> ;
  assign LOCKSTEP_Out[747] = \<const0> ;
  assign LOCKSTEP_Out[748] = \<const0> ;
  assign LOCKSTEP_Out[749] = \<const0> ;
  assign LOCKSTEP_Out[750] = \<const0> ;
  assign LOCKSTEP_Out[751] = \<const0> ;
  assign LOCKSTEP_Out[752] = \<const0> ;
  assign LOCKSTEP_Out[753] = \<const0> ;
  assign LOCKSTEP_Out[754] = \<const0> ;
  assign LOCKSTEP_Out[755] = \<const0> ;
  assign LOCKSTEP_Out[756] = \<const0> ;
  assign LOCKSTEP_Out[757] = \<const0> ;
  assign LOCKSTEP_Out[758] = \<const0> ;
  assign LOCKSTEP_Out[759] = \<const0> ;
  assign LOCKSTEP_Out[760] = \<const0> ;
  assign LOCKSTEP_Out[761] = \<const0> ;
  assign LOCKSTEP_Out[762] = \<const0> ;
  assign LOCKSTEP_Out[763] = \<const0> ;
  assign LOCKSTEP_Out[764] = \<const0> ;
  assign LOCKSTEP_Out[765] = \<const0> ;
  assign LOCKSTEP_Out[766] = \<const0> ;
  assign LOCKSTEP_Out[767] = \<const0> ;
  assign LOCKSTEP_Out[768] = \<const0> ;
  assign LOCKSTEP_Out[769] = \<const0> ;
  assign LOCKSTEP_Out[770] = \<const0> ;
  assign LOCKSTEP_Out[771] = \<const0> ;
  assign LOCKSTEP_Out[772] = \<const0> ;
  assign LOCKSTEP_Out[773] = \<const0> ;
  assign LOCKSTEP_Out[774] = \<const0> ;
  assign LOCKSTEP_Out[775] = \<const0> ;
  assign LOCKSTEP_Out[776] = \<const0> ;
  assign LOCKSTEP_Out[777] = \<const0> ;
  assign LOCKSTEP_Out[778] = \<const0> ;
  assign LOCKSTEP_Out[779] = \<const0> ;
  assign LOCKSTEP_Out[780] = \<const0> ;
  assign LOCKSTEP_Out[781] = \<const0> ;
  assign LOCKSTEP_Out[782] = \<const0> ;
  assign LOCKSTEP_Out[783] = \<const0> ;
  assign LOCKSTEP_Out[784] = \<const0> ;
  assign LOCKSTEP_Out[785] = \<const0> ;
  assign LOCKSTEP_Out[786] = \<const0> ;
  assign LOCKSTEP_Out[787] = \<const0> ;
  assign LOCKSTEP_Out[788] = \<const0> ;
  assign LOCKSTEP_Out[789] = \<const0> ;
  assign LOCKSTEP_Out[790] = \<const0> ;
  assign LOCKSTEP_Out[791] = \<const0> ;
  assign LOCKSTEP_Out[792] = \<const0> ;
  assign LOCKSTEP_Out[793] = \<const0> ;
  assign LOCKSTEP_Out[794] = \<const0> ;
  assign LOCKSTEP_Out[795] = \<const0> ;
  assign LOCKSTEP_Out[796] = \<const0> ;
  assign LOCKSTEP_Out[797] = \<const0> ;
  assign LOCKSTEP_Out[798] = \<const0> ;
  assign LOCKSTEP_Out[799] = \<const0> ;
  assign LOCKSTEP_Out[800] = \<const0> ;
  assign LOCKSTEP_Out[801] = \<const0> ;
  assign LOCKSTEP_Out[802] = \<const0> ;
  assign LOCKSTEP_Out[803] = \<const0> ;
  assign LOCKSTEP_Out[804] = \<const0> ;
  assign LOCKSTEP_Out[805] = \<const0> ;
  assign LOCKSTEP_Out[806] = \<const0> ;
  assign LOCKSTEP_Out[807] = \<const0> ;
  assign LOCKSTEP_Out[808] = \<const0> ;
  assign LOCKSTEP_Out[809] = \<const0> ;
  assign LOCKSTEP_Out[810] = \<const0> ;
  assign LOCKSTEP_Out[811] = \<const0> ;
  assign LOCKSTEP_Out[812] = \<const0> ;
  assign LOCKSTEP_Out[813] = \<const0> ;
  assign LOCKSTEP_Out[814] = \<const0> ;
  assign LOCKSTEP_Out[815] = \<const0> ;
  assign LOCKSTEP_Out[816] = \<const0> ;
  assign LOCKSTEP_Out[817] = \<const0> ;
  assign LOCKSTEP_Out[818] = \<const0> ;
  assign LOCKSTEP_Out[819] = \<const0> ;
  assign LOCKSTEP_Out[820] = \<const0> ;
  assign LOCKSTEP_Out[821] = \<const0> ;
  assign LOCKSTEP_Out[822] = \<const0> ;
  assign LOCKSTEP_Out[823] = \<const0> ;
  assign LOCKSTEP_Out[824] = \<const0> ;
  assign LOCKSTEP_Out[825] = \<const0> ;
  assign LOCKSTEP_Out[826] = \<const0> ;
  assign LOCKSTEP_Out[827] = \<const0> ;
  assign LOCKSTEP_Out[828] = \<const0> ;
  assign LOCKSTEP_Out[829] = \<const0> ;
  assign LOCKSTEP_Out[830] = \<const0> ;
  assign LOCKSTEP_Out[831] = \<const0> ;
  assign LOCKSTEP_Out[832] = \<const0> ;
  assign LOCKSTEP_Out[833] = \<const0> ;
  assign LOCKSTEP_Out[834] = \<const0> ;
  assign LOCKSTEP_Out[835] = \<const0> ;
  assign LOCKSTEP_Out[836] = \<const0> ;
  assign LOCKSTEP_Out[837] = \<const0> ;
  assign LOCKSTEP_Out[838] = \<const0> ;
  assign LOCKSTEP_Out[839] = \<const0> ;
  assign LOCKSTEP_Out[840] = \<const0> ;
  assign LOCKSTEP_Out[841] = \<const0> ;
  assign LOCKSTEP_Out[842] = \<const0> ;
  assign LOCKSTEP_Out[843] = \<const0> ;
  assign LOCKSTEP_Out[844] = \<const0> ;
  assign LOCKSTEP_Out[845] = \<const0> ;
  assign LOCKSTEP_Out[846] = \<const0> ;
  assign LOCKSTEP_Out[847] = \<const0> ;
  assign LOCKSTEP_Out[848] = \<const0> ;
  assign LOCKSTEP_Out[849] = \<const0> ;
  assign LOCKSTEP_Out[850] = \<const0> ;
  assign LOCKSTEP_Out[851] = \<const0> ;
  assign LOCKSTEP_Out[852] = \<const0> ;
  assign LOCKSTEP_Out[853] = \<const0> ;
  assign LOCKSTEP_Out[854] = \<const0> ;
  assign LOCKSTEP_Out[855] = \<const0> ;
  assign LOCKSTEP_Out[856] = \<const0> ;
  assign LOCKSTEP_Out[857] = \<const0> ;
  assign LOCKSTEP_Out[858] = \<const0> ;
  assign LOCKSTEP_Out[859] = \<const0> ;
  assign LOCKSTEP_Out[860] = \<const0> ;
  assign LOCKSTEP_Out[861] = \<const0> ;
  assign LOCKSTEP_Out[862] = \<const0> ;
  assign LOCKSTEP_Out[863] = \<const0> ;
  assign LOCKSTEP_Out[864] = \<const0> ;
  assign LOCKSTEP_Out[865] = \<const0> ;
  assign LOCKSTEP_Out[866] = \<const0> ;
  assign LOCKSTEP_Out[867] = \<const0> ;
  assign LOCKSTEP_Out[868] = \<const0> ;
  assign LOCKSTEP_Out[869] = \<const0> ;
  assign LOCKSTEP_Out[870] = \<const0> ;
  assign LOCKSTEP_Out[871] = \<const0> ;
  assign LOCKSTEP_Out[872] = \<const0> ;
  assign LOCKSTEP_Out[873] = \<const0> ;
  assign LOCKSTEP_Out[874] = \<const0> ;
  assign LOCKSTEP_Out[875] = \<const0> ;
  assign LOCKSTEP_Out[876] = \<const0> ;
  assign LOCKSTEP_Out[877] = \<const0> ;
  assign LOCKSTEP_Out[878] = \<const0> ;
  assign LOCKSTEP_Out[879] = \<const0> ;
  assign LOCKSTEP_Out[880] = \<const0> ;
  assign LOCKSTEP_Out[881] = \<const0> ;
  assign LOCKSTEP_Out[882] = \<const0> ;
  assign LOCKSTEP_Out[883] = \<const0> ;
  assign LOCKSTEP_Out[884] = \<const0> ;
  assign LOCKSTEP_Out[885] = \<const0> ;
  assign LOCKSTEP_Out[886] = \<const0> ;
  assign LOCKSTEP_Out[887] = \<const0> ;
  assign LOCKSTEP_Out[888] = \<const0> ;
  assign LOCKSTEP_Out[889] = \<const0> ;
  assign LOCKSTEP_Out[890] = \<const0> ;
  assign LOCKSTEP_Out[891] = \<const0> ;
  assign LOCKSTEP_Out[892] = \<const0> ;
  assign LOCKSTEP_Out[893] = \<const0> ;
  assign LOCKSTEP_Out[894] = \<const0> ;
  assign LOCKSTEP_Out[895] = \<const0> ;
  assign LOCKSTEP_Out[896] = \<const0> ;
  assign LOCKSTEP_Out[897] = \<const0> ;
  assign LOCKSTEP_Out[898] = \<const0> ;
  assign LOCKSTEP_Out[899] = \<const0> ;
  assign LOCKSTEP_Out[900] = \<const0> ;
  assign LOCKSTEP_Out[901] = \<const0> ;
  assign LOCKSTEP_Out[902] = \<const0> ;
  assign LOCKSTEP_Out[903] = \<const0> ;
  assign LOCKSTEP_Out[904] = \<const0> ;
  assign LOCKSTEP_Out[905] = \<const0> ;
  assign LOCKSTEP_Out[906] = \<const0> ;
  assign LOCKSTEP_Out[907] = \<const0> ;
  assign LOCKSTEP_Out[908] = \<const0> ;
  assign LOCKSTEP_Out[909] = \<const0> ;
  assign LOCKSTEP_Out[910] = \<const0> ;
  assign LOCKSTEP_Out[911] = \<const0> ;
  assign LOCKSTEP_Out[912] = \<const0> ;
  assign LOCKSTEP_Out[913] = \<const0> ;
  assign LOCKSTEP_Out[914] = \<const0> ;
  assign LOCKSTEP_Out[915] = \<const0> ;
  assign LOCKSTEP_Out[916] = \<const0> ;
  assign LOCKSTEP_Out[917] = \<const0> ;
  assign LOCKSTEP_Out[918] = \<const0> ;
  assign LOCKSTEP_Out[919] = \<const0> ;
  assign LOCKSTEP_Out[920] = \<const0> ;
  assign LOCKSTEP_Out[921] = \<const0> ;
  assign LOCKSTEP_Out[922] = \<const0> ;
  assign LOCKSTEP_Out[923] = \<const0> ;
  assign LOCKSTEP_Out[924] = \<const0> ;
  assign LOCKSTEP_Out[925] = \<const0> ;
  assign LOCKSTEP_Out[926] = \<const0> ;
  assign LOCKSTEP_Out[927] = \<const0> ;
  assign LOCKSTEP_Out[928] = \<const0> ;
  assign LOCKSTEP_Out[929] = \<const0> ;
  assign LOCKSTEP_Out[930] = \<const0> ;
  assign LOCKSTEP_Out[931] = \<const0> ;
  assign LOCKSTEP_Out[932] = \<const0> ;
  assign LOCKSTEP_Out[933] = \<const0> ;
  assign LOCKSTEP_Out[934] = \<const0> ;
  assign LOCKSTEP_Out[935] = \<const0> ;
  assign LOCKSTEP_Out[936] = \<const0> ;
  assign LOCKSTEP_Out[937] = \<const0> ;
  assign LOCKSTEP_Out[938] = \<const0> ;
  assign LOCKSTEP_Out[939] = \<const0> ;
  assign LOCKSTEP_Out[940] = \<const0> ;
  assign LOCKSTEP_Out[941] = \<const0> ;
  assign LOCKSTEP_Out[942] = \<const0> ;
  assign LOCKSTEP_Out[943] = \<const0> ;
  assign LOCKSTEP_Out[944] = \<const0> ;
  assign LOCKSTEP_Out[945] = \<const0> ;
  assign LOCKSTEP_Out[946] = \<const0> ;
  assign LOCKSTEP_Out[947] = \<const0> ;
  assign LOCKSTEP_Out[948] = \<const0> ;
  assign LOCKSTEP_Out[949] = \<const0> ;
  assign LOCKSTEP_Out[950] = \<const0> ;
  assign LOCKSTEP_Out[951] = \<const0> ;
  assign LOCKSTEP_Out[952] = \<const0> ;
  assign LOCKSTEP_Out[953] = \<const0> ;
  assign LOCKSTEP_Out[954] = \<const0> ;
  assign LOCKSTEP_Out[955] = \<const0> ;
  assign LOCKSTEP_Out[956] = \<const0> ;
  assign LOCKSTEP_Out[957] = \<const0> ;
  assign LOCKSTEP_Out[958] = \<const0> ;
  assign LOCKSTEP_Out[959] = \<const0> ;
  assign LOCKSTEP_Out[960] = \<const0> ;
  assign LOCKSTEP_Out[961] = \<const0> ;
  assign LOCKSTEP_Out[962] = \<const0> ;
  assign LOCKSTEP_Out[963] = \<const0> ;
  assign LOCKSTEP_Out[964] = \<const0> ;
  assign LOCKSTEP_Out[965] = \<const0> ;
  assign LOCKSTEP_Out[966] = \<const0> ;
  assign LOCKSTEP_Out[967] = \<const0> ;
  assign LOCKSTEP_Out[968] = \<const0> ;
  assign LOCKSTEP_Out[969] = \<const0> ;
  assign LOCKSTEP_Out[970] = \<const0> ;
  assign LOCKSTEP_Out[971] = \<const0> ;
  assign LOCKSTEP_Out[972] = \<const0> ;
  assign LOCKSTEP_Out[973] = \<const0> ;
  assign LOCKSTEP_Out[974] = \<const0> ;
  assign LOCKSTEP_Out[975] = \<const0> ;
  assign LOCKSTEP_Out[976] = \<const0> ;
  assign LOCKSTEP_Out[977] = \<const0> ;
  assign LOCKSTEP_Out[978] = \<const0> ;
  assign LOCKSTEP_Out[979] = \<const0> ;
  assign LOCKSTEP_Out[980] = \<const0> ;
  assign LOCKSTEP_Out[981] = \<const0> ;
  assign LOCKSTEP_Out[982] = \<const0> ;
  assign LOCKSTEP_Out[983] = \<const0> ;
  assign LOCKSTEP_Out[984] = \<const0> ;
  assign LOCKSTEP_Out[985] = \<const0> ;
  assign LOCKSTEP_Out[986] = \<const0> ;
  assign LOCKSTEP_Out[987] = \<const0> ;
  assign LOCKSTEP_Out[988] = \<const0> ;
  assign LOCKSTEP_Out[989] = \<const0> ;
  assign LOCKSTEP_Out[990] = \<const0> ;
  assign LOCKSTEP_Out[991] = \<const0> ;
  assign LOCKSTEP_Out[992] = \<const0> ;
  assign LOCKSTEP_Out[993] = \<const0> ;
  assign LOCKSTEP_Out[994] = \<const0> ;
  assign LOCKSTEP_Out[995] = \<const0> ;
  assign LOCKSTEP_Out[996] = \<const0> ;
  assign LOCKSTEP_Out[997] = \<const0> ;
  assign LOCKSTEP_Out[998] = \<const0> ;
  assign LOCKSTEP_Out[999] = \<const0> ;
  assign LOCKSTEP_Out[1000] = \<const0> ;
  assign LOCKSTEP_Out[1001] = \<const0> ;
  assign LOCKSTEP_Out[1002] = \<const0> ;
  assign LOCKSTEP_Out[1003] = \<const0> ;
  assign LOCKSTEP_Out[1004] = \<const0> ;
  assign LOCKSTEP_Out[1005] = \<const0> ;
  assign LOCKSTEP_Out[1006] = \<const0> ;
  assign LOCKSTEP_Out[1007] = \<const0> ;
  assign LOCKSTEP_Out[1008] = \<const0> ;
  assign LOCKSTEP_Out[1009] = \<const0> ;
  assign LOCKSTEP_Out[1010] = \<const0> ;
  assign LOCKSTEP_Out[1011] = \<const0> ;
  assign LOCKSTEP_Out[1012] = \<const0> ;
  assign LOCKSTEP_Out[1013] = \<const0> ;
  assign LOCKSTEP_Out[1014] = \<const0> ;
  assign LOCKSTEP_Out[1015] = \<const0> ;
  assign LOCKSTEP_Out[1016] = \<const0> ;
  assign LOCKSTEP_Out[1017] = \<const0> ;
  assign LOCKSTEP_Out[1018] = \<const0> ;
  assign LOCKSTEP_Out[1019] = \<const0> ;
  assign LOCKSTEP_Out[1020] = \<const0> ;
  assign LOCKSTEP_Out[1021] = \<const0> ;
  assign LOCKSTEP_Out[1022] = \<const0> ;
  assign LOCKSTEP_Out[1023] = \<const0> ;
  assign LOCKSTEP_Out[1024] = \<const0> ;
  assign LOCKSTEP_Out[1025] = \<const0> ;
  assign LOCKSTEP_Out[1026] = \<const0> ;
  assign LOCKSTEP_Out[1027] = \<const0> ;
  assign LOCKSTEP_Out[1028] = \<const0> ;
  assign LOCKSTEP_Out[1029] = \<const0> ;
  assign LOCKSTEP_Out[1030] = \<const0> ;
  assign LOCKSTEP_Out[1031] = \<const0> ;
  assign LOCKSTEP_Out[1032] = \<const0> ;
  assign LOCKSTEP_Out[1033] = \<const0> ;
  assign LOCKSTEP_Out[1034] = \<const0> ;
  assign LOCKSTEP_Out[1035] = \<const0> ;
  assign LOCKSTEP_Out[1036] = \<const0> ;
  assign LOCKSTEP_Out[1037] = \<const0> ;
  assign LOCKSTEP_Out[1038] = \<const0> ;
  assign LOCKSTEP_Out[1039] = \<const0> ;
  assign LOCKSTEP_Out[1040] = \<const0> ;
  assign LOCKSTEP_Out[1041] = \<const0> ;
  assign LOCKSTEP_Out[1042] = \<const0> ;
  assign LOCKSTEP_Out[1043] = \<const0> ;
  assign LOCKSTEP_Out[1044] = \<const0> ;
  assign LOCKSTEP_Out[1045] = \<const0> ;
  assign LOCKSTEP_Out[1046] = \<const0> ;
  assign LOCKSTEP_Out[1047] = \<const0> ;
  assign LOCKSTEP_Out[1048] = \<const0> ;
  assign LOCKSTEP_Out[1049] = \<const0> ;
  assign LOCKSTEP_Out[1050] = \<const0> ;
  assign LOCKSTEP_Out[1051] = \<const0> ;
  assign LOCKSTEP_Out[1052] = \<const0> ;
  assign LOCKSTEP_Out[1053] = \<const0> ;
  assign LOCKSTEP_Out[1054] = \<const0> ;
  assign LOCKSTEP_Out[1055] = \<const0> ;
  assign LOCKSTEP_Out[1056] = \<const0> ;
  assign LOCKSTEP_Out[1057] = \<const0> ;
  assign LOCKSTEP_Out[1058] = \<const0> ;
  assign LOCKSTEP_Out[1059] = \<const0> ;
  assign LOCKSTEP_Out[1060] = \<const0> ;
  assign LOCKSTEP_Out[1061] = \<const0> ;
  assign LOCKSTEP_Out[1062] = \<const0> ;
  assign LOCKSTEP_Out[1063] = \<const0> ;
  assign LOCKSTEP_Out[1064] = \<const0> ;
  assign LOCKSTEP_Out[1065] = \<const0> ;
  assign LOCKSTEP_Out[1066] = \<const0> ;
  assign LOCKSTEP_Out[1067] = \<const0> ;
  assign LOCKSTEP_Out[1068] = \<const0> ;
  assign LOCKSTEP_Out[1069] = \<const0> ;
  assign LOCKSTEP_Out[1070] = \<const0> ;
  assign LOCKSTEP_Out[1071] = \<const0> ;
  assign LOCKSTEP_Out[1072] = \<const0> ;
  assign LOCKSTEP_Out[1073] = \<const0> ;
  assign LOCKSTEP_Out[1074] = \<const0> ;
  assign LOCKSTEP_Out[1075] = \<const0> ;
  assign LOCKSTEP_Out[1076] = \<const0> ;
  assign LOCKSTEP_Out[1077] = \<const0> ;
  assign LOCKSTEP_Out[1078] = \<const0> ;
  assign LOCKSTEP_Out[1079] = \<const0> ;
  assign LOCKSTEP_Out[1080] = \<const0> ;
  assign LOCKSTEP_Out[1081] = \<const0> ;
  assign LOCKSTEP_Out[1082] = \<const0> ;
  assign LOCKSTEP_Out[1083] = \<const0> ;
  assign LOCKSTEP_Out[1084] = \<const0> ;
  assign LOCKSTEP_Out[1085] = \<const0> ;
  assign LOCKSTEP_Out[1086] = \<const0> ;
  assign LOCKSTEP_Out[1087] = \<const0> ;
  assign LOCKSTEP_Out[1088] = \<const0> ;
  assign LOCKSTEP_Out[1089] = \<const0> ;
  assign LOCKSTEP_Out[1090] = \<const0> ;
  assign LOCKSTEP_Out[1091] = \<const0> ;
  assign LOCKSTEP_Out[1092] = \<const0> ;
  assign LOCKSTEP_Out[1093] = \<const0> ;
  assign LOCKSTEP_Out[1094] = \<const0> ;
  assign LOCKSTEP_Out[1095] = \<const0> ;
  assign LOCKSTEP_Out[1096] = \<const0> ;
  assign LOCKSTEP_Out[1097] = \<const0> ;
  assign LOCKSTEP_Out[1098] = \<const0> ;
  assign LOCKSTEP_Out[1099] = \<const0> ;
  assign LOCKSTEP_Out[1100] = \<const0> ;
  assign LOCKSTEP_Out[1101] = \<const0> ;
  assign LOCKSTEP_Out[1102] = \<const0> ;
  assign LOCKSTEP_Out[1103] = \<const0> ;
  assign LOCKSTEP_Out[1104] = \<const0> ;
  assign LOCKSTEP_Out[1105] = \<const0> ;
  assign LOCKSTEP_Out[1106] = \<const0> ;
  assign LOCKSTEP_Out[1107] = \<const0> ;
  assign LOCKSTEP_Out[1108] = \<const0> ;
  assign LOCKSTEP_Out[1109] = \<const0> ;
  assign LOCKSTEP_Out[1110] = \<const0> ;
  assign LOCKSTEP_Out[1111] = \<const0> ;
  assign LOCKSTEP_Out[1112] = \<const0> ;
  assign LOCKSTEP_Out[1113] = \<const0> ;
  assign LOCKSTEP_Out[1114] = \<const0> ;
  assign LOCKSTEP_Out[1115] = \<const0> ;
  assign LOCKSTEP_Out[1116] = \<const0> ;
  assign LOCKSTEP_Out[1117] = \<const0> ;
  assign LOCKSTEP_Out[1118] = \<const0> ;
  assign LOCKSTEP_Out[1119] = \<const0> ;
  assign LOCKSTEP_Out[1120] = \<const0> ;
  assign LOCKSTEP_Out[1121] = \<const0> ;
  assign LOCKSTEP_Out[1122] = \<const0> ;
  assign LOCKSTEP_Out[1123] = \<const0> ;
  assign LOCKSTEP_Out[1124] = \<const0> ;
  assign LOCKSTEP_Out[1125] = \<const0> ;
  assign LOCKSTEP_Out[1126] = \<const0> ;
  assign LOCKSTEP_Out[1127] = \<const0> ;
  assign LOCKSTEP_Out[1128] = \<const0> ;
  assign LOCKSTEP_Out[1129] = \<const0> ;
  assign LOCKSTEP_Out[1130] = \<const0> ;
  assign LOCKSTEP_Out[1131] = \<const0> ;
  assign LOCKSTEP_Out[1132] = \<const0> ;
  assign LOCKSTEP_Out[1133] = \<const0> ;
  assign LOCKSTEP_Out[1134] = \<const0> ;
  assign LOCKSTEP_Out[1135] = \<const0> ;
  assign LOCKSTEP_Out[1136] = \<const0> ;
  assign LOCKSTEP_Out[1137] = \<const0> ;
  assign LOCKSTEP_Out[1138] = \<const0> ;
  assign LOCKSTEP_Out[1139] = \<const0> ;
  assign LOCKSTEP_Out[1140] = \<const0> ;
  assign LOCKSTEP_Out[1141] = \<const0> ;
  assign LOCKSTEP_Out[1142] = \<const0> ;
  assign LOCKSTEP_Out[1143] = \<const0> ;
  assign LOCKSTEP_Out[1144] = \<const0> ;
  assign LOCKSTEP_Out[1145] = \<const0> ;
  assign LOCKSTEP_Out[1146] = \<const0> ;
  assign LOCKSTEP_Out[1147] = \<const0> ;
  assign LOCKSTEP_Out[1148] = \<const0> ;
  assign LOCKSTEP_Out[1149] = \<const0> ;
  assign LOCKSTEP_Out[1150] = \<const0> ;
  assign LOCKSTEP_Out[1151] = \<const0> ;
  assign LOCKSTEP_Out[1152] = \<const0> ;
  assign LOCKSTEP_Out[1153] = \<const0> ;
  assign LOCKSTEP_Out[1154] = \<const0> ;
  assign LOCKSTEP_Out[1155] = \<const0> ;
  assign LOCKSTEP_Out[1156] = \<const0> ;
  assign LOCKSTEP_Out[1157] = \<const0> ;
  assign LOCKSTEP_Out[1158] = \<const0> ;
  assign LOCKSTEP_Out[1159] = \<const0> ;
  assign LOCKSTEP_Out[1160] = \<const0> ;
  assign LOCKSTEP_Out[1161] = \<const0> ;
  assign LOCKSTEP_Out[1162] = \<const0> ;
  assign LOCKSTEP_Out[1163] = \<const0> ;
  assign LOCKSTEP_Out[1164] = \<const0> ;
  assign LOCKSTEP_Out[1165] = \<const0> ;
  assign LOCKSTEP_Out[1166] = \<const0> ;
  assign LOCKSTEP_Out[1167] = \<const0> ;
  assign LOCKSTEP_Out[1168] = \<const0> ;
  assign LOCKSTEP_Out[1169] = \<const0> ;
  assign LOCKSTEP_Out[1170] = \<const0> ;
  assign LOCKSTEP_Out[1171] = \<const0> ;
  assign LOCKSTEP_Out[1172] = \<const0> ;
  assign LOCKSTEP_Out[1173] = \<const0> ;
  assign LOCKSTEP_Out[1174] = \<const0> ;
  assign LOCKSTEP_Out[1175] = \<const0> ;
  assign LOCKSTEP_Out[1176] = \<const0> ;
  assign LOCKSTEP_Out[1177] = \<const0> ;
  assign LOCKSTEP_Out[1178] = \<const0> ;
  assign LOCKSTEP_Out[1179] = \<const0> ;
  assign LOCKSTEP_Out[1180] = \<const0> ;
  assign LOCKSTEP_Out[1181] = \<const0> ;
  assign LOCKSTEP_Out[1182] = \<const0> ;
  assign LOCKSTEP_Out[1183] = \<const0> ;
  assign LOCKSTEP_Out[1184] = \<const0> ;
  assign LOCKSTEP_Out[1185] = \<const0> ;
  assign LOCKSTEP_Out[1186] = \<const0> ;
  assign LOCKSTEP_Out[1187] = \<const0> ;
  assign LOCKSTEP_Out[1188] = \<const0> ;
  assign LOCKSTEP_Out[1189] = \<const0> ;
  assign LOCKSTEP_Out[1190] = \<const0> ;
  assign LOCKSTEP_Out[1191] = \<const0> ;
  assign LOCKSTEP_Out[1192] = \<const0> ;
  assign LOCKSTEP_Out[1193] = \<const0> ;
  assign LOCKSTEP_Out[1194] = \<const0> ;
  assign LOCKSTEP_Out[1195] = \<const0> ;
  assign LOCKSTEP_Out[1196] = \<const0> ;
  assign LOCKSTEP_Out[1197] = \<const0> ;
  assign LOCKSTEP_Out[1198] = \<const0> ;
  assign LOCKSTEP_Out[1199] = \<const0> ;
  assign LOCKSTEP_Out[1200] = \<const0> ;
  assign LOCKSTEP_Out[1201] = \<const0> ;
  assign LOCKSTEP_Out[1202] = \<const0> ;
  assign LOCKSTEP_Out[1203] = \<const0> ;
  assign LOCKSTEP_Out[1204] = \<const0> ;
  assign LOCKSTEP_Out[1205] = \<const0> ;
  assign LOCKSTEP_Out[1206] = \<const0> ;
  assign LOCKSTEP_Out[1207] = \<const0> ;
  assign LOCKSTEP_Out[1208] = \<const0> ;
  assign LOCKSTEP_Out[1209] = \<const0> ;
  assign LOCKSTEP_Out[1210] = \<const0> ;
  assign LOCKSTEP_Out[1211] = \<const0> ;
  assign LOCKSTEP_Out[1212] = \<const0> ;
  assign LOCKSTEP_Out[1213] = \<const0> ;
  assign LOCKSTEP_Out[1214] = \<const0> ;
  assign LOCKSTEP_Out[1215] = \<const0> ;
  assign LOCKSTEP_Out[1216] = \<const0> ;
  assign LOCKSTEP_Out[1217] = \<const0> ;
  assign LOCKSTEP_Out[1218] = \<const0> ;
  assign LOCKSTEP_Out[1219] = \<const0> ;
  assign LOCKSTEP_Out[1220] = \<const0> ;
  assign LOCKSTEP_Out[1221] = \<const0> ;
  assign LOCKSTEP_Out[1222] = \<const0> ;
  assign LOCKSTEP_Out[1223] = \<const0> ;
  assign LOCKSTEP_Out[1224] = \<const0> ;
  assign LOCKSTEP_Out[1225] = \<const0> ;
  assign LOCKSTEP_Out[1226] = \<const0> ;
  assign LOCKSTEP_Out[1227] = \<const0> ;
  assign LOCKSTEP_Out[1228] = \<const0> ;
  assign LOCKSTEP_Out[1229] = \<const0> ;
  assign LOCKSTEP_Out[1230] = \<const0> ;
  assign LOCKSTEP_Out[1231] = \<const0> ;
  assign LOCKSTEP_Out[1232] = \<const0> ;
  assign LOCKSTEP_Out[1233] = \<const0> ;
  assign LOCKSTEP_Out[1234] = \<const0> ;
  assign LOCKSTEP_Out[1235] = \<const0> ;
  assign LOCKSTEP_Out[1236] = \<const0> ;
  assign LOCKSTEP_Out[1237] = \<const0> ;
  assign LOCKSTEP_Out[1238] = \<const0> ;
  assign LOCKSTEP_Out[1239] = \<const0> ;
  assign LOCKSTEP_Out[1240] = \<const0> ;
  assign LOCKSTEP_Out[1241] = \<const0> ;
  assign LOCKSTEP_Out[1242] = \<const0> ;
  assign LOCKSTEP_Out[1243] = \<const0> ;
  assign LOCKSTEP_Out[1244] = \<const0> ;
  assign LOCKSTEP_Out[1245] = \<const0> ;
  assign LOCKSTEP_Out[1246] = \<const0> ;
  assign LOCKSTEP_Out[1247] = \<const0> ;
  assign LOCKSTEP_Out[1248] = \<const0> ;
  assign LOCKSTEP_Out[1249] = \<const0> ;
  assign LOCKSTEP_Out[1250] = \<const0> ;
  assign LOCKSTEP_Out[1251] = \<const0> ;
  assign LOCKSTEP_Out[1252] = \<const0> ;
  assign LOCKSTEP_Out[1253] = \<const0> ;
  assign LOCKSTEP_Out[1254] = \<const0> ;
  assign LOCKSTEP_Out[1255] = \<const0> ;
  assign LOCKSTEP_Out[1256] = \<const0> ;
  assign LOCKSTEP_Out[1257] = \<const0> ;
  assign LOCKSTEP_Out[1258] = \<const0> ;
  assign LOCKSTEP_Out[1259] = \<const0> ;
  assign LOCKSTEP_Out[1260] = \<const0> ;
  assign LOCKSTEP_Out[1261] = \<const0> ;
  assign LOCKSTEP_Out[1262] = \<const0> ;
  assign LOCKSTEP_Out[1263] = \<const0> ;
  assign LOCKSTEP_Out[1264] = \<const0> ;
  assign LOCKSTEP_Out[1265] = \<const0> ;
  assign LOCKSTEP_Out[1266] = \<const0> ;
  assign LOCKSTEP_Out[1267] = \<const0> ;
  assign LOCKSTEP_Out[1268] = \<const0> ;
  assign LOCKSTEP_Out[1269] = \<const0> ;
  assign LOCKSTEP_Out[1270] = \<const0> ;
  assign LOCKSTEP_Out[1271] = \<const0> ;
  assign LOCKSTEP_Out[1272] = \<const0> ;
  assign LOCKSTEP_Out[1273] = \<const0> ;
  assign LOCKSTEP_Out[1274] = \<const0> ;
  assign LOCKSTEP_Out[1275] = \<const0> ;
  assign LOCKSTEP_Out[1276] = \<const0> ;
  assign LOCKSTEP_Out[1277] = \<const0> ;
  assign LOCKSTEP_Out[1278] = \<const0> ;
  assign LOCKSTEP_Out[1279] = \<const0> ;
  assign LOCKSTEP_Out[1280] = \<const0> ;
  assign LOCKSTEP_Out[1281] = \<const0> ;
  assign LOCKSTEP_Out[1282] = \<const0> ;
  assign LOCKSTEP_Out[1283] = \<const0> ;
  assign LOCKSTEP_Out[1284] = \<const0> ;
  assign LOCKSTEP_Out[1285] = \<const0> ;
  assign LOCKSTEP_Out[1286] = \<const0> ;
  assign LOCKSTEP_Out[1287] = \<const0> ;
  assign LOCKSTEP_Out[1288] = \<const0> ;
  assign LOCKSTEP_Out[1289] = \<const0> ;
  assign LOCKSTEP_Out[1290] = \<const0> ;
  assign LOCKSTEP_Out[1291] = \<const0> ;
  assign LOCKSTEP_Out[1292] = \<const0> ;
  assign LOCKSTEP_Out[1293] = \<const0> ;
  assign LOCKSTEP_Out[1294] = \<const0> ;
  assign LOCKSTEP_Out[1295] = \<const0> ;
  assign LOCKSTEP_Out[1296] = \<const0> ;
  assign LOCKSTEP_Out[1297] = \<const0> ;
  assign LOCKSTEP_Out[1298] = \<const0> ;
  assign LOCKSTEP_Out[1299] = \<const0> ;
  assign LOCKSTEP_Out[1300] = \<const0> ;
  assign LOCKSTEP_Out[1301] = \<const0> ;
  assign LOCKSTEP_Out[1302] = \<const0> ;
  assign LOCKSTEP_Out[1303] = \<const0> ;
  assign LOCKSTEP_Out[1304] = \<const0> ;
  assign LOCKSTEP_Out[1305] = \<const0> ;
  assign LOCKSTEP_Out[1306] = \<const0> ;
  assign LOCKSTEP_Out[1307] = \<const0> ;
  assign LOCKSTEP_Out[1308] = \<const0> ;
  assign LOCKSTEP_Out[1309] = \<const0> ;
  assign LOCKSTEP_Out[1310] = \<const0> ;
  assign LOCKSTEP_Out[1311] = \<const0> ;
  assign LOCKSTEP_Out[1312] = \<const0> ;
  assign LOCKSTEP_Out[1313] = \<const0> ;
  assign LOCKSTEP_Out[1314] = \<const0> ;
  assign LOCKSTEP_Out[1315] = \<const0> ;
  assign LOCKSTEP_Out[1316] = \<const0> ;
  assign LOCKSTEP_Out[1317] = \<const0> ;
  assign LOCKSTEP_Out[1318] = \<const0> ;
  assign LOCKSTEP_Out[1319] = \<const0> ;
  assign LOCKSTEP_Out[1320] = \<const0> ;
  assign LOCKSTEP_Out[1321] = \<const0> ;
  assign LOCKSTEP_Out[1322] = \<const0> ;
  assign LOCKSTEP_Out[1323] = \<const0> ;
  assign LOCKSTEP_Out[1324] = \<const0> ;
  assign LOCKSTEP_Out[1325] = \<const0> ;
  assign LOCKSTEP_Out[1326] = \<const0> ;
  assign LOCKSTEP_Out[1327] = \<const0> ;
  assign LOCKSTEP_Out[1328] = \<const0> ;
  assign LOCKSTEP_Out[1329] = \<const0> ;
  assign LOCKSTEP_Out[1330] = \<const0> ;
  assign LOCKSTEP_Out[1331] = \<const0> ;
  assign LOCKSTEP_Out[1332] = \<const0> ;
  assign LOCKSTEP_Out[1333] = \<const0> ;
  assign LOCKSTEP_Out[1334] = \<const0> ;
  assign LOCKSTEP_Out[1335] = \<const0> ;
  assign LOCKSTEP_Out[1336] = \<const0> ;
  assign LOCKSTEP_Out[1337] = \<const0> ;
  assign LOCKSTEP_Out[1338] = \<const0> ;
  assign LOCKSTEP_Out[1339] = \<const0> ;
  assign LOCKSTEP_Out[1340] = \<const0> ;
  assign LOCKSTEP_Out[1341] = \<const0> ;
  assign LOCKSTEP_Out[1342] = \<const0> ;
  assign LOCKSTEP_Out[1343] = \<const0> ;
  assign LOCKSTEP_Out[1344] = \<const0> ;
  assign LOCKSTEP_Out[1345] = \<const0> ;
  assign LOCKSTEP_Out[1346] = \<const0> ;
  assign LOCKSTEP_Out[1347] = \<const0> ;
  assign LOCKSTEP_Out[1348] = \<const0> ;
  assign LOCKSTEP_Out[1349] = \<const0> ;
  assign LOCKSTEP_Out[1350] = \<const0> ;
  assign LOCKSTEP_Out[1351] = \<const0> ;
  assign LOCKSTEP_Out[1352] = \<const0> ;
  assign LOCKSTEP_Out[1353] = \<const0> ;
  assign LOCKSTEP_Out[1354] = \<const0> ;
  assign LOCKSTEP_Out[1355] = \<const0> ;
  assign LOCKSTEP_Out[1356] = \<const0> ;
  assign LOCKSTEP_Out[1357] = \<const0> ;
  assign LOCKSTEP_Out[1358] = \<const0> ;
  assign LOCKSTEP_Out[1359] = \<const0> ;
  assign LOCKSTEP_Out[1360] = \<const0> ;
  assign LOCKSTEP_Out[1361] = \<const0> ;
  assign LOCKSTEP_Out[1362] = \<const0> ;
  assign LOCKSTEP_Out[1363] = \<const0> ;
  assign LOCKSTEP_Out[1364] = \<const0> ;
  assign LOCKSTEP_Out[1365] = \<const0> ;
  assign LOCKSTEP_Out[1366] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[1367] = \<const0> ;
  assign LOCKSTEP_Out[1368] = \<const0> ;
  assign LOCKSTEP_Out[1369] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[1370] = \<const0> ;
  assign LOCKSTEP_Out[1371] = \<const0> ;
  assign LOCKSTEP_Out[1372] = \<const0> ;
  assign LOCKSTEP_Out[1373] = \<const0> ;
  assign LOCKSTEP_Out[1374] = \<const0> ;
  assign LOCKSTEP_Out[1375] = \<const0> ;
  assign LOCKSTEP_Out[1376] = \<const0> ;
  assign LOCKSTEP_Out[1377] = \<const0> ;
  assign LOCKSTEP_Out[1378] = \<const0> ;
  assign LOCKSTEP_Out[1379] = \<const0> ;
  assign LOCKSTEP_Out[1380] = \<const0> ;
  assign LOCKSTEP_Out[1381] = \<const0> ;
  assign LOCKSTEP_Out[1382] = \<const0> ;
  assign LOCKSTEP_Out[1383] = \<const0> ;
  assign LOCKSTEP_Out[1384] = \<const0> ;
  assign LOCKSTEP_Out[1385] = \<const0> ;
  assign LOCKSTEP_Out[1386] = \<const0> ;
  assign LOCKSTEP_Out[1387] = \<const0> ;
  assign LOCKSTEP_Out[1388] = \<const0> ;
  assign LOCKSTEP_Out[1389] = \<const0> ;
  assign LOCKSTEP_Out[1390] = \<const0> ;
  assign LOCKSTEP_Out[1391] = \<const0> ;
  assign LOCKSTEP_Out[1392] = \<const0> ;
  assign LOCKSTEP_Out[1393] = \<const0> ;
  assign LOCKSTEP_Out[1394] = \<const0> ;
  assign LOCKSTEP_Out[1395] = \<const0> ;
  assign LOCKSTEP_Out[1396] = \<const0> ;
  assign LOCKSTEP_Out[1397] = \<const0> ;
  assign LOCKSTEP_Out[1398] = \<const0> ;
  assign LOCKSTEP_Out[1399] = \<const0> ;
  assign LOCKSTEP_Out[1400] = \<const0> ;
  assign LOCKSTEP_Out[1401] = \<const0> ;
  assign LOCKSTEP_Out[1402] = \<const0> ;
  assign LOCKSTEP_Out[1403] = \<const0> ;
  assign LOCKSTEP_Out[1404] = \<const0> ;
  assign LOCKSTEP_Out[1405] = \<const0> ;
  assign LOCKSTEP_Out[1406] = \<const0> ;
  assign LOCKSTEP_Out[1407] = \<const0> ;
  assign LOCKSTEP_Out[1408] = \<const0> ;
  assign LOCKSTEP_Out[1409] = \<const0> ;
  assign LOCKSTEP_Out[1410] = \<const0> ;
  assign LOCKSTEP_Out[1411] = \<const0> ;
  assign LOCKSTEP_Out[1412] = \<const0> ;
  assign LOCKSTEP_Out[1413] = \<const0> ;
  assign LOCKSTEP_Out[1414] = \<const0> ;
  assign LOCKSTEP_Out[1415] = \<const0> ;
  assign LOCKSTEP_Out[1416] = \<const0> ;
  assign LOCKSTEP_Out[1417] = \<const0> ;
  assign LOCKSTEP_Out[1418] = \<const0> ;
  assign LOCKSTEP_Out[1419] = \<const0> ;
  assign LOCKSTEP_Out[1420] = \<const0> ;
  assign LOCKSTEP_Out[1421] = \<const0> ;
  assign LOCKSTEP_Out[1422] = \<const0> ;
  assign LOCKSTEP_Out[1423] = \<const0> ;
  assign LOCKSTEP_Out[1424] = \<const0> ;
  assign LOCKSTEP_Out[1425] = \<const0> ;
  assign LOCKSTEP_Out[1426] = \<const0> ;
  assign LOCKSTEP_Out[1427] = \<const0> ;
  assign LOCKSTEP_Out[1428] = \<const0> ;
  assign LOCKSTEP_Out[1429] = \<const0> ;
  assign LOCKSTEP_Out[1430] = \<const0> ;
  assign LOCKSTEP_Out[1431] = \<const0> ;
  assign LOCKSTEP_Out[1432] = \<const0> ;
  assign LOCKSTEP_Out[1433] = \<const0> ;
  assign LOCKSTEP_Out[1434] = \<const0> ;
  assign LOCKSTEP_Out[1435] = \<const0> ;
  assign LOCKSTEP_Out[1436] = \<const0> ;
  assign LOCKSTEP_Out[1437] = \<const0> ;
  assign LOCKSTEP_Out[1438] = \<const0> ;
  assign LOCKSTEP_Out[1439] = \<const0> ;
  assign LOCKSTEP_Out[1440] = \<const0> ;
  assign LOCKSTEP_Out[1441] = \<const0> ;
  assign LOCKSTEP_Out[1442] = \<const0> ;
  assign LOCKSTEP_Out[1443] = \<const0> ;
  assign LOCKSTEP_Out[1444] = \<const0> ;
  assign LOCKSTEP_Out[1445] = \<const0> ;
  assign LOCKSTEP_Out[1446] = \<const0> ;
  assign LOCKSTEP_Out[1447] = \<const0> ;
  assign LOCKSTEP_Out[1448] = \<const0> ;
  assign LOCKSTEP_Out[1449] = \<const0> ;
  assign LOCKSTEP_Out[1450] = \<const0> ;
  assign LOCKSTEP_Out[1451] = \<const0> ;
  assign LOCKSTEP_Out[1452] = \<const0> ;
  assign LOCKSTEP_Out[1453] = \<const0> ;
  assign LOCKSTEP_Out[1454] = \<const0> ;
  assign LOCKSTEP_Out[1455] = \<const0> ;
  assign LOCKSTEP_Out[1456] = \<const0> ;
  assign LOCKSTEP_Out[1457] = \<const0> ;
  assign LOCKSTEP_Out[1458] = \<const0> ;
  assign LOCKSTEP_Out[1459] = \<const0> ;
  assign LOCKSTEP_Out[1460] = \<const0> ;
  assign LOCKSTEP_Out[1461] = \<const0> ;
  assign LOCKSTEP_Out[1462] = \<const0> ;
  assign LOCKSTEP_Out[1463] = \<const0> ;
  assign LOCKSTEP_Out[1464] = \<const0> ;
  assign LOCKSTEP_Out[1465] = \<const0> ;
  assign LOCKSTEP_Out[1466] = \<const0> ;
  assign LOCKSTEP_Out[1467] = \<const0> ;
  assign LOCKSTEP_Out[1468] = \<const0> ;
  assign LOCKSTEP_Out[1469] = \<const0> ;
  assign LOCKSTEP_Out[1470] = \<const0> ;
  assign LOCKSTEP_Out[1471] = \<const0> ;
  assign LOCKSTEP_Out[1472] = \<const0> ;
  assign LOCKSTEP_Out[1473] = \<const0> ;
  assign LOCKSTEP_Out[1474] = \<const0> ;
  assign LOCKSTEP_Out[1475] = \<const0> ;
  assign LOCKSTEP_Out[1476] = \<const0> ;
  assign LOCKSTEP_Out[1477] = \<const0> ;
  assign LOCKSTEP_Out[1478] = \<const0> ;
  assign LOCKSTEP_Out[1479] = \<const0> ;
  assign LOCKSTEP_Out[1480] = \<const0> ;
  assign LOCKSTEP_Out[1481] = \<const0> ;
  assign LOCKSTEP_Out[1482] = \<const0> ;
  assign LOCKSTEP_Out[1483] = \<const0> ;
  assign LOCKSTEP_Out[1484] = \<const0> ;
  assign LOCKSTEP_Out[1485] = \<const0> ;
  assign LOCKSTEP_Out[1486] = \<const0> ;
  assign LOCKSTEP_Out[1487] = \<const0> ;
  assign LOCKSTEP_Out[1488] = \<const0> ;
  assign LOCKSTEP_Out[1489] = \<const0> ;
  assign LOCKSTEP_Out[1490] = \<const0> ;
  assign LOCKSTEP_Out[1491] = \<const0> ;
  assign LOCKSTEP_Out[1492] = \<const0> ;
  assign LOCKSTEP_Out[1493] = \<const0> ;
  assign LOCKSTEP_Out[1494] = \<const0> ;
  assign LOCKSTEP_Out[1495] = \<const0> ;
  assign LOCKSTEP_Out[1496] = \<const0> ;
  assign LOCKSTEP_Out[1497] = \<const0> ;
  assign LOCKSTEP_Out[1498] = \<const0> ;
  assign LOCKSTEP_Out[1499] = \<const0> ;
  assign LOCKSTEP_Out[1500] = \<const0> ;
  assign LOCKSTEP_Out[1501] = \<const0> ;
  assign LOCKSTEP_Out[1502] = \<const0> ;
  assign LOCKSTEP_Out[1503] = \<const0> ;
  assign LOCKSTEP_Out[1504] = \<const0> ;
  assign LOCKSTEP_Out[1505] = \<const0> ;
  assign LOCKSTEP_Out[1506] = \<const0> ;
  assign LOCKSTEP_Out[1507] = \<const0> ;
  assign LOCKSTEP_Out[1508] = \<const0> ;
  assign LOCKSTEP_Out[1509] = \<const0> ;
  assign LOCKSTEP_Out[1510] = \<const0> ;
  assign LOCKSTEP_Out[1511] = \<const0> ;
  assign LOCKSTEP_Out[1512] = \<const0> ;
  assign LOCKSTEP_Out[1513] = \<const0> ;
  assign LOCKSTEP_Out[1514] = \<const0> ;
  assign LOCKSTEP_Out[1515] = \<const0> ;
  assign LOCKSTEP_Out[1516] = \<const0> ;
  assign LOCKSTEP_Out[1517] = \<const0> ;
  assign LOCKSTEP_Out[1518] = \<const0> ;
  assign LOCKSTEP_Out[1519] = \<const0> ;
  assign LOCKSTEP_Out[1520] = \<const0> ;
  assign LOCKSTEP_Out[1521] = \<const0> ;
  assign LOCKSTEP_Out[1522] = \<const0> ;
  assign LOCKSTEP_Out[1523] = \<const0> ;
  assign LOCKSTEP_Out[1524] = \<const0> ;
  assign LOCKSTEP_Out[1525] = \<const0> ;
  assign LOCKSTEP_Out[1526] = \<const0> ;
  assign LOCKSTEP_Out[1527] = \<const0> ;
  assign LOCKSTEP_Out[1528] = \<const0> ;
  assign LOCKSTEP_Out[1529] = \<const0> ;
  assign LOCKSTEP_Out[1530] = \<const0> ;
  assign LOCKSTEP_Out[1531] = \<const0> ;
  assign LOCKSTEP_Out[1532] = \<const0> ;
  assign LOCKSTEP_Out[1533] = \<const0> ;
  assign LOCKSTEP_Out[1534] = \<const0> ;
  assign LOCKSTEP_Out[1535] = \<const0> ;
  assign LOCKSTEP_Out[1536] = \<const0> ;
  assign LOCKSTEP_Out[1537] = \<const0> ;
  assign LOCKSTEP_Out[1538] = \<const0> ;
  assign LOCKSTEP_Out[1539] = \<const0> ;
  assign LOCKSTEP_Out[1540] = \<const0> ;
  assign LOCKSTEP_Out[1541] = \<const0> ;
  assign LOCKSTEP_Out[1542] = \<const0> ;
  assign LOCKSTEP_Out[1543] = \<const0> ;
  assign LOCKSTEP_Out[1544] = \<const0> ;
  assign LOCKSTEP_Out[1545] = \<const0> ;
  assign LOCKSTEP_Out[1546] = \<const0> ;
  assign LOCKSTEP_Out[1547] = \<const0> ;
  assign LOCKSTEP_Out[1548] = \<const0> ;
  assign LOCKSTEP_Out[1549] = \<const0> ;
  assign LOCKSTEP_Out[1550] = \<const0> ;
  assign LOCKSTEP_Out[1551] = \<const0> ;
  assign LOCKSTEP_Out[1552] = \<const0> ;
  assign LOCKSTEP_Out[1553] = \<const0> ;
  assign LOCKSTEP_Out[1554] = \<const0> ;
  assign LOCKSTEP_Out[1555] = \<const0> ;
  assign LOCKSTEP_Out[1556] = \<const0> ;
  assign LOCKSTEP_Out[1557] = \<const0> ;
  assign LOCKSTEP_Out[1558] = \<const0> ;
  assign LOCKSTEP_Out[1559] = \<const0> ;
  assign LOCKSTEP_Out[1560] = \<const0> ;
  assign LOCKSTEP_Out[1561] = \<const0> ;
  assign LOCKSTEP_Out[1562] = \<const0> ;
  assign LOCKSTEP_Out[1563] = \<const0> ;
  assign LOCKSTEP_Out[1564] = \<const0> ;
  assign LOCKSTEP_Out[1565] = \<const0> ;
  assign LOCKSTEP_Out[1566] = \<const0> ;
  assign LOCKSTEP_Out[1567] = \<const0> ;
  assign LOCKSTEP_Out[1568] = \<const0> ;
  assign LOCKSTEP_Out[1569] = \<const0> ;
  assign LOCKSTEP_Out[1570] = \<const0> ;
  assign LOCKSTEP_Out[1571] = \<const0> ;
  assign LOCKSTEP_Out[1572] = \<const0> ;
  assign LOCKSTEP_Out[1573] = \<const0> ;
  assign LOCKSTEP_Out[1574] = \<const0> ;
  assign LOCKSTEP_Out[1575] = \<const0> ;
  assign LOCKSTEP_Out[1576] = \<const0> ;
  assign LOCKSTEP_Out[1577] = \<const0> ;
  assign LOCKSTEP_Out[1578] = \<const0> ;
  assign LOCKSTEP_Out[1579] = \<const0> ;
  assign LOCKSTEP_Out[1580] = \<const0> ;
  assign LOCKSTEP_Out[1581] = \<const0> ;
  assign LOCKSTEP_Out[1582] = \<const0> ;
  assign LOCKSTEP_Out[1583] = \<const0> ;
  assign LOCKSTEP_Out[1584] = \<const0> ;
  assign LOCKSTEP_Out[1585] = \<const0> ;
  assign LOCKSTEP_Out[1586] = \<const0> ;
  assign LOCKSTEP_Out[1587] = \<const0> ;
  assign LOCKSTEP_Out[1588] = \<const0> ;
  assign LOCKSTEP_Out[1589] = \<const0> ;
  assign LOCKSTEP_Out[1590] = \<const0> ;
  assign LOCKSTEP_Out[1591] = \<const0> ;
  assign LOCKSTEP_Out[1592] = \<const0> ;
  assign LOCKSTEP_Out[1593] = \<const0> ;
  assign LOCKSTEP_Out[1594] = \<const0> ;
  assign LOCKSTEP_Out[1595] = \<const0> ;
  assign LOCKSTEP_Out[1596] = \<const0> ;
  assign LOCKSTEP_Out[1597] = \<const0> ;
  assign LOCKSTEP_Out[1598] = \<const0> ;
  assign LOCKSTEP_Out[1599] = \<const0> ;
  assign LOCKSTEP_Out[1600] = \<const0> ;
  assign LOCKSTEP_Out[1601] = \<const0> ;
  assign LOCKSTEP_Out[1602] = \<const0> ;
  assign LOCKSTEP_Out[1603] = \<const0> ;
  assign LOCKSTEP_Out[1604] = \<const0> ;
  assign LOCKSTEP_Out[1605] = \<const0> ;
  assign LOCKSTEP_Out[1606] = \<const0> ;
  assign LOCKSTEP_Out[1607] = \<const0> ;
  assign LOCKSTEP_Out[1608] = \<const0> ;
  assign LOCKSTEP_Out[1609] = \<const0> ;
  assign LOCKSTEP_Out[1610] = \<const0> ;
  assign LOCKSTEP_Out[1611] = \<const0> ;
  assign LOCKSTEP_Out[1612] = \<const0> ;
  assign LOCKSTEP_Out[1613] = \<const0> ;
  assign LOCKSTEP_Out[1614] = \<const0> ;
  assign LOCKSTEP_Out[1615] = \<const0> ;
  assign LOCKSTEP_Out[1616] = \<const0> ;
  assign LOCKSTEP_Out[1617] = \<const0> ;
  assign LOCKSTEP_Out[1618] = \<const0> ;
  assign LOCKSTEP_Out[1619] = \<const0> ;
  assign LOCKSTEP_Out[1620] = \<const0> ;
  assign LOCKSTEP_Out[1621] = \<const0> ;
  assign LOCKSTEP_Out[1622] = \<const0> ;
  assign LOCKSTEP_Out[1623] = \<const0> ;
  assign LOCKSTEP_Out[1624] = \<const0> ;
  assign LOCKSTEP_Out[1625] = \<const0> ;
  assign LOCKSTEP_Out[1626] = \<const0> ;
  assign LOCKSTEP_Out[1627] = \<const0> ;
  assign LOCKSTEP_Out[1628] = \<const0> ;
  assign LOCKSTEP_Out[1629] = \<const0> ;
  assign LOCKSTEP_Out[1630] = \<const0> ;
  assign LOCKSTEP_Out[1631] = \<const0> ;
  assign LOCKSTEP_Out[1632] = \<const0> ;
  assign LOCKSTEP_Out[1633] = \<const0> ;
  assign LOCKSTEP_Out[1634] = \<const0> ;
  assign LOCKSTEP_Out[1635] = \<const0> ;
  assign LOCKSTEP_Out[1636] = \<const0> ;
  assign LOCKSTEP_Out[1637] = \<const0> ;
  assign LOCKSTEP_Out[1638] = \<const0> ;
  assign LOCKSTEP_Out[1639] = \<const0> ;
  assign LOCKSTEP_Out[1640] = \<const0> ;
  assign LOCKSTEP_Out[1641] = \<const0> ;
  assign LOCKSTEP_Out[1642] = \<const0> ;
  assign LOCKSTEP_Out[1643] = \<const0> ;
  assign LOCKSTEP_Out[1644] = \<const0> ;
  assign LOCKSTEP_Out[1645] = \<const0> ;
  assign LOCKSTEP_Out[1646] = \<const0> ;
  assign LOCKSTEP_Out[1647] = \<const0> ;
  assign LOCKSTEP_Out[1648] = \<const0> ;
  assign LOCKSTEP_Out[1649] = \<const0> ;
  assign LOCKSTEP_Out[1650] = \<const0> ;
  assign LOCKSTEP_Out[1651] = \<const0> ;
  assign LOCKSTEP_Out[1652] = \<const0> ;
  assign LOCKSTEP_Out[1653] = \<const0> ;
  assign LOCKSTEP_Out[1654] = \<const0> ;
  assign LOCKSTEP_Out[1655] = \<const0> ;
  assign LOCKSTEP_Out[1656] = \<const0> ;
  assign LOCKSTEP_Out[1657] = \<const0> ;
  assign LOCKSTEP_Out[1658] = \<const0> ;
  assign LOCKSTEP_Out[1659] = \<const0> ;
  assign LOCKSTEP_Out[1660] = \<const0> ;
  assign LOCKSTEP_Out[1661] = \<const0> ;
  assign LOCKSTEP_Out[1662] = \<const0> ;
  assign LOCKSTEP_Out[1663] = \<const0> ;
  assign LOCKSTEP_Out[1664] = \<const0> ;
  assign LOCKSTEP_Out[1665] = \<const0> ;
  assign LOCKSTEP_Out[1666] = \<const0> ;
  assign LOCKSTEP_Out[1667] = \<const0> ;
  assign LOCKSTEP_Out[1668] = \<const0> ;
  assign LOCKSTEP_Out[1669] = \<const0> ;
  assign LOCKSTEP_Out[1670] = \<const0> ;
  assign LOCKSTEP_Out[1671] = \<const0> ;
  assign LOCKSTEP_Out[1672] = \<const0> ;
  assign LOCKSTEP_Out[1673] = \<const0> ;
  assign LOCKSTEP_Out[1674] = \<const0> ;
  assign LOCKSTEP_Out[1675] = \<const0> ;
  assign LOCKSTEP_Out[1676] = \<const0> ;
  assign LOCKSTEP_Out[1677] = \<const0> ;
  assign LOCKSTEP_Out[1678] = \<const0> ;
  assign LOCKSTEP_Out[1679] = \<const0> ;
  assign LOCKSTEP_Out[1680] = \<const0> ;
  assign LOCKSTEP_Out[1681] = \<const0> ;
  assign LOCKSTEP_Out[1682] = \<const0> ;
  assign LOCKSTEP_Out[1683] = \<const0> ;
  assign LOCKSTEP_Out[1684] = \<const0> ;
  assign LOCKSTEP_Out[1685] = \<const0> ;
  assign LOCKSTEP_Out[1686] = \<const0> ;
  assign LOCKSTEP_Out[1687] = \<const0> ;
  assign LOCKSTEP_Out[1688] = \<const0> ;
  assign LOCKSTEP_Out[1689] = \<const0> ;
  assign LOCKSTEP_Out[1690] = \<const0> ;
  assign LOCKSTEP_Out[1691] = \<const0> ;
  assign LOCKSTEP_Out[1692] = \<const0> ;
  assign LOCKSTEP_Out[1693] = \<const0> ;
  assign LOCKSTEP_Out[1694] = \<const0> ;
  assign LOCKSTEP_Out[1695] = \<const0> ;
  assign LOCKSTEP_Out[1696] = \<const0> ;
  assign LOCKSTEP_Out[1697] = \<const0> ;
  assign LOCKSTEP_Out[1698] = \<const0> ;
  assign LOCKSTEP_Out[1699] = \<const0> ;
  assign LOCKSTEP_Out[1700] = \<const0> ;
  assign LOCKSTEP_Out[1701] = \<const0> ;
  assign LOCKSTEP_Out[1702] = \<const0> ;
  assign LOCKSTEP_Out[1703] = \<const0> ;
  assign LOCKSTEP_Out[1704] = \<const0> ;
  assign LOCKSTEP_Out[1705] = \<const0> ;
  assign LOCKSTEP_Out[1706] = \<const0> ;
  assign LOCKSTEP_Out[1707] = \<const0> ;
  assign LOCKSTEP_Out[1708] = \<const0> ;
  assign LOCKSTEP_Out[1709] = \<const0> ;
  assign LOCKSTEP_Out[1710] = \<const0> ;
  assign LOCKSTEP_Out[1711] = \<const0> ;
  assign LOCKSTEP_Out[1712] = \<const0> ;
  assign LOCKSTEP_Out[1713] = \<const0> ;
  assign LOCKSTEP_Out[1714] = \<const0> ;
  assign LOCKSTEP_Out[1715] = \<const0> ;
  assign LOCKSTEP_Out[1716] = \<const0> ;
  assign LOCKSTEP_Out[1717] = \<const0> ;
  assign LOCKSTEP_Out[1718] = \<const0> ;
  assign LOCKSTEP_Out[1719] = \<const0> ;
  assign LOCKSTEP_Out[1720] = \<const0> ;
  assign LOCKSTEP_Out[1721] = \<const0> ;
  assign LOCKSTEP_Out[1722] = \<const0> ;
  assign LOCKSTEP_Out[1723] = \<const0> ;
  assign LOCKSTEP_Out[1724] = \<const0> ;
  assign LOCKSTEP_Out[1725] = \<const0> ;
  assign LOCKSTEP_Out[1726] = \<const0> ;
  assign LOCKSTEP_Out[1727] = \<const0> ;
  assign LOCKSTEP_Out[1728] = \<const0> ;
  assign LOCKSTEP_Out[1729] = \<const0> ;
  assign LOCKSTEP_Out[1730] = \<const0> ;
  assign LOCKSTEP_Out[1731] = \<const0> ;
  assign LOCKSTEP_Out[1732] = \<const0> ;
  assign LOCKSTEP_Out[1733] = \<const0> ;
  assign LOCKSTEP_Out[1734] = \<const0> ;
  assign LOCKSTEP_Out[1735] = \<const0> ;
  assign LOCKSTEP_Out[1736] = \<const0> ;
  assign LOCKSTEP_Out[1737] = \<const0> ;
  assign LOCKSTEP_Out[1738] = \<const0> ;
  assign LOCKSTEP_Out[1739] = \<const0> ;
  assign LOCKSTEP_Out[1740] = \<const0> ;
  assign LOCKSTEP_Out[1741] = \<const0> ;
  assign LOCKSTEP_Out[1742] = \<const0> ;
  assign LOCKSTEP_Out[1743] = \<const0> ;
  assign LOCKSTEP_Out[1744] = \<const0> ;
  assign LOCKSTEP_Out[1745] = \<const0> ;
  assign LOCKSTEP_Out[1746] = \<const0> ;
  assign LOCKSTEP_Out[1747] = \<const0> ;
  assign LOCKSTEP_Out[1748] = \<const0> ;
  assign LOCKSTEP_Out[1749] = \<const0> ;
  assign LOCKSTEP_Out[1750] = \<const0> ;
  assign LOCKSTEP_Out[1751] = \<const0> ;
  assign LOCKSTEP_Out[1752] = \<const0> ;
  assign LOCKSTEP_Out[1753] = \<const0> ;
  assign LOCKSTEP_Out[1754] = \<const0> ;
  assign LOCKSTEP_Out[1755] = \<const0> ;
  assign LOCKSTEP_Out[1756] = \<const0> ;
  assign LOCKSTEP_Out[1757] = \<const0> ;
  assign LOCKSTEP_Out[1758] = \<const0> ;
  assign LOCKSTEP_Out[1759] = \<const0> ;
  assign LOCKSTEP_Out[1760] = \<const0> ;
  assign LOCKSTEP_Out[1761] = \<const0> ;
  assign LOCKSTEP_Out[1762] = \<const0> ;
  assign LOCKSTEP_Out[1763] = \<const0> ;
  assign LOCKSTEP_Out[1764] = \<const0> ;
  assign LOCKSTEP_Out[1765] = \<const0> ;
  assign LOCKSTEP_Out[1766] = \<const0> ;
  assign LOCKSTEP_Out[1767] = \<const0> ;
  assign LOCKSTEP_Out[1768] = \<const0> ;
  assign LOCKSTEP_Out[1769] = \<const0> ;
  assign LOCKSTEP_Out[1770] = \<const0> ;
  assign LOCKSTEP_Out[1771] = \<const0> ;
  assign LOCKSTEP_Out[1772] = \<const0> ;
  assign LOCKSTEP_Out[1773] = \<const0> ;
  assign LOCKSTEP_Out[1774] = \<const0> ;
  assign LOCKSTEP_Out[1775] = \<const0> ;
  assign LOCKSTEP_Out[1776] = \<const0> ;
  assign LOCKSTEP_Out[1777] = \<const0> ;
  assign LOCKSTEP_Out[1778] = \<const0> ;
  assign LOCKSTEP_Out[1779] = \<const0> ;
  assign LOCKSTEP_Out[1780] = \<const0> ;
  assign LOCKSTEP_Out[1781] = \<const0> ;
  assign LOCKSTEP_Out[1782] = \<const0> ;
  assign LOCKSTEP_Out[1783] = \<const0> ;
  assign LOCKSTEP_Out[1784] = \<const0> ;
  assign LOCKSTEP_Out[1785] = \<const0> ;
  assign LOCKSTEP_Out[1786] = \<const0> ;
  assign LOCKSTEP_Out[1787] = \<const0> ;
  assign LOCKSTEP_Out[1788] = \<const0> ;
  assign LOCKSTEP_Out[1789] = \<const0> ;
  assign LOCKSTEP_Out[1790] = \<const0> ;
  assign LOCKSTEP_Out[1791] = \<const0> ;
  assign LOCKSTEP_Out[1792] = \<const0> ;
  assign LOCKSTEP_Out[1793] = \<const0> ;
  assign LOCKSTEP_Out[1794] = \<const0> ;
  assign LOCKSTEP_Out[1795] = \<const0> ;
  assign LOCKSTEP_Out[1796] = \<const0> ;
  assign LOCKSTEP_Out[1797] = \<const0> ;
  assign LOCKSTEP_Out[1798] = \<const0> ;
  assign LOCKSTEP_Out[1799] = \<const0> ;
  assign LOCKSTEP_Out[1800] = \<const0> ;
  assign LOCKSTEP_Out[1801] = \<const0> ;
  assign LOCKSTEP_Out[1802] = \<const0> ;
  assign LOCKSTEP_Out[1803] = \<const0> ;
  assign LOCKSTEP_Out[1804] = \<const0> ;
  assign LOCKSTEP_Out[1805] = \<const0> ;
  assign LOCKSTEP_Out[1806] = \<const0> ;
  assign LOCKSTEP_Out[1807] = \<const0> ;
  assign LOCKSTEP_Out[1808] = \<const0> ;
  assign LOCKSTEP_Out[1809] = \<const0> ;
  assign LOCKSTEP_Out[1810] = \<const0> ;
  assign LOCKSTEP_Out[1811] = \<const0> ;
  assign LOCKSTEP_Out[1812] = \<const0> ;
  assign LOCKSTEP_Out[1813] = \<const0> ;
  assign LOCKSTEP_Out[1814] = \<const0> ;
  assign LOCKSTEP_Out[1815] = \<const0> ;
  assign LOCKSTEP_Out[1816] = \<const0> ;
  assign LOCKSTEP_Out[1817] = \<const0> ;
  assign LOCKSTEP_Out[1818] = \<const0> ;
  assign LOCKSTEP_Out[1819] = \<const0> ;
  assign LOCKSTEP_Out[1820] = \<const0> ;
  assign LOCKSTEP_Out[1821] = \<const0> ;
  assign LOCKSTEP_Out[1822] = \<const0> ;
  assign LOCKSTEP_Out[1823] = \<const0> ;
  assign LOCKSTEP_Out[1824] = \<const0> ;
  assign LOCKSTEP_Out[1825] = \<const0> ;
  assign LOCKSTEP_Out[1826] = \<const0> ;
  assign LOCKSTEP_Out[1827] = \<const0> ;
  assign LOCKSTEP_Out[1828] = \<const0> ;
  assign LOCKSTEP_Out[1829] = \<const0> ;
  assign LOCKSTEP_Out[1830] = \<const0> ;
  assign LOCKSTEP_Out[1831] = \<const0> ;
  assign LOCKSTEP_Out[1832] = \<const0> ;
  assign LOCKSTEP_Out[1833] = \<const0> ;
  assign LOCKSTEP_Out[1834] = \<const0> ;
  assign LOCKSTEP_Out[1835] = \<const0> ;
  assign LOCKSTEP_Out[1836] = \<const0> ;
  assign LOCKSTEP_Out[1837] = \<const0> ;
  assign LOCKSTEP_Out[1838] = \<const0> ;
  assign LOCKSTEP_Out[1839] = \<const0> ;
  assign LOCKSTEP_Out[1840] = \<const0> ;
  assign LOCKSTEP_Out[1841] = \<const0> ;
  assign LOCKSTEP_Out[1842] = \<const0> ;
  assign LOCKSTEP_Out[1843] = \<const0> ;
  assign LOCKSTEP_Out[1844] = \<const0> ;
  assign LOCKSTEP_Out[1845] = \<const0> ;
  assign LOCKSTEP_Out[1846] = \<const0> ;
  assign LOCKSTEP_Out[1847] = \<const0> ;
  assign LOCKSTEP_Out[1848] = \<const0> ;
  assign LOCKSTEP_Out[1849] = \<const0> ;
  assign LOCKSTEP_Out[1850] = \<const0> ;
  assign LOCKSTEP_Out[1851] = \<const0> ;
  assign LOCKSTEP_Out[1852] = \<const0> ;
  assign LOCKSTEP_Out[1853] = \<const0> ;
  assign LOCKSTEP_Out[1854] = \<const0> ;
  assign LOCKSTEP_Out[1855] = \<const0> ;
  assign LOCKSTEP_Out[1856] = \<const0> ;
  assign LOCKSTEP_Out[1857] = \<const0> ;
  assign LOCKSTEP_Out[1858] = \<const0> ;
  assign LOCKSTEP_Out[1859] = \<const0> ;
  assign LOCKSTEP_Out[1860] = \<const0> ;
  assign LOCKSTEP_Out[1861] = \<const0> ;
  assign LOCKSTEP_Out[1862] = \<const0> ;
  assign LOCKSTEP_Out[1863] = \<const0> ;
  assign LOCKSTEP_Out[1864] = \<const0> ;
  assign LOCKSTEP_Out[1865] = \<const0> ;
  assign LOCKSTEP_Out[1866] = \<const0> ;
  assign LOCKSTEP_Out[1867] = \<const0> ;
  assign LOCKSTEP_Out[1868] = \<const0> ;
  assign LOCKSTEP_Out[1869] = \<const0> ;
  assign LOCKSTEP_Out[1870] = \<const0> ;
  assign LOCKSTEP_Out[1871] = \<const0> ;
  assign LOCKSTEP_Out[1872] = \<const0> ;
  assign LOCKSTEP_Out[1873] = \<const0> ;
  assign LOCKSTEP_Out[1874] = \<const0> ;
  assign LOCKSTEP_Out[1875] = \<const0> ;
  assign LOCKSTEP_Out[1876] = \<const0> ;
  assign LOCKSTEP_Out[1877] = \<const0> ;
  assign LOCKSTEP_Out[1878] = \<const0> ;
  assign LOCKSTEP_Out[1879] = \<const0> ;
  assign LOCKSTEP_Out[1880] = \<const0> ;
  assign LOCKSTEP_Out[1881] = \<const0> ;
  assign LOCKSTEP_Out[1882] = \<const0> ;
  assign LOCKSTEP_Out[1883] = \<const0> ;
  assign LOCKSTEP_Out[1884] = \<const0> ;
  assign LOCKSTEP_Out[1885] = \<const0> ;
  assign LOCKSTEP_Out[1886] = \<const0> ;
  assign LOCKSTEP_Out[1887] = \<const0> ;
  assign LOCKSTEP_Out[1888] = \<const0> ;
  assign LOCKSTEP_Out[1889] = \<const0> ;
  assign LOCKSTEP_Out[1890] = \<const0> ;
  assign LOCKSTEP_Out[1891] = \<const0> ;
  assign LOCKSTEP_Out[1892] = \<const0> ;
  assign LOCKSTEP_Out[1893] = \<const0> ;
  assign LOCKSTEP_Out[1894] = \<const0> ;
  assign LOCKSTEP_Out[1895] = \<const0> ;
  assign LOCKSTEP_Out[1896] = \<const0> ;
  assign LOCKSTEP_Out[1897] = \<const0> ;
  assign LOCKSTEP_Out[1898] = \<const0> ;
  assign LOCKSTEP_Out[1899] = \<const0> ;
  assign LOCKSTEP_Out[1900] = \<const0> ;
  assign LOCKSTEP_Out[1901] = \<const0> ;
  assign LOCKSTEP_Out[1902] = \<const0> ;
  assign LOCKSTEP_Out[1903] = \<const0> ;
  assign LOCKSTEP_Out[1904] = \<const0> ;
  assign LOCKSTEP_Out[1905] = \<const0> ;
  assign LOCKSTEP_Out[1906] = \<const0> ;
  assign LOCKSTEP_Out[1907] = \<const0> ;
  assign LOCKSTEP_Out[1908] = \<const0> ;
  assign LOCKSTEP_Out[1909] = \<const0> ;
  assign LOCKSTEP_Out[1910] = \<const0> ;
  assign LOCKSTEP_Out[1911] = \<const0> ;
  assign LOCKSTEP_Out[1912] = \<const0> ;
  assign LOCKSTEP_Out[1913] = \<const0> ;
  assign LOCKSTEP_Out[1914] = \<const0> ;
  assign LOCKSTEP_Out[1915] = \<const0> ;
  assign LOCKSTEP_Out[1916] = \<const0> ;
  assign LOCKSTEP_Out[1917] = \<const0> ;
  assign LOCKSTEP_Out[1918] = \<const0> ;
  assign LOCKSTEP_Out[1919] = \<const0> ;
  assign LOCKSTEP_Out[1920] = \<const0> ;
  assign LOCKSTEP_Out[1921] = \<const0> ;
  assign LOCKSTEP_Out[1922] = \<const0> ;
  assign LOCKSTEP_Out[1923] = \<const0> ;
  assign LOCKSTEP_Out[1924] = \<const0> ;
  assign LOCKSTEP_Out[1925] = \<const0> ;
  assign LOCKSTEP_Out[1926] = \<const0> ;
  assign LOCKSTEP_Out[1927] = \<const0> ;
  assign LOCKSTEP_Out[1928] = \<const0> ;
  assign LOCKSTEP_Out[1929] = \<const0> ;
  assign LOCKSTEP_Out[1930] = \<const0> ;
  assign LOCKSTEP_Out[1931] = \<const0> ;
  assign LOCKSTEP_Out[1932] = \<const0> ;
  assign LOCKSTEP_Out[1933] = \<const0> ;
  assign LOCKSTEP_Out[1934] = \<const0> ;
  assign LOCKSTEP_Out[1935] = \<const0> ;
  assign LOCKSTEP_Out[1936] = \<const0> ;
  assign LOCKSTEP_Out[1937] = \<const0> ;
  assign LOCKSTEP_Out[1938] = \<const0> ;
  assign LOCKSTEP_Out[1939] = \<const0> ;
  assign LOCKSTEP_Out[1940] = \<const0> ;
  assign LOCKSTEP_Out[1941] = \<const0> ;
  assign LOCKSTEP_Out[1942] = \<const0> ;
  assign LOCKSTEP_Out[1943] = \<const0> ;
  assign LOCKSTEP_Out[1944] = \<const0> ;
  assign LOCKSTEP_Out[1945] = \<const0> ;
  assign LOCKSTEP_Out[1946] = \<const0> ;
  assign LOCKSTEP_Out[1947] = \<const0> ;
  assign LOCKSTEP_Out[1948] = \<const0> ;
  assign LOCKSTEP_Out[1949] = \<const0> ;
  assign LOCKSTEP_Out[1950] = \<const0> ;
  assign LOCKSTEP_Out[1951] = \<const0> ;
  assign LOCKSTEP_Out[1952] = \<const0> ;
  assign LOCKSTEP_Out[1953] = \<const0> ;
  assign LOCKSTEP_Out[1954] = \<const0> ;
  assign LOCKSTEP_Out[1955] = \<const0> ;
  assign LOCKSTEP_Out[1956] = \<const0> ;
  assign LOCKSTEP_Out[1957] = \<const0> ;
  assign LOCKSTEP_Out[1958] = \<const0> ;
  assign LOCKSTEP_Out[1959] = \<const0> ;
  assign LOCKSTEP_Out[1960] = \<const0> ;
  assign LOCKSTEP_Out[1961] = \<const0> ;
  assign LOCKSTEP_Out[1962] = \<const0> ;
  assign LOCKSTEP_Out[1963] = \<const0> ;
  assign LOCKSTEP_Out[1964] = \<const0> ;
  assign LOCKSTEP_Out[1965] = \<const0> ;
  assign LOCKSTEP_Out[1966] = \<const0> ;
  assign LOCKSTEP_Out[1967] = \<const0> ;
  assign LOCKSTEP_Out[1968:1997] = \^LOCKSTEP_Out [1968:1997];
  assign LOCKSTEP_Out[1998] = \<const0> ;
  assign LOCKSTEP_Out[1999] = \<const0> ;
  assign LOCKSTEP_Out[2000] = \<const0> ;
  assign LOCKSTEP_Out[2001] = \<const0> ;
  assign LOCKSTEP_Out[2002] = \<const0> ;
  assign LOCKSTEP_Out[2003] = \<const0> ;
  assign LOCKSTEP_Out[2004] = \<const0> ;
  assign LOCKSTEP_Out[2005] = \<const0> ;
  assign LOCKSTEP_Out[2006] = \<const0> ;
  assign LOCKSTEP_Out[2007] = \<const0> ;
  assign LOCKSTEP_Out[2008] = \<const0> ;
  assign LOCKSTEP_Out[2009] = \<const0> ;
  assign LOCKSTEP_Out[2010] = \<const0> ;
  assign LOCKSTEP_Out[2011] = \<const0> ;
  assign LOCKSTEP_Out[2012] = \<const0> ;
  assign LOCKSTEP_Out[2013] = \<const0> ;
  assign LOCKSTEP_Out[2014] = \<const0> ;
  assign LOCKSTEP_Out[2015] = \<const0> ;
  assign LOCKSTEP_Out[2016] = \<const0> ;
  assign LOCKSTEP_Out[2017] = \<const0> ;
  assign LOCKSTEP_Out[2018] = \<const0> ;
  assign LOCKSTEP_Out[2019] = \<const0> ;
  assign LOCKSTEP_Out[2020] = \<const0> ;
  assign LOCKSTEP_Out[2021] = \<const0> ;
  assign LOCKSTEP_Out[2022] = \<const0> ;
  assign LOCKSTEP_Out[2023] = \<const0> ;
  assign LOCKSTEP_Out[2024] = \<const0> ;
  assign LOCKSTEP_Out[2025] = \<const0> ;
  assign LOCKSTEP_Out[2026] = \<const0> ;
  assign LOCKSTEP_Out[2027] = \<const0> ;
  assign LOCKSTEP_Out[2028] = \<const0> ;
  assign LOCKSTEP_Out[2029] = \<const0> ;
  assign LOCKSTEP_Out[2030] = \<const0> ;
  assign LOCKSTEP_Out[2031] = \<const0> ;
  assign LOCKSTEP_Out[2032] = \<const0> ;
  assign LOCKSTEP_Out[2033] = \<const0> ;
  assign LOCKSTEP_Out[2034] = \<const0> ;
  assign LOCKSTEP_Out[2035] = \<const0> ;
  assign LOCKSTEP_Out[2036] = \<const0> ;
  assign LOCKSTEP_Out[2037] = \<const0> ;
  assign LOCKSTEP_Out[2038] = \^LOCKSTEP_Out [2039];
  assign LOCKSTEP_Out[2039] = \^LOCKSTEP_Out [2039];
  assign LOCKSTEP_Out[2040] = \<const0> ;
  assign LOCKSTEP_Out[2041] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2042] = \<const0> ;
  assign LOCKSTEP_Out[2043] = \^LOCKSTEP_Out [2043];
  assign LOCKSTEP_Out[2044] = \<const0> ;
  assign LOCKSTEP_Out[2045] = \<const0> ;
  assign LOCKSTEP_Out[2046] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2047] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2048] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2049] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2050] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2051] = \<const0> ;
  assign LOCKSTEP_Out[2052] = \<const0> ;
  assign LOCKSTEP_Out[2053] = \<const0> ;
  assign LOCKSTEP_Out[2054] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2055] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2056] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2057] = \^LOCKSTEP_Out [2057];
  assign LOCKSTEP_Out[2058] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2059] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2060] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2061] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2062] = \^LOCKSTEP_Out [2047];
  assign LOCKSTEP_Out[2063] = \<const0> ;
  assign LOCKSTEP_Out[2064] = \<const0> ;
  assign LOCKSTEP_Out[2065] = \<const0> ;
  assign LOCKSTEP_Out[2066] = \<const0> ;
  assign LOCKSTEP_Out[2067] = \<const0> ;
  assign LOCKSTEP_Out[2068] = \<const0> ;
  assign LOCKSTEP_Out[2069] = \<const0> ;
  assign LOCKSTEP_Out[2070] = \<const0> ;
  assign LOCKSTEP_Out[2071] = \^LOCKSTEP_Out [2071];
  assign LOCKSTEP_Out[2072] = \<const0> ;
  assign LOCKSTEP_Out[2073] = \<const0> ;
  assign LOCKSTEP_Out[2074] = \<const0> ;
  assign LOCKSTEP_Out[2075] = \<const0> ;
  assign LOCKSTEP_Out[2076] = \<const0> ;
  assign LOCKSTEP_Out[2077] = \<const0> ;
  assign LOCKSTEP_Out[2078] = \<const0> ;
  assign LOCKSTEP_Out[2079] = \<const0> ;
  assign LOCKSTEP_Out[2080] = \<const0> ;
  assign LOCKSTEP_Out[2081] = \<const0> ;
  assign LOCKSTEP_Out[2082] = \<const0> ;
  assign LOCKSTEP_Out[2083:2114] = \^LOCKSTEP_Out [2083:2114];
  assign LOCKSTEP_Out[2115] = \<const0> ;
  assign LOCKSTEP_Out[2116] = \<const0> ;
  assign LOCKSTEP_Out[2117] = \<const0> ;
  assign LOCKSTEP_Out[2118] = \<const0> ;
  assign LOCKSTEP_Out[2119] = \<const0> ;
  assign LOCKSTEP_Out[2120] = \<const0> ;
  assign LOCKSTEP_Out[2121] = \<const0> ;
  assign LOCKSTEP_Out[2122] = \<const0> ;
  assign LOCKSTEP_Out[2123] = \<const0> ;
  assign LOCKSTEP_Out[2124] = \<const0> ;
  assign LOCKSTEP_Out[2125] = \<const0> ;
  assign LOCKSTEP_Out[2126] = \<const0> ;
  assign LOCKSTEP_Out[2127] = \<const0> ;
  assign LOCKSTEP_Out[2128] = \<const0> ;
  assign LOCKSTEP_Out[2129] = \<const0> ;
  assign LOCKSTEP_Out[2130] = \<const0> ;
  assign LOCKSTEP_Out[2131] = \<const0> ;
  assign LOCKSTEP_Out[2132] = \<const0> ;
  assign LOCKSTEP_Out[2133] = \<const0> ;
  assign LOCKSTEP_Out[2134] = \<const0> ;
  assign LOCKSTEP_Out[2135] = \<const0> ;
  assign LOCKSTEP_Out[2136] = \<const0> ;
  assign LOCKSTEP_Out[2137] = \<const0> ;
  assign LOCKSTEP_Out[2138] = \<const0> ;
  assign LOCKSTEP_Out[2139] = \<const0> ;
  assign LOCKSTEP_Out[2140] = \<const0> ;
  assign LOCKSTEP_Out[2141] = \<const0> ;
  assign LOCKSTEP_Out[2142] = \<const0> ;
  assign LOCKSTEP_Out[2143] = \<const0> ;
  assign LOCKSTEP_Out[2144] = \<const0> ;
  assign LOCKSTEP_Out[2145] = \<const0> ;
  assign LOCKSTEP_Out[2146] = \<const0> ;
  assign LOCKSTEP_Out[2147] = \<const0> ;
  assign LOCKSTEP_Out[2148] = \<const0> ;
  assign LOCKSTEP_Out[2149] = \<const0> ;
  assign LOCKSTEP_Out[2150] = \<const0> ;
  assign LOCKSTEP_Out[2151] = \<const0> ;
  assign LOCKSTEP_Out[2152] = \<const0> ;
  assign LOCKSTEP_Out[2153] = \<const0> ;
  assign LOCKSTEP_Out[2154] = \<const0> ;
  assign LOCKSTEP_Out[2155] = \<const0> ;
  assign LOCKSTEP_Out[2156] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2157] = \<const0> ;
  assign LOCKSTEP_Out[2158] = \<const0> ;
  assign LOCKSTEP_Out[2159] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2160] = \<const0> ;
  assign LOCKSTEP_Out[2161] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2162] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2163] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2164] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2165] = \<const0> ;
  assign LOCKSTEP_Out[2166] = \<const0> ;
  assign LOCKSTEP_Out[2167] = \<const0> ;
  assign LOCKSTEP_Out[2168] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2169] = \<const0> ;
  assign LOCKSTEP_Out[2170] = \<const0> ;
  assign LOCKSTEP_Out[2171] = \<const0> ;
  assign LOCKSTEP_Out[2172] = \^LOCKSTEP_Out [2172];
  assign LOCKSTEP_Out[2173] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2174] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2175] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2176] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2177] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2178] = \<const0> ;
  assign LOCKSTEP_Out[2179] = \<const0> ;
  assign LOCKSTEP_Out[2180] = \<const0> ;
  assign LOCKSTEP_Out[2181] = \<const0> ;
  assign LOCKSTEP_Out[2182] = \<const0> ;
  assign LOCKSTEP_Out[2183] = \<const0> ;
  assign LOCKSTEP_Out[2184] = \<const0> ;
  assign LOCKSTEP_Out[2185:2216] = \^LOCKSTEP_Out [2185:2216];
  assign LOCKSTEP_Out[2217] = \<const0> ;
  assign LOCKSTEP_Out[2218] = \<const0> ;
  assign LOCKSTEP_Out[2219] = \<const0> ;
  assign LOCKSTEP_Out[2220] = \<const0> ;
  assign LOCKSTEP_Out[2221] = \<const0> ;
  assign LOCKSTEP_Out[2222] = \<const0> ;
  assign LOCKSTEP_Out[2223] = \<const0> ;
  assign LOCKSTEP_Out[2224] = \<const0> ;
  assign LOCKSTEP_Out[2225] = \<const0> ;
  assign LOCKSTEP_Out[2226] = \<const0> ;
  assign LOCKSTEP_Out[2227] = \<const0> ;
  assign LOCKSTEP_Out[2228] = \<const0> ;
  assign LOCKSTEP_Out[2229] = \<const0> ;
  assign LOCKSTEP_Out[2230] = \<const0> ;
  assign LOCKSTEP_Out[2231] = \<const0> ;
  assign LOCKSTEP_Out[2232] = \<const0> ;
  assign LOCKSTEP_Out[2233] = \<const0> ;
  assign LOCKSTEP_Out[2234] = \<const0> ;
  assign LOCKSTEP_Out[2235] = \<const0> ;
  assign LOCKSTEP_Out[2236] = \<const0> ;
  assign LOCKSTEP_Out[2237] = \<const0> ;
  assign LOCKSTEP_Out[2238] = \<const0> ;
  assign LOCKSTEP_Out[2239] = \<const0> ;
  assign LOCKSTEP_Out[2240] = \<const0> ;
  assign LOCKSTEP_Out[2241] = \<const0> ;
  assign LOCKSTEP_Out[2242] = \<const0> ;
  assign LOCKSTEP_Out[2243] = \<const0> ;
  assign LOCKSTEP_Out[2244] = \<const0> ;
  assign LOCKSTEP_Out[2245] = \<const0> ;
  assign LOCKSTEP_Out[2246] = \<const0> ;
  assign LOCKSTEP_Out[2247] = \<const0> ;
  assign LOCKSTEP_Out[2248] = \<const0> ;
  assign LOCKSTEP_Out[2249] = \<const0> ;
  assign LOCKSTEP_Out[2250] = \<const0> ;
  assign LOCKSTEP_Out[2251] = \<const0> ;
  assign LOCKSTEP_Out[2252] = \<const0> ;
  assign LOCKSTEP_Out[2253] = \<const0> ;
  assign LOCKSTEP_Out[2254] = \<const0> ;
  assign LOCKSTEP_Out[2255] = \<const0> ;
  assign LOCKSTEP_Out[2256] = \<const0> ;
  assign LOCKSTEP_Out[2257] = \<const0> ;
  assign LOCKSTEP_Out[2258] = \<const0> ;
  assign LOCKSTEP_Out[2259] = \<const0> ;
  assign LOCKSTEP_Out[2260] = \<const0> ;
  assign LOCKSTEP_Out[2261] = \<const0> ;
  assign LOCKSTEP_Out[2262] = \<const0> ;
  assign LOCKSTEP_Out[2263] = \<const0> ;
  assign LOCKSTEP_Out[2264] = \<const0> ;
  assign LOCKSTEP_Out[2265] = \<const0> ;
  assign LOCKSTEP_Out[2266] = \<const0> ;
  assign LOCKSTEP_Out[2267] = \<const0> ;
  assign LOCKSTEP_Out[2268] = \<const0> ;
  assign LOCKSTEP_Out[2269] = \<const0> ;
  assign LOCKSTEP_Out[2270] = \<const0> ;
  assign LOCKSTEP_Out[2271] = \<const0> ;
  assign LOCKSTEP_Out[2272] = \<const0> ;
  assign LOCKSTEP_Out[2273] = \<const0> ;
  assign LOCKSTEP_Out[2274] = \<const0> ;
  assign LOCKSTEP_Out[2275] = \<const0> ;
  assign LOCKSTEP_Out[2276] = \<const0> ;
  assign LOCKSTEP_Out[2277] = \<const0> ;
  assign LOCKSTEP_Out[2278] = \<const0> ;
  assign LOCKSTEP_Out[2279] = \<const0> ;
  assign LOCKSTEP_Out[2280] = \<const0> ;
  assign LOCKSTEP_Out[2281] = \<const0> ;
  assign LOCKSTEP_Out[2282] = \<const0> ;
  assign LOCKSTEP_Out[2283] = \<const0> ;
  assign LOCKSTEP_Out[2284] = \<const0> ;
  assign LOCKSTEP_Out[2285] = \<const0> ;
  assign LOCKSTEP_Out[2286] = \<const0> ;
  assign LOCKSTEP_Out[2287] = \<const0> ;
  assign LOCKSTEP_Out[2288] = \<const0> ;
  assign LOCKSTEP_Out[2289] = \<const0> ;
  assign LOCKSTEP_Out[2290] = \<const0> ;
  assign LOCKSTEP_Out[2291] = \<const0> ;
  assign LOCKSTEP_Out[2292] = \<const0> ;
  assign LOCKSTEP_Out[2293] = \<const0> ;
  assign LOCKSTEP_Out[2294] = \<const0> ;
  assign LOCKSTEP_Out[2295] = \<const0> ;
  assign LOCKSTEP_Out[2296] = \<const0> ;
  assign LOCKSTEP_Out[2297] = \<const0> ;
  assign LOCKSTEP_Out[2298] = \<const0> ;
  assign LOCKSTEP_Out[2299] = \<const0> ;
  assign LOCKSTEP_Out[2300] = \<const0> ;
  assign LOCKSTEP_Out[2301] = \<const0> ;
  assign LOCKSTEP_Out[2302] = \<const0> ;
  assign LOCKSTEP_Out[2303] = \<const0> ;
  assign LOCKSTEP_Out[2304] = \<const0> ;
  assign LOCKSTEP_Out[2305] = \<const0> ;
  assign LOCKSTEP_Out[2306] = \<const0> ;
  assign LOCKSTEP_Out[2307] = \<const0> ;
  assign LOCKSTEP_Out[2308] = \<const0> ;
  assign LOCKSTEP_Out[2309] = \<const0> ;
  assign LOCKSTEP_Out[2310] = \<const0> ;
  assign LOCKSTEP_Out[2311] = \<const0> ;
  assign LOCKSTEP_Out[2312] = \<const0> ;
  assign LOCKSTEP_Out[2313] = \<const0> ;
  assign LOCKSTEP_Out[2314] = \<const0> ;
  assign LOCKSTEP_Out[2315] = \<const0> ;
  assign LOCKSTEP_Out[2316] = \<const0> ;
  assign LOCKSTEP_Out[2317] = \<const0> ;
  assign LOCKSTEP_Out[2318] = \<const0> ;
  assign LOCKSTEP_Out[2319] = \<const0> ;
  assign LOCKSTEP_Out[2320] = \<const0> ;
  assign LOCKSTEP_Out[2321] = \<const0> ;
  assign LOCKSTEP_Out[2322] = \<const0> ;
  assign LOCKSTEP_Out[2323] = \<const0> ;
  assign LOCKSTEP_Out[2324] = \<const0> ;
  assign LOCKSTEP_Out[2325] = \<const0> ;
  assign LOCKSTEP_Out[2326] = \<const0> ;
  assign LOCKSTEP_Out[2327] = \<const0> ;
  assign LOCKSTEP_Out[2328] = \<const0> ;
  assign LOCKSTEP_Out[2329] = \<const0> ;
  assign LOCKSTEP_Out[2330] = \<const0> ;
  assign LOCKSTEP_Out[2331] = \<const0> ;
  assign LOCKSTEP_Out[2332] = \<const0> ;
  assign LOCKSTEP_Out[2333] = \<const0> ;
  assign LOCKSTEP_Out[2334] = \<const0> ;
  assign LOCKSTEP_Out[2335] = \<const0> ;
  assign LOCKSTEP_Out[2336] = \<const0> ;
  assign LOCKSTEP_Out[2337] = \<const0> ;
  assign LOCKSTEP_Out[2338] = \<const0> ;
  assign LOCKSTEP_Out[2339] = \<const0> ;
  assign LOCKSTEP_Out[2340] = \<const0> ;
  assign LOCKSTEP_Out[2341] = \<const0> ;
  assign LOCKSTEP_Out[2342] = \<const0> ;
  assign LOCKSTEP_Out[2343] = \<const0> ;
  assign LOCKSTEP_Out[2344] = \<const0> ;
  assign LOCKSTEP_Out[2345] = \<const0> ;
  assign LOCKSTEP_Out[2346] = \<const0> ;
  assign LOCKSTEP_Out[2347] = \<const0> ;
  assign LOCKSTEP_Out[2348] = \<const0> ;
  assign LOCKSTEP_Out[2349] = \<const0> ;
  assign LOCKSTEP_Out[2350] = \<const0> ;
  assign LOCKSTEP_Out[2351] = \<const0> ;
  assign LOCKSTEP_Out[2352] = \<const0> ;
  assign LOCKSTEP_Out[2353] = \<const0> ;
  assign LOCKSTEP_Out[2354] = \<const0> ;
  assign LOCKSTEP_Out[2355] = \<const0> ;
  assign LOCKSTEP_Out[2356] = \<const0> ;
  assign LOCKSTEP_Out[2357] = \<const0> ;
  assign LOCKSTEP_Out[2358] = \<const0> ;
  assign LOCKSTEP_Out[2359] = \<const0> ;
  assign LOCKSTEP_Out[2360] = \<const0> ;
  assign LOCKSTEP_Out[2361] = \<const0> ;
  assign LOCKSTEP_Out[2362] = \<const0> ;
  assign LOCKSTEP_Out[2363] = \<const0> ;
  assign LOCKSTEP_Out[2364] = \<const0> ;
  assign LOCKSTEP_Out[2365] = \<const0> ;
  assign LOCKSTEP_Out[2366] = \<const0> ;
  assign LOCKSTEP_Out[2367] = \<const0> ;
  assign LOCKSTEP_Out[2368] = \<const0> ;
  assign LOCKSTEP_Out[2369] = \<const0> ;
  assign LOCKSTEP_Out[2370] = \<const0> ;
  assign LOCKSTEP_Out[2371] = \<const0> ;
  assign LOCKSTEP_Out[2372] = \<const0> ;
  assign LOCKSTEP_Out[2373] = \<const0> ;
  assign LOCKSTEP_Out[2374] = \<const0> ;
  assign LOCKSTEP_Out[2375] = \<const0> ;
  assign LOCKSTEP_Out[2376] = \<const0> ;
  assign LOCKSTEP_Out[2377] = \<const0> ;
  assign LOCKSTEP_Out[2378] = \<const0> ;
  assign LOCKSTEP_Out[2379] = \<const0> ;
  assign LOCKSTEP_Out[2380] = \<const0> ;
  assign LOCKSTEP_Out[2381] = \<const0> ;
  assign LOCKSTEP_Out[2382] = \<const0> ;
  assign LOCKSTEP_Out[2383] = \<const0> ;
  assign LOCKSTEP_Out[2384] = \<const0> ;
  assign LOCKSTEP_Out[2385] = \<const0> ;
  assign LOCKSTEP_Out[2386] = \<const0> ;
  assign LOCKSTEP_Out[2387] = \<const0> ;
  assign LOCKSTEP_Out[2388] = \<const0> ;
  assign LOCKSTEP_Out[2389] = \<const0> ;
  assign LOCKSTEP_Out[2390] = \<const0> ;
  assign LOCKSTEP_Out[2391] = \<const0> ;
  assign LOCKSTEP_Out[2392] = \<const0> ;
  assign LOCKSTEP_Out[2393] = \<const0> ;
  assign LOCKSTEP_Out[2394] = \<const0> ;
  assign LOCKSTEP_Out[2395] = \<const0> ;
  assign LOCKSTEP_Out[2396] = \<const0> ;
  assign LOCKSTEP_Out[2397] = \<const0> ;
  assign LOCKSTEP_Out[2398] = \<const0> ;
  assign LOCKSTEP_Out[2399] = \<const0> ;
  assign LOCKSTEP_Out[2400] = \<const0> ;
  assign LOCKSTEP_Out[2401] = \<const0> ;
  assign LOCKSTEP_Out[2402] = \<const0> ;
  assign LOCKSTEP_Out[2403] = \<const0> ;
  assign LOCKSTEP_Out[2404] = \<const0> ;
  assign LOCKSTEP_Out[2405] = \<const0> ;
  assign LOCKSTEP_Out[2406] = \<const0> ;
  assign LOCKSTEP_Out[2407] = \<const0> ;
  assign LOCKSTEP_Out[2408] = \<const0> ;
  assign LOCKSTEP_Out[2409] = \<const0> ;
  assign LOCKSTEP_Out[2410] = \<const0> ;
  assign LOCKSTEP_Out[2411] = \<const0> ;
  assign LOCKSTEP_Out[2412] = \<const0> ;
  assign LOCKSTEP_Out[2413] = \<const0> ;
  assign LOCKSTEP_Out[2414] = \<const0> ;
  assign LOCKSTEP_Out[2415] = \<const0> ;
  assign LOCKSTEP_Out[2416] = \<const0> ;
  assign LOCKSTEP_Out[2417] = \<const0> ;
  assign LOCKSTEP_Out[2418] = \<const0> ;
  assign LOCKSTEP_Out[2419] = \<const0> ;
  assign LOCKSTEP_Out[2420] = \<const0> ;
  assign LOCKSTEP_Out[2421] = \<const0> ;
  assign LOCKSTEP_Out[2422] = \<const0> ;
  assign LOCKSTEP_Out[2423] = \<const0> ;
  assign LOCKSTEP_Out[2424] = \<const0> ;
  assign LOCKSTEP_Out[2425] = \<const0> ;
  assign LOCKSTEP_Out[2426] = \<const0> ;
  assign LOCKSTEP_Out[2427] = \<const0> ;
  assign LOCKSTEP_Out[2428] = \<const0> ;
  assign LOCKSTEP_Out[2429] = \<const0> ;
  assign LOCKSTEP_Out[2430] = \<const0> ;
  assign LOCKSTEP_Out[2431] = \<const0> ;
  assign LOCKSTEP_Out[2432] = \<const0> ;
  assign LOCKSTEP_Out[2433] = \<const0> ;
  assign LOCKSTEP_Out[2434] = \<const0> ;
  assign LOCKSTEP_Out[2435] = \<const0> ;
  assign LOCKSTEP_Out[2436] = \<const0> ;
  assign LOCKSTEP_Out[2437] = \<const0> ;
  assign LOCKSTEP_Out[2438] = \<const0> ;
  assign LOCKSTEP_Out[2439] = \<const0> ;
  assign LOCKSTEP_Out[2440] = \<const0> ;
  assign LOCKSTEP_Out[2441] = \<const0> ;
  assign LOCKSTEP_Out[2442] = \<const0> ;
  assign LOCKSTEP_Out[2443] = \<const0> ;
  assign LOCKSTEP_Out[2444] = \<const0> ;
  assign LOCKSTEP_Out[2445] = \<const0> ;
  assign LOCKSTEP_Out[2446] = \<const0> ;
  assign LOCKSTEP_Out[2447] = \<const0> ;
  assign LOCKSTEP_Out[2448] = \<const0> ;
  assign LOCKSTEP_Out[2449] = \<const0> ;
  assign LOCKSTEP_Out[2450] = \<const0> ;
  assign LOCKSTEP_Out[2451] = \<const0> ;
  assign LOCKSTEP_Out[2452] = \<const0> ;
  assign LOCKSTEP_Out[2453] = \<const0> ;
  assign LOCKSTEP_Out[2454] = \<const0> ;
  assign LOCKSTEP_Out[2455] = \<const0> ;
  assign LOCKSTEP_Out[2456] = \<const0> ;
  assign LOCKSTEP_Out[2457] = \<const0> ;
  assign LOCKSTEP_Out[2458] = \<const0> ;
  assign LOCKSTEP_Out[2459] = \<const0> ;
  assign LOCKSTEP_Out[2460] = \<const0> ;
  assign LOCKSTEP_Out[2461] = \<const0> ;
  assign LOCKSTEP_Out[2462] = \<const0> ;
  assign LOCKSTEP_Out[2463] = \<const0> ;
  assign LOCKSTEP_Out[2464] = \<const0> ;
  assign LOCKSTEP_Out[2465] = \<const0> ;
  assign LOCKSTEP_Out[2466] = \<const0> ;
  assign LOCKSTEP_Out[2467] = \<const0> ;
  assign LOCKSTEP_Out[2468] = \<const0> ;
  assign LOCKSTEP_Out[2469] = \<const0> ;
  assign LOCKSTEP_Out[2470] = \<const0> ;
  assign LOCKSTEP_Out[2471] = \<const0> ;
  assign LOCKSTEP_Out[2472] = \<const0> ;
  assign LOCKSTEP_Out[2473] = \<const0> ;
  assign LOCKSTEP_Out[2474] = \<const0> ;
  assign LOCKSTEP_Out[2475] = \<const0> ;
  assign LOCKSTEP_Out[2476] = \<const0> ;
  assign LOCKSTEP_Out[2477] = \<const0> ;
  assign LOCKSTEP_Out[2478] = \<const0> ;
  assign LOCKSTEP_Out[2479] = \<const0> ;
  assign LOCKSTEP_Out[2480] = \<const0> ;
  assign LOCKSTEP_Out[2481] = \<const0> ;
  assign LOCKSTEP_Out[2482] = \<const0> ;
  assign LOCKSTEP_Out[2483] = \<const0> ;
  assign LOCKSTEP_Out[2484] = \<const0> ;
  assign LOCKSTEP_Out[2485] = \<const0> ;
  assign LOCKSTEP_Out[2486] = \<const0> ;
  assign LOCKSTEP_Out[2487] = \<const0> ;
  assign LOCKSTEP_Out[2488] = \<const0> ;
  assign LOCKSTEP_Out[2489] = \<const0> ;
  assign LOCKSTEP_Out[2490] = \<const0> ;
  assign LOCKSTEP_Out[2491] = \<const0> ;
  assign LOCKSTEP_Out[2492] = \<const0> ;
  assign LOCKSTEP_Out[2493] = \<const0> ;
  assign LOCKSTEP_Out[2494] = \<const0> ;
  assign LOCKSTEP_Out[2495] = \<const0> ;
  assign LOCKSTEP_Out[2496] = \<const0> ;
  assign LOCKSTEP_Out[2497] = \<const0> ;
  assign LOCKSTEP_Out[2498] = \<const0> ;
  assign LOCKSTEP_Out[2499] = \<const0> ;
  assign LOCKSTEP_Out[2500] = \<const0> ;
  assign LOCKSTEP_Out[2501] = \<const0> ;
  assign LOCKSTEP_Out[2502] = \<const0> ;
  assign LOCKSTEP_Out[2503] = \<const0> ;
  assign LOCKSTEP_Out[2504] = \<const0> ;
  assign LOCKSTEP_Out[2505] = \<const0> ;
  assign LOCKSTEP_Out[2506] = \<const0> ;
  assign LOCKSTEP_Out[2507] = \<const0> ;
  assign LOCKSTEP_Out[2508] = \<const0> ;
  assign LOCKSTEP_Out[2509] = \<const0> ;
  assign LOCKSTEP_Out[2510] = \<const0> ;
  assign LOCKSTEP_Out[2511] = \<const0> ;
  assign LOCKSTEP_Out[2512] = \<const0> ;
  assign LOCKSTEP_Out[2513] = \<const0> ;
  assign LOCKSTEP_Out[2514] = \<const0> ;
  assign LOCKSTEP_Out[2515] = \<const0> ;
  assign LOCKSTEP_Out[2516] = \<const0> ;
  assign LOCKSTEP_Out[2517] = \<const0> ;
  assign LOCKSTEP_Out[2518] = \<const0> ;
  assign LOCKSTEP_Out[2519] = \<const0> ;
  assign LOCKSTEP_Out[2520] = \<const0> ;
  assign LOCKSTEP_Out[2521] = \<const0> ;
  assign LOCKSTEP_Out[2522] = \<const0> ;
  assign LOCKSTEP_Out[2523] = \<const0> ;
  assign LOCKSTEP_Out[2524] = \<const0> ;
  assign LOCKSTEP_Out[2525] = \<const0> ;
  assign LOCKSTEP_Out[2526] = \<const0> ;
  assign LOCKSTEP_Out[2527] = \<const0> ;
  assign LOCKSTEP_Out[2528] = \<const0> ;
  assign LOCKSTEP_Out[2529] = \<const0> ;
  assign LOCKSTEP_Out[2530] = \<const0> ;
  assign LOCKSTEP_Out[2531] = \<const0> ;
  assign LOCKSTEP_Out[2532] = \<const0> ;
  assign LOCKSTEP_Out[2533] = \<const0> ;
  assign LOCKSTEP_Out[2534] = \<const0> ;
  assign LOCKSTEP_Out[2535] = \<const0> ;
  assign LOCKSTEP_Out[2536] = \<const0> ;
  assign LOCKSTEP_Out[2537] = \<const0> ;
  assign LOCKSTEP_Out[2538] = \<const0> ;
  assign LOCKSTEP_Out[2539] = \<const0> ;
  assign LOCKSTEP_Out[2540] = \<const0> ;
  assign LOCKSTEP_Out[2541] = \<const0> ;
  assign LOCKSTEP_Out[2542] = \<const0> ;
  assign LOCKSTEP_Out[2543] = \<const0> ;
  assign LOCKSTEP_Out[2544] = \<const0> ;
  assign LOCKSTEP_Out[2545] = \<const0> ;
  assign LOCKSTEP_Out[2546] = \<const0> ;
  assign LOCKSTEP_Out[2547] = \<const0> ;
  assign LOCKSTEP_Out[2548] = \<const0> ;
  assign LOCKSTEP_Out[2549] = \<const0> ;
  assign LOCKSTEP_Out[2550] = \<const0> ;
  assign LOCKSTEP_Out[2551] = \<const0> ;
  assign LOCKSTEP_Out[2552] = \<const0> ;
  assign LOCKSTEP_Out[2553] = \<const0> ;
  assign LOCKSTEP_Out[2554] = \<const0> ;
  assign LOCKSTEP_Out[2555] = \<const0> ;
  assign LOCKSTEP_Out[2556] = \<const0> ;
  assign LOCKSTEP_Out[2557] = \<const0> ;
  assign LOCKSTEP_Out[2558] = \<const0> ;
  assign LOCKSTEP_Out[2559] = \<const0> ;
  assign LOCKSTEP_Out[2560] = \<const0> ;
  assign LOCKSTEP_Out[2561] = \<const0> ;
  assign LOCKSTEP_Out[2562] = \<const0> ;
  assign LOCKSTEP_Out[2563] = \<const0> ;
  assign LOCKSTEP_Out[2564] = \<const0> ;
  assign LOCKSTEP_Out[2565] = \<const0> ;
  assign LOCKSTEP_Out[2566] = \<const0> ;
  assign LOCKSTEP_Out[2567] = \<const0> ;
  assign LOCKSTEP_Out[2568] = \<const0> ;
  assign LOCKSTEP_Out[2569] = \<const0> ;
  assign LOCKSTEP_Out[2570] = \<const0> ;
  assign LOCKSTEP_Out[2571] = \<const0> ;
  assign LOCKSTEP_Out[2572] = \<const0> ;
  assign LOCKSTEP_Out[2573] = \<const0> ;
  assign LOCKSTEP_Out[2574] = \<const0> ;
  assign LOCKSTEP_Out[2575] = \<const0> ;
  assign LOCKSTEP_Out[2576] = \<const0> ;
  assign LOCKSTEP_Out[2577] = \<const0> ;
  assign LOCKSTEP_Out[2578] = \<const0> ;
  assign LOCKSTEP_Out[2579] = \<const0> ;
  assign LOCKSTEP_Out[2580] = \<const0> ;
  assign LOCKSTEP_Out[2581] = \<const0> ;
  assign LOCKSTEP_Out[2582] = \<const0> ;
  assign LOCKSTEP_Out[2583] = \<const0> ;
  assign LOCKSTEP_Out[2584] = \<const0> ;
  assign LOCKSTEP_Out[2585] = \<const0> ;
  assign LOCKSTEP_Out[2586] = \<const0> ;
  assign LOCKSTEP_Out[2587] = \<const0> ;
  assign LOCKSTEP_Out[2588] = \<const0> ;
  assign LOCKSTEP_Out[2589] = \<const0> ;
  assign LOCKSTEP_Out[2590] = \<const0> ;
  assign LOCKSTEP_Out[2591] = \<const0> ;
  assign LOCKSTEP_Out[2592] = \<const0> ;
  assign LOCKSTEP_Out[2593] = \<const0> ;
  assign LOCKSTEP_Out[2594] = \<const0> ;
  assign LOCKSTEP_Out[2595] = \<const0> ;
  assign LOCKSTEP_Out[2596] = \<const0> ;
  assign LOCKSTEP_Out[2597] = \<const0> ;
  assign LOCKSTEP_Out[2598] = \<const0> ;
  assign LOCKSTEP_Out[2599] = \<const0> ;
  assign LOCKSTEP_Out[2600] = \<const0> ;
  assign LOCKSTEP_Out[2601] = \<const0> ;
  assign LOCKSTEP_Out[2602] = \<const0> ;
  assign LOCKSTEP_Out[2603] = \<const0> ;
  assign LOCKSTEP_Out[2604] = \<const0> ;
  assign LOCKSTEP_Out[2605] = \<const0> ;
  assign LOCKSTEP_Out[2606] = \<const0> ;
  assign LOCKSTEP_Out[2607] = \<const0> ;
  assign LOCKSTEP_Out[2608] = \<const0> ;
  assign LOCKSTEP_Out[2609] = \<const0> ;
  assign LOCKSTEP_Out[2610] = \<const0> ;
  assign LOCKSTEP_Out[2611] = \<const0> ;
  assign LOCKSTEP_Out[2612] = \<const0> ;
  assign LOCKSTEP_Out[2613] = \<const0> ;
  assign LOCKSTEP_Out[2614] = \<const0> ;
  assign LOCKSTEP_Out[2615] = \<const0> ;
  assign LOCKSTEP_Out[2616] = \<const0> ;
  assign LOCKSTEP_Out[2617] = \<const0> ;
  assign LOCKSTEP_Out[2618] = \<const0> ;
  assign LOCKSTEP_Out[2619] = \<const0> ;
  assign LOCKSTEP_Out[2620] = \<const0> ;
  assign LOCKSTEP_Out[2621] = \<const0> ;
  assign LOCKSTEP_Out[2622] = \<const0> ;
  assign LOCKSTEP_Out[2623] = \<const0> ;
  assign LOCKSTEP_Out[2624] = \<const0> ;
  assign LOCKSTEP_Out[2625] = \<const0> ;
  assign LOCKSTEP_Out[2626] = \<const0> ;
  assign LOCKSTEP_Out[2627] = \<const0> ;
  assign LOCKSTEP_Out[2628] = \<const0> ;
  assign LOCKSTEP_Out[2629] = \<const0> ;
  assign LOCKSTEP_Out[2630] = \<const0> ;
  assign LOCKSTEP_Out[2631] = \<const0> ;
  assign LOCKSTEP_Out[2632] = \<const0> ;
  assign LOCKSTEP_Out[2633] = \<const0> ;
  assign LOCKSTEP_Out[2634] = \<const0> ;
  assign LOCKSTEP_Out[2635] = \<const0> ;
  assign LOCKSTEP_Out[2636] = \<const0> ;
  assign LOCKSTEP_Out[2637] = \<const0> ;
  assign LOCKSTEP_Out[2638] = \<const0> ;
  assign LOCKSTEP_Out[2639] = \<const0> ;
  assign LOCKSTEP_Out[2640] = \<const0> ;
  assign LOCKSTEP_Out[2641] = \<const0> ;
  assign LOCKSTEP_Out[2642] = \<const0> ;
  assign LOCKSTEP_Out[2643] = \<const0> ;
  assign LOCKSTEP_Out[2644] = \<const0> ;
  assign LOCKSTEP_Out[2645] = \<const0> ;
  assign LOCKSTEP_Out[2646] = \<const0> ;
  assign LOCKSTEP_Out[2647] = \<const0> ;
  assign LOCKSTEP_Out[2648] = \<const0> ;
  assign LOCKSTEP_Out[2649] = \<const0> ;
  assign LOCKSTEP_Out[2650] = \<const0> ;
  assign LOCKSTEP_Out[2651] = \<const0> ;
  assign LOCKSTEP_Out[2652] = \<const0> ;
  assign LOCKSTEP_Out[2653] = \<const0> ;
  assign LOCKSTEP_Out[2654] = \<const0> ;
  assign LOCKSTEP_Out[2655] = \<const0> ;
  assign LOCKSTEP_Out[2656] = \<const0> ;
  assign LOCKSTEP_Out[2657] = \<const0> ;
  assign LOCKSTEP_Out[2658] = \<const0> ;
  assign LOCKSTEP_Out[2659] = \<const0> ;
  assign LOCKSTEP_Out[2660] = \<const0> ;
  assign LOCKSTEP_Out[2661] = \<const0> ;
  assign LOCKSTEP_Out[2662] = \<const0> ;
  assign LOCKSTEP_Out[2663] = \<const0> ;
  assign LOCKSTEP_Out[2664] = \<const0> ;
  assign LOCKSTEP_Out[2665] = \<const0> ;
  assign LOCKSTEP_Out[2666] = \<const0> ;
  assign LOCKSTEP_Out[2667] = \<const0> ;
  assign LOCKSTEP_Out[2668] = \<const0> ;
  assign LOCKSTEP_Out[2669] = \<const0> ;
  assign LOCKSTEP_Out[2670] = \<const0> ;
  assign LOCKSTEP_Out[2671] = \<const0> ;
  assign LOCKSTEP_Out[2672] = \<const0> ;
  assign LOCKSTEP_Out[2673] = \<const0> ;
  assign LOCKSTEP_Out[2674] = \<const0> ;
  assign LOCKSTEP_Out[2675] = \<const0> ;
  assign LOCKSTEP_Out[2676] = \<const0> ;
  assign LOCKSTEP_Out[2677] = \<const0> ;
  assign LOCKSTEP_Out[2678] = \<const0> ;
  assign LOCKSTEP_Out[2679] = \<const0> ;
  assign LOCKSTEP_Out[2680] = \<const0> ;
  assign LOCKSTEP_Out[2681] = \<const0> ;
  assign LOCKSTEP_Out[2682] = \<const0> ;
  assign LOCKSTEP_Out[2683] = \<const0> ;
  assign LOCKSTEP_Out[2684] = \<const0> ;
  assign LOCKSTEP_Out[2685] = \<const0> ;
  assign LOCKSTEP_Out[2686] = \<const0> ;
  assign LOCKSTEP_Out[2687] = \<const0> ;
  assign LOCKSTEP_Out[2688] = \<const0> ;
  assign LOCKSTEP_Out[2689] = \<const0> ;
  assign LOCKSTEP_Out[2690] = \<const0> ;
  assign LOCKSTEP_Out[2691] = \<const0> ;
  assign LOCKSTEP_Out[2692] = \<const0> ;
  assign LOCKSTEP_Out[2693] = \<const0> ;
  assign LOCKSTEP_Out[2694] = \<const0> ;
  assign LOCKSTEP_Out[2695] = \<const0> ;
  assign LOCKSTEP_Out[2696] = \<const0> ;
  assign LOCKSTEP_Out[2697:2700] = \^LOCKSTEP_Out [2697:2700];
  assign LOCKSTEP_Out[2701] = \<const0> ;
  assign LOCKSTEP_Out[2702] = \<const0> ;
  assign LOCKSTEP_Out[2703] = \<const0> ;
  assign LOCKSTEP_Out[2704] = \<const0> ;
  assign LOCKSTEP_Out[2705] = \<const0> ;
  assign LOCKSTEP_Out[2706] = \<const0> ;
  assign LOCKSTEP_Out[2707] = \<const0> ;
  assign LOCKSTEP_Out[2708] = \<const0> ;
  assign LOCKSTEP_Out[2709] = \<const0> ;
  assign LOCKSTEP_Out[2710] = \<const0> ;
  assign LOCKSTEP_Out[2711] = \<const0> ;
  assign LOCKSTEP_Out[2712] = \<const0> ;
  assign LOCKSTEP_Out[2713] = \<const0> ;
  assign LOCKSTEP_Out[2714] = \<const0> ;
  assign LOCKSTEP_Out[2715] = \<const0> ;
  assign LOCKSTEP_Out[2716] = \<const0> ;
  assign LOCKSTEP_Out[2717] = \<const0> ;
  assign LOCKSTEP_Out[2718] = \<const0> ;
  assign LOCKSTEP_Out[2719] = \<const0> ;
  assign LOCKSTEP_Out[2720] = \<const0> ;
  assign LOCKSTEP_Out[2721] = \<const0> ;
  assign LOCKSTEP_Out[2722] = \<const0> ;
  assign LOCKSTEP_Out[2723] = \<const0> ;
  assign LOCKSTEP_Out[2724] = \<const0> ;
  assign LOCKSTEP_Out[2725] = \<const0> ;
  assign LOCKSTEP_Out[2726] = \<const0> ;
  assign LOCKSTEP_Out[2727] = \<const0> ;
  assign LOCKSTEP_Out[2728] = \<const0> ;
  assign LOCKSTEP_Out[2729] = \<const0> ;
  assign LOCKSTEP_Out[2730] = \<const0> ;
  assign LOCKSTEP_Out[2731] = \<const0> ;
  assign LOCKSTEP_Out[2732] = \<const0> ;
  assign LOCKSTEP_Out[2733] = \<const0> ;
  assign LOCKSTEP_Out[2734] = \<const0> ;
  assign LOCKSTEP_Out[2735] = \<const0> ;
  assign LOCKSTEP_Out[2736] = \<const0> ;
  assign LOCKSTEP_Out[2737] = \<const0> ;
  assign LOCKSTEP_Out[2738] = \<const0> ;
  assign LOCKSTEP_Out[2739] = \<const0> ;
  assign LOCKSTEP_Out[2740] = \<const0> ;
  assign LOCKSTEP_Out[2741] = \<const0> ;
  assign LOCKSTEP_Out[2742] = \<const0> ;
  assign LOCKSTEP_Out[2743] = \<const0> ;
  assign LOCKSTEP_Out[2744] = \<const0> ;
  assign LOCKSTEP_Out[2745] = \<const0> ;
  assign LOCKSTEP_Out[2746] = \<const0> ;
  assign LOCKSTEP_Out[2747] = \<const0> ;
  assign LOCKSTEP_Out[2748] = \<const0> ;
  assign LOCKSTEP_Out[2749] = \<const0> ;
  assign LOCKSTEP_Out[2750] = \<const0> ;
  assign LOCKSTEP_Out[2751] = \<const0> ;
  assign LOCKSTEP_Out[2752] = \<const0> ;
  assign LOCKSTEP_Out[2753] = \<const0> ;
  assign LOCKSTEP_Out[2754] = \<const0> ;
  assign LOCKSTEP_Out[2755] = \<const0> ;
  assign LOCKSTEP_Out[2756] = \<const0> ;
  assign LOCKSTEP_Out[2757] = \<const0> ;
  assign LOCKSTEP_Out[2758] = \<const0> ;
  assign LOCKSTEP_Out[2759] = \<const0> ;
  assign LOCKSTEP_Out[2760] = \<const0> ;
  assign LOCKSTEP_Out[2761:2762] = \^LOCKSTEP_Out [2761:2762];
  assign LOCKSTEP_Out[2763] = \<const0> ;
  assign LOCKSTEP_Out[2764] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2765] = \<const0> ;
  assign LOCKSTEP_Out[2766] = \<const0> ;
  assign LOCKSTEP_Out[2767:2796] = \^LOCKSTEP_Out [2767:2796];
  assign LOCKSTEP_Out[2797] = \<const0> ;
  assign LOCKSTEP_Out[2798] = \<const0> ;
  assign LOCKSTEP_Out[2799] = \<const0> ;
  assign LOCKSTEP_Out[2800] = \<const0> ;
  assign LOCKSTEP_Out[2801] = \<const0> ;
  assign LOCKSTEP_Out[2802] = \<const0> ;
  assign LOCKSTEP_Out[2803] = \<const0> ;
  assign LOCKSTEP_Out[2804] = \<const0> ;
  assign LOCKSTEP_Out[2805] = \<const0> ;
  assign LOCKSTEP_Out[2806] = \<const0> ;
  assign LOCKSTEP_Out[2807] = \<const0> ;
  assign LOCKSTEP_Out[2808] = \<const0> ;
  assign LOCKSTEP_Out[2809] = \<const0> ;
  assign LOCKSTEP_Out[2810] = \<const0> ;
  assign LOCKSTEP_Out[2811] = \<const0> ;
  assign LOCKSTEP_Out[2812] = \<const0> ;
  assign LOCKSTEP_Out[2813] = \<const0> ;
  assign LOCKSTEP_Out[2814] = \<const0> ;
  assign LOCKSTEP_Out[2815] = \<const0> ;
  assign LOCKSTEP_Out[2816] = \<const0> ;
  assign LOCKSTEP_Out[2817] = \<const0> ;
  assign LOCKSTEP_Out[2818] = \<const0> ;
  assign LOCKSTEP_Out[2819] = \<const0> ;
  assign LOCKSTEP_Out[2820] = \<const0> ;
  assign LOCKSTEP_Out[2821] = \<const0> ;
  assign LOCKSTEP_Out[2822] = \<const0> ;
  assign LOCKSTEP_Out[2823] = \<const0> ;
  assign LOCKSTEP_Out[2824] = \<const0> ;
  assign LOCKSTEP_Out[2825] = \<const0> ;
  assign LOCKSTEP_Out[2826] = \<const0> ;
  assign LOCKSTEP_Out[2827] = \<const0> ;
  assign LOCKSTEP_Out[2828] = \<const0> ;
  assign LOCKSTEP_Out[2829] = \<const0> ;
  assign LOCKSTEP_Out[2830] = \<const0> ;
  assign LOCKSTEP_Out[2831] = \<const0> ;
  assign LOCKSTEP_Out[2832] = \<const0> ;
  assign LOCKSTEP_Out[2833] = \<const0> ;
  assign LOCKSTEP_Out[2834] = \<const0> ;
  assign LOCKSTEP_Out[2835] = \<const0> ;
  assign LOCKSTEP_Out[2836] = \<const0> ;
  assign LOCKSTEP_Out[2837] = \^LOCKSTEP_Out [2838];
  assign LOCKSTEP_Out[2838] = \^LOCKSTEP_Out [2838];
  assign LOCKSTEP_Out[2839] = \<const0> ;
  assign LOCKSTEP_Out[2840] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2841] = \<const0> ;
  assign LOCKSTEP_Out[2842:2843] = \^LOCKSTEP_Out [2842:2843];
  assign LOCKSTEP_Out[2844] = \<const0> ;
  assign LOCKSTEP_Out[2845] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2846] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2847] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2848] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2849] = \<const0> ;
  assign LOCKSTEP_Out[2850] = \<const0> ;
  assign LOCKSTEP_Out[2851] = \<const0> ;
  assign LOCKSTEP_Out[2852] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2853] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2854] = \<const0> ;
  assign LOCKSTEP_Out[2855] = \<const0> ;
  assign LOCKSTEP_Out[2856] = \^LOCKSTEP_Out [2856];
  assign LOCKSTEP_Out[2857] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2858] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2859] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2860] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2861] = \^LOCKSTEP_Out [2846];
  assign LOCKSTEP_Out[2862] = \<const0> ;
  assign LOCKSTEP_Out[2863] = \<const0> ;
  assign LOCKSTEP_Out[2864] = \<const0> ;
  assign LOCKSTEP_Out[2865] = \<const0> ;
  assign LOCKSTEP_Out[2866] = \<const0> ;
  assign LOCKSTEP_Out[2867] = \<const0> ;
  assign LOCKSTEP_Out[2868] = \<const0> ;
  assign LOCKSTEP_Out[2869] = \<const0> ;
  assign LOCKSTEP_Out[2870] = \^LOCKSTEP_Out [542];
  assign LOCKSTEP_Out[2871] = \<const0> ;
  assign LOCKSTEP_Out[2872] = \<const0> ;
  assign LOCKSTEP_Out[2873] = \<const0> ;
  assign LOCKSTEP_Out[2874] = \<const0> ;
  assign LOCKSTEP_Out[2875] = \<const0> ;
  assign LOCKSTEP_Out[2876] = \<const0> ;
  assign LOCKSTEP_Out[2877] = \<const0> ;
  assign LOCKSTEP_Out[2878] = \<const0> ;
  assign LOCKSTEP_Out[2879] = \<const0> ;
  assign LOCKSTEP_Out[2880] = \<const0> ;
  assign LOCKSTEP_Out[2881:2945] = \^LOCKSTEP_Out [2881:2945];
  assign LOCKSTEP_Out[2946] = \<const0> ;
  assign LOCKSTEP_Out[2947] = \<const0> ;
  assign LOCKSTEP_Out[2948] = \<const0> ;
  assign LOCKSTEP_Out[2949] = \<const0> ;
  assign LOCKSTEP_Out[2950] = \<const0> ;
  assign LOCKSTEP_Out[2951] = \<const0> ;
  assign LOCKSTEP_Out[2952] = \<const0> ;
  assign LOCKSTEP_Out[2953] = \<const0> ;
  assign LOCKSTEP_Out[2954] = \<const0> ;
  assign LOCKSTEP_Out[2955] = \<const0> ;
  assign LOCKSTEP_Out[2956] = \<const0> ;
  assign LOCKSTEP_Out[2957] = \<const0> ;
  assign LOCKSTEP_Out[2958] = \<const0> ;
  assign LOCKSTEP_Out[2959] = \<const0> ;
  assign LOCKSTEP_Out[2960] = \<const0> ;
  assign LOCKSTEP_Out[2961] = \<const0> ;
  assign LOCKSTEP_Out[2962] = \<const0> ;
  assign LOCKSTEP_Out[2963] = \<const0> ;
  assign LOCKSTEP_Out[2964] = \<const0> ;
  assign LOCKSTEP_Out[2965] = \<const0> ;
  assign LOCKSTEP_Out[2966] = \<const0> ;
  assign LOCKSTEP_Out[2967] = \<const0> ;
  assign LOCKSTEP_Out[2968] = \<const0> ;
  assign LOCKSTEP_Out[2969] = \<const0> ;
  assign LOCKSTEP_Out[2970] = \<const0> ;
  assign LOCKSTEP_Out[2971] = \<const0> ;
  assign LOCKSTEP_Out[2972] = \<const0> ;
  assign LOCKSTEP_Out[2973] = \<const0> ;
  assign LOCKSTEP_Out[2974] = \<const0> ;
  assign LOCKSTEP_Out[2975] = \<const0> ;
  assign LOCKSTEP_Out[2976] = \<const0> ;
  assign LOCKSTEP_Out[2977] = \<const0> ;
  assign LOCKSTEP_Out[2978:2983] = \^LOCKSTEP_Out [2978:2983];
  assign LOCKSTEP_Out[2984] = \<const0> ;
  assign LOCKSTEP_Out[2985] = \<const0> ;
  assign LOCKSTEP_Out[2986] = \<const0> ;
  assign LOCKSTEP_Out[2987] = \<const0> ;
  assign LOCKSTEP_Out[2988] = \<const0> ;
  assign LOCKSTEP_Out[2989] = \<const0> ;
  assign LOCKSTEP_Out[2990] = \<const0> ;
  assign LOCKSTEP_Out[2991] = \^LOCKSTEP_Out [2991];
  assign LOCKSTEP_Out[2992] = \<const0> ;
  assign LOCKSTEP_Out[2993] = \^LOCKSTEP_Out [2993];
  assign LOCKSTEP_Out[2994] = \<const0> ;
  assign LOCKSTEP_Out[2995:2997] = \^LOCKSTEP_Out [2995:2997];
  assign LOCKSTEP_Out[2998] = \<const0> ;
  assign LOCKSTEP_Out[2999] = \<const0> ;
  assign LOCKSTEP_Out[3000] = \<const0> ;
  assign LOCKSTEP_Out[3001] = \<const0> ;
  assign LOCKSTEP_Out[3002] = \<const0> ;
  assign LOCKSTEP_Out[3003] = \<const0> ;
  assign LOCKSTEP_Out[3004] = \<const0> ;
  assign LOCKSTEP_Out[3005] = \<const0> ;
  assign LOCKSTEP_Out[3006] = \<const0> ;
  assign LOCKSTEP_Out[3007:3038] = \^LOCKSTEP_Out [3007:3038];
  assign LOCKSTEP_Out[3039] = \<const0> ;
  assign LOCKSTEP_Out[3040] = \<const0> ;
  assign LOCKSTEP_Out[3041] = \<const0> ;
  assign LOCKSTEP_Out[3042] = \<const0> ;
  assign LOCKSTEP_Out[3043] = \<const0> ;
  assign LOCKSTEP_Out[3044] = \<const0> ;
  assign LOCKSTEP_Out[3045] = \<const0> ;
  assign LOCKSTEP_Out[3046] = \<const0> ;
  assign LOCKSTEP_Out[3047] = \<const0> ;
  assign LOCKSTEP_Out[3048] = \<const0> ;
  assign LOCKSTEP_Out[3049] = \<const0> ;
  assign LOCKSTEP_Out[3050] = \<const0> ;
  assign LOCKSTEP_Out[3051] = \<const0> ;
  assign LOCKSTEP_Out[3052] = \<const0> ;
  assign LOCKSTEP_Out[3053] = \<const0> ;
  assign LOCKSTEP_Out[3054] = \<const0> ;
  assign LOCKSTEP_Out[3055] = \<const0> ;
  assign LOCKSTEP_Out[3056] = \<const0> ;
  assign LOCKSTEP_Out[3057] = \<const0> ;
  assign LOCKSTEP_Out[3058] = \<const0> ;
  assign LOCKSTEP_Out[3059] = \<const0> ;
  assign LOCKSTEP_Out[3060] = \<const0> ;
  assign LOCKSTEP_Out[3061] = \<const0> ;
  assign LOCKSTEP_Out[3062] = \<const0> ;
  assign LOCKSTEP_Out[3063] = \<const0> ;
  assign LOCKSTEP_Out[3064] = \<const0> ;
  assign LOCKSTEP_Out[3065] = \<const0> ;
  assign LOCKSTEP_Out[3066] = \<const0> ;
  assign LOCKSTEP_Out[3067] = \<const0> ;
  assign LOCKSTEP_Out[3068] = \<const0> ;
  assign LOCKSTEP_Out[3069] = \<const0> ;
  assign LOCKSTEP_Out[3070] = \<const0> ;
  assign LOCKSTEP_Out[3071] = \^LOCKSTEP_Out [3071];
  assign LOCKSTEP_Out[3072] = \<const0> ;
  assign LOCKSTEP_Out[3073] = \^LOCKSTEP_Out [3073];
  assign LOCKSTEP_Out[3074] = \<const0> ;
  assign LOCKSTEP_Out[3075:3110] = \^LOCKSTEP_Out [3075:3110];
  assign LOCKSTEP_Out[3111] = \<const0> ;
  assign LOCKSTEP_Out[3112] = \<const0> ;
  assign LOCKSTEP_Out[3113] = \<const0> ;
  assign LOCKSTEP_Out[3114] = \<const0> ;
  assign LOCKSTEP_Out[3115] = \<const0> ;
  assign LOCKSTEP_Out[3116] = \<const0> ;
  assign LOCKSTEP_Out[3117] = \<const0> ;
  assign LOCKSTEP_Out[3118] = \<const0> ;
  assign LOCKSTEP_Out[3119] = \<const0> ;
  assign LOCKSTEP_Out[3120] = \<const0> ;
  assign LOCKSTEP_Out[3121] = \<const0> ;
  assign LOCKSTEP_Out[3122] = \<const0> ;
  assign LOCKSTEP_Out[3123] = \<const0> ;
  assign LOCKSTEP_Out[3124] = \<const0> ;
  assign LOCKSTEP_Out[3125] = \<const0> ;
  assign LOCKSTEP_Out[3126] = \<const0> ;
  assign LOCKSTEP_Out[3127] = \<const0> ;
  assign LOCKSTEP_Out[3128] = \<const0> ;
  assign LOCKSTEP_Out[3129] = \<const0> ;
  assign LOCKSTEP_Out[3130] = \<const0> ;
  assign LOCKSTEP_Out[3131] = \<const0> ;
  assign LOCKSTEP_Out[3132] = \<const0> ;
  assign LOCKSTEP_Out[3133] = \<const0> ;
  assign LOCKSTEP_Out[3134] = \<const0> ;
  assign LOCKSTEP_Out[3135] = \<const0> ;
  assign LOCKSTEP_Out[3136] = \<const0> ;
  assign LOCKSTEP_Out[3137] = \<const0> ;
  assign LOCKSTEP_Out[3138] = \<const0> ;
  assign LOCKSTEP_Out[3139] = \<const0> ;
  assign LOCKSTEP_Out[3140] = \<const0> ;
  assign LOCKSTEP_Out[3141] = \<const0> ;
  assign LOCKSTEP_Out[3142] = \<const0> ;
  assign LOCKSTEP_Out[3143:3174] = \^LOCKSTEP_Out [3143:3174];
  assign LOCKSTEP_Out[3175] = \<const0> ;
  assign LOCKSTEP_Out[3176] = \<const0> ;
  assign LOCKSTEP_Out[3177] = \<const0> ;
  assign LOCKSTEP_Out[3178] = \<const0> ;
  assign LOCKSTEP_Out[3179] = \<const0> ;
  assign LOCKSTEP_Out[3180] = \<const0> ;
  assign LOCKSTEP_Out[3181] = \<const0> ;
  assign LOCKSTEP_Out[3182] = \<const0> ;
  assign LOCKSTEP_Out[3183] = \<const0> ;
  assign LOCKSTEP_Out[3184] = \<const0> ;
  assign LOCKSTEP_Out[3185] = \<const0> ;
  assign LOCKSTEP_Out[3186] = \<const0> ;
  assign LOCKSTEP_Out[3187] = \<const0> ;
  assign LOCKSTEP_Out[3188] = \<const0> ;
  assign LOCKSTEP_Out[3189] = \<const0> ;
  assign LOCKSTEP_Out[3190] = \<const0> ;
  assign LOCKSTEP_Out[3191] = \<const0> ;
  assign LOCKSTEP_Out[3192] = \<const0> ;
  assign LOCKSTEP_Out[3193] = \<const0> ;
  assign LOCKSTEP_Out[3194] = \<const0> ;
  assign LOCKSTEP_Out[3195] = \<const0> ;
  assign LOCKSTEP_Out[3196] = \<const0> ;
  assign LOCKSTEP_Out[3197] = \<const0> ;
  assign LOCKSTEP_Out[3198] = \<const0> ;
  assign LOCKSTEP_Out[3199] = \<const0> ;
  assign LOCKSTEP_Out[3200] = \<const0> ;
  assign LOCKSTEP_Out[3201] = \<const0> ;
  assign LOCKSTEP_Out[3202] = \<const0> ;
  assign LOCKSTEP_Out[3203] = \<const0> ;
  assign LOCKSTEP_Out[3204] = \<const0> ;
  assign LOCKSTEP_Out[3205] = \<const0> ;
  assign LOCKSTEP_Out[3206] = \<const0> ;
  assign LOCKSTEP_Out[3207:3210] = \^LOCKSTEP_Out [3207:3210];
  assign LOCKSTEP_Out[3211] = \<const0> ;
  assign LOCKSTEP_Out[3212] = \<const0> ;
  assign LOCKSTEP_Out[3213] = \<const0> ;
  assign LOCKSTEP_Out[3214] = \<const0> ;
  assign LOCKSTEP_Out[3215:3228] = \^LOCKSTEP_Out [3215:3228];
  assign LOCKSTEP_Out[3229] = \<const0> ;
  assign LOCKSTEP_Out[3230] = \<const0> ;
  assign LOCKSTEP_Out[3231] = \<const0> ;
  assign LOCKSTEP_Out[3232] = \<const0> ;
  assign LOCKSTEP_Out[3233] = \<const0> ;
  assign LOCKSTEP_Out[3234] = \<const0> ;
  assign LOCKSTEP_Out[3235] = \<const0> ;
  assign LOCKSTEP_Out[3236] = \<const0> ;
  assign LOCKSTEP_Out[3237] = \<const0> ;
  assign LOCKSTEP_Out[3238] = \<const0> ;
  assign LOCKSTEP_Out[3239] = \<const0> ;
  assign LOCKSTEP_Out[3240] = \<const0> ;
  assign LOCKSTEP_Out[3241] = \<const0> ;
  assign LOCKSTEP_Out[3242] = \<const0> ;
  assign LOCKSTEP_Out[3243] = \<const0> ;
  assign LOCKSTEP_Out[3244] = \<const0> ;
  assign LOCKSTEP_Out[3245] = \<const0> ;
  assign LOCKSTEP_Out[3246] = \<const0> ;
  assign LOCKSTEP_Out[3247] = \<const0> ;
  assign LOCKSTEP_Out[3248] = \<const0> ;
  assign LOCKSTEP_Out[3249] = \<const0> ;
  assign LOCKSTEP_Out[3250] = \<const0> ;
  assign LOCKSTEP_Out[3251] = \<const0> ;
  assign LOCKSTEP_Out[3252] = \<const0> ;
  assign LOCKSTEP_Out[3253] = \<const0> ;
  assign LOCKSTEP_Out[3254] = \<const0> ;
  assign LOCKSTEP_Out[3255] = \<const0> ;
  assign LOCKSTEP_Out[3256] = \<const0> ;
  assign LOCKSTEP_Out[3257] = \<const0> ;
  assign LOCKSTEP_Out[3258] = \<const0> ;
  assign LOCKSTEP_Out[3259] = \<const0> ;
  assign LOCKSTEP_Out[3260] = \<const0> ;
  assign LOCKSTEP_Out[3261] = \<const0> ;
  assign LOCKSTEP_Out[3262] = \<const0> ;
  assign LOCKSTEP_Out[3263] = \<const0> ;
  assign LOCKSTEP_Out[3264] = \<const0> ;
  assign LOCKSTEP_Out[3265] = \<const0> ;
  assign LOCKSTEP_Out[3266] = \<const0> ;
  assign LOCKSTEP_Out[3267] = \<const0> ;
  assign LOCKSTEP_Out[3268] = \<const0> ;
  assign LOCKSTEP_Out[3269] = \<const0> ;
  assign LOCKSTEP_Out[3270] = \<const0> ;
  assign LOCKSTEP_Out[3271] = \<const0> ;
  assign LOCKSTEP_Out[3272] = \<const0> ;
  assign LOCKSTEP_Out[3273] = \<const0> ;
  assign LOCKSTEP_Out[3274] = \<const0> ;
  assign LOCKSTEP_Out[3275] = \<const0> ;
  assign LOCKSTEP_Out[3276] = \<const0> ;
  assign LOCKSTEP_Out[3277] = \<const0> ;
  assign LOCKSTEP_Out[3278] = \<const0> ;
  assign LOCKSTEP_Out[3279] = \<const0> ;
  assign LOCKSTEP_Out[3280] = \<const0> ;
  assign LOCKSTEP_Out[3281] = \<const0> ;
  assign LOCKSTEP_Out[3282] = \<const0> ;
  assign LOCKSTEP_Out[3283] = \<const0> ;
  assign LOCKSTEP_Out[3284] = \<const0> ;
  assign LOCKSTEP_Out[3285] = \<const0> ;
  assign LOCKSTEP_Out[3286] = \<const0> ;
  assign LOCKSTEP_Out[3287] = \<const0> ;
  assign LOCKSTEP_Out[3288] = \<const0> ;
  assign LOCKSTEP_Out[3289] = \<const0> ;
  assign LOCKSTEP_Out[3290] = \<const0> ;
  assign LOCKSTEP_Out[3291] = \<const0> ;
  assign LOCKSTEP_Out[3292] = \<const0> ;
  assign LOCKSTEP_Out[3293] = \<const0> ;
  assign LOCKSTEP_Out[3294] = \<const0> ;
  assign LOCKSTEP_Out[3295] = \<const0> ;
  assign LOCKSTEP_Out[3296] = \<const0> ;
  assign LOCKSTEP_Out[3297] = \<const0> ;
  assign LOCKSTEP_Out[3298] = \<const0> ;
  assign LOCKSTEP_Out[3299] = \<const0> ;
  assign LOCKSTEP_Out[3300] = \<const0> ;
  assign LOCKSTEP_Out[3301] = \<const0> ;
  assign LOCKSTEP_Out[3302] = \<const0> ;
  assign LOCKSTEP_Out[3303] = \<const0> ;
  assign LOCKSTEP_Out[3304] = \<const0> ;
  assign LOCKSTEP_Out[3305] = \<const0> ;
  assign LOCKSTEP_Out[3306] = \<const0> ;
  assign LOCKSTEP_Out[3307] = \<const0> ;
  assign LOCKSTEP_Out[3308] = \<const0> ;
  assign LOCKSTEP_Out[3309] = \<const0> ;
  assign LOCKSTEP_Out[3310] = \<const0> ;
  assign LOCKSTEP_Out[3311] = \<const0> ;
  assign LOCKSTEP_Out[3312] = \<const0> ;
  assign LOCKSTEP_Out[3313] = \<const0> ;
  assign LOCKSTEP_Out[3314] = \<const0> ;
  assign LOCKSTEP_Out[3315] = \<const0> ;
  assign LOCKSTEP_Out[3316] = \<const0> ;
  assign LOCKSTEP_Out[3317] = \<const0> ;
  assign LOCKSTEP_Out[3318] = \<const0> ;
  assign LOCKSTEP_Out[3319] = \<const0> ;
  assign LOCKSTEP_Out[3320] = \<const0> ;
  assign LOCKSTEP_Out[3321] = \<const0> ;
  assign LOCKSTEP_Out[3322] = \<const0> ;
  assign LOCKSTEP_Out[3323] = \<const0> ;
  assign LOCKSTEP_Out[3324] = \<const0> ;
  assign LOCKSTEP_Out[3325] = \<const0> ;
  assign LOCKSTEP_Out[3326] = \<const0> ;
  assign LOCKSTEP_Out[3327] = \<const0> ;
  assign LOCKSTEP_Out[3328] = \<const0> ;
  assign LOCKSTEP_Out[3329] = \<const0> ;
  assign LOCKSTEP_Out[3330] = \<const0> ;
  assign LOCKSTEP_Out[3331] = \<const0> ;
  assign LOCKSTEP_Out[3332] = \<const0> ;
  assign LOCKSTEP_Out[3333] = \<const0> ;
  assign LOCKSTEP_Out[3334] = \<const0> ;
  assign LOCKSTEP_Out[3335] = \<const0> ;
  assign LOCKSTEP_Out[3336] = \<const0> ;
  assign LOCKSTEP_Out[3337] = \<const0> ;
  assign LOCKSTEP_Out[3338] = \<const0> ;
  assign LOCKSTEP_Out[3339] = \<const0> ;
  assign LOCKSTEP_Out[3340] = \<const0> ;
  assign LOCKSTEP_Out[3341] = \<const0> ;
  assign LOCKSTEP_Out[3342] = \<const0> ;
  assign LOCKSTEP_Out[3343] = \<const0> ;
  assign LOCKSTEP_Out[3344] = \<const0> ;
  assign LOCKSTEP_Out[3345] = \<const0> ;
  assign LOCKSTEP_Out[3346] = \<const0> ;
  assign LOCKSTEP_Out[3347] = \<const0> ;
  assign LOCKSTEP_Out[3348] = \<const0> ;
  assign LOCKSTEP_Out[3349] = \<const0> ;
  assign LOCKSTEP_Out[3350] = \<const0> ;
  assign LOCKSTEP_Out[3351] = \<const0> ;
  assign LOCKSTEP_Out[3352] = \<const0> ;
  assign LOCKSTEP_Out[3353] = \<const0> ;
  assign LOCKSTEP_Out[3354] = \<const0> ;
  assign LOCKSTEP_Out[3355] = \<const0> ;
  assign LOCKSTEP_Out[3356] = \<const0> ;
  assign LOCKSTEP_Out[3357] = \<const0> ;
  assign LOCKSTEP_Out[3358] = \<const0> ;
  assign LOCKSTEP_Out[3359] = \<const0> ;
  assign LOCKSTEP_Out[3360] = \<const0> ;
  assign LOCKSTEP_Out[3361] = \<const0> ;
  assign LOCKSTEP_Out[3362] = \<const0> ;
  assign LOCKSTEP_Out[3363] = \<const0> ;
  assign LOCKSTEP_Out[3364] = \<const0> ;
  assign LOCKSTEP_Out[3365] = \<const0> ;
  assign LOCKSTEP_Out[3366] = \<const0> ;
  assign LOCKSTEP_Out[3367] = \<const0> ;
  assign LOCKSTEP_Out[3368] = \<const0> ;
  assign LOCKSTEP_Out[3369] = \<const0> ;
  assign LOCKSTEP_Out[3370] = \<const0> ;
  assign LOCKSTEP_Out[3371] = \<const0> ;
  assign LOCKSTEP_Out[3372] = \<const0> ;
  assign LOCKSTEP_Out[3373] = \<const0> ;
  assign LOCKSTEP_Out[3374] = \<const0> ;
  assign LOCKSTEP_Out[3375] = \<const0> ;
  assign LOCKSTEP_Out[3376] = \<const0> ;
  assign LOCKSTEP_Out[3377] = \<const0> ;
  assign LOCKSTEP_Out[3378] = \<const0> ;
  assign LOCKSTEP_Out[3379] = \<const0> ;
  assign LOCKSTEP_Out[3380] = \<const0> ;
  assign LOCKSTEP_Out[3381] = \<const0> ;
  assign LOCKSTEP_Out[3382] = \<const0> ;
  assign LOCKSTEP_Out[3383] = \<const0> ;
  assign LOCKSTEP_Out[3384] = \<const0> ;
  assign LOCKSTEP_Out[3385] = \<const0> ;
  assign LOCKSTEP_Out[3386] = \<const0> ;
  assign LOCKSTEP_Out[3387] = \<const0> ;
  assign LOCKSTEP_Out[3388] = \<const0> ;
  assign LOCKSTEP_Out[3389] = \<const0> ;
  assign LOCKSTEP_Out[3390] = \<const0> ;
  assign LOCKSTEP_Out[3391] = \<const0> ;
  assign LOCKSTEP_Out[3392] = \<const0> ;
  assign LOCKSTEP_Out[3393] = \<const0> ;
  assign LOCKSTEP_Out[3394] = \<const0> ;
  assign LOCKSTEP_Out[3395] = \<const0> ;
  assign LOCKSTEP_Out[3396] = \<const0> ;
  assign LOCKSTEP_Out[3397] = \<const0> ;
  assign LOCKSTEP_Out[3398] = \<const0> ;
  assign LOCKSTEP_Out[3399] = \<const0> ;
  assign LOCKSTEP_Out[3400] = \<const0> ;
  assign LOCKSTEP_Out[3401] = \<const0> ;
  assign LOCKSTEP_Out[3402] = \<const0> ;
  assign LOCKSTEP_Out[3403] = \<const0> ;
  assign LOCKSTEP_Out[3404] = \<const0> ;
  assign LOCKSTEP_Out[3405] = \<const0> ;
  assign LOCKSTEP_Out[3406] = \<const0> ;
  assign LOCKSTEP_Out[3407] = \<const0> ;
  assign LOCKSTEP_Out[3408] = \<const0> ;
  assign LOCKSTEP_Out[3409] = \<const0> ;
  assign LOCKSTEP_Out[3410] = \<const0> ;
  assign LOCKSTEP_Out[3411] = \<const0> ;
  assign LOCKSTEP_Out[3412] = \<const0> ;
  assign LOCKSTEP_Out[3413] = \<const0> ;
  assign LOCKSTEP_Out[3414] = \<const0> ;
  assign LOCKSTEP_Out[3415] = \<const0> ;
  assign LOCKSTEP_Out[3416] = \<const0> ;
  assign LOCKSTEP_Out[3417] = \<const0> ;
  assign LOCKSTEP_Out[3418] = \<const0> ;
  assign LOCKSTEP_Out[3419] = \<const0> ;
  assign LOCKSTEP_Out[3420] = \<const0> ;
  assign LOCKSTEP_Out[3421] = \<const0> ;
  assign LOCKSTEP_Out[3422] = \<const0> ;
  assign LOCKSTEP_Out[3423] = \<const0> ;
  assign LOCKSTEP_Out[3424] = \<const0> ;
  assign LOCKSTEP_Out[3425] = \<const0> ;
  assign LOCKSTEP_Out[3426] = \<const0> ;
  assign LOCKSTEP_Out[3427] = \<const0> ;
  assign LOCKSTEP_Out[3428] = \<const0> ;
  assign LOCKSTEP_Out[3429] = \<const0> ;
  assign LOCKSTEP_Out[3430] = \<const0> ;
  assign LOCKSTEP_Out[3431] = \<const0> ;
  assign LOCKSTEP_Out[3432] = \<const0> ;
  assign LOCKSTEP_Out[3433] = \<const0> ;
  assign LOCKSTEP_Out[3434] = \<const0> ;
  assign LOCKSTEP_Out[3435] = \<const0> ;
  assign LOCKSTEP_Out[3436] = \<const0> ;
  assign LOCKSTEP_Out[3437] = \<const0> ;
  assign LOCKSTEP_Out[3438] = \<const0> ;
  assign LOCKSTEP_Out[3439] = \<const0> ;
  assign LOCKSTEP_Out[3440] = \<const0> ;
  assign LOCKSTEP_Out[3441] = \<const0> ;
  assign LOCKSTEP_Out[3442] = \<const0> ;
  assign LOCKSTEP_Out[3443] = \<const0> ;
  assign LOCKSTEP_Out[3444] = \<const0> ;
  assign LOCKSTEP_Out[3445] = \<const0> ;
  assign LOCKSTEP_Out[3446] = \<const0> ;
  assign LOCKSTEP_Out[3447] = \<const0> ;
  assign LOCKSTEP_Out[3448] = \<const0> ;
  assign LOCKSTEP_Out[3449] = \<const0> ;
  assign LOCKSTEP_Out[3450] = \<const0> ;
  assign LOCKSTEP_Out[3451] = \<const0> ;
  assign LOCKSTEP_Out[3452] = \<const0> ;
  assign LOCKSTEP_Out[3453] = \<const0> ;
  assign LOCKSTEP_Out[3454] = \<const0> ;
  assign LOCKSTEP_Out[3455] = \<const0> ;
  assign LOCKSTEP_Out[3456] = \<const0> ;
  assign LOCKSTEP_Out[3457] = \<const0> ;
  assign LOCKSTEP_Out[3458] = \<const0> ;
  assign LOCKSTEP_Out[3459] = \<const0> ;
  assign LOCKSTEP_Out[3460] = \<const0> ;
  assign LOCKSTEP_Out[3461] = \<const0> ;
  assign LOCKSTEP_Out[3462] = \<const0> ;
  assign LOCKSTEP_Out[3463] = \<const0> ;
  assign LOCKSTEP_Out[3464] = \<const0> ;
  assign LOCKSTEP_Out[3465] = \<const0> ;
  assign LOCKSTEP_Out[3466] = \<const0> ;
  assign LOCKSTEP_Out[3467] = \<const0> ;
  assign LOCKSTEP_Out[3468] = \<const0> ;
  assign LOCKSTEP_Out[3469] = \<const0> ;
  assign LOCKSTEP_Out[3470] = \<const0> ;
  assign LOCKSTEP_Out[3471] = \<const0> ;
  assign LOCKSTEP_Out[3472] = \<const0> ;
  assign LOCKSTEP_Out[3473] = \<const0> ;
  assign LOCKSTEP_Out[3474] = \<const0> ;
  assign LOCKSTEP_Out[3475] = \<const0> ;
  assign LOCKSTEP_Out[3476] = \<const0> ;
  assign LOCKSTEP_Out[3477] = \<const0> ;
  assign LOCKSTEP_Out[3478] = \<const0> ;
  assign LOCKSTEP_Out[3479] = \<const0> ;
  assign LOCKSTEP_Out[3480] = \<const0> ;
  assign LOCKSTEP_Out[3481] = \<const0> ;
  assign LOCKSTEP_Out[3482] = \<const0> ;
  assign LOCKSTEP_Out[3483] = \<const0> ;
  assign LOCKSTEP_Out[3484] = \<const0> ;
  assign LOCKSTEP_Out[3485] = \<const0> ;
  assign LOCKSTEP_Out[3486] = \<const0> ;
  assign LOCKSTEP_Out[3487] = \<const0> ;
  assign LOCKSTEP_Out[3488] = \<const0> ;
  assign LOCKSTEP_Out[3489] = \<const0> ;
  assign LOCKSTEP_Out[3490] = \<const0> ;
  assign LOCKSTEP_Out[3491] = \<const0> ;
  assign LOCKSTEP_Out[3492] = \<const0> ;
  assign LOCKSTEP_Out[3493] = \<const0> ;
  assign LOCKSTEP_Out[3494] = \<const0> ;
  assign LOCKSTEP_Out[3495] = \<const0> ;
  assign LOCKSTEP_Out[3496] = \<const0> ;
  assign LOCKSTEP_Out[3497] = \<const0> ;
  assign LOCKSTEP_Out[3498] = \<const0> ;
  assign LOCKSTEP_Out[3499] = \<const0> ;
  assign LOCKSTEP_Out[3500] = \<const0> ;
  assign LOCKSTEP_Out[3501] = \<const0> ;
  assign LOCKSTEP_Out[3502] = \<const0> ;
  assign LOCKSTEP_Out[3503] = \<const0> ;
  assign LOCKSTEP_Out[3504] = \<const0> ;
  assign LOCKSTEP_Out[3505] = \<const0> ;
  assign LOCKSTEP_Out[3506] = \<const0> ;
  assign LOCKSTEP_Out[3507] = \<const0> ;
  assign LOCKSTEP_Out[3508] = \<const0> ;
  assign LOCKSTEP_Out[3509] = \<const0> ;
  assign LOCKSTEP_Out[3510] = \<const0> ;
  assign LOCKSTEP_Out[3511] = \<const0> ;
  assign LOCKSTEP_Out[3512] = \<const0> ;
  assign LOCKSTEP_Out[3513] = \<const0> ;
  assign LOCKSTEP_Out[3514] = \<const0> ;
  assign LOCKSTEP_Out[3515] = \<const0> ;
  assign LOCKSTEP_Out[3516] = \<const0> ;
  assign LOCKSTEP_Out[3517] = \<const0> ;
  assign LOCKSTEP_Out[3518] = \<const0> ;
  assign LOCKSTEP_Out[3519] = \<const0> ;
  assign LOCKSTEP_Out[3520] = \<const0> ;
  assign LOCKSTEP_Out[3521] = \<const0> ;
  assign LOCKSTEP_Out[3522] = \<const0> ;
  assign LOCKSTEP_Out[3523] = \<const0> ;
  assign LOCKSTEP_Out[3524] = \<const0> ;
  assign LOCKSTEP_Out[3525] = \<const0> ;
  assign LOCKSTEP_Out[3526] = \<const0> ;
  assign LOCKSTEP_Out[3527] = \<const0> ;
  assign LOCKSTEP_Out[3528] = \<const0> ;
  assign LOCKSTEP_Out[3529] = \<const0> ;
  assign LOCKSTEP_Out[3530] = \<const0> ;
  assign LOCKSTEP_Out[3531] = \<const0> ;
  assign LOCKSTEP_Out[3532] = \<const0> ;
  assign LOCKSTEP_Out[3533] = \<const0> ;
  assign LOCKSTEP_Out[3534] = \<const0> ;
  assign LOCKSTEP_Out[3535] = \<const0> ;
  assign LOCKSTEP_Out[3536] = \<const0> ;
  assign LOCKSTEP_Out[3537] = \<const0> ;
  assign LOCKSTEP_Out[3538] = \<const0> ;
  assign LOCKSTEP_Out[3539] = \<const0> ;
  assign LOCKSTEP_Out[3540] = \<const0> ;
  assign LOCKSTEP_Out[3541] = \<const0> ;
  assign LOCKSTEP_Out[3542] = \<const0> ;
  assign LOCKSTEP_Out[3543] = \<const0> ;
  assign LOCKSTEP_Out[3544] = \<const0> ;
  assign LOCKSTEP_Out[3545] = \<const0> ;
  assign LOCKSTEP_Out[3546] = \<const0> ;
  assign LOCKSTEP_Out[3547] = \<const0> ;
  assign LOCKSTEP_Out[3548] = \<const0> ;
  assign LOCKSTEP_Out[3549] = \<const0> ;
  assign LOCKSTEP_Out[3550] = \<const0> ;
  assign LOCKSTEP_Out[3551] = \<const0> ;
  assign LOCKSTEP_Out[3552] = \<const0> ;
  assign LOCKSTEP_Out[3553] = \<const0> ;
  assign LOCKSTEP_Out[3554] = \<const0> ;
  assign LOCKSTEP_Out[3555] = \<const0> ;
  assign LOCKSTEP_Out[3556] = \<const0> ;
  assign LOCKSTEP_Out[3557] = \<const0> ;
  assign LOCKSTEP_Out[3558] = \<const0> ;
  assign LOCKSTEP_Out[3559] = \<const0> ;
  assign LOCKSTEP_Out[3560] = \<const0> ;
  assign LOCKSTEP_Out[3561] = \<const0> ;
  assign LOCKSTEP_Out[3562] = \<const0> ;
  assign LOCKSTEP_Out[3563] = \<const0> ;
  assign LOCKSTEP_Out[3564] = \<const0> ;
  assign LOCKSTEP_Out[3565] = \<const0> ;
  assign LOCKSTEP_Out[3566] = \<const0> ;
  assign LOCKSTEP_Out[3567] = \<const0> ;
  assign LOCKSTEP_Out[3568] = \<const0> ;
  assign LOCKSTEP_Out[3569] = \<const0> ;
  assign LOCKSTEP_Out[3570] = \<const0> ;
  assign LOCKSTEP_Out[3571] = \<const0> ;
  assign LOCKSTEP_Out[3572] = \<const0> ;
  assign LOCKSTEP_Out[3573] = \<const0> ;
  assign LOCKSTEP_Out[3574] = \<const0> ;
  assign LOCKSTEP_Out[3575] = \<const0> ;
  assign LOCKSTEP_Out[3576] = \<const0> ;
  assign LOCKSTEP_Out[3577] = \<const0> ;
  assign LOCKSTEP_Out[3578] = \<const0> ;
  assign LOCKSTEP_Out[3579] = \<const0> ;
  assign LOCKSTEP_Out[3580] = \<const0> ;
  assign LOCKSTEP_Out[3581] = \<const0> ;
  assign LOCKSTEP_Out[3582] = \<const0> ;
  assign LOCKSTEP_Out[3583] = \<const0> ;
  assign LOCKSTEP_Out[3584] = \<const0> ;
  assign LOCKSTEP_Out[3585] = \<const0> ;
  assign LOCKSTEP_Out[3586] = \<const0> ;
  assign LOCKSTEP_Out[3587] = \<const0> ;
  assign LOCKSTEP_Out[3588] = \<const0> ;
  assign LOCKSTEP_Out[3589] = \<const0> ;
  assign LOCKSTEP_Out[3590] = \<const0> ;
  assign LOCKSTEP_Out[3591] = \<const0> ;
  assign LOCKSTEP_Out[3592] = \<const0> ;
  assign LOCKSTEP_Out[3593] = \<const0> ;
  assign LOCKSTEP_Out[3594] = \<const0> ;
  assign LOCKSTEP_Out[3595] = \<const0> ;
  assign LOCKSTEP_Out[3596] = \<const0> ;
  assign LOCKSTEP_Out[3597] = \<const0> ;
  assign LOCKSTEP_Out[3598] = \<const0> ;
  assign LOCKSTEP_Out[3599] = \<const0> ;
  assign LOCKSTEP_Out[3600] = \<const0> ;
  assign LOCKSTEP_Out[3601] = \<const0> ;
  assign LOCKSTEP_Out[3602] = \<const0> ;
  assign LOCKSTEP_Out[3603] = \<const0> ;
  assign LOCKSTEP_Out[3604] = \<const0> ;
  assign LOCKSTEP_Out[3605] = \<const0> ;
  assign LOCKSTEP_Out[3606] = \<const0> ;
  assign LOCKSTEP_Out[3607] = \<const0> ;
  assign LOCKSTEP_Out[3608] = \<const0> ;
  assign LOCKSTEP_Out[3609] = \<const0> ;
  assign LOCKSTEP_Out[3610] = \<const0> ;
  assign LOCKSTEP_Out[3611] = \<const0> ;
  assign LOCKSTEP_Out[3612] = \<const0> ;
  assign LOCKSTEP_Out[3613] = \<const0> ;
  assign LOCKSTEP_Out[3614] = \<const0> ;
  assign LOCKSTEP_Out[3615] = \<const0> ;
  assign LOCKSTEP_Out[3616] = \<const0> ;
  assign LOCKSTEP_Out[3617] = \<const0> ;
  assign LOCKSTEP_Out[3618] = \<const0> ;
  assign LOCKSTEP_Out[3619] = \<const0> ;
  assign LOCKSTEP_Out[3620] = \<const0> ;
  assign LOCKSTEP_Out[3621] = \<const0> ;
  assign LOCKSTEP_Out[3622] = \<const0> ;
  assign LOCKSTEP_Out[3623] = \<const0> ;
  assign LOCKSTEP_Out[3624] = \<const0> ;
  assign LOCKSTEP_Out[3625] = \<const0> ;
  assign LOCKSTEP_Out[3626] = \<const0> ;
  assign LOCKSTEP_Out[3627] = \<const0> ;
  assign LOCKSTEP_Out[3628] = \<const0> ;
  assign LOCKSTEP_Out[3629] = \<const0> ;
  assign LOCKSTEP_Out[3630] = \<const0> ;
  assign LOCKSTEP_Out[3631] = \<const0> ;
  assign LOCKSTEP_Out[3632] = \<const0> ;
  assign LOCKSTEP_Out[3633] = \<const0> ;
  assign LOCKSTEP_Out[3634] = \<const0> ;
  assign LOCKSTEP_Out[3635] = \<const0> ;
  assign LOCKSTEP_Out[3636] = \<const0> ;
  assign LOCKSTEP_Out[3637] = \<const0> ;
  assign LOCKSTEP_Out[3638] = \<const0> ;
  assign LOCKSTEP_Out[3639] = \<const0> ;
  assign LOCKSTEP_Out[3640] = \<const0> ;
  assign LOCKSTEP_Out[3641] = \<const0> ;
  assign LOCKSTEP_Out[3642] = \<const0> ;
  assign LOCKSTEP_Out[3643] = \<const0> ;
  assign LOCKSTEP_Out[3644] = \<const0> ;
  assign LOCKSTEP_Out[3645] = \<const0> ;
  assign LOCKSTEP_Out[3646] = \<const0> ;
  assign LOCKSTEP_Out[3647] = \<const0> ;
  assign LOCKSTEP_Out[3648] = \<const0> ;
  assign LOCKSTEP_Out[3649] = \<const0> ;
  assign LOCKSTEP_Out[3650] = \<const0> ;
  assign LOCKSTEP_Out[3651] = \<const0> ;
  assign LOCKSTEP_Out[3652] = \<const0> ;
  assign LOCKSTEP_Out[3653] = \<const0> ;
  assign LOCKSTEP_Out[3654] = \<const0> ;
  assign LOCKSTEP_Out[3655] = \<const0> ;
  assign LOCKSTEP_Out[3656] = \<const0> ;
  assign LOCKSTEP_Out[3657] = \<const0> ;
  assign LOCKSTEP_Out[3658] = \<const0> ;
  assign LOCKSTEP_Out[3659] = \<const0> ;
  assign LOCKSTEP_Out[3660] = \<const0> ;
  assign LOCKSTEP_Out[3661] = \<const0> ;
  assign LOCKSTEP_Out[3662] = \<const0> ;
  assign LOCKSTEP_Out[3663] = \<const0> ;
  assign LOCKSTEP_Out[3664] = \<const0> ;
  assign LOCKSTEP_Out[3665] = \<const0> ;
  assign LOCKSTEP_Out[3666] = \<const0> ;
  assign LOCKSTEP_Out[3667] = \<const0> ;
  assign LOCKSTEP_Out[3668] = \<const0> ;
  assign LOCKSTEP_Out[3669] = \<const0> ;
  assign LOCKSTEP_Out[3670] = \<const0> ;
  assign LOCKSTEP_Out[3671] = \<const0> ;
  assign LOCKSTEP_Out[3672] = \<const0> ;
  assign LOCKSTEP_Out[3673] = \<const0> ;
  assign LOCKSTEP_Out[3674] = \<const0> ;
  assign LOCKSTEP_Out[3675] = \<const0> ;
  assign LOCKSTEP_Out[3676] = \<const0> ;
  assign LOCKSTEP_Out[3677] = \<const0> ;
  assign LOCKSTEP_Out[3678] = \<const0> ;
  assign LOCKSTEP_Out[3679] = \<const0> ;
  assign LOCKSTEP_Out[3680] = \<const0> ;
  assign LOCKSTEP_Out[3681] = \<const0> ;
  assign LOCKSTEP_Out[3682] = \<const0> ;
  assign LOCKSTEP_Out[3683] = \<const0> ;
  assign LOCKSTEP_Out[3684] = \<const0> ;
  assign LOCKSTEP_Out[3685] = \<const0> ;
  assign LOCKSTEP_Out[3686] = \<const0> ;
  assign LOCKSTEP_Out[3687] = \<const0> ;
  assign LOCKSTEP_Out[3688] = \<const0> ;
  assign LOCKSTEP_Out[3689] = \<const0> ;
  assign LOCKSTEP_Out[3690] = \<const0> ;
  assign LOCKSTEP_Out[3691] = \<const0> ;
  assign LOCKSTEP_Out[3692] = \<const0> ;
  assign LOCKSTEP_Out[3693] = \<const0> ;
  assign LOCKSTEP_Out[3694] = \<const0> ;
  assign LOCKSTEP_Out[3695] = \<const0> ;
  assign LOCKSTEP_Out[3696] = \<const0> ;
  assign LOCKSTEP_Out[3697] = \<const0> ;
  assign LOCKSTEP_Out[3698] = \<const0> ;
  assign LOCKSTEP_Out[3699] = \<const0> ;
  assign LOCKSTEP_Out[3700] = \<const0> ;
  assign LOCKSTEP_Out[3701] = \<const0> ;
  assign LOCKSTEP_Out[3702] = \<const0> ;
  assign LOCKSTEP_Out[3703] = \<const0> ;
  assign LOCKSTEP_Out[3704] = \<const0> ;
  assign LOCKSTEP_Out[3705] = \<const0> ;
  assign LOCKSTEP_Out[3706] = \<const0> ;
  assign LOCKSTEP_Out[3707] = \<const0> ;
  assign LOCKSTEP_Out[3708] = \<const0> ;
  assign LOCKSTEP_Out[3709] = \<const0> ;
  assign LOCKSTEP_Out[3710] = \<const0> ;
  assign LOCKSTEP_Out[3711] = \<const0> ;
  assign LOCKSTEP_Out[3712] = \<const0> ;
  assign LOCKSTEP_Out[3713] = \<const0> ;
  assign LOCKSTEP_Out[3714] = \<const0> ;
  assign LOCKSTEP_Out[3715] = \<const0> ;
  assign LOCKSTEP_Out[3716] = \<const0> ;
  assign LOCKSTEP_Out[3717] = \<const0> ;
  assign LOCKSTEP_Out[3718] = \<const0> ;
  assign LOCKSTEP_Out[3719] = \<const0> ;
  assign LOCKSTEP_Out[3720] = \<const0> ;
  assign LOCKSTEP_Out[3721] = \<const0> ;
  assign LOCKSTEP_Out[3722] = \<const0> ;
  assign LOCKSTEP_Out[3723] = \<const0> ;
  assign LOCKSTEP_Out[3724] = \<const0> ;
  assign LOCKSTEP_Out[3725] = \<const0> ;
  assign LOCKSTEP_Out[3726] = \<const0> ;
  assign LOCKSTEP_Out[3727] = \<const0> ;
  assign LOCKSTEP_Out[3728] = \<const0> ;
  assign LOCKSTEP_Out[3729] = \<const0> ;
  assign LOCKSTEP_Out[3730] = \<const0> ;
  assign LOCKSTEP_Out[3731] = \<const0> ;
  assign LOCKSTEP_Out[3732] = \<const0> ;
  assign LOCKSTEP_Out[3733] = \<const0> ;
  assign LOCKSTEP_Out[3734] = \<const0> ;
  assign LOCKSTEP_Out[3735] = \<const0> ;
  assign LOCKSTEP_Out[3736] = \<const0> ;
  assign LOCKSTEP_Out[3737] = \<const0> ;
  assign LOCKSTEP_Out[3738] = \<const0> ;
  assign LOCKSTEP_Out[3739] = \<const0> ;
  assign LOCKSTEP_Out[3740] = \<const0> ;
  assign LOCKSTEP_Out[3741] = \<const0> ;
  assign LOCKSTEP_Out[3742] = \<const0> ;
  assign LOCKSTEP_Out[3743] = \<const0> ;
  assign LOCKSTEP_Out[3744] = \<const0> ;
  assign LOCKSTEP_Out[3745] = \<const0> ;
  assign LOCKSTEP_Out[3746] = \<const0> ;
  assign LOCKSTEP_Out[3747] = \<const0> ;
  assign LOCKSTEP_Out[3748] = \<const0> ;
  assign LOCKSTEP_Out[3749] = \<const0> ;
  assign LOCKSTEP_Out[3750] = \<const0> ;
  assign LOCKSTEP_Out[3751] = \<const0> ;
  assign LOCKSTEP_Out[3752] = \<const0> ;
  assign LOCKSTEP_Out[3753] = \<const0> ;
  assign LOCKSTEP_Out[3754] = \<const0> ;
  assign LOCKSTEP_Out[3755] = \<const0> ;
  assign LOCKSTEP_Out[3756] = \<const0> ;
  assign LOCKSTEP_Out[3757] = \<const0> ;
  assign LOCKSTEP_Out[3758] = \<const0> ;
  assign LOCKSTEP_Out[3759] = \<const0> ;
  assign LOCKSTEP_Out[3760] = \<const0> ;
  assign LOCKSTEP_Out[3761] = \<const0> ;
  assign LOCKSTEP_Out[3762] = \<const0> ;
  assign LOCKSTEP_Out[3763] = \<const0> ;
  assign LOCKSTEP_Out[3764] = \<const0> ;
  assign LOCKSTEP_Out[3765] = \<const0> ;
  assign LOCKSTEP_Out[3766] = \<const0> ;
  assign LOCKSTEP_Out[3767] = \<const0> ;
  assign LOCKSTEP_Out[3768] = \<const0> ;
  assign LOCKSTEP_Out[3769] = \<const0> ;
  assign LOCKSTEP_Out[3770] = \<const0> ;
  assign LOCKSTEP_Out[3771] = \<const0> ;
  assign LOCKSTEP_Out[3772] = \<const0> ;
  assign LOCKSTEP_Out[3773] = \<const0> ;
  assign LOCKSTEP_Out[3774] = \<const0> ;
  assign LOCKSTEP_Out[3775] = \<const0> ;
  assign LOCKSTEP_Out[3776] = \<const0> ;
  assign LOCKSTEP_Out[3777] = \<const0> ;
  assign LOCKSTEP_Out[3778] = \<const0> ;
  assign LOCKSTEP_Out[3779] = \<const0> ;
  assign LOCKSTEP_Out[3780] = \<const0> ;
  assign LOCKSTEP_Out[3781] = \<const0> ;
  assign LOCKSTEP_Out[3782] = \<const0> ;
  assign LOCKSTEP_Out[3783] = \<const0> ;
  assign LOCKSTEP_Out[3784] = \<const0> ;
  assign LOCKSTEP_Out[3785] = \<const0> ;
  assign LOCKSTEP_Out[3786] = \<const0> ;
  assign LOCKSTEP_Out[3787] = \<const0> ;
  assign LOCKSTEP_Out[3788] = \<const0> ;
  assign LOCKSTEP_Out[3789] = \<const0> ;
  assign LOCKSTEP_Out[3790] = \<const0> ;
  assign LOCKSTEP_Out[3791] = \<const0> ;
  assign LOCKSTEP_Out[3792] = \<const0> ;
  assign LOCKSTEP_Out[3793] = \<const0> ;
  assign LOCKSTEP_Out[3794] = \<const0> ;
  assign LOCKSTEP_Out[3795] = \<const0> ;
  assign LOCKSTEP_Out[3796] = \<const0> ;
  assign LOCKSTEP_Out[3797] = \<const0> ;
  assign LOCKSTEP_Out[3798] = \<const0> ;
  assign LOCKSTEP_Out[3799] = \<const0> ;
  assign LOCKSTEP_Out[3800] = \<const0> ;
  assign LOCKSTEP_Out[3801] = \<const0> ;
  assign LOCKSTEP_Out[3802] = \<const0> ;
  assign LOCKSTEP_Out[3803] = \<const0> ;
  assign LOCKSTEP_Out[3804] = \<const0> ;
  assign LOCKSTEP_Out[3805] = \<const0> ;
  assign LOCKSTEP_Out[3806] = \<const0> ;
  assign LOCKSTEP_Out[3807] = \<const0> ;
  assign LOCKSTEP_Out[3808] = \<const0> ;
  assign LOCKSTEP_Out[3809] = \<const0> ;
  assign LOCKSTEP_Out[3810] = \<const0> ;
  assign LOCKSTEP_Out[3811] = \<const0> ;
  assign LOCKSTEP_Out[3812] = \<const0> ;
  assign LOCKSTEP_Out[3813] = \<const0> ;
  assign LOCKSTEP_Out[3814] = \<const0> ;
  assign LOCKSTEP_Out[3815] = \<const0> ;
  assign LOCKSTEP_Out[3816] = \<const0> ;
  assign LOCKSTEP_Out[3817] = \<const0> ;
  assign LOCKSTEP_Out[3818] = \<const0> ;
  assign LOCKSTEP_Out[3819] = \<const0> ;
  assign LOCKSTEP_Out[3820] = \<const0> ;
  assign LOCKSTEP_Out[3821] = \<const0> ;
  assign LOCKSTEP_Out[3822] = \<const0> ;
  assign LOCKSTEP_Out[3823] = \<const0> ;
  assign LOCKSTEP_Out[3824] = \<const0> ;
  assign LOCKSTEP_Out[3825] = \<const0> ;
  assign LOCKSTEP_Out[3826] = \<const0> ;
  assign LOCKSTEP_Out[3827] = \<const0> ;
  assign LOCKSTEP_Out[3828] = \<const0> ;
  assign LOCKSTEP_Out[3829] = \<const0> ;
  assign LOCKSTEP_Out[3830] = \<const0> ;
  assign LOCKSTEP_Out[3831] = \<const0> ;
  assign LOCKSTEP_Out[3832] = \<const0> ;
  assign LOCKSTEP_Out[3833] = \<const0> ;
  assign LOCKSTEP_Out[3834] = \<const0> ;
  assign LOCKSTEP_Out[3835] = \<const0> ;
  assign LOCKSTEP_Out[3836] = \<const0> ;
  assign LOCKSTEP_Out[3837] = \<const0> ;
  assign LOCKSTEP_Out[3838] = \<const0> ;
  assign LOCKSTEP_Out[3839] = \<const0> ;
  assign LOCKSTEP_Out[3840] = \<const0> ;
  assign LOCKSTEP_Out[3841] = \<const0> ;
  assign LOCKSTEP_Out[3842] = \<const0> ;
  assign LOCKSTEP_Out[3843] = \<const0> ;
  assign LOCKSTEP_Out[3844] = \<const0> ;
  assign LOCKSTEP_Out[3845] = \<const0> ;
  assign LOCKSTEP_Out[3846] = \<const0> ;
  assign LOCKSTEP_Out[3847] = \<const0> ;
  assign LOCKSTEP_Out[3848] = \<const0> ;
  assign LOCKSTEP_Out[3849] = \<const0> ;
  assign LOCKSTEP_Out[3850] = \<const0> ;
  assign LOCKSTEP_Out[3851] = \<const0> ;
  assign LOCKSTEP_Out[3852] = \<const0> ;
  assign LOCKSTEP_Out[3853] = \<const0> ;
  assign LOCKSTEP_Out[3854] = \<const0> ;
  assign LOCKSTEP_Out[3855] = \<const0> ;
  assign LOCKSTEP_Out[3856] = \<const0> ;
  assign LOCKSTEP_Out[3857] = \<const0> ;
  assign LOCKSTEP_Out[3858] = \<const0> ;
  assign LOCKSTEP_Out[3859] = \<const0> ;
  assign LOCKSTEP_Out[3860] = \<const0> ;
  assign LOCKSTEP_Out[3861] = \<const0> ;
  assign LOCKSTEP_Out[3862] = \<const0> ;
  assign LOCKSTEP_Out[3863] = \<const0> ;
  assign LOCKSTEP_Out[3864] = \<const0> ;
  assign LOCKSTEP_Out[3865] = \<const0> ;
  assign LOCKSTEP_Out[3866] = \<const0> ;
  assign LOCKSTEP_Out[3867] = \<const0> ;
  assign LOCKSTEP_Out[3868] = \<const0> ;
  assign LOCKSTEP_Out[3869] = \<const0> ;
  assign LOCKSTEP_Out[3870] = \<const0> ;
  assign LOCKSTEP_Out[3871] = \<const0> ;
  assign LOCKSTEP_Out[3872] = \<const0> ;
  assign LOCKSTEP_Out[3873] = \<const0> ;
  assign LOCKSTEP_Out[3874] = \<const0> ;
  assign LOCKSTEP_Out[3875] = \<const0> ;
  assign LOCKSTEP_Out[3876] = \<const0> ;
  assign LOCKSTEP_Out[3877] = \<const0> ;
  assign LOCKSTEP_Out[3878] = \<const0> ;
  assign LOCKSTEP_Out[3879] = \<const0> ;
  assign LOCKSTEP_Out[3880] = \<const0> ;
  assign LOCKSTEP_Out[3881] = \<const0> ;
  assign LOCKSTEP_Out[3882] = \<const0> ;
  assign LOCKSTEP_Out[3883] = \<const0> ;
  assign LOCKSTEP_Out[3884] = \<const0> ;
  assign LOCKSTEP_Out[3885] = \<const0> ;
  assign LOCKSTEP_Out[3886] = \<const0> ;
  assign LOCKSTEP_Out[3887] = \<const0> ;
  assign LOCKSTEP_Out[3888] = \<const0> ;
  assign LOCKSTEP_Out[3889] = \<const0> ;
  assign LOCKSTEP_Out[3890] = \<const0> ;
  assign LOCKSTEP_Out[3891] = \<const0> ;
  assign LOCKSTEP_Out[3892] = \<const0> ;
  assign LOCKSTEP_Out[3893] = \<const0> ;
  assign LOCKSTEP_Out[3894] = \<const0> ;
  assign LOCKSTEP_Out[3895] = \<const0> ;
  assign LOCKSTEP_Out[3896] = \<const0> ;
  assign LOCKSTEP_Out[3897] = \<const0> ;
  assign LOCKSTEP_Out[3898] = \<const0> ;
  assign LOCKSTEP_Out[3899] = \<const0> ;
  assign LOCKSTEP_Out[3900] = \<const0> ;
  assign LOCKSTEP_Out[3901] = \<const0> ;
  assign LOCKSTEP_Out[3902] = \<const0> ;
  assign LOCKSTEP_Out[3903] = \<const0> ;
  assign LOCKSTEP_Out[3904] = \<const0> ;
  assign LOCKSTEP_Out[3905] = \<const0> ;
  assign LOCKSTEP_Out[3906] = \<const0> ;
  assign LOCKSTEP_Out[3907] = \<const0> ;
  assign LOCKSTEP_Out[3908] = \<const0> ;
  assign LOCKSTEP_Out[3909] = \<const0> ;
  assign LOCKSTEP_Out[3910] = \<const0> ;
  assign LOCKSTEP_Out[3911] = \<const0> ;
  assign LOCKSTEP_Out[3912] = \<const0> ;
  assign LOCKSTEP_Out[3913] = \<const0> ;
  assign LOCKSTEP_Out[3914] = \<const0> ;
  assign LOCKSTEP_Out[3915] = \<const0> ;
  assign LOCKSTEP_Out[3916] = \<const0> ;
  assign LOCKSTEP_Out[3917] = \<const0> ;
  assign LOCKSTEP_Out[3918] = \<const0> ;
  assign LOCKSTEP_Out[3919] = \<const0> ;
  assign LOCKSTEP_Out[3920] = \<const0> ;
  assign LOCKSTEP_Out[3921] = \<const0> ;
  assign LOCKSTEP_Out[3922] = \<const0> ;
  assign LOCKSTEP_Out[3923] = \<const0> ;
  assign LOCKSTEP_Out[3924] = \<const0> ;
  assign LOCKSTEP_Out[3925] = \<const0> ;
  assign LOCKSTEP_Out[3926] = \<const0> ;
  assign LOCKSTEP_Out[3927] = \<const0> ;
  assign LOCKSTEP_Out[3928] = \<const0> ;
  assign LOCKSTEP_Out[3929] = \<const0> ;
  assign LOCKSTEP_Out[3930] = \<const0> ;
  assign LOCKSTEP_Out[3931] = \<const0> ;
  assign LOCKSTEP_Out[3932] = \<const0> ;
  assign LOCKSTEP_Out[3933] = \<const0> ;
  assign LOCKSTEP_Out[3934] = \<const0> ;
  assign LOCKSTEP_Out[3935] = \<const0> ;
  assign LOCKSTEP_Out[3936] = \<const0> ;
  assign LOCKSTEP_Out[3937] = \<const0> ;
  assign LOCKSTEP_Out[3938] = \<const0> ;
  assign LOCKSTEP_Out[3939] = \<const0> ;
  assign LOCKSTEP_Out[3940] = \<const0> ;
  assign LOCKSTEP_Out[3941] = \<const0> ;
  assign LOCKSTEP_Out[3942] = \<const0> ;
  assign LOCKSTEP_Out[3943] = \<const0> ;
  assign LOCKSTEP_Out[3944] = \<const0> ;
  assign LOCKSTEP_Out[3945] = \<const0> ;
  assign LOCKSTEP_Out[3946] = \<const0> ;
  assign LOCKSTEP_Out[3947] = \<const0> ;
  assign LOCKSTEP_Out[3948] = \<const0> ;
  assign LOCKSTEP_Out[3949] = \<const0> ;
  assign LOCKSTEP_Out[3950] = \<const0> ;
  assign LOCKSTEP_Out[3951] = \<const0> ;
  assign LOCKSTEP_Out[3952] = \<const0> ;
  assign LOCKSTEP_Out[3953] = \<const0> ;
  assign LOCKSTEP_Out[3954] = \<const0> ;
  assign LOCKSTEP_Out[3955] = \<const0> ;
  assign LOCKSTEP_Out[3956] = \<const0> ;
  assign LOCKSTEP_Out[3957] = \<const0> ;
  assign LOCKSTEP_Out[3958] = \<const0> ;
  assign LOCKSTEP_Out[3959] = \<const0> ;
  assign LOCKSTEP_Out[3960] = \<const0> ;
  assign LOCKSTEP_Out[3961] = \<const0> ;
  assign LOCKSTEP_Out[3962] = \<const0> ;
  assign LOCKSTEP_Out[3963] = \<const0> ;
  assign LOCKSTEP_Out[3964] = \<const0> ;
  assign LOCKSTEP_Out[3965] = \<const0> ;
  assign LOCKSTEP_Out[3966] = \<const0> ;
  assign LOCKSTEP_Out[3967] = \<const0> ;
  assign LOCKSTEP_Out[3968] = \<const0> ;
  assign LOCKSTEP_Out[3969] = \<const0> ;
  assign LOCKSTEP_Out[3970] = \<const0> ;
  assign LOCKSTEP_Out[3971] = \<const0> ;
  assign LOCKSTEP_Out[3972] = \<const0> ;
  assign LOCKSTEP_Out[3973] = \<const0> ;
  assign LOCKSTEP_Out[3974] = \<const0> ;
  assign LOCKSTEP_Out[3975] = \<const0> ;
  assign LOCKSTEP_Out[3976] = \<const0> ;
  assign LOCKSTEP_Out[3977] = \<const0> ;
  assign LOCKSTEP_Out[3978] = \<const0> ;
  assign LOCKSTEP_Out[3979] = \<const0> ;
  assign LOCKSTEP_Out[3980] = \<const0> ;
  assign LOCKSTEP_Out[3981] = \<const0> ;
  assign LOCKSTEP_Out[3982] = \<const0> ;
  assign LOCKSTEP_Out[3983] = \<const0> ;
  assign LOCKSTEP_Out[3984] = \<const0> ;
  assign LOCKSTEP_Out[3985] = \<const0> ;
  assign LOCKSTEP_Out[3986] = \<const0> ;
  assign LOCKSTEP_Out[3987] = \<const0> ;
  assign LOCKSTEP_Out[3988] = \<const0> ;
  assign LOCKSTEP_Out[3989] = \<const0> ;
  assign LOCKSTEP_Out[3990] = \<const0> ;
  assign LOCKSTEP_Out[3991] = \<const0> ;
  assign LOCKSTEP_Out[3992] = \<const0> ;
  assign LOCKSTEP_Out[3993] = \<const0> ;
  assign LOCKSTEP_Out[3994] = \<const0> ;
  assign LOCKSTEP_Out[3995] = \<const0> ;
  assign LOCKSTEP_Out[3996] = \<const0> ;
  assign LOCKSTEP_Out[3997] = \<const0> ;
  assign LOCKSTEP_Out[3998] = \<const0> ;
  assign LOCKSTEP_Out[3999] = \<const0> ;
  assign LOCKSTEP_Out[4000] = \<const0> ;
  assign LOCKSTEP_Out[4001] = \<const0> ;
  assign LOCKSTEP_Out[4002] = \<const0> ;
  assign LOCKSTEP_Out[4003] = \<const0> ;
  assign LOCKSTEP_Out[4004] = \<const0> ;
  assign LOCKSTEP_Out[4005] = \<const0> ;
  assign LOCKSTEP_Out[4006] = \<const0> ;
  assign LOCKSTEP_Out[4007] = \<const0> ;
  assign LOCKSTEP_Out[4008] = \<const0> ;
  assign LOCKSTEP_Out[4009] = \<const0> ;
  assign LOCKSTEP_Out[4010] = \<const0> ;
  assign LOCKSTEP_Out[4011] = \<const0> ;
  assign LOCKSTEP_Out[4012] = \<const0> ;
  assign LOCKSTEP_Out[4013] = \<const0> ;
  assign LOCKSTEP_Out[4014] = \<const0> ;
  assign LOCKSTEP_Out[4015] = \<const0> ;
  assign LOCKSTEP_Out[4016] = \<const0> ;
  assign LOCKSTEP_Out[4017] = \<const0> ;
  assign LOCKSTEP_Out[4018] = \<const0> ;
  assign LOCKSTEP_Out[4019] = \<const0> ;
  assign LOCKSTEP_Out[4020] = \<const0> ;
  assign LOCKSTEP_Out[4021] = \<const0> ;
  assign LOCKSTEP_Out[4022] = \<const0> ;
  assign LOCKSTEP_Out[4023] = \<const0> ;
  assign LOCKSTEP_Out[4024] = \<const0> ;
  assign LOCKSTEP_Out[4025] = \<const0> ;
  assign LOCKSTEP_Out[4026] = \<const0> ;
  assign LOCKSTEP_Out[4027] = \<const0> ;
  assign LOCKSTEP_Out[4028] = \<const0> ;
  assign LOCKSTEP_Out[4029] = \<const0> ;
  assign LOCKSTEP_Out[4030] = \<const0> ;
  assign LOCKSTEP_Out[4031] = \<const0> ;
  assign LOCKSTEP_Out[4032] = \<const0> ;
  assign LOCKSTEP_Out[4033] = \<const0> ;
  assign LOCKSTEP_Out[4034] = \<const0> ;
  assign LOCKSTEP_Out[4035] = \<const0> ;
  assign LOCKSTEP_Out[4036] = \<const0> ;
  assign LOCKSTEP_Out[4037] = \<const0> ;
  assign LOCKSTEP_Out[4038] = \<const0> ;
  assign LOCKSTEP_Out[4039] = \<const0> ;
  assign LOCKSTEP_Out[4040] = \<const0> ;
  assign LOCKSTEP_Out[4041] = \<const0> ;
  assign LOCKSTEP_Out[4042] = \<const0> ;
  assign LOCKSTEP_Out[4043] = \<const0> ;
  assign LOCKSTEP_Out[4044] = \<const0> ;
  assign LOCKSTEP_Out[4045] = \<const0> ;
  assign LOCKSTEP_Out[4046] = \<const0> ;
  assign LOCKSTEP_Out[4047] = \<const0> ;
  assign LOCKSTEP_Out[4048] = \<const0> ;
  assign LOCKSTEP_Out[4049] = \<const0> ;
  assign LOCKSTEP_Out[4050] = \<const0> ;
  assign LOCKSTEP_Out[4051] = \<const0> ;
  assign LOCKSTEP_Out[4052] = \<const0> ;
  assign LOCKSTEP_Out[4053] = \<const0> ;
  assign LOCKSTEP_Out[4054] = \<const0> ;
  assign LOCKSTEP_Out[4055] = \<const0> ;
  assign LOCKSTEP_Out[4056] = \<const0> ;
  assign LOCKSTEP_Out[4057] = \<const0> ;
  assign LOCKSTEP_Out[4058] = \<const0> ;
  assign LOCKSTEP_Out[4059] = \<const0> ;
  assign LOCKSTEP_Out[4060] = \<const0> ;
  assign LOCKSTEP_Out[4061] = \<const0> ;
  assign LOCKSTEP_Out[4062] = \<const0> ;
  assign LOCKSTEP_Out[4063] = \<const0> ;
  assign LOCKSTEP_Out[4064] = \<const0> ;
  assign LOCKSTEP_Out[4065] = \<const0> ;
  assign LOCKSTEP_Out[4066] = \<const0> ;
  assign LOCKSTEP_Out[4067] = \<const0> ;
  assign LOCKSTEP_Out[4068] = \<const0> ;
  assign LOCKSTEP_Out[4069] = \<const0> ;
  assign LOCKSTEP_Out[4070] = \<const0> ;
  assign LOCKSTEP_Out[4071] = \<const0> ;
  assign LOCKSTEP_Out[4072] = \<const0> ;
  assign LOCKSTEP_Out[4073] = \<const0> ;
  assign LOCKSTEP_Out[4074] = \<const0> ;
  assign LOCKSTEP_Out[4075] = \<const0> ;
  assign LOCKSTEP_Out[4076] = \<const0> ;
  assign LOCKSTEP_Out[4077] = \<const0> ;
  assign LOCKSTEP_Out[4078] = \<const0> ;
  assign LOCKSTEP_Out[4079] = \<const0> ;
  assign LOCKSTEP_Out[4080] = \<const0> ;
  assign LOCKSTEP_Out[4081] = \<const0> ;
  assign LOCKSTEP_Out[4082] = \<const0> ;
  assign LOCKSTEP_Out[4083] = \<const0> ;
  assign LOCKSTEP_Out[4084] = \<const0> ;
  assign LOCKSTEP_Out[4085] = \<const0> ;
  assign LOCKSTEP_Out[4086] = \<const0> ;
  assign LOCKSTEP_Out[4087] = \<const0> ;
  assign LOCKSTEP_Out[4088] = \<const0> ;
  assign LOCKSTEP_Out[4089] = \<const0> ;
  assign LOCKSTEP_Out[4090] = \<const0> ;
  assign LOCKSTEP_Out[4091] = \<const0> ;
  assign LOCKSTEP_Out[4092] = \<const0> ;
  assign LOCKSTEP_Out[4093] = \<const0> ;
  assign LOCKSTEP_Out[4094] = \<const0> ;
  assign LOCKSTEP_Out[4095] = \<const0> ;
  assign M0_AXIS_TDATA[31] = \<const0> ;
  assign M0_AXIS_TDATA[30] = \<const0> ;
  assign M0_AXIS_TDATA[29] = \<const0> ;
  assign M0_AXIS_TDATA[28] = \<const0> ;
  assign M0_AXIS_TDATA[27] = \<const0> ;
  assign M0_AXIS_TDATA[26] = \<const0> ;
  assign M0_AXIS_TDATA[25] = \<const0> ;
  assign M0_AXIS_TDATA[24] = \<const0> ;
  assign M0_AXIS_TDATA[23] = \<const0> ;
  assign M0_AXIS_TDATA[22] = \<const0> ;
  assign M0_AXIS_TDATA[21] = \<const0> ;
  assign M0_AXIS_TDATA[20] = \<const0> ;
  assign M0_AXIS_TDATA[19] = \<const0> ;
  assign M0_AXIS_TDATA[18] = \<const0> ;
  assign M0_AXIS_TDATA[17] = \<const0> ;
  assign M0_AXIS_TDATA[16] = \<const0> ;
  assign M0_AXIS_TDATA[15] = \<const0> ;
  assign M0_AXIS_TDATA[14] = \<const0> ;
  assign M0_AXIS_TDATA[13] = \<const0> ;
  assign M0_AXIS_TDATA[12] = \<const0> ;
  assign M0_AXIS_TDATA[11] = \<const0> ;
  assign M0_AXIS_TDATA[10] = \<const0> ;
  assign M0_AXIS_TDATA[9] = \<const0> ;
  assign M0_AXIS_TDATA[8] = \<const0> ;
  assign M0_AXIS_TDATA[7] = \<const0> ;
  assign M0_AXIS_TDATA[6] = \<const0> ;
  assign M0_AXIS_TDATA[5] = \<const0> ;
  assign M0_AXIS_TDATA[4] = \<const0> ;
  assign M0_AXIS_TDATA[3] = \<const0> ;
  assign M0_AXIS_TDATA[2] = \<const0> ;
  assign M0_AXIS_TDATA[1] = \<const0> ;
  assign M0_AXIS_TDATA[0] = \<const0> ;
  assign M0_AXIS_TLAST = \<const0> ;
  assign M0_AXIS_TVALID = \<const0> ;
  assign M10_AXIS_TDATA[31] = \<const0> ;
  assign M10_AXIS_TDATA[30] = \<const0> ;
  assign M10_AXIS_TDATA[29] = \<const0> ;
  assign M10_AXIS_TDATA[28] = \<const0> ;
  assign M10_AXIS_TDATA[27] = \<const0> ;
  assign M10_AXIS_TDATA[26] = \<const0> ;
  assign M10_AXIS_TDATA[25] = \<const0> ;
  assign M10_AXIS_TDATA[24] = \<const0> ;
  assign M10_AXIS_TDATA[23] = \<const0> ;
  assign M10_AXIS_TDATA[22] = \<const0> ;
  assign M10_AXIS_TDATA[21] = \<const0> ;
  assign M10_AXIS_TDATA[20] = \<const0> ;
  assign M10_AXIS_TDATA[19] = \<const0> ;
  assign M10_AXIS_TDATA[18] = \<const0> ;
  assign M10_AXIS_TDATA[17] = \<const0> ;
  assign M10_AXIS_TDATA[16] = \<const0> ;
  assign M10_AXIS_TDATA[15] = \<const0> ;
  assign M10_AXIS_TDATA[14] = \<const0> ;
  assign M10_AXIS_TDATA[13] = \<const0> ;
  assign M10_AXIS_TDATA[12] = \<const0> ;
  assign M10_AXIS_TDATA[11] = \<const0> ;
  assign M10_AXIS_TDATA[10] = \<const0> ;
  assign M10_AXIS_TDATA[9] = \<const0> ;
  assign M10_AXIS_TDATA[8] = \<const0> ;
  assign M10_AXIS_TDATA[7] = \<const0> ;
  assign M10_AXIS_TDATA[6] = \<const0> ;
  assign M10_AXIS_TDATA[5] = \<const0> ;
  assign M10_AXIS_TDATA[4] = \<const0> ;
  assign M10_AXIS_TDATA[3] = \<const0> ;
  assign M10_AXIS_TDATA[2] = \<const0> ;
  assign M10_AXIS_TDATA[1] = \<const0> ;
  assign M10_AXIS_TDATA[0] = \<const0> ;
  assign M10_AXIS_TLAST = \<const0> ;
  assign M10_AXIS_TVALID = \<const0> ;
  assign M11_AXIS_TDATA[31] = \<const0> ;
  assign M11_AXIS_TDATA[30] = \<const0> ;
  assign M11_AXIS_TDATA[29] = \<const0> ;
  assign M11_AXIS_TDATA[28] = \<const0> ;
  assign M11_AXIS_TDATA[27] = \<const0> ;
  assign M11_AXIS_TDATA[26] = \<const0> ;
  assign M11_AXIS_TDATA[25] = \<const0> ;
  assign M11_AXIS_TDATA[24] = \<const0> ;
  assign M11_AXIS_TDATA[23] = \<const0> ;
  assign M11_AXIS_TDATA[22] = \<const0> ;
  assign M11_AXIS_TDATA[21] = \<const0> ;
  assign M11_AXIS_TDATA[20] = \<const0> ;
  assign M11_AXIS_TDATA[19] = \<const0> ;
  assign M11_AXIS_TDATA[18] = \<const0> ;
  assign M11_AXIS_TDATA[17] = \<const0> ;
  assign M11_AXIS_TDATA[16] = \<const0> ;
  assign M11_AXIS_TDATA[15] = \<const0> ;
  assign M11_AXIS_TDATA[14] = \<const0> ;
  assign M11_AXIS_TDATA[13] = \<const0> ;
  assign M11_AXIS_TDATA[12] = \<const0> ;
  assign M11_AXIS_TDATA[11] = \<const0> ;
  assign M11_AXIS_TDATA[10] = \<const0> ;
  assign M11_AXIS_TDATA[9] = \<const0> ;
  assign M11_AXIS_TDATA[8] = \<const0> ;
  assign M11_AXIS_TDATA[7] = \<const0> ;
  assign M11_AXIS_TDATA[6] = \<const0> ;
  assign M11_AXIS_TDATA[5] = \<const0> ;
  assign M11_AXIS_TDATA[4] = \<const0> ;
  assign M11_AXIS_TDATA[3] = \<const0> ;
  assign M11_AXIS_TDATA[2] = \<const0> ;
  assign M11_AXIS_TDATA[1] = \<const0> ;
  assign M11_AXIS_TDATA[0] = \<const0> ;
  assign M11_AXIS_TLAST = \<const0> ;
  assign M11_AXIS_TVALID = \<const0> ;
  assign M12_AXIS_TDATA[31] = \<const0> ;
  assign M12_AXIS_TDATA[30] = \<const0> ;
  assign M12_AXIS_TDATA[29] = \<const0> ;
  assign M12_AXIS_TDATA[28] = \<const0> ;
  assign M12_AXIS_TDATA[27] = \<const0> ;
  assign M12_AXIS_TDATA[26] = \<const0> ;
  assign M12_AXIS_TDATA[25] = \<const0> ;
  assign M12_AXIS_TDATA[24] = \<const0> ;
  assign M12_AXIS_TDATA[23] = \<const0> ;
  assign M12_AXIS_TDATA[22] = \<const0> ;
  assign M12_AXIS_TDATA[21] = \<const0> ;
  assign M12_AXIS_TDATA[20] = \<const0> ;
  assign M12_AXIS_TDATA[19] = \<const0> ;
  assign M12_AXIS_TDATA[18] = \<const0> ;
  assign M12_AXIS_TDATA[17] = \<const0> ;
  assign M12_AXIS_TDATA[16] = \<const0> ;
  assign M12_AXIS_TDATA[15] = \<const0> ;
  assign M12_AXIS_TDATA[14] = \<const0> ;
  assign M12_AXIS_TDATA[13] = \<const0> ;
  assign M12_AXIS_TDATA[12] = \<const0> ;
  assign M12_AXIS_TDATA[11] = \<const0> ;
  assign M12_AXIS_TDATA[10] = \<const0> ;
  assign M12_AXIS_TDATA[9] = \<const0> ;
  assign M12_AXIS_TDATA[8] = \<const0> ;
  assign M12_AXIS_TDATA[7] = \<const0> ;
  assign M12_AXIS_TDATA[6] = \<const0> ;
  assign M12_AXIS_TDATA[5] = \<const0> ;
  assign M12_AXIS_TDATA[4] = \<const0> ;
  assign M12_AXIS_TDATA[3] = \<const0> ;
  assign M12_AXIS_TDATA[2] = \<const0> ;
  assign M12_AXIS_TDATA[1] = \<const0> ;
  assign M12_AXIS_TDATA[0] = \<const0> ;
  assign M12_AXIS_TLAST = \<const0> ;
  assign M12_AXIS_TVALID = \<const0> ;
  assign M13_AXIS_TDATA[31] = \<const0> ;
  assign M13_AXIS_TDATA[30] = \<const0> ;
  assign M13_AXIS_TDATA[29] = \<const0> ;
  assign M13_AXIS_TDATA[28] = \<const0> ;
  assign M13_AXIS_TDATA[27] = \<const0> ;
  assign M13_AXIS_TDATA[26] = \<const0> ;
  assign M13_AXIS_TDATA[25] = \<const0> ;
  assign M13_AXIS_TDATA[24] = \<const0> ;
  assign M13_AXIS_TDATA[23] = \<const0> ;
  assign M13_AXIS_TDATA[22] = \<const0> ;
  assign M13_AXIS_TDATA[21] = \<const0> ;
  assign M13_AXIS_TDATA[20] = \<const0> ;
  assign M13_AXIS_TDATA[19] = \<const0> ;
  assign M13_AXIS_TDATA[18] = \<const0> ;
  assign M13_AXIS_TDATA[17] = \<const0> ;
  assign M13_AXIS_TDATA[16] = \<const0> ;
  assign M13_AXIS_TDATA[15] = \<const0> ;
  assign M13_AXIS_TDATA[14] = \<const0> ;
  assign M13_AXIS_TDATA[13] = \<const0> ;
  assign M13_AXIS_TDATA[12] = \<const0> ;
  assign M13_AXIS_TDATA[11] = \<const0> ;
  assign M13_AXIS_TDATA[10] = \<const0> ;
  assign M13_AXIS_TDATA[9] = \<const0> ;
  assign M13_AXIS_TDATA[8] = \<const0> ;
  assign M13_AXIS_TDATA[7] = \<const0> ;
  assign M13_AXIS_TDATA[6] = \<const0> ;
  assign M13_AXIS_TDATA[5] = \<const0> ;
  assign M13_AXIS_TDATA[4] = \<const0> ;
  assign M13_AXIS_TDATA[3] = \<const0> ;
  assign M13_AXIS_TDATA[2] = \<const0> ;
  assign M13_AXIS_TDATA[1] = \<const0> ;
  assign M13_AXIS_TDATA[0] = \<const0> ;
  assign M13_AXIS_TLAST = \<const0> ;
  assign M13_AXIS_TVALID = \<const0> ;
  assign M14_AXIS_TDATA[31] = \<const0> ;
  assign M14_AXIS_TDATA[30] = \<const0> ;
  assign M14_AXIS_TDATA[29] = \<const0> ;
  assign M14_AXIS_TDATA[28] = \<const0> ;
  assign M14_AXIS_TDATA[27] = \<const0> ;
  assign M14_AXIS_TDATA[26] = \<const0> ;
  assign M14_AXIS_TDATA[25] = \<const0> ;
  assign M14_AXIS_TDATA[24] = \<const0> ;
  assign M14_AXIS_TDATA[23] = \<const0> ;
  assign M14_AXIS_TDATA[22] = \<const0> ;
  assign M14_AXIS_TDATA[21] = \<const0> ;
  assign M14_AXIS_TDATA[20] = \<const0> ;
  assign M14_AXIS_TDATA[19] = \<const0> ;
  assign M14_AXIS_TDATA[18] = \<const0> ;
  assign M14_AXIS_TDATA[17] = \<const0> ;
  assign M14_AXIS_TDATA[16] = \<const0> ;
  assign M14_AXIS_TDATA[15] = \<const0> ;
  assign M14_AXIS_TDATA[14] = \<const0> ;
  assign M14_AXIS_TDATA[13] = \<const0> ;
  assign M14_AXIS_TDATA[12] = \<const0> ;
  assign M14_AXIS_TDATA[11] = \<const0> ;
  assign M14_AXIS_TDATA[10] = \<const0> ;
  assign M14_AXIS_TDATA[9] = \<const0> ;
  assign M14_AXIS_TDATA[8] = \<const0> ;
  assign M14_AXIS_TDATA[7] = \<const0> ;
  assign M14_AXIS_TDATA[6] = \<const0> ;
  assign M14_AXIS_TDATA[5] = \<const0> ;
  assign M14_AXIS_TDATA[4] = \<const0> ;
  assign M14_AXIS_TDATA[3] = \<const0> ;
  assign M14_AXIS_TDATA[2] = \<const0> ;
  assign M14_AXIS_TDATA[1] = \<const0> ;
  assign M14_AXIS_TDATA[0] = \<const0> ;
  assign M14_AXIS_TLAST = \<const0> ;
  assign M14_AXIS_TVALID = \<const0> ;
  assign M15_AXIS_TDATA[31] = \<const0> ;
  assign M15_AXIS_TDATA[30] = \<const0> ;
  assign M15_AXIS_TDATA[29] = \<const0> ;
  assign M15_AXIS_TDATA[28] = \<const0> ;
  assign M15_AXIS_TDATA[27] = \<const0> ;
  assign M15_AXIS_TDATA[26] = \<const0> ;
  assign M15_AXIS_TDATA[25] = \<const0> ;
  assign M15_AXIS_TDATA[24] = \<const0> ;
  assign M15_AXIS_TDATA[23] = \<const0> ;
  assign M15_AXIS_TDATA[22] = \<const0> ;
  assign M15_AXIS_TDATA[21] = \<const0> ;
  assign M15_AXIS_TDATA[20] = \<const0> ;
  assign M15_AXIS_TDATA[19] = \<const0> ;
  assign M15_AXIS_TDATA[18] = \<const0> ;
  assign M15_AXIS_TDATA[17] = \<const0> ;
  assign M15_AXIS_TDATA[16] = \<const0> ;
  assign M15_AXIS_TDATA[15] = \<const0> ;
  assign M15_AXIS_TDATA[14] = \<const0> ;
  assign M15_AXIS_TDATA[13] = \<const0> ;
  assign M15_AXIS_TDATA[12] = \<const0> ;
  assign M15_AXIS_TDATA[11] = \<const0> ;
  assign M15_AXIS_TDATA[10] = \<const0> ;
  assign M15_AXIS_TDATA[9] = \<const0> ;
  assign M15_AXIS_TDATA[8] = \<const0> ;
  assign M15_AXIS_TDATA[7] = \<const0> ;
  assign M15_AXIS_TDATA[6] = \<const0> ;
  assign M15_AXIS_TDATA[5] = \<const0> ;
  assign M15_AXIS_TDATA[4] = \<const0> ;
  assign M15_AXIS_TDATA[3] = \<const0> ;
  assign M15_AXIS_TDATA[2] = \<const0> ;
  assign M15_AXIS_TDATA[1] = \<const0> ;
  assign M15_AXIS_TDATA[0] = \<const0> ;
  assign M15_AXIS_TLAST = \<const0> ;
  assign M15_AXIS_TVALID = \<const0> ;
  assign M1_AXIS_TDATA[31] = \<const0> ;
  assign M1_AXIS_TDATA[30] = \<const0> ;
  assign M1_AXIS_TDATA[29] = \<const0> ;
  assign M1_AXIS_TDATA[28] = \<const0> ;
  assign M1_AXIS_TDATA[27] = \<const0> ;
  assign M1_AXIS_TDATA[26] = \<const0> ;
  assign M1_AXIS_TDATA[25] = \<const0> ;
  assign M1_AXIS_TDATA[24] = \<const0> ;
  assign M1_AXIS_TDATA[23] = \<const0> ;
  assign M1_AXIS_TDATA[22] = \<const0> ;
  assign M1_AXIS_TDATA[21] = \<const0> ;
  assign M1_AXIS_TDATA[20] = \<const0> ;
  assign M1_AXIS_TDATA[19] = \<const0> ;
  assign M1_AXIS_TDATA[18] = \<const0> ;
  assign M1_AXIS_TDATA[17] = \<const0> ;
  assign M1_AXIS_TDATA[16] = \<const0> ;
  assign M1_AXIS_TDATA[15] = \<const0> ;
  assign M1_AXIS_TDATA[14] = \<const0> ;
  assign M1_AXIS_TDATA[13] = \<const0> ;
  assign M1_AXIS_TDATA[12] = \<const0> ;
  assign M1_AXIS_TDATA[11] = \<const0> ;
  assign M1_AXIS_TDATA[10] = \<const0> ;
  assign M1_AXIS_TDATA[9] = \<const0> ;
  assign M1_AXIS_TDATA[8] = \<const0> ;
  assign M1_AXIS_TDATA[7] = \<const0> ;
  assign M1_AXIS_TDATA[6] = \<const0> ;
  assign M1_AXIS_TDATA[5] = \<const0> ;
  assign M1_AXIS_TDATA[4] = \<const0> ;
  assign M1_AXIS_TDATA[3] = \<const0> ;
  assign M1_AXIS_TDATA[2] = \<const0> ;
  assign M1_AXIS_TDATA[1] = \<const0> ;
  assign M1_AXIS_TDATA[0] = \<const0> ;
  assign M1_AXIS_TLAST = \<const0> ;
  assign M1_AXIS_TVALID = \<const0> ;
  assign M2_AXIS_TDATA[31] = \<const0> ;
  assign M2_AXIS_TDATA[30] = \<const0> ;
  assign M2_AXIS_TDATA[29] = \<const0> ;
  assign M2_AXIS_TDATA[28] = \<const0> ;
  assign M2_AXIS_TDATA[27] = \<const0> ;
  assign M2_AXIS_TDATA[26] = \<const0> ;
  assign M2_AXIS_TDATA[25] = \<const0> ;
  assign M2_AXIS_TDATA[24] = \<const0> ;
  assign M2_AXIS_TDATA[23] = \<const0> ;
  assign M2_AXIS_TDATA[22] = \<const0> ;
  assign M2_AXIS_TDATA[21] = \<const0> ;
  assign M2_AXIS_TDATA[20] = \<const0> ;
  assign M2_AXIS_TDATA[19] = \<const0> ;
  assign M2_AXIS_TDATA[18] = \<const0> ;
  assign M2_AXIS_TDATA[17] = \<const0> ;
  assign M2_AXIS_TDATA[16] = \<const0> ;
  assign M2_AXIS_TDATA[15] = \<const0> ;
  assign M2_AXIS_TDATA[14] = \<const0> ;
  assign M2_AXIS_TDATA[13] = \<const0> ;
  assign M2_AXIS_TDATA[12] = \<const0> ;
  assign M2_AXIS_TDATA[11] = \<const0> ;
  assign M2_AXIS_TDATA[10] = \<const0> ;
  assign M2_AXIS_TDATA[9] = \<const0> ;
  assign M2_AXIS_TDATA[8] = \<const0> ;
  assign M2_AXIS_TDATA[7] = \<const0> ;
  assign M2_AXIS_TDATA[6] = \<const0> ;
  assign M2_AXIS_TDATA[5] = \<const0> ;
  assign M2_AXIS_TDATA[4] = \<const0> ;
  assign M2_AXIS_TDATA[3] = \<const0> ;
  assign M2_AXIS_TDATA[2] = \<const0> ;
  assign M2_AXIS_TDATA[1] = \<const0> ;
  assign M2_AXIS_TDATA[0] = \<const0> ;
  assign M2_AXIS_TLAST = \<const0> ;
  assign M2_AXIS_TVALID = \<const0> ;
  assign M3_AXIS_TDATA[31] = \<const0> ;
  assign M3_AXIS_TDATA[30] = \<const0> ;
  assign M3_AXIS_TDATA[29] = \<const0> ;
  assign M3_AXIS_TDATA[28] = \<const0> ;
  assign M3_AXIS_TDATA[27] = \<const0> ;
  assign M3_AXIS_TDATA[26] = \<const0> ;
  assign M3_AXIS_TDATA[25] = \<const0> ;
  assign M3_AXIS_TDATA[24] = \<const0> ;
  assign M3_AXIS_TDATA[23] = \<const0> ;
  assign M3_AXIS_TDATA[22] = \<const0> ;
  assign M3_AXIS_TDATA[21] = \<const0> ;
  assign M3_AXIS_TDATA[20] = \<const0> ;
  assign M3_AXIS_TDATA[19] = \<const0> ;
  assign M3_AXIS_TDATA[18] = \<const0> ;
  assign M3_AXIS_TDATA[17] = \<const0> ;
  assign M3_AXIS_TDATA[16] = \<const0> ;
  assign M3_AXIS_TDATA[15] = \<const0> ;
  assign M3_AXIS_TDATA[14] = \<const0> ;
  assign M3_AXIS_TDATA[13] = \<const0> ;
  assign M3_AXIS_TDATA[12] = \<const0> ;
  assign M3_AXIS_TDATA[11] = \<const0> ;
  assign M3_AXIS_TDATA[10] = \<const0> ;
  assign M3_AXIS_TDATA[9] = \<const0> ;
  assign M3_AXIS_TDATA[8] = \<const0> ;
  assign M3_AXIS_TDATA[7] = \<const0> ;
  assign M3_AXIS_TDATA[6] = \<const0> ;
  assign M3_AXIS_TDATA[5] = \<const0> ;
  assign M3_AXIS_TDATA[4] = \<const0> ;
  assign M3_AXIS_TDATA[3] = \<const0> ;
  assign M3_AXIS_TDATA[2] = \<const0> ;
  assign M3_AXIS_TDATA[1] = \<const0> ;
  assign M3_AXIS_TDATA[0] = \<const0> ;
  assign M3_AXIS_TLAST = \<const0> ;
  assign M3_AXIS_TVALID = \<const0> ;
  assign M4_AXIS_TDATA[31] = \<const0> ;
  assign M4_AXIS_TDATA[30] = \<const0> ;
  assign M4_AXIS_TDATA[29] = \<const0> ;
  assign M4_AXIS_TDATA[28] = \<const0> ;
  assign M4_AXIS_TDATA[27] = \<const0> ;
  assign M4_AXIS_TDATA[26] = \<const0> ;
  assign M4_AXIS_TDATA[25] = \<const0> ;
  assign M4_AXIS_TDATA[24] = \<const0> ;
  assign M4_AXIS_TDATA[23] = \<const0> ;
  assign M4_AXIS_TDATA[22] = \<const0> ;
  assign M4_AXIS_TDATA[21] = \<const0> ;
  assign M4_AXIS_TDATA[20] = \<const0> ;
  assign M4_AXIS_TDATA[19] = \<const0> ;
  assign M4_AXIS_TDATA[18] = \<const0> ;
  assign M4_AXIS_TDATA[17] = \<const0> ;
  assign M4_AXIS_TDATA[16] = \<const0> ;
  assign M4_AXIS_TDATA[15] = \<const0> ;
  assign M4_AXIS_TDATA[14] = \<const0> ;
  assign M4_AXIS_TDATA[13] = \<const0> ;
  assign M4_AXIS_TDATA[12] = \<const0> ;
  assign M4_AXIS_TDATA[11] = \<const0> ;
  assign M4_AXIS_TDATA[10] = \<const0> ;
  assign M4_AXIS_TDATA[9] = \<const0> ;
  assign M4_AXIS_TDATA[8] = \<const0> ;
  assign M4_AXIS_TDATA[7] = \<const0> ;
  assign M4_AXIS_TDATA[6] = \<const0> ;
  assign M4_AXIS_TDATA[5] = \<const0> ;
  assign M4_AXIS_TDATA[4] = \<const0> ;
  assign M4_AXIS_TDATA[3] = \<const0> ;
  assign M4_AXIS_TDATA[2] = \<const0> ;
  assign M4_AXIS_TDATA[1] = \<const0> ;
  assign M4_AXIS_TDATA[0] = \<const0> ;
  assign M4_AXIS_TLAST = \<const0> ;
  assign M4_AXIS_TVALID = \<const0> ;
  assign M5_AXIS_TDATA[31] = \<const0> ;
  assign M5_AXIS_TDATA[30] = \<const0> ;
  assign M5_AXIS_TDATA[29] = \<const0> ;
  assign M5_AXIS_TDATA[28] = \<const0> ;
  assign M5_AXIS_TDATA[27] = \<const0> ;
  assign M5_AXIS_TDATA[26] = \<const0> ;
  assign M5_AXIS_TDATA[25] = \<const0> ;
  assign M5_AXIS_TDATA[24] = \<const0> ;
  assign M5_AXIS_TDATA[23] = \<const0> ;
  assign M5_AXIS_TDATA[22] = \<const0> ;
  assign M5_AXIS_TDATA[21] = \<const0> ;
  assign M5_AXIS_TDATA[20] = \<const0> ;
  assign M5_AXIS_TDATA[19] = \<const0> ;
  assign M5_AXIS_TDATA[18] = \<const0> ;
  assign M5_AXIS_TDATA[17] = \<const0> ;
  assign M5_AXIS_TDATA[16] = \<const0> ;
  assign M5_AXIS_TDATA[15] = \<const0> ;
  assign M5_AXIS_TDATA[14] = \<const0> ;
  assign M5_AXIS_TDATA[13] = \<const0> ;
  assign M5_AXIS_TDATA[12] = \<const0> ;
  assign M5_AXIS_TDATA[11] = \<const0> ;
  assign M5_AXIS_TDATA[10] = \<const0> ;
  assign M5_AXIS_TDATA[9] = \<const0> ;
  assign M5_AXIS_TDATA[8] = \<const0> ;
  assign M5_AXIS_TDATA[7] = \<const0> ;
  assign M5_AXIS_TDATA[6] = \<const0> ;
  assign M5_AXIS_TDATA[5] = \<const0> ;
  assign M5_AXIS_TDATA[4] = \<const0> ;
  assign M5_AXIS_TDATA[3] = \<const0> ;
  assign M5_AXIS_TDATA[2] = \<const0> ;
  assign M5_AXIS_TDATA[1] = \<const0> ;
  assign M5_AXIS_TDATA[0] = \<const0> ;
  assign M5_AXIS_TLAST = \<const0> ;
  assign M5_AXIS_TVALID = \<const0> ;
  assign M6_AXIS_TDATA[31] = \<const0> ;
  assign M6_AXIS_TDATA[30] = \<const0> ;
  assign M6_AXIS_TDATA[29] = \<const0> ;
  assign M6_AXIS_TDATA[28] = \<const0> ;
  assign M6_AXIS_TDATA[27] = \<const0> ;
  assign M6_AXIS_TDATA[26] = \<const0> ;
  assign M6_AXIS_TDATA[25] = \<const0> ;
  assign M6_AXIS_TDATA[24] = \<const0> ;
  assign M6_AXIS_TDATA[23] = \<const0> ;
  assign M6_AXIS_TDATA[22] = \<const0> ;
  assign M6_AXIS_TDATA[21] = \<const0> ;
  assign M6_AXIS_TDATA[20] = \<const0> ;
  assign M6_AXIS_TDATA[19] = \<const0> ;
  assign M6_AXIS_TDATA[18] = \<const0> ;
  assign M6_AXIS_TDATA[17] = \<const0> ;
  assign M6_AXIS_TDATA[16] = \<const0> ;
  assign M6_AXIS_TDATA[15] = \<const0> ;
  assign M6_AXIS_TDATA[14] = \<const0> ;
  assign M6_AXIS_TDATA[13] = \<const0> ;
  assign M6_AXIS_TDATA[12] = \<const0> ;
  assign M6_AXIS_TDATA[11] = \<const0> ;
  assign M6_AXIS_TDATA[10] = \<const0> ;
  assign M6_AXIS_TDATA[9] = \<const0> ;
  assign M6_AXIS_TDATA[8] = \<const0> ;
  assign M6_AXIS_TDATA[7] = \<const0> ;
  assign M6_AXIS_TDATA[6] = \<const0> ;
  assign M6_AXIS_TDATA[5] = \<const0> ;
  assign M6_AXIS_TDATA[4] = \<const0> ;
  assign M6_AXIS_TDATA[3] = \<const0> ;
  assign M6_AXIS_TDATA[2] = \<const0> ;
  assign M6_AXIS_TDATA[1] = \<const0> ;
  assign M6_AXIS_TDATA[0] = \<const0> ;
  assign M6_AXIS_TLAST = \<const0> ;
  assign M6_AXIS_TVALID = \<const0> ;
  assign M7_AXIS_TDATA[31] = \<const0> ;
  assign M7_AXIS_TDATA[30] = \<const0> ;
  assign M7_AXIS_TDATA[29] = \<const0> ;
  assign M7_AXIS_TDATA[28] = \<const0> ;
  assign M7_AXIS_TDATA[27] = \<const0> ;
  assign M7_AXIS_TDATA[26] = \<const0> ;
  assign M7_AXIS_TDATA[25] = \<const0> ;
  assign M7_AXIS_TDATA[24] = \<const0> ;
  assign M7_AXIS_TDATA[23] = \<const0> ;
  assign M7_AXIS_TDATA[22] = \<const0> ;
  assign M7_AXIS_TDATA[21] = \<const0> ;
  assign M7_AXIS_TDATA[20] = \<const0> ;
  assign M7_AXIS_TDATA[19] = \<const0> ;
  assign M7_AXIS_TDATA[18] = \<const0> ;
  assign M7_AXIS_TDATA[17] = \<const0> ;
  assign M7_AXIS_TDATA[16] = \<const0> ;
  assign M7_AXIS_TDATA[15] = \<const0> ;
  assign M7_AXIS_TDATA[14] = \<const0> ;
  assign M7_AXIS_TDATA[13] = \<const0> ;
  assign M7_AXIS_TDATA[12] = \<const0> ;
  assign M7_AXIS_TDATA[11] = \<const0> ;
  assign M7_AXIS_TDATA[10] = \<const0> ;
  assign M7_AXIS_TDATA[9] = \<const0> ;
  assign M7_AXIS_TDATA[8] = \<const0> ;
  assign M7_AXIS_TDATA[7] = \<const0> ;
  assign M7_AXIS_TDATA[6] = \<const0> ;
  assign M7_AXIS_TDATA[5] = \<const0> ;
  assign M7_AXIS_TDATA[4] = \<const0> ;
  assign M7_AXIS_TDATA[3] = \<const0> ;
  assign M7_AXIS_TDATA[2] = \<const0> ;
  assign M7_AXIS_TDATA[1] = \<const0> ;
  assign M7_AXIS_TDATA[0] = \<const0> ;
  assign M7_AXIS_TLAST = \<const0> ;
  assign M7_AXIS_TVALID = \<const0> ;
  assign M8_AXIS_TDATA[31] = \<const0> ;
  assign M8_AXIS_TDATA[30] = \<const0> ;
  assign M8_AXIS_TDATA[29] = \<const0> ;
  assign M8_AXIS_TDATA[28] = \<const0> ;
  assign M8_AXIS_TDATA[27] = \<const0> ;
  assign M8_AXIS_TDATA[26] = \<const0> ;
  assign M8_AXIS_TDATA[25] = \<const0> ;
  assign M8_AXIS_TDATA[24] = \<const0> ;
  assign M8_AXIS_TDATA[23] = \<const0> ;
  assign M8_AXIS_TDATA[22] = \<const0> ;
  assign M8_AXIS_TDATA[21] = \<const0> ;
  assign M8_AXIS_TDATA[20] = \<const0> ;
  assign M8_AXIS_TDATA[19] = \<const0> ;
  assign M8_AXIS_TDATA[18] = \<const0> ;
  assign M8_AXIS_TDATA[17] = \<const0> ;
  assign M8_AXIS_TDATA[16] = \<const0> ;
  assign M8_AXIS_TDATA[15] = \<const0> ;
  assign M8_AXIS_TDATA[14] = \<const0> ;
  assign M8_AXIS_TDATA[13] = \<const0> ;
  assign M8_AXIS_TDATA[12] = \<const0> ;
  assign M8_AXIS_TDATA[11] = \<const0> ;
  assign M8_AXIS_TDATA[10] = \<const0> ;
  assign M8_AXIS_TDATA[9] = \<const0> ;
  assign M8_AXIS_TDATA[8] = \<const0> ;
  assign M8_AXIS_TDATA[7] = \<const0> ;
  assign M8_AXIS_TDATA[6] = \<const0> ;
  assign M8_AXIS_TDATA[5] = \<const0> ;
  assign M8_AXIS_TDATA[4] = \<const0> ;
  assign M8_AXIS_TDATA[3] = \<const0> ;
  assign M8_AXIS_TDATA[2] = \<const0> ;
  assign M8_AXIS_TDATA[1] = \<const0> ;
  assign M8_AXIS_TDATA[0] = \<const0> ;
  assign M8_AXIS_TLAST = \<const0> ;
  assign M8_AXIS_TVALID = \<const0> ;
  assign M9_AXIS_TDATA[31] = \<const0> ;
  assign M9_AXIS_TDATA[30] = \<const0> ;
  assign M9_AXIS_TDATA[29] = \<const0> ;
  assign M9_AXIS_TDATA[28] = \<const0> ;
  assign M9_AXIS_TDATA[27] = \<const0> ;
  assign M9_AXIS_TDATA[26] = \<const0> ;
  assign M9_AXIS_TDATA[25] = \<const0> ;
  assign M9_AXIS_TDATA[24] = \<const0> ;
  assign M9_AXIS_TDATA[23] = \<const0> ;
  assign M9_AXIS_TDATA[22] = \<const0> ;
  assign M9_AXIS_TDATA[21] = \<const0> ;
  assign M9_AXIS_TDATA[20] = \<const0> ;
  assign M9_AXIS_TDATA[19] = \<const0> ;
  assign M9_AXIS_TDATA[18] = \<const0> ;
  assign M9_AXIS_TDATA[17] = \<const0> ;
  assign M9_AXIS_TDATA[16] = \<const0> ;
  assign M9_AXIS_TDATA[15] = \<const0> ;
  assign M9_AXIS_TDATA[14] = \<const0> ;
  assign M9_AXIS_TDATA[13] = \<const0> ;
  assign M9_AXIS_TDATA[12] = \<const0> ;
  assign M9_AXIS_TDATA[11] = \<const0> ;
  assign M9_AXIS_TDATA[10] = \<const0> ;
  assign M9_AXIS_TDATA[9] = \<const0> ;
  assign M9_AXIS_TDATA[8] = \<const0> ;
  assign M9_AXIS_TDATA[7] = \<const0> ;
  assign M9_AXIS_TDATA[6] = \<const0> ;
  assign M9_AXIS_TDATA[5] = \<const0> ;
  assign M9_AXIS_TDATA[4] = \<const0> ;
  assign M9_AXIS_TDATA[3] = \<const0> ;
  assign M9_AXIS_TDATA[2] = \<const0> ;
  assign M9_AXIS_TDATA[1] = \<const0> ;
  assign M9_AXIS_TDATA[0] = \<const0> ;
  assign M9_AXIS_TLAST = \<const0> ;
  assign M9_AXIS_TVALID = \<const0> ;
  assign MB_Error = \<const0> ;
  assign MB_Halted = Trace_MB_Halted;
  assign M_AXI_DC_ACREADY = \<const0> ;
  assign M_AXI_DC_ARADDR[31:2] = \^M_AXI_DC_ARADDR [31:2];
  assign M_AXI_DC_ARADDR[1] = \<const0> ;
  assign M_AXI_DC_ARADDR[0] = \<const0> ;
  assign M_AXI_DC_ARBAR[1] = \<const0> ;
  assign M_AXI_DC_ARBAR[0] = \<const0> ;
  assign M_AXI_DC_ARCACHE[3] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARCACHE[2] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARCACHE[1] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARCACHE[0] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARDOMAIN[1] = \<const0> ;
  assign M_AXI_DC_ARDOMAIN[0] = \<const0> ;
  assign M_AXI_DC_ARID[0] = \<const0> ;
  assign M_AXI_DC_ARLEN[7] = \<const0> ;
  assign M_AXI_DC_ARLEN[6] = \<const0> ;
  assign M_AXI_DC_ARLEN[5] = \<const0> ;
  assign M_AXI_DC_ARLEN[4] = \<const0> ;
  assign M_AXI_DC_ARLEN[3] = \<const0> ;
  assign M_AXI_DC_ARLEN[2] = \<const0> ;
  assign M_AXI_DC_ARLEN[1] = \^M_AXI_DC_ARLEN [1];
  assign M_AXI_DC_ARLEN[0] = \^M_AXI_DC_ARLEN [1];
  assign M_AXI_DC_ARLOCK = \<const0> ;
  assign M_AXI_DC_ARPROT[2] = \<const0> ;
  assign M_AXI_DC_ARPROT[1] = \<const0> ;
  assign M_AXI_DC_ARPROT[0] = \<const0> ;
  assign M_AXI_DC_ARQOS[3] = \<const1> ;
  assign M_AXI_DC_ARQOS[2] = \<const1> ;
  assign M_AXI_DC_ARQOS[1] = \<const0> ;
  assign M_AXI_DC_ARQOS[0] = \<const0> ;
  assign M_AXI_DC_ARSIZE[2] = \<const0> ;
  assign M_AXI_DC_ARSIZE[1] = \<const1> ;
  assign M_AXI_DC_ARSIZE[0] = \<const0> ;
  assign M_AXI_DC_ARSNOOP[3] = \<const0> ;
  assign M_AXI_DC_ARSNOOP[2] = \<const0> ;
  assign M_AXI_DC_ARSNOOP[1] = \<const0> ;
  assign M_AXI_DC_ARSNOOP[0] = \<const0> ;
  assign M_AXI_DC_ARUSER[4] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARUSER[3] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARUSER[2] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARUSER[1] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_ARUSER[0] = \^M_AXI_DC_ARCACHE [3];
  assign M_AXI_DC_AWBAR[1] = \<const0> ;
  assign M_AXI_DC_AWBAR[0] = \<const0> ;
  assign M_AXI_DC_AWBURST[1] = \<const0> ;
  assign M_AXI_DC_AWBURST[0] = \<const1> ;
  assign M_AXI_DC_AWCACHE[3] = \<const1> ;
  assign M_AXI_DC_AWCACHE[2] = \<const1> ;
  assign M_AXI_DC_AWCACHE[1] = \<const1> ;
  assign M_AXI_DC_AWCACHE[0] = \<const1> ;
  assign M_AXI_DC_AWDOMAIN[1] = \<const0> ;
  assign M_AXI_DC_AWDOMAIN[0] = \<const0> ;
  assign M_AXI_DC_AWID[0] = \<const0> ;
  assign M_AXI_DC_AWLEN[7] = \<const0> ;
  assign M_AXI_DC_AWLEN[6] = \<const0> ;
  assign M_AXI_DC_AWLEN[5] = \<const0> ;
  assign M_AXI_DC_AWLEN[4] = \<const0> ;
  assign M_AXI_DC_AWLEN[3] = \<const0> ;
  assign M_AXI_DC_AWLEN[2] = \<const0> ;
  assign M_AXI_DC_AWLEN[1] = \<const0> ;
  assign M_AXI_DC_AWLEN[0] = \<const0> ;
  assign M_AXI_DC_AWLOCK = \<const0> ;
  assign M_AXI_DC_AWPROT[2] = \<const0> ;
  assign M_AXI_DC_AWPROT[1] = \<const0> ;
  assign M_AXI_DC_AWPROT[0] = \<const0> ;
  assign M_AXI_DC_AWQOS[3] = \<const1> ;
  assign M_AXI_DC_AWQOS[2] = \<const0> ;
  assign M_AXI_DC_AWQOS[1] = \<const0> ;
  assign M_AXI_DC_AWQOS[0] = \<const0> ;
  assign M_AXI_DC_AWSIZE[2] = \<const0> ;
  assign M_AXI_DC_AWSIZE[1] = \<const1> ;
  assign M_AXI_DC_AWSIZE[0] = \<const0> ;
  assign M_AXI_DC_AWSNOOP[2] = \<const0> ;
  assign M_AXI_DC_AWSNOOP[1] = \<const0> ;
  assign M_AXI_DC_AWSNOOP[0] = \<const0> ;
  assign M_AXI_DC_AWUSER[4] = \<const1> ;
  assign M_AXI_DC_AWUSER[3] = \<const1> ;
  assign M_AXI_DC_AWUSER[2] = \<const1> ;
  assign M_AXI_DC_AWUSER[1] = \<const1> ;
  assign M_AXI_DC_AWUSER[0] = \<const1> ;
  assign M_AXI_DC_BREADY = \<const1> ;
  assign M_AXI_DC_CDDATA[31] = \<const0> ;
  assign M_AXI_DC_CDDATA[30] = \<const0> ;
  assign M_AXI_DC_CDDATA[29] = \<const0> ;
  assign M_AXI_DC_CDDATA[28] = \<const0> ;
  assign M_AXI_DC_CDDATA[27] = \<const0> ;
  assign M_AXI_DC_CDDATA[26] = \<const0> ;
  assign M_AXI_DC_CDDATA[25] = \<const0> ;
  assign M_AXI_DC_CDDATA[24] = \<const0> ;
  assign M_AXI_DC_CDDATA[23] = \<const0> ;
  assign M_AXI_DC_CDDATA[22] = \<const0> ;
  assign M_AXI_DC_CDDATA[21] = \<const0> ;
  assign M_AXI_DC_CDDATA[20] = \<const0> ;
  assign M_AXI_DC_CDDATA[19] = \<const0> ;
  assign M_AXI_DC_CDDATA[18] = \<const0> ;
  assign M_AXI_DC_CDDATA[17] = \<const0> ;
  assign M_AXI_DC_CDDATA[16] = \<const0> ;
  assign M_AXI_DC_CDDATA[15] = \<const0> ;
  assign M_AXI_DC_CDDATA[14] = \<const0> ;
  assign M_AXI_DC_CDDATA[13] = \<const0> ;
  assign M_AXI_DC_CDDATA[12] = \<const0> ;
  assign M_AXI_DC_CDDATA[11] = \<const0> ;
  assign M_AXI_DC_CDDATA[10] = \<const0> ;
  assign M_AXI_DC_CDDATA[9] = \<const0> ;
  assign M_AXI_DC_CDDATA[8] = \<const0> ;
  assign M_AXI_DC_CDDATA[7] = \<const0> ;
  assign M_AXI_DC_CDDATA[6] = \<const0> ;
  assign M_AXI_DC_CDDATA[5] = \<const0> ;
  assign M_AXI_DC_CDDATA[4] = \<const0> ;
  assign M_AXI_DC_CDDATA[3] = \<const0> ;
  assign M_AXI_DC_CDDATA[2] = \<const0> ;
  assign M_AXI_DC_CDDATA[1] = \<const0> ;
  assign M_AXI_DC_CDDATA[0] = \<const0> ;
  assign M_AXI_DC_CDLAST = \<const0> ;
  assign M_AXI_DC_CDVALID = \<const0> ;
  assign M_AXI_DC_CRRESP[4] = \<const0> ;
  assign M_AXI_DC_CRRESP[3] = \<const0> ;
  assign M_AXI_DC_CRRESP[2] = \<const0> ;
  assign M_AXI_DC_CRRESP[1] = \<const0> ;
  assign M_AXI_DC_CRRESP[0] = \<const0> ;
  assign M_AXI_DC_CRVALID = \<const0> ;
  assign M_AXI_DC_RACK = \<const0> ;
  assign M_AXI_DC_RREADY = \<const1> ;
  assign M_AXI_DC_WACK = \<const0> ;
  assign M_AXI_DC_WUSER[0] = \<const0> ;
  assign M_AXI_DP_ARADDR[31:28] = \^M_AXI_DP_ARADDR [31:28];
  assign M_AXI_DP_ARADDR[27:2] = \^M_AXI_DP_AWADDR [27:2];
  assign M_AXI_DP_ARADDR[1:0] = \^M_AXI_DP_ARADDR [1:0];
  assign M_AXI_DP_ARBURST[1] = \<const0> ;
  assign M_AXI_DP_ARBURST[0] = \<const1> ;
  assign M_AXI_DP_ARCACHE[3] = \<const0> ;
  assign M_AXI_DP_ARCACHE[2] = \<const0> ;
  assign M_AXI_DP_ARCACHE[1] = \<const1> ;
  assign M_AXI_DP_ARCACHE[0] = \<const1> ;
  assign M_AXI_DP_ARID[0] = \<const0> ;
  assign M_AXI_DP_ARLEN[7] = \<const0> ;
  assign M_AXI_DP_ARLEN[6] = \<const0> ;
  assign M_AXI_DP_ARLEN[5] = \<const0> ;
  assign M_AXI_DP_ARLEN[4] = \<const0> ;
  assign M_AXI_DP_ARLEN[3] = \<const0> ;
  assign M_AXI_DP_ARLEN[2] = \<const0> ;
  assign M_AXI_DP_ARLEN[1] = \<const0> ;
  assign M_AXI_DP_ARLEN[0] = \<const0> ;
  assign M_AXI_DP_ARLOCK = \<const0> ;
  assign M_AXI_DP_ARPROT[2] = \<const0> ;
  assign M_AXI_DP_ARPROT[1] = \<const0> ;
  assign M_AXI_DP_ARPROT[0] = \<const0> ;
  assign M_AXI_DP_ARQOS[3] = \<const1> ;
  assign M_AXI_DP_ARQOS[2] = \<const0> ;
  assign M_AXI_DP_ARQOS[1] = \<const0> ;
  assign M_AXI_DP_ARQOS[0] = \<const0> ;
  assign M_AXI_DP_ARSIZE[2] = \<const0> ;
  assign M_AXI_DP_ARSIZE[1] = \<const1> ;
  assign M_AXI_DP_ARSIZE[0] = \<const0> ;
  assign M_AXI_DP_AWADDR[31:28] = \^M_AXI_DP_ARADDR [31:28];
  assign M_AXI_DP_AWADDR[27:2] = \^M_AXI_DP_AWADDR [27:2];
  assign M_AXI_DP_AWADDR[1:0] = \^M_AXI_DP_ARADDR [1:0];
  assign M_AXI_DP_AWBURST[1] = \<const0> ;
  assign M_AXI_DP_AWBURST[0] = \<const1> ;
  assign M_AXI_DP_AWCACHE[3] = \<const0> ;
  assign M_AXI_DP_AWCACHE[2] = \<const0> ;
  assign M_AXI_DP_AWCACHE[1] = \<const1> ;
  assign M_AXI_DP_AWCACHE[0] = \<const1> ;
  assign M_AXI_DP_AWID[0] = \<const0> ;
  assign M_AXI_DP_AWLEN[7] = \<const0> ;
  assign M_AXI_DP_AWLEN[6] = \<const0> ;
  assign M_AXI_DP_AWLEN[5] = \<const0> ;
  assign M_AXI_DP_AWLEN[4] = \<const0> ;
  assign M_AXI_DP_AWLEN[3] = \<const0> ;
  assign M_AXI_DP_AWLEN[2] = \<const0> ;
  assign M_AXI_DP_AWLEN[1] = \<const0> ;
  assign M_AXI_DP_AWLEN[0] = \<const0> ;
  assign M_AXI_DP_AWLOCK = \<const0> ;
  assign M_AXI_DP_AWPROT[2] = \<const0> ;
  assign M_AXI_DP_AWPROT[1] = \<const0> ;
  assign M_AXI_DP_AWPROT[0] = \<const0> ;
  assign M_AXI_DP_AWQOS[3] = \<const1> ;
  assign M_AXI_DP_AWQOS[2] = \<const0> ;
  assign M_AXI_DP_AWQOS[1] = \<const0> ;
  assign M_AXI_DP_AWQOS[0] = \<const0> ;
  assign M_AXI_DP_AWSIZE[2] = \<const0> ;
  assign M_AXI_DP_AWSIZE[1] = \<const1> ;
  assign M_AXI_DP_AWSIZE[0] = \<const0> ;
  assign M_AXI_DP_BREADY = \<const1> ;
  assign M_AXI_DP_RREADY = \<const1> ;
  assign M_AXI_DP_WLAST = \<const1> ;
  assign M_AXI_IC_ACREADY = \<const0> ;
  assign M_AXI_IC_ARADDR[31:2] = \^M_AXI_IC_ARADDR [31:2];
  assign M_AXI_IC_ARADDR[1] = \<const0> ;
  assign M_AXI_IC_ARADDR[0] = \<const0> ;
  assign M_AXI_IC_ARBAR[1] = \<const0> ;
  assign M_AXI_IC_ARBAR[0] = \<const0> ;
  assign M_AXI_IC_ARBURST[1] = \^M_AXI_IC_ARBURST [1];
  assign M_AXI_IC_ARBURST[0] = \<const0> ;
  assign M_AXI_IC_ARCACHE[3] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARCACHE[2] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARCACHE[1] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARCACHE[0] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARDOMAIN[1] = \<const0> ;
  assign M_AXI_IC_ARDOMAIN[0] = \<const0> ;
  assign M_AXI_IC_ARID[0] = \<const0> ;
  assign M_AXI_IC_ARLEN[7] = \<const0> ;
  assign M_AXI_IC_ARLEN[6] = \<const0> ;
  assign M_AXI_IC_ARLEN[5] = \<const0> ;
  assign M_AXI_IC_ARLEN[4] = \<const0> ;
  assign M_AXI_IC_ARLEN[3] = \<const0> ;
  assign M_AXI_IC_ARLEN[2] = \<const0> ;
  assign M_AXI_IC_ARLEN[1] = \^M_AXI_IC_ARLEN [1];
  assign M_AXI_IC_ARLEN[0] = \^M_AXI_IC_ARLEN [1];
  assign M_AXI_IC_ARLOCK = \<const0> ;
  assign M_AXI_IC_ARPROT[2] = \<const1> ;
  assign M_AXI_IC_ARPROT[1] = \<const0> ;
  assign M_AXI_IC_ARPROT[0] = \<const0> ;
  assign M_AXI_IC_ARQOS[3] = \<const0> ;
  assign M_AXI_IC_ARQOS[2] = \<const1> ;
  assign M_AXI_IC_ARQOS[1] = \<const1> ;
  assign M_AXI_IC_ARQOS[0] = \<const1> ;
  assign M_AXI_IC_ARSIZE[2] = \<const0> ;
  assign M_AXI_IC_ARSIZE[1] = \<const1> ;
  assign M_AXI_IC_ARSIZE[0] = \<const0> ;
  assign M_AXI_IC_ARSNOOP[3] = \<const0> ;
  assign M_AXI_IC_ARSNOOP[2] = \<const0> ;
  assign M_AXI_IC_ARSNOOP[1] = \<const0> ;
  assign M_AXI_IC_ARSNOOP[0] = \<const0> ;
  assign M_AXI_IC_ARUSER[4] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARUSER[3] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARUSER[2] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARUSER[1] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_ARUSER[0] = \^M_AXI_IC_ARCACHE [3];
  assign M_AXI_IC_AWADDR[31] = \<const0> ;
  assign M_AXI_IC_AWADDR[30] = \<const0> ;
  assign M_AXI_IC_AWADDR[29] = \<const0> ;
  assign M_AXI_IC_AWADDR[28] = \<const0> ;
  assign M_AXI_IC_AWADDR[27] = \<const0> ;
  assign M_AXI_IC_AWADDR[26] = \<const0> ;
  assign M_AXI_IC_AWADDR[25] = \<const0> ;
  assign M_AXI_IC_AWADDR[24] = \<const0> ;
  assign M_AXI_IC_AWADDR[23] = \<const0> ;
  assign M_AXI_IC_AWADDR[22] = \<const0> ;
  assign M_AXI_IC_AWADDR[21] = \<const0> ;
  assign M_AXI_IC_AWADDR[20] = \<const0> ;
  assign M_AXI_IC_AWADDR[19] = \<const0> ;
  assign M_AXI_IC_AWADDR[18] = \<const0> ;
  assign M_AXI_IC_AWADDR[17] = \<const0> ;
  assign M_AXI_IC_AWADDR[16] = \<const0> ;
  assign M_AXI_IC_AWADDR[15] = \<const0> ;
  assign M_AXI_IC_AWADDR[14] = \<const0> ;
  assign M_AXI_IC_AWADDR[13] = \<const0> ;
  assign M_AXI_IC_AWADDR[12] = \<const0> ;
  assign M_AXI_IC_AWADDR[11] = \<const0> ;
  assign M_AXI_IC_AWADDR[10] = \<const0> ;
  assign M_AXI_IC_AWADDR[9] = \<const0> ;
  assign M_AXI_IC_AWADDR[8] = \<const0> ;
  assign M_AXI_IC_AWADDR[7] = \<const0> ;
  assign M_AXI_IC_AWADDR[6] = \<const0> ;
  assign M_AXI_IC_AWADDR[5] = \<const0> ;
  assign M_AXI_IC_AWADDR[4] = \<const0> ;
  assign M_AXI_IC_AWADDR[3] = \<const0> ;
  assign M_AXI_IC_AWADDR[2] = \<const0> ;
  assign M_AXI_IC_AWADDR[1] = \<const0> ;
  assign M_AXI_IC_AWADDR[0] = \<const0> ;
  assign M_AXI_IC_AWBAR[1] = \<const0> ;
  assign M_AXI_IC_AWBAR[0] = \<const0> ;
  assign M_AXI_IC_AWBURST[1] = \<const0> ;
  assign M_AXI_IC_AWBURST[0] = \<const0> ;
  assign M_AXI_IC_AWCACHE[3] = \<const0> ;
  assign M_AXI_IC_AWCACHE[2] = \<const0> ;
  assign M_AXI_IC_AWCACHE[1] = \<const0> ;
  assign M_AXI_IC_AWCACHE[0] = \<const0> ;
  assign M_AXI_IC_AWDOMAIN[1] = \<const0> ;
  assign M_AXI_IC_AWDOMAIN[0] = \<const0> ;
  assign M_AXI_IC_AWID[0] = \<const0> ;
  assign M_AXI_IC_AWLEN[7] = \<const0> ;
  assign M_AXI_IC_AWLEN[6] = \<const0> ;
  assign M_AXI_IC_AWLEN[5] = \<const0> ;
  assign M_AXI_IC_AWLEN[4] = \<const0> ;
  assign M_AXI_IC_AWLEN[3] = \<const0> ;
  assign M_AXI_IC_AWLEN[2] = \<const0> ;
  assign M_AXI_IC_AWLEN[1] = \<const0> ;
  assign M_AXI_IC_AWLEN[0] = \<const0> ;
  assign M_AXI_IC_AWLOCK = \<const0> ;
  assign M_AXI_IC_AWPROT[2] = \<const1> ;
  assign M_AXI_IC_AWPROT[1] = \<const0> ;
  assign M_AXI_IC_AWPROT[0] = \<const0> ;
  assign M_AXI_IC_AWQOS[3] = \<const1> ;
  assign M_AXI_IC_AWQOS[2] = \<const0> ;
  assign M_AXI_IC_AWQOS[1] = \<const0> ;
  assign M_AXI_IC_AWQOS[0] = \<const0> ;
  assign M_AXI_IC_AWSIZE[2] = \<const0> ;
  assign M_AXI_IC_AWSIZE[1] = \<const0> ;
  assign M_AXI_IC_AWSIZE[0] = \<const0> ;
  assign M_AXI_IC_AWSNOOP[2] = \<const0> ;
  assign M_AXI_IC_AWSNOOP[1] = \<const0> ;
  assign M_AXI_IC_AWSNOOP[0] = \<const0> ;
  assign M_AXI_IC_AWUSER[4] = \<const0> ;
  assign M_AXI_IC_AWUSER[3] = \<const0> ;
  assign M_AXI_IC_AWUSER[2] = \<const0> ;
  assign M_AXI_IC_AWUSER[1] = \<const0> ;
  assign M_AXI_IC_AWUSER[0] = \<const0> ;
  assign M_AXI_IC_AWVALID = \<const0> ;
  assign M_AXI_IC_BREADY = \<const0> ;
  assign M_AXI_IC_CDDATA[31] = \<const0> ;
  assign M_AXI_IC_CDDATA[30] = \<const0> ;
  assign M_AXI_IC_CDDATA[29] = \<const0> ;
  assign M_AXI_IC_CDDATA[28] = \<const0> ;
  assign M_AXI_IC_CDDATA[27] = \<const0> ;
  assign M_AXI_IC_CDDATA[26] = \<const0> ;
  assign M_AXI_IC_CDDATA[25] = \<const0> ;
  assign M_AXI_IC_CDDATA[24] = \<const0> ;
  assign M_AXI_IC_CDDATA[23] = \<const0> ;
  assign M_AXI_IC_CDDATA[22] = \<const0> ;
  assign M_AXI_IC_CDDATA[21] = \<const0> ;
  assign M_AXI_IC_CDDATA[20] = \<const0> ;
  assign M_AXI_IC_CDDATA[19] = \<const0> ;
  assign M_AXI_IC_CDDATA[18] = \<const0> ;
  assign M_AXI_IC_CDDATA[17] = \<const0> ;
  assign M_AXI_IC_CDDATA[16] = \<const0> ;
  assign M_AXI_IC_CDDATA[15] = \<const0> ;
  assign M_AXI_IC_CDDATA[14] = \<const0> ;
  assign M_AXI_IC_CDDATA[13] = \<const0> ;
  assign M_AXI_IC_CDDATA[12] = \<const0> ;
  assign M_AXI_IC_CDDATA[11] = \<const0> ;
  assign M_AXI_IC_CDDATA[10] = \<const0> ;
  assign M_AXI_IC_CDDATA[9] = \<const0> ;
  assign M_AXI_IC_CDDATA[8] = \<const0> ;
  assign M_AXI_IC_CDDATA[7] = \<const0> ;
  assign M_AXI_IC_CDDATA[6] = \<const0> ;
  assign M_AXI_IC_CDDATA[5] = \<const0> ;
  assign M_AXI_IC_CDDATA[4] = \<const0> ;
  assign M_AXI_IC_CDDATA[3] = \<const0> ;
  assign M_AXI_IC_CDDATA[2] = \<const0> ;
  assign M_AXI_IC_CDDATA[1] = \<const0> ;
  assign M_AXI_IC_CDDATA[0] = \<const0> ;
  assign M_AXI_IC_CDLAST = \<const0> ;
  assign M_AXI_IC_CDVALID = \<const0> ;
  assign M_AXI_IC_CRRESP[4] = \<const0> ;
  assign M_AXI_IC_CRRESP[3] = \<const0> ;
  assign M_AXI_IC_CRRESP[2] = \<const0> ;
  assign M_AXI_IC_CRRESP[1] = \<const0> ;
  assign M_AXI_IC_CRRESP[0] = \<const0> ;
  assign M_AXI_IC_CRVALID = \<const0> ;
  assign M_AXI_IC_RACK = \<const0> ;
  assign M_AXI_IC_WACK = \<const0> ;
  assign M_AXI_IC_WDATA[31] = \<const0> ;
  assign M_AXI_IC_WDATA[30] = \<const0> ;
  assign M_AXI_IC_WDATA[29] = \<const0> ;
  assign M_AXI_IC_WDATA[28] = \<const0> ;
  assign M_AXI_IC_WDATA[27] = \<const0> ;
  assign M_AXI_IC_WDATA[26] = \<const0> ;
  assign M_AXI_IC_WDATA[25] = \<const0> ;
  assign M_AXI_IC_WDATA[24] = \<const0> ;
  assign M_AXI_IC_WDATA[23] = \<const0> ;
  assign M_AXI_IC_WDATA[22] = \<const0> ;
  assign M_AXI_IC_WDATA[21] = \<const0> ;
  assign M_AXI_IC_WDATA[20] = \<const0> ;
  assign M_AXI_IC_WDATA[19] = \<const0> ;
  assign M_AXI_IC_WDATA[18] = \<const0> ;
  assign M_AXI_IC_WDATA[17] = \<const0> ;
  assign M_AXI_IC_WDATA[16] = \<const0> ;
  assign M_AXI_IC_WDATA[15] = \<const0> ;
  assign M_AXI_IC_WDATA[14] = \<const0> ;
  assign M_AXI_IC_WDATA[13] = \<const0> ;
  assign M_AXI_IC_WDATA[12] = \<const0> ;
  assign M_AXI_IC_WDATA[11] = \<const0> ;
  assign M_AXI_IC_WDATA[10] = \<const0> ;
  assign M_AXI_IC_WDATA[9] = \<const0> ;
  assign M_AXI_IC_WDATA[8] = \<const0> ;
  assign M_AXI_IC_WDATA[7] = \<const0> ;
  assign M_AXI_IC_WDATA[6] = \<const0> ;
  assign M_AXI_IC_WDATA[5] = \<const0> ;
  assign M_AXI_IC_WDATA[4] = \<const0> ;
  assign M_AXI_IC_WDATA[3] = \<const0> ;
  assign M_AXI_IC_WDATA[2] = \<const0> ;
  assign M_AXI_IC_WDATA[1] = \<const0> ;
  assign M_AXI_IC_WDATA[0] = \<const0> ;
  assign M_AXI_IC_WLAST = \<const0> ;
  assign M_AXI_IC_WSTRB[3] = \<const0> ;
  assign M_AXI_IC_WSTRB[2] = \<const0> ;
  assign M_AXI_IC_WSTRB[1] = \<const0> ;
  assign M_AXI_IC_WSTRB[0] = \<const0> ;
  assign M_AXI_IC_WUSER[0] = \<const0> ;
  assign M_AXI_IC_WVALID = \<const0> ;
  assign M_AXI_IP_ARADDR[31] = \<const0> ;
  assign M_AXI_IP_ARADDR[30] = \<const0> ;
  assign M_AXI_IP_ARADDR[29] = \<const0> ;
  assign M_AXI_IP_ARADDR[28] = \<const0> ;
  assign M_AXI_IP_ARADDR[27] = \<const0> ;
  assign M_AXI_IP_ARADDR[26] = \<const0> ;
  assign M_AXI_IP_ARADDR[25] = \<const0> ;
  assign M_AXI_IP_ARADDR[24] = \<const0> ;
  assign M_AXI_IP_ARADDR[23] = \<const0> ;
  assign M_AXI_IP_ARADDR[22] = \<const0> ;
  assign M_AXI_IP_ARADDR[21] = \<const0> ;
  assign M_AXI_IP_ARADDR[20] = \<const0> ;
  assign M_AXI_IP_ARADDR[19] = \<const0> ;
  assign M_AXI_IP_ARADDR[18] = \<const0> ;
  assign M_AXI_IP_ARADDR[17] = \<const0> ;
  assign M_AXI_IP_ARADDR[16] = \<const0> ;
  assign M_AXI_IP_ARADDR[15] = \<const0> ;
  assign M_AXI_IP_ARADDR[14] = \<const0> ;
  assign M_AXI_IP_ARADDR[13] = \<const0> ;
  assign M_AXI_IP_ARADDR[12] = \<const0> ;
  assign M_AXI_IP_ARADDR[11] = \<const0> ;
  assign M_AXI_IP_ARADDR[10] = \<const0> ;
  assign M_AXI_IP_ARADDR[9] = \<const0> ;
  assign M_AXI_IP_ARADDR[8] = \<const0> ;
  assign M_AXI_IP_ARADDR[7] = \<const0> ;
  assign M_AXI_IP_ARADDR[6] = \<const0> ;
  assign M_AXI_IP_ARADDR[5] = \<const0> ;
  assign M_AXI_IP_ARADDR[4] = \<const0> ;
  assign M_AXI_IP_ARADDR[3] = \<const0> ;
  assign M_AXI_IP_ARADDR[2] = \<const0> ;
  assign M_AXI_IP_ARADDR[1] = \<const0> ;
  assign M_AXI_IP_ARADDR[0] = \<const0> ;
  assign M_AXI_IP_ARBURST[1] = \<const0> ;
  assign M_AXI_IP_ARBURST[0] = \<const0> ;
  assign M_AXI_IP_ARCACHE[3] = \<const0> ;
  assign M_AXI_IP_ARCACHE[2] = \<const0> ;
  assign M_AXI_IP_ARCACHE[1] = \<const0> ;
  assign M_AXI_IP_ARCACHE[0] = \<const0> ;
  assign M_AXI_IP_ARID[0] = \<const0> ;
  assign M_AXI_IP_ARLEN[7] = \<const0> ;
  assign M_AXI_IP_ARLEN[6] = \<const0> ;
  assign M_AXI_IP_ARLEN[5] = \<const0> ;
  assign M_AXI_IP_ARLEN[4] = \<const0> ;
  assign M_AXI_IP_ARLEN[3] = \<const0> ;
  assign M_AXI_IP_ARLEN[2] = \<const0> ;
  assign M_AXI_IP_ARLEN[1] = \<const0> ;
  assign M_AXI_IP_ARLEN[0] = \<const0> ;
  assign M_AXI_IP_ARLOCK = \<const0> ;
  assign M_AXI_IP_ARPROT[2] = \<const0> ;
  assign M_AXI_IP_ARPROT[1] = \<const0> ;
  assign M_AXI_IP_ARPROT[0] = \<const0> ;
  assign M_AXI_IP_ARQOS[3] = \<const0> ;
  assign M_AXI_IP_ARQOS[2] = \<const0> ;
  assign M_AXI_IP_ARQOS[1] = \<const0> ;
  assign M_AXI_IP_ARQOS[0] = \<const0> ;
  assign M_AXI_IP_ARSIZE[2] = \<const0> ;
  assign M_AXI_IP_ARSIZE[1] = \<const0> ;
  assign M_AXI_IP_ARSIZE[0] = \<const0> ;
  assign M_AXI_IP_ARVALID = \<const0> ;
  assign M_AXI_IP_AWADDR[31] = \<const0> ;
  assign M_AXI_IP_AWADDR[30] = \<const0> ;
  assign M_AXI_IP_AWADDR[29] = \<const0> ;
  assign M_AXI_IP_AWADDR[28] = \<const0> ;
  assign M_AXI_IP_AWADDR[27] = \<const0> ;
  assign M_AXI_IP_AWADDR[26] = \<const0> ;
  assign M_AXI_IP_AWADDR[25] = \<const0> ;
  assign M_AXI_IP_AWADDR[24] = \<const0> ;
  assign M_AXI_IP_AWADDR[23] = \<const0> ;
  assign M_AXI_IP_AWADDR[22] = \<const0> ;
  assign M_AXI_IP_AWADDR[21] = \<const0> ;
  assign M_AXI_IP_AWADDR[20] = \<const0> ;
  assign M_AXI_IP_AWADDR[19] = \<const0> ;
  assign M_AXI_IP_AWADDR[18] = \<const0> ;
  assign M_AXI_IP_AWADDR[17] = \<const0> ;
  assign M_AXI_IP_AWADDR[16] = \<const0> ;
  assign M_AXI_IP_AWADDR[15] = \<const0> ;
  assign M_AXI_IP_AWADDR[14] = \<const0> ;
  assign M_AXI_IP_AWADDR[13] = \<const0> ;
  assign M_AXI_IP_AWADDR[12] = \<const0> ;
  assign M_AXI_IP_AWADDR[11] = \<const0> ;
  assign M_AXI_IP_AWADDR[10] = \<const0> ;
  assign M_AXI_IP_AWADDR[9] = \<const0> ;
  assign M_AXI_IP_AWADDR[8] = \<const0> ;
  assign M_AXI_IP_AWADDR[7] = \<const0> ;
  assign M_AXI_IP_AWADDR[6] = \<const0> ;
  assign M_AXI_IP_AWADDR[5] = \<const0> ;
  assign M_AXI_IP_AWADDR[4] = \<const0> ;
  assign M_AXI_IP_AWADDR[3] = \<const0> ;
  assign M_AXI_IP_AWADDR[2] = \<const0> ;
  assign M_AXI_IP_AWADDR[1] = \<const0> ;
  assign M_AXI_IP_AWADDR[0] = \<const0> ;
  assign M_AXI_IP_AWBURST[1] = \<const0> ;
  assign M_AXI_IP_AWBURST[0] = \<const0> ;
  assign M_AXI_IP_AWCACHE[3] = \<const0> ;
  assign M_AXI_IP_AWCACHE[2] = \<const0> ;
  assign M_AXI_IP_AWCACHE[1] = \<const0> ;
  assign M_AXI_IP_AWCACHE[0] = \<const0> ;
  assign M_AXI_IP_AWID[0] = \<const0> ;
  assign M_AXI_IP_AWLEN[7] = \<const0> ;
  assign M_AXI_IP_AWLEN[6] = \<const0> ;
  assign M_AXI_IP_AWLEN[5] = \<const0> ;
  assign M_AXI_IP_AWLEN[4] = \<const0> ;
  assign M_AXI_IP_AWLEN[3] = \<const0> ;
  assign M_AXI_IP_AWLEN[2] = \<const0> ;
  assign M_AXI_IP_AWLEN[1] = \<const0> ;
  assign M_AXI_IP_AWLEN[0] = \<const0> ;
  assign M_AXI_IP_AWLOCK = \<const0> ;
  assign M_AXI_IP_AWPROT[2] = \<const0> ;
  assign M_AXI_IP_AWPROT[1] = \<const0> ;
  assign M_AXI_IP_AWPROT[0] = \<const0> ;
  assign M_AXI_IP_AWQOS[3] = \<const0> ;
  assign M_AXI_IP_AWQOS[2] = \<const0> ;
  assign M_AXI_IP_AWQOS[1] = \<const0> ;
  assign M_AXI_IP_AWQOS[0] = \<const0> ;
  assign M_AXI_IP_AWSIZE[2] = \<const0> ;
  assign M_AXI_IP_AWSIZE[1] = \<const0> ;
  assign M_AXI_IP_AWSIZE[0] = \<const0> ;
  assign M_AXI_IP_AWVALID = \<const0> ;
  assign M_AXI_IP_BREADY = \<const0> ;
  assign M_AXI_IP_RREADY = \<const0> ;
  assign M_AXI_IP_WDATA[31] = \<const0> ;
  assign M_AXI_IP_WDATA[30] = \<const0> ;
  assign M_AXI_IP_WDATA[29] = \<const0> ;
  assign M_AXI_IP_WDATA[28] = \<const0> ;
  assign M_AXI_IP_WDATA[27] = \<const0> ;
  assign M_AXI_IP_WDATA[26] = \<const0> ;
  assign M_AXI_IP_WDATA[25] = \<const0> ;
  assign M_AXI_IP_WDATA[24] = \<const0> ;
  assign M_AXI_IP_WDATA[23] = \<const0> ;
  assign M_AXI_IP_WDATA[22] = \<const0> ;
  assign M_AXI_IP_WDATA[21] = \<const0> ;
  assign M_AXI_IP_WDATA[20] = \<const0> ;
  assign M_AXI_IP_WDATA[19] = \<const0> ;
  assign M_AXI_IP_WDATA[18] = \<const0> ;
  assign M_AXI_IP_WDATA[17] = \<const0> ;
  assign M_AXI_IP_WDATA[16] = \<const0> ;
  assign M_AXI_IP_WDATA[15] = \<const0> ;
  assign M_AXI_IP_WDATA[14] = \<const0> ;
  assign M_AXI_IP_WDATA[13] = \<const0> ;
  assign M_AXI_IP_WDATA[12] = \<const0> ;
  assign M_AXI_IP_WDATA[11] = \<const0> ;
  assign M_AXI_IP_WDATA[10] = \<const0> ;
  assign M_AXI_IP_WDATA[9] = \<const0> ;
  assign M_AXI_IP_WDATA[8] = \<const0> ;
  assign M_AXI_IP_WDATA[7] = \<const0> ;
  assign M_AXI_IP_WDATA[6] = \<const0> ;
  assign M_AXI_IP_WDATA[5] = \<const0> ;
  assign M_AXI_IP_WDATA[4] = \<const0> ;
  assign M_AXI_IP_WDATA[3] = \<const0> ;
  assign M_AXI_IP_WDATA[2] = \<const0> ;
  assign M_AXI_IP_WDATA[1] = \<const0> ;
  assign M_AXI_IP_WDATA[0] = \<const0> ;
  assign M_AXI_IP_WLAST = \<const0> ;
  assign M_AXI_IP_WSTRB[3] = \<const0> ;
  assign M_AXI_IP_WSTRB[2] = \<const0> ;
  assign M_AXI_IP_WSTRB[1] = \<const0> ;
  assign M_AXI_IP_WSTRB[0] = \<const0> ;
  assign M_AXI_IP_WVALID = \<const0> ;
  assign RAM_From[255] = \<const0> ;
  assign RAM_From[254] = \<const0> ;
  assign RAM_From[253] = \<const0> ;
  assign RAM_From[252] = \<const0> ;
  assign RAM_From[251] = \<const0> ;
  assign RAM_From[250] = \<const0> ;
  assign RAM_From[249] = \<const0> ;
  assign RAM_From[248] = \<const0> ;
  assign RAM_From[247] = \<const0> ;
  assign RAM_From[246] = \<const0> ;
  assign RAM_From[245] = \<const0> ;
  assign RAM_From[244] = \<const0> ;
  assign RAM_From[243] = \<const0> ;
  assign RAM_From[242] = \<const0> ;
  assign RAM_From[241] = \<const0> ;
  assign RAM_From[240] = \<const0> ;
  assign RAM_From[239] = \<const0> ;
  assign RAM_From[238] = \<const0> ;
  assign RAM_From[237] = \<const0> ;
  assign RAM_From[236] = \<const0> ;
  assign RAM_From[235] = \<const0> ;
  assign RAM_From[234] = \<const0> ;
  assign RAM_From[233] = \<const0> ;
  assign RAM_From[232] = \<const0> ;
  assign RAM_From[231] = \<const0> ;
  assign RAM_From[230] = \<const0> ;
  assign RAM_From[229] = \<const0> ;
  assign RAM_From[228] = \<const0> ;
  assign RAM_From[227] = \<const0> ;
  assign RAM_From[226] = \<const0> ;
  assign RAM_From[225] = \<const0> ;
  assign RAM_From[224] = \<const0> ;
  assign RAM_From[223] = \<const0> ;
  assign RAM_From[222] = \<const0> ;
  assign RAM_From[221] = \<const0> ;
  assign RAM_From[220] = \<const0> ;
  assign RAM_From[219] = \<const0> ;
  assign RAM_From[218] = \<const0> ;
  assign RAM_From[217] = \<const0> ;
  assign RAM_From[216] = \<const0> ;
  assign RAM_From[215] = \<const0> ;
  assign RAM_From[214] = \<const0> ;
  assign RAM_From[213] = \<const0> ;
  assign RAM_From[212] = \<const0> ;
  assign RAM_From[211] = \<const0> ;
  assign RAM_From[210] = \<const0> ;
  assign RAM_From[209] = \<const0> ;
  assign RAM_From[208] = \<const0> ;
  assign RAM_From[207] = \<const0> ;
  assign RAM_From[206] = \<const0> ;
  assign RAM_From[205] = \<const0> ;
  assign RAM_From[204] = \<const0> ;
  assign RAM_From[203] = \<const0> ;
  assign RAM_From[202] = \<const0> ;
  assign RAM_From[201] = \<const0> ;
  assign RAM_From[200] = \<const0> ;
  assign RAM_From[199] = \<const0> ;
  assign RAM_From[198] = \<const0> ;
  assign RAM_From[197] = \<const0> ;
  assign RAM_From[196] = \<const0> ;
  assign RAM_From[195] = \<const0> ;
  assign RAM_From[194] = \<const0> ;
  assign RAM_From[193] = \<const0> ;
  assign RAM_From[192] = \<const0> ;
  assign RAM_From[191] = \<const0> ;
  assign RAM_From[190] = \<const0> ;
  assign RAM_From[189] = \<const0> ;
  assign RAM_From[188] = \<const0> ;
  assign RAM_From[187] = \<const0> ;
  assign RAM_From[186] = \<const0> ;
  assign RAM_From[185] = \<const0> ;
  assign RAM_From[184] = \<const0> ;
  assign RAM_From[183] = \<const0> ;
  assign RAM_From[182] = \<const0> ;
  assign RAM_From[181] = \<const0> ;
  assign RAM_From[180] = \<const0> ;
  assign RAM_From[179] = \<const0> ;
  assign RAM_From[178] = \<const0> ;
  assign RAM_From[177] = \<const0> ;
  assign RAM_From[176] = \<const0> ;
  assign RAM_From[175] = \<const0> ;
  assign RAM_From[174] = \<const0> ;
  assign RAM_From[173] = \<const0> ;
  assign RAM_From[172] = \<const0> ;
  assign RAM_From[171] = \<const0> ;
  assign RAM_From[170] = \<const0> ;
  assign RAM_From[169] = \<const0> ;
  assign RAM_From[168] = \<const0> ;
  assign RAM_From[167] = \<const0> ;
  assign RAM_From[166] = \<const0> ;
  assign RAM_From[165] = \<const0> ;
  assign RAM_From[164] = \<const0> ;
  assign RAM_From[163] = \<const0> ;
  assign RAM_From[162] = \<const0> ;
  assign RAM_From[161] = \<const0> ;
  assign RAM_From[160] = \<const0> ;
  assign RAM_From[159] = \<const0> ;
  assign RAM_From[158] = \<const0> ;
  assign RAM_From[157] = \<const0> ;
  assign RAM_From[156] = \<const0> ;
  assign RAM_From[155] = \<const0> ;
  assign RAM_From[154] = \<const0> ;
  assign RAM_From[153] = \<const0> ;
  assign RAM_From[152] = \<const0> ;
  assign RAM_From[151] = \<const0> ;
  assign RAM_From[150] = \<const0> ;
  assign RAM_From[149] = \<const0> ;
  assign RAM_From[148] = \<const0> ;
  assign RAM_From[147] = \<const0> ;
  assign RAM_From[146] = \<const0> ;
  assign RAM_From[145] = \<const0> ;
  assign RAM_From[144] = \<const0> ;
  assign RAM_From[143] = \<const0> ;
  assign RAM_From[142] = \<const0> ;
  assign RAM_From[141] = \<const0> ;
  assign RAM_From[140] = \<const0> ;
  assign RAM_From[139] = \<const0> ;
  assign RAM_From[138] = \<const0> ;
  assign RAM_From[137] = \<const0> ;
  assign RAM_From[136] = \<const0> ;
  assign RAM_From[135] = \<const0> ;
  assign RAM_From[134] = \<const0> ;
  assign RAM_From[133] = \<const0> ;
  assign RAM_From[132] = \<const0> ;
  assign RAM_From[131] = \<const0> ;
  assign RAM_From[130] = \<const0> ;
  assign RAM_From[129] = \<const0> ;
  assign RAM_From[128] = \<const0> ;
  assign RAM_From[127] = \<const0> ;
  assign RAM_From[126] = \<const0> ;
  assign RAM_From[125] = \<const0> ;
  assign RAM_From[124] = \<const0> ;
  assign RAM_From[123] = \<const0> ;
  assign RAM_From[122] = \<const0> ;
  assign RAM_From[121] = \<const0> ;
  assign RAM_From[120] = \<const0> ;
  assign RAM_From[119] = \<const0> ;
  assign RAM_From[118] = \<const0> ;
  assign RAM_From[117] = \<const0> ;
  assign RAM_From[116] = \<const0> ;
  assign RAM_From[115] = \<const0> ;
  assign RAM_From[114] = \<const0> ;
  assign RAM_From[113] = \<const0> ;
  assign RAM_From[112] = \<const0> ;
  assign RAM_From[111] = \<const0> ;
  assign RAM_From[110] = \<const0> ;
  assign RAM_From[109] = \<const0> ;
  assign RAM_From[108] = \<const0> ;
  assign RAM_From[107] = \<const0> ;
  assign RAM_From[106] = \<const0> ;
  assign RAM_From[105] = \<const0> ;
  assign RAM_From[104] = \<const0> ;
  assign RAM_From[103] = \<const0> ;
  assign RAM_From[102] = \<const0> ;
  assign RAM_From[101] = \<const0> ;
  assign RAM_From[100] = \<const0> ;
  assign RAM_From[99] = \<const0> ;
  assign RAM_From[98] = \<const0> ;
  assign RAM_From[97] = \<const0> ;
  assign RAM_From[96] = \<const0> ;
  assign RAM_From[95] = \<const0> ;
  assign RAM_From[94] = \<const0> ;
  assign RAM_From[93] = \<const0> ;
  assign RAM_From[92] = \<const0> ;
  assign RAM_From[91] = \<const0> ;
  assign RAM_From[90] = \<const0> ;
  assign RAM_From[89] = \<const0> ;
  assign RAM_From[88] = \<const0> ;
  assign RAM_From[87] = \<const0> ;
  assign RAM_From[86] = \<const0> ;
  assign RAM_From[85] = \<const0> ;
  assign RAM_From[84] = \<const0> ;
  assign RAM_From[83] = \<const0> ;
  assign RAM_From[82] = \<const0> ;
  assign RAM_From[81] = \<const0> ;
  assign RAM_From[80] = \<const0> ;
  assign RAM_From[79] = \<const0> ;
  assign RAM_From[78] = \<const0> ;
  assign RAM_From[77] = \<const0> ;
  assign RAM_From[76] = \<const0> ;
  assign RAM_From[75] = \<const0> ;
  assign RAM_From[74] = \<const0> ;
  assign RAM_From[73] = \<const0> ;
  assign RAM_From[72] = \<const0> ;
  assign RAM_From[71] = \<const0> ;
  assign RAM_From[70] = \<const0> ;
  assign RAM_From[69] = \<const0> ;
  assign RAM_From[68] = \<const0> ;
  assign RAM_From[67] = \<const0> ;
  assign RAM_From[66] = \<const0> ;
  assign RAM_From[65] = \<const0> ;
  assign RAM_From[64] = \<const0> ;
  assign RAM_From[63] = \<const0> ;
  assign RAM_From[62] = \<const0> ;
  assign RAM_From[61] = \<const0> ;
  assign RAM_From[60] = \<const0> ;
  assign RAM_From[59] = \<const0> ;
  assign RAM_From[58] = \<const0> ;
  assign RAM_From[57] = \<const0> ;
  assign RAM_From[56] = \<const0> ;
  assign RAM_From[55] = \<const0> ;
  assign RAM_From[54] = \<const0> ;
  assign RAM_From[53] = \<const0> ;
  assign RAM_From[52] = \<const0> ;
  assign RAM_From[51] = \<const0> ;
  assign RAM_From[50] = \<const0> ;
  assign RAM_From[49] = \<const0> ;
  assign RAM_From[48] = \<const0> ;
  assign RAM_From[47] = \<const0> ;
  assign RAM_From[46] = \<const0> ;
  assign RAM_From[45] = \<const0> ;
  assign RAM_From[44] = \<const0> ;
  assign RAM_From[43] = \<const0> ;
  assign RAM_From[42] = \<const0> ;
  assign RAM_From[41] = \<const0> ;
  assign RAM_From[40] = \<const0> ;
  assign RAM_From[39] = \<const0> ;
  assign RAM_From[38] = \<const0> ;
  assign RAM_From[37] = \<const0> ;
  assign RAM_From[36] = \<const0> ;
  assign RAM_From[35] = \<const0> ;
  assign RAM_From[34] = \<const0> ;
  assign RAM_From[33] = \<const0> ;
  assign RAM_From[32] = \<const0> ;
  assign RAM_From[31] = \<const0> ;
  assign RAM_From[30] = \<const0> ;
  assign RAM_From[29] = \<const0> ;
  assign RAM_From[28] = \<const0> ;
  assign RAM_From[27] = \<const0> ;
  assign RAM_From[26] = \<const0> ;
  assign RAM_From[25] = \<const0> ;
  assign RAM_From[24] = \<const0> ;
  assign RAM_From[23] = \<const0> ;
  assign RAM_From[22] = \<const0> ;
  assign RAM_From[21] = \<const0> ;
  assign RAM_From[20] = \<const0> ;
  assign RAM_From[19] = \<const0> ;
  assign RAM_From[18] = \<const0> ;
  assign RAM_From[17] = \<const0> ;
  assign RAM_From[16] = \<const0> ;
  assign RAM_From[15] = \<const0> ;
  assign RAM_From[14] = \<const0> ;
  assign RAM_From[13] = \<const0> ;
  assign RAM_From[12] = \<const0> ;
  assign RAM_From[11] = \<const0> ;
  assign RAM_From[10] = \<const0> ;
  assign RAM_From[9] = \<const0> ;
  assign RAM_From[8] = \<const0> ;
  assign RAM_From[7] = \<const0> ;
  assign RAM_From[6] = \<const0> ;
  assign RAM_From[5] = \<const0> ;
  assign RAM_From[4] = \<const0> ;
  assign RAM_From[3] = \<const0> ;
  assign RAM_From[2] = \<const0> ;
  assign RAM_From[1] = \<const0> ;
  assign RAM_From[0] = \<const0> ;
  assign S0_AXIS_TREADY = \<const0> ;
  assign S10_AXIS_TREADY = \<const0> ;
  assign S11_AXIS_TREADY = \<const0> ;
  assign S12_AXIS_TREADY = \<const0> ;
  assign S13_AXIS_TREADY = \<const0> ;
  assign S14_AXIS_TREADY = \<const0> ;
  assign S15_AXIS_TREADY = \<const0> ;
  assign S1_AXIS_TREADY = \<const0> ;
  assign S2_AXIS_TREADY = \<const0> ;
  assign S3_AXIS_TREADY = \<const0> ;
  assign S4_AXIS_TREADY = \<const0> ;
  assign S5_AXIS_TREADY = \<const0> ;
  assign S6_AXIS_TREADY = \<const0> ;
  assign S7_AXIS_TREADY = \<const0> ;
  assign S8_AXIS_TREADY = \<const0> ;
  assign S9_AXIS_TREADY = \<const0> ;
  assign Trace_Exception_Kind[0] = \<const0> ;
  assign Trace_Exception_Kind[1] = \^Trace_Exception_Kind [1];
  assign Trace_Exception_Kind[2] = \<const0> ;
  assign Trace_Exception_Kind[3:4] = \^Trace_Exception_Kind [3:4];
  assign Trace_Jump_Hit = \<const0> ;
  assign Trace_MSR_Reg[0] = \<const0> ;
  assign Trace_MSR_Reg[1] = \<const0> ;
  assign Trace_MSR_Reg[2] = \<const0> ;
  assign Trace_MSR_Reg[3] = \<const0> ;
  assign Trace_MSR_Reg[4] = \<const0> ;
  assign Trace_MSR_Reg[5] = \<const0> ;
  assign Trace_MSR_Reg[6] = \<const0> ;
  assign Trace_MSR_Reg[7] = \^Trace_MSR_Reg [7];
  assign Trace_MSR_Reg[8] = \<const0> ;
  assign Trace_MSR_Reg[9] = \^Trace_MSR_Reg [9];
  assign Trace_MSR_Reg[10] = \<const0> ;
  assign Trace_MSR_Reg[11:13] = \^Trace_MSR_Reg [11:13];
  assign Trace_MSR_Reg[14] = \<const0> ;
  assign Trace_PID_Reg[0] = \<const0> ;
  assign Trace_PID_Reg[1] = \<const0> ;
  assign Trace_PID_Reg[2] = \<const0> ;
  assign Trace_PID_Reg[3] = \<const0> ;
  assign Trace_PID_Reg[4] = \<const0> ;
  assign Trace_PID_Reg[5] = \<const0> ;
  assign Trace_PID_Reg[6] = \<const0> ;
  assign Trace_PID_Reg[7] = \<const0> ;
  LUT5 #(
    .INIT(32'h00000040)) 
    Dbg_TDO_INST_0_i_1
       (.I0(MicroBlaze_Core_I_n_559),
        .I1(Dbg_Reg_En[6]),
        .I2(Dbg_Reg_En[7]),
        .I3(Dbg_Reg_En[4]),
        .I4(Dbg_Reg_En[5]),
        .O(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Dbg_TDO_INST_0_i_11
       (.I0(Dbg_Reg_En[7]),
        .I1(Dbg_Reg_En[4]),
        .I2(Dbg_Reg_En[0]),
        .I3(Dbg_Reg_En[2]),
        .O(Dbg_TDO_INST_0_i_11_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    Dbg_TDO_INST_0_i_14
       (.I0(Dbg_Reg_En[1]),
        .I1(Dbg_Reg_En[6]),
        .I2(Dbg_Reg_En[5]),
        .I3(Dbg_Reg_En[7]),
        .I4(Dbg_TDO_INST_0_i_26_n_0),
        .O(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Dbg_TDO_INST_0_i_26
       (.I0(Dbg_Reg_En[3]),
        .I1(Dbg_Reg_En[4]),
        .I2(Dbg_Reg_En[0]),
        .I3(Dbg_Reg_En[2]),
        .O(Dbg_TDO_INST_0_i_26_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    Dbg_TDO_INST_0_i_4
       (.I0(Dbg_Reg_En[1]),
        .I1(Dbg_Reg_En[3]),
        .I2(Dbg_Reg_En[5]),
        .I3(Dbg_Reg_En[6]),
        .I4(Dbg_TDO_INST_0_i_11_n_0),
        .O(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En ));
  GND GND
       (.G(\<const0> ));
  FDRE \LOCKSTEP_Out_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_MB_Halted),
        .Q(\^LOCKSTEP_Out [3228]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[10] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[6]),
        .Q(\^LOCKSTEP_Out [10]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[11] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[7]),
        .Q(\^LOCKSTEP_Out [11]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[12] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[8]),
        .Q(\^LOCKSTEP_Out [12]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[132] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[0]),
        .Q(\^LOCKSTEP_Out [132]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[133] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[1]),
        .Q(\^LOCKSTEP_Out [133]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[134] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[2]),
        .Q(\^LOCKSTEP_Out [134]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[135] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[3]),
        .Q(\^LOCKSTEP_Out [135]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[136] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[4]),
        .Q(\^LOCKSTEP_Out [136]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[137] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[5]),
        .Q(\^LOCKSTEP_Out [137]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[138] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[6]),
        .Q(\^LOCKSTEP_Out [138]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[139] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[7]),
        .Q(\^LOCKSTEP_Out [139]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[13] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[9]),
        .Q(\^LOCKSTEP_Out [13]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[140] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[8]),
        .Q(\^LOCKSTEP_Out [140]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[141] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[9]),
        .Q(\^LOCKSTEP_Out [141]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[142] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[10]),
        .Q(\^LOCKSTEP_Out [142]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[143] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[11]),
        .Q(\^LOCKSTEP_Out [143]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[144] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[12]),
        .Q(\^LOCKSTEP_Out [144]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[145] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[13]),
        .Q(\^LOCKSTEP_Out [145]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[146] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[14]),
        .Q(\^LOCKSTEP_Out [146]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[147] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[15]),
        .Q(\^LOCKSTEP_Out [147]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[148] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[16]),
        .Q(\^LOCKSTEP_Out [148]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[149] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[17]),
        .Q(\^LOCKSTEP_Out [149]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[14] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[10]),
        .Q(\^LOCKSTEP_Out [14]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[150] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[18]),
        .Q(\^LOCKSTEP_Out [150]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[151] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[19]),
        .Q(\^LOCKSTEP_Out [151]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[152] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[20]),
        .Q(\^LOCKSTEP_Out [152]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[153] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[21]),
        .Q(\^LOCKSTEP_Out [153]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[154] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[22]),
        .Q(\^LOCKSTEP_Out [154]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[155] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[23]),
        .Q(\^LOCKSTEP_Out [155]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[156] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[24]),
        .Q(\^LOCKSTEP_Out [156]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[157] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[25]),
        .Q(\^LOCKSTEP_Out [157]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[158] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[26]),
        .Q(\^LOCKSTEP_Out [158]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[159] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[27]),
        .Q(\^LOCKSTEP_Out [159]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[15] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[11]),
        .Q(\^LOCKSTEP_Out [15]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[160] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[28]),
        .Q(\^LOCKSTEP_Out [160]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[161] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[29]),
        .Q(\^LOCKSTEP_Out [161]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[162] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[30]),
        .Q(\^LOCKSTEP_Out [162]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[163] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Write[31]),
        .Q(\^LOCKSTEP_Out [163]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[16] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[12]),
        .Q(\^LOCKSTEP_Out [16]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[17] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[13]),
        .Q(\^LOCKSTEP_Out [17]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[18] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[14]),
        .Q(\^LOCKSTEP_Out [18]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1968] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [31]),
        .Q(\^LOCKSTEP_Out [1968]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1969] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [30]),
        .Q(\^LOCKSTEP_Out [1969]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[196] 
       (.C(Clk),
        .CE(1'b1),
        .D(D_AS),
        .Q(\^LOCKSTEP_Out [196]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1970] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [29]),
        .Q(\^LOCKSTEP_Out [1970]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1971] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [28]),
        .Q(\^LOCKSTEP_Out [1971]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1972] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [27]),
        .Q(\^LOCKSTEP_Out [1972]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1973] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [26]),
        .Q(\^LOCKSTEP_Out [1973]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1974] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [25]),
        .Q(\^LOCKSTEP_Out [1974]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1975] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [24]),
        .Q(\^LOCKSTEP_Out [1975]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1976] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [23]),
        .Q(\^LOCKSTEP_Out [1976]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1977] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [22]),
        .Q(\^LOCKSTEP_Out [1977]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1978] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [21]),
        .Q(\^LOCKSTEP_Out [1978]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1979] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [20]),
        .Q(\^LOCKSTEP_Out [1979]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[197] 
       (.C(Clk),
        .CE(1'b1),
        .D(Read_Strobe),
        .Q(\^LOCKSTEP_Out [197]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1980] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [19]),
        .Q(\^LOCKSTEP_Out [1980]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1981] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [18]),
        .Q(\^LOCKSTEP_Out [1981]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1982] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [17]),
        .Q(\^LOCKSTEP_Out [1982]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1983] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [16]),
        .Q(\^LOCKSTEP_Out [1983]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1984] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [15]),
        .Q(\^LOCKSTEP_Out [1984]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1985] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [14]),
        .Q(\^LOCKSTEP_Out [1985]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1986] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [13]),
        .Q(\^LOCKSTEP_Out [1986]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1987] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [12]),
        .Q(\^LOCKSTEP_Out [1987]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1988] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [11]),
        .Q(\^LOCKSTEP_Out [1988]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1989] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [10]),
        .Q(\^LOCKSTEP_Out [1989]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[198] 
       (.C(Clk),
        .CE(1'b1),
        .D(Write_Strobe),
        .Q(\^LOCKSTEP_Out [198]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1990] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [9]),
        .Q(\^LOCKSTEP_Out [1990]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1991] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [8]),
        .Q(\^LOCKSTEP_Out [1991]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1992] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [7]),
        .Q(\^LOCKSTEP_Out [1992]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1993] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [6]),
        .Q(\^LOCKSTEP_Out [1993]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1994] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [5]),
        .Q(\^LOCKSTEP_Out [1994]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1995] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [4]),
        .Q(\^LOCKSTEP_Out [1995]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1996] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [3]),
        .Q(\^LOCKSTEP_Out [1996]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[1997] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARADDR [2]),
        .Q(\^LOCKSTEP_Out [1997]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[199] 
       (.C(Clk),
        .CE(1'b1),
        .D(Byte_Enable[0]),
        .Q(\^LOCKSTEP_Out [199]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[19] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[15]),
        .Q(\^LOCKSTEP_Out [19]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[200] 
       (.C(Clk),
        .CE(1'b1),
        .D(Byte_Enable[1]),
        .Q(\^LOCKSTEP_Out [200]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[201] 
       (.C(Clk),
        .CE(1'b1),
        .D(Byte_Enable[2]),
        .Q(\^LOCKSTEP_Out [201]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[202] 
       (.C(Clk),
        .CE(1'b1),
        .D(Byte_Enable[3]),
        .Q(\^LOCKSTEP_Out [202]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2038] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARLEN ),
        .Q(\^LOCKSTEP_Out [2039]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2043] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARBURST ),
        .Q(\^LOCKSTEP_Out [2043]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2046] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_IC_ARCACHE ),
        .Q(\^LOCKSTEP_Out [2047]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2057] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_IC_ARVALID),
        .Q(\^LOCKSTEP_Out [2057]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2071] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_IC_RREADY),
        .Q(\^LOCKSTEP_Out [2071]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2083] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[31]),
        .Q(\^LOCKSTEP_Out [2083]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2084] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[30]),
        .Q(\^LOCKSTEP_Out [2084]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2085] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[29]),
        .Q(\^LOCKSTEP_Out [2085]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2086] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[28]),
        .Q(\^LOCKSTEP_Out [2086]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2087] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[27]),
        .Q(\^LOCKSTEP_Out [2087]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2088] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[26]),
        .Q(\^LOCKSTEP_Out [2088]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2089] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[25]),
        .Q(\^LOCKSTEP_Out [2089]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2090] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[24]),
        .Q(\^LOCKSTEP_Out [2090]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2091] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[23]),
        .Q(\^LOCKSTEP_Out [2091]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2092] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[22]),
        .Q(\^LOCKSTEP_Out [2092]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2093] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[21]),
        .Q(\^LOCKSTEP_Out [2093]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2094] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[20]),
        .Q(\^LOCKSTEP_Out [2094]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2095] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[19]),
        .Q(\^LOCKSTEP_Out [2095]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2096] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[18]),
        .Q(\^LOCKSTEP_Out [2096]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2097] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[17]),
        .Q(\^LOCKSTEP_Out [2097]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2098] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[16]),
        .Q(\^LOCKSTEP_Out [2098]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2099] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[15]),
        .Q(\^LOCKSTEP_Out [2099]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[20] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[16]),
        .Q(\^LOCKSTEP_Out [20]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2100] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[14]),
        .Q(\^LOCKSTEP_Out [2100]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2101] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[13]),
        .Q(\^LOCKSTEP_Out [2101]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2102] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[12]),
        .Q(\^LOCKSTEP_Out [2102]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2103] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[11]),
        .Q(\^LOCKSTEP_Out [2103]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2104] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[10]),
        .Q(\^LOCKSTEP_Out [2104]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2105] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[9]),
        .Q(\^LOCKSTEP_Out [2105]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2106] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[8]),
        .Q(\^LOCKSTEP_Out [2106]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2107] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[7]),
        .Q(\^LOCKSTEP_Out [2107]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2108] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[6]),
        .Q(\^LOCKSTEP_Out [2108]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2109] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[5]),
        .Q(\^LOCKSTEP_Out [2109]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2110] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[4]),
        .Q(\^LOCKSTEP_Out [2110]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2111] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[3]),
        .Q(\^LOCKSTEP_Out [2111]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2112] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[2]),
        .Q(\^LOCKSTEP_Out [2112]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2113] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[1]),
        .Q(\^LOCKSTEP_Out [2113]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2114] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWADDR[0]),
        .Q(\^LOCKSTEP_Out [2114]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2172] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_AWVALID),
        .Q(\^LOCKSTEP_Out [2172]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2185] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[31]),
        .Q(\^LOCKSTEP_Out [2185]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2186] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[30]),
        .Q(\^LOCKSTEP_Out [2186]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2187] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[29]),
        .Q(\^LOCKSTEP_Out [2187]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2188] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[28]),
        .Q(\^LOCKSTEP_Out [2188]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2189] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[27]),
        .Q(\^LOCKSTEP_Out [2189]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2190] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[26]),
        .Q(\^LOCKSTEP_Out [2190]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2191] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[25]),
        .Q(\^LOCKSTEP_Out [2191]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2192] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[24]),
        .Q(\^LOCKSTEP_Out [2192]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2193] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[23]),
        .Q(\^LOCKSTEP_Out [2193]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2194] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[22]),
        .Q(\^LOCKSTEP_Out [2194]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2195] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[21]),
        .Q(\^LOCKSTEP_Out [2195]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2196] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[20]),
        .Q(\^LOCKSTEP_Out [2196]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2197] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[19]),
        .Q(\^LOCKSTEP_Out [2197]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2198] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[18]),
        .Q(\^LOCKSTEP_Out [2198]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2199] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[17]),
        .Q(\^LOCKSTEP_Out [2199]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[21] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[17]),
        .Q(\^LOCKSTEP_Out [21]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2200] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[16]),
        .Q(\^LOCKSTEP_Out [2200]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2201] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[15]),
        .Q(\^LOCKSTEP_Out [2201]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2202] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[14]),
        .Q(\^LOCKSTEP_Out [2202]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2203] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[13]),
        .Q(\^LOCKSTEP_Out [2203]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2204] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[12]),
        .Q(\^LOCKSTEP_Out [2204]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2205] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[11]),
        .Q(\^LOCKSTEP_Out [2205]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2206] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[10]),
        .Q(\^LOCKSTEP_Out [2206]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2207] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[9]),
        .Q(\^LOCKSTEP_Out [2207]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2208] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[8]),
        .Q(\^LOCKSTEP_Out [2208]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2209] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[7]),
        .Q(\^LOCKSTEP_Out [2209]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2210] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[6]),
        .Q(\^LOCKSTEP_Out [2210]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2211] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[5]),
        .Q(\^LOCKSTEP_Out [2211]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2212] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[4]),
        .Q(\^LOCKSTEP_Out [2212]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2213] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[3]),
        .Q(\^LOCKSTEP_Out [2213]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2214] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[2]),
        .Q(\^LOCKSTEP_Out [2214]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2215] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[1]),
        .Q(\^LOCKSTEP_Out [2215]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2216] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WDATA[0]),
        .Q(\^LOCKSTEP_Out [2216]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[22] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[18]),
        .Q(\^LOCKSTEP_Out [22]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[23] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[19]),
        .Q(\^LOCKSTEP_Out [23]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[24] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[20]),
        .Q(\^LOCKSTEP_Out [24]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[25] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[21]),
        .Q(\^LOCKSTEP_Out [25]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2697] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WSTRB[3]),
        .Q(\^LOCKSTEP_Out [2697]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2698] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WSTRB[2]),
        .Q(\^LOCKSTEP_Out [2698]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2699] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WSTRB[1]),
        .Q(\^LOCKSTEP_Out [2699]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[26] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[22]),
        .Q(\^LOCKSTEP_Out [26]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2700] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WSTRB[0]),
        .Q(\^LOCKSTEP_Out [2700]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2761] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WLAST),
        .Q(\^LOCKSTEP_Out [2761]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2762] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_WVALID),
        .Q(\^LOCKSTEP_Out [2762]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2767] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [31]),
        .Q(\^LOCKSTEP_Out [2767]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2768] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [30]),
        .Q(\^LOCKSTEP_Out [2768]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2769] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [29]),
        .Q(\^LOCKSTEP_Out [2769]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2770] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [28]),
        .Q(\^LOCKSTEP_Out [2770]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2771] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [27]),
        .Q(\^LOCKSTEP_Out [2771]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2772] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [26]),
        .Q(\^LOCKSTEP_Out [2772]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2773] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [25]),
        .Q(\^LOCKSTEP_Out [2773]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2774] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [24]),
        .Q(\^LOCKSTEP_Out [2774]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2775] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [23]),
        .Q(\^LOCKSTEP_Out [2775]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2776] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [22]),
        .Q(\^LOCKSTEP_Out [2776]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2777] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [21]),
        .Q(\^LOCKSTEP_Out [2777]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2778] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [20]),
        .Q(\^LOCKSTEP_Out [2778]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2779] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [19]),
        .Q(\^LOCKSTEP_Out [2779]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2780] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [18]),
        .Q(\^LOCKSTEP_Out [2780]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2781] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [17]),
        .Q(\^LOCKSTEP_Out [2781]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2782] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [16]),
        .Q(\^LOCKSTEP_Out [2782]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2783] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [15]),
        .Q(\^LOCKSTEP_Out [2783]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2784] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [14]),
        .Q(\^LOCKSTEP_Out [2784]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2785] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [13]),
        .Q(\^LOCKSTEP_Out [2785]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2786] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [12]),
        .Q(\^LOCKSTEP_Out [2786]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2787] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [11]),
        .Q(\^LOCKSTEP_Out [2787]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2788] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [10]),
        .Q(\^LOCKSTEP_Out [2788]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2789] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [9]),
        .Q(\^LOCKSTEP_Out [2789]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2790] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [8]),
        .Q(\^LOCKSTEP_Out [2790]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2791] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [7]),
        .Q(\^LOCKSTEP_Out [2791]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2792] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [6]),
        .Q(\^LOCKSTEP_Out [2792]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2793] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [5]),
        .Q(\^LOCKSTEP_Out [2793]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2794] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [4]),
        .Q(\^LOCKSTEP_Out [2794]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2795] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [3]),
        .Q(\^LOCKSTEP_Out [2795]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2796] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARADDR [2]),
        .Q(\^LOCKSTEP_Out [2796]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[27] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[23]),
        .Q(\^LOCKSTEP_Out [27]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2837] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARLEN ),
        .Q(\^LOCKSTEP_Out [2838]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2842] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_ARBURST[1]),
        .Q(\^LOCKSTEP_Out [2842]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2843] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_ARBURST[0]),
        .Q(\^LOCKSTEP_Out [2843]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2845] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DC_ARCACHE ),
        .Q(\^LOCKSTEP_Out [2846]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2856] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DC_ARVALID),
        .Q(\^LOCKSTEP_Out [2856]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2881] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[0]),
        .Q(\^LOCKSTEP_Out [2881]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2882] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[1]),
        .Q(\^LOCKSTEP_Out [2882]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2883] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[2]),
        .Q(\^LOCKSTEP_Out [2883]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2884] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[3]),
        .Q(\^LOCKSTEP_Out [2884]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2885] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[4]),
        .Q(\^LOCKSTEP_Out [2885]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2886] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[5]),
        .Q(\^LOCKSTEP_Out [2886]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2887] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[6]),
        .Q(\^LOCKSTEP_Out [2887]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2888] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[7]),
        .Q(\^LOCKSTEP_Out [2888]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2889] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[8]),
        .Q(\^LOCKSTEP_Out [2889]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2890] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[9]),
        .Q(\^LOCKSTEP_Out [2890]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2891] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[10]),
        .Q(\^LOCKSTEP_Out [2891]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2892] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[11]),
        .Q(\^LOCKSTEP_Out [2892]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2893] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[12]),
        .Q(\^LOCKSTEP_Out [2893]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2894] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[13]),
        .Q(\^LOCKSTEP_Out [2894]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2895] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[14]),
        .Q(\^LOCKSTEP_Out [2895]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2896] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[15]),
        .Q(\^LOCKSTEP_Out [2896]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2897] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[16]),
        .Q(\^LOCKSTEP_Out [2897]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2898] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[17]),
        .Q(\^LOCKSTEP_Out [2898]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2899] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[18]),
        .Q(\^LOCKSTEP_Out [2899]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[28] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[24]),
        .Q(\^LOCKSTEP_Out [28]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2900] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[19]),
        .Q(\^LOCKSTEP_Out [2900]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2901] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[20]),
        .Q(\^LOCKSTEP_Out [2901]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2902] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[21]),
        .Q(\^LOCKSTEP_Out [2902]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2903] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[22]),
        .Q(\^LOCKSTEP_Out [2903]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2904] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[23]),
        .Q(\^LOCKSTEP_Out [2904]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2905] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[24]),
        .Q(\^LOCKSTEP_Out [2905]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2906] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[25]),
        .Q(\^LOCKSTEP_Out [2906]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2907] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[26]),
        .Q(\^LOCKSTEP_Out [2907]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2908] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[27]),
        .Q(\^LOCKSTEP_Out [2908]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2909] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[28]),
        .Q(\^LOCKSTEP_Out [2909]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2910] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[29]),
        .Q(\^LOCKSTEP_Out [2910]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2911] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[30]),
        .Q(\^LOCKSTEP_Out [2911]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2912] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Instruction[31]),
        .Q(\^LOCKSTEP_Out [2912]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2913] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Valid_Instr),
        .Q(\^LOCKSTEP_Out [2913]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2914] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[0]),
        .Q(\^LOCKSTEP_Out [2914]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2915] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[1]),
        .Q(\^LOCKSTEP_Out [2915]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2916] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[2]),
        .Q(\^LOCKSTEP_Out [2916]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2917] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[3]),
        .Q(\^LOCKSTEP_Out [2917]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2918] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[4]),
        .Q(\^LOCKSTEP_Out [2918]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2919] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[5]),
        .Q(\^LOCKSTEP_Out [2919]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2920] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[6]),
        .Q(\^LOCKSTEP_Out [2920]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2921] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[7]),
        .Q(\^LOCKSTEP_Out [2921]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2922] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[8]),
        .Q(\^LOCKSTEP_Out [2922]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2923] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[9]),
        .Q(\^LOCKSTEP_Out [2923]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2924] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[10]),
        .Q(\^LOCKSTEP_Out [2924]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2925] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[11]),
        .Q(\^LOCKSTEP_Out [2925]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2926] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[12]),
        .Q(\^LOCKSTEP_Out [2926]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2927] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[13]),
        .Q(\^LOCKSTEP_Out [2927]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2928] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[14]),
        .Q(\^LOCKSTEP_Out [2928]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2929] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[15]),
        .Q(\^LOCKSTEP_Out [2929]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2930] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[16]),
        .Q(\^LOCKSTEP_Out [2930]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2931] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[17]),
        .Q(\^LOCKSTEP_Out [2931]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2932] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[18]),
        .Q(\^LOCKSTEP_Out [2932]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2933] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[19]),
        .Q(\^LOCKSTEP_Out [2933]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2934] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[20]),
        .Q(\^LOCKSTEP_Out [2934]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2935] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[21]),
        .Q(\^LOCKSTEP_Out [2935]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2936] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[22]),
        .Q(\^LOCKSTEP_Out [2936]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2937] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[23]),
        .Q(\^LOCKSTEP_Out [2937]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2938] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[24]),
        .Q(\^LOCKSTEP_Out [2938]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2939] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[25]),
        .Q(\^LOCKSTEP_Out [2939]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2940] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[26]),
        .Q(\^LOCKSTEP_Out [2940]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2941] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[27]),
        .Q(\^LOCKSTEP_Out [2941]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2942] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[28]),
        .Q(\^LOCKSTEP_Out [2942]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2943] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[29]),
        .Q(\^LOCKSTEP_Out [2943]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2944] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[30]),
        .Q(\^LOCKSTEP_Out [2944]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2945] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_PC[31]),
        .Q(\^LOCKSTEP_Out [2945]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2978] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Write),
        .Q(\^LOCKSTEP_Out [2978]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2979] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Addr[0]),
        .Q(\^LOCKSTEP_Out [2979]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2980] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Addr[1]),
        .Q(\^LOCKSTEP_Out [2980]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2981] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Addr[2]),
        .Q(\^LOCKSTEP_Out [2981]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2982] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Addr[3]),
        .Q(\^LOCKSTEP_Out [2982]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2983] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Reg_Addr[4]),
        .Q(\^LOCKSTEP_Out [2983]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2991] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_MSR_Reg [7]),
        .Q(\^LOCKSTEP_Out [2991]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2993] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_MSR_Reg [9]),
        .Q(\^LOCKSTEP_Out [2993]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2995] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_MSR_Reg [11]),
        .Q(\^LOCKSTEP_Out [2995]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2996] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_MSR_Reg [12]),
        .Q(\^LOCKSTEP_Out [2996]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2997] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_MSR_Reg [13]),
        .Q(\^LOCKSTEP_Out [2997]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[29] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[25]),
        .Q(\^LOCKSTEP_Out [29]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(IFetch),
        .Q(\^LOCKSTEP_Out [2]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3007] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[0]),
        .Q(\^LOCKSTEP_Out [3007]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3008] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[1]),
        .Q(\^LOCKSTEP_Out [3008]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3009] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[2]),
        .Q(\^LOCKSTEP_Out [3009]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3010] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[3]),
        .Q(\^LOCKSTEP_Out [3010]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3011] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[4]),
        .Q(\^LOCKSTEP_Out [3011]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3012] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[5]),
        .Q(\^LOCKSTEP_Out [3012]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3013] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[6]),
        .Q(\^LOCKSTEP_Out [3013]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3014] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[7]),
        .Q(\^LOCKSTEP_Out [3014]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3015] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[8]),
        .Q(\^LOCKSTEP_Out [3015]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3016] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[9]),
        .Q(\^LOCKSTEP_Out [3016]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3017] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[10]),
        .Q(\^LOCKSTEP_Out [3017]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3018] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[11]),
        .Q(\^LOCKSTEP_Out [3018]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3019] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[12]),
        .Q(\^LOCKSTEP_Out [3019]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3020] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[13]),
        .Q(\^LOCKSTEP_Out [3020]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3021] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[14]),
        .Q(\^LOCKSTEP_Out [3021]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3022] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[15]),
        .Q(\^LOCKSTEP_Out [3022]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3023] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[16]),
        .Q(\^LOCKSTEP_Out [3023]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3024] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[17]),
        .Q(\^LOCKSTEP_Out [3024]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3025] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[18]),
        .Q(\^LOCKSTEP_Out [3025]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3026] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[19]),
        .Q(\^LOCKSTEP_Out [3026]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3027] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[20]),
        .Q(\^LOCKSTEP_Out [3027]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3028] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[21]),
        .Q(\^LOCKSTEP_Out [3028]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3029] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[22]),
        .Q(\^LOCKSTEP_Out [3029]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3030] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[23]),
        .Q(\^LOCKSTEP_Out [3030]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3031] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[24]),
        .Q(\^LOCKSTEP_Out [3031]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3032] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[25]),
        .Q(\^LOCKSTEP_Out [3032]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3033] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[26]),
        .Q(\^LOCKSTEP_Out [3033]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3034] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[27]),
        .Q(\^LOCKSTEP_Out [3034]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3035] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[28]),
        .Q(\^LOCKSTEP_Out [3035]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3036] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[29]),
        .Q(\^LOCKSTEP_Out [3036]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3037] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[30]),
        .Q(\^LOCKSTEP_Out [3037]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3038] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_New_Reg_Value[31]),
        .Q(\^LOCKSTEP_Out [3038]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3071] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Exception_Taken),
        .Q(\^LOCKSTEP_Out [3071]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3073] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_Exception_Kind [1]),
        .Q(\^LOCKSTEP_Out [3073]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3075] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_Exception_Kind [3]),
        .Q(\^LOCKSTEP_Out [3075]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3076] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^Trace_Exception_Kind [4]),
        .Q(\^LOCKSTEP_Out [3076]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3077] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Jump_Taken),
        .Q(\^LOCKSTEP_Out [3077]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3078] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Delay_Slot),
        .Q(\^LOCKSTEP_Out [3078]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3079] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[0]),
        .Q(\^LOCKSTEP_Out [3079]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3080] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[1]),
        .Q(\^LOCKSTEP_Out [3080]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3081] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[2]),
        .Q(\^LOCKSTEP_Out [3081]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3082] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[3]),
        .Q(\^LOCKSTEP_Out [3082]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3083] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[4]),
        .Q(\^LOCKSTEP_Out [3083]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3084] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[5]),
        .Q(\^LOCKSTEP_Out [3084]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3085] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[6]),
        .Q(\^LOCKSTEP_Out [3085]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3086] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[7]),
        .Q(\^LOCKSTEP_Out [3086]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3087] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[8]),
        .Q(\^LOCKSTEP_Out [3087]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3088] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[9]),
        .Q(\^LOCKSTEP_Out [3088]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3089] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[10]),
        .Q(\^LOCKSTEP_Out [3089]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3090] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[11]),
        .Q(\^LOCKSTEP_Out [3090]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3091] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[12]),
        .Q(\^LOCKSTEP_Out [3091]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3092] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[13]),
        .Q(\^LOCKSTEP_Out [3092]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3093] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[14]),
        .Q(\^LOCKSTEP_Out [3093]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3094] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[15]),
        .Q(\^LOCKSTEP_Out [3094]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3095] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[16]),
        .Q(\^LOCKSTEP_Out [3095]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3096] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[17]),
        .Q(\^LOCKSTEP_Out [3096]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3097] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[18]),
        .Q(\^LOCKSTEP_Out [3097]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3098] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[19]),
        .Q(\^LOCKSTEP_Out [3098]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3099] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[20]),
        .Q(\^LOCKSTEP_Out [3099]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[30] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[26]),
        .Q(\^LOCKSTEP_Out [30]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3100] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[21]),
        .Q(\^LOCKSTEP_Out [3100]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3101] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[22]),
        .Q(\^LOCKSTEP_Out [3101]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3102] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[23]),
        .Q(\^LOCKSTEP_Out [3102]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3103] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[24]),
        .Q(\^LOCKSTEP_Out [3103]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3104] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[25]),
        .Q(\^LOCKSTEP_Out [3104]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3105] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[26]),
        .Q(\^LOCKSTEP_Out [3105]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3106] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[27]),
        .Q(\^LOCKSTEP_Out [3106]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3107] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[28]),
        .Q(\^LOCKSTEP_Out [3107]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3108] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[29]),
        .Q(\^LOCKSTEP_Out [3108]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3109] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[30]),
        .Q(\^LOCKSTEP_Out [3109]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3110] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Address[31]),
        .Q(\^LOCKSTEP_Out [3110]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3143] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[0]),
        .Q(\^LOCKSTEP_Out [3143]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3144] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[1]),
        .Q(\^LOCKSTEP_Out [3144]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3145] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[2]),
        .Q(\^LOCKSTEP_Out [3145]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3146] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[3]),
        .Q(\^LOCKSTEP_Out [3146]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3147] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[4]),
        .Q(\^LOCKSTEP_Out [3147]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3148] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[5]),
        .Q(\^LOCKSTEP_Out [3148]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3149] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[6]),
        .Q(\^LOCKSTEP_Out [3149]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3150] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[7]),
        .Q(\^LOCKSTEP_Out [3150]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3151] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[8]),
        .Q(\^LOCKSTEP_Out [3151]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3152] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[9]),
        .Q(\^LOCKSTEP_Out [3152]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3153] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[10]),
        .Q(\^LOCKSTEP_Out [3153]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3154] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[11]),
        .Q(\^LOCKSTEP_Out [3154]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3155] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[12]),
        .Q(\^LOCKSTEP_Out [3155]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3156] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[13]),
        .Q(\^LOCKSTEP_Out [3156]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3157] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[14]),
        .Q(\^LOCKSTEP_Out [3157]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3158] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[15]),
        .Q(\^LOCKSTEP_Out [3158]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3159] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[16]),
        .Q(\^LOCKSTEP_Out [3159]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3160] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[17]),
        .Q(\^LOCKSTEP_Out [3160]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3161] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[18]),
        .Q(\^LOCKSTEP_Out [3161]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3162] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[19]),
        .Q(\^LOCKSTEP_Out [3162]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3163] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[20]),
        .Q(\^LOCKSTEP_Out [3163]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3164] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[21]),
        .Q(\^LOCKSTEP_Out [3164]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3165] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[22]),
        .Q(\^LOCKSTEP_Out [3165]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3166] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[23]),
        .Q(\^LOCKSTEP_Out [3166]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3167] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[24]),
        .Q(\^LOCKSTEP_Out [3167]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3168] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[25]),
        .Q(\^LOCKSTEP_Out [3168]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3169] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[26]),
        .Q(\^LOCKSTEP_Out [3169]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3170] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[27]),
        .Q(\^LOCKSTEP_Out [3170]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3171] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[28]),
        .Q(\^LOCKSTEP_Out [3171]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3172] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[29]),
        .Q(\^LOCKSTEP_Out [3172]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3173] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[30]),
        .Q(\^LOCKSTEP_Out [3173]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3174] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write_Value[31]),
        .Q(\^LOCKSTEP_Out [3174]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[31] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[27]),
        .Q(\^LOCKSTEP_Out [31]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3207] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Byte_Enable[0]),
        .Q(\^LOCKSTEP_Out [3207]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3208] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Byte_Enable[1]),
        .Q(\^LOCKSTEP_Out [3208]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3209] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Byte_Enable[2]),
        .Q(\^LOCKSTEP_Out [3209]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3210] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Byte_Enable[3]),
        .Q(\^LOCKSTEP_Out [3210]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3215] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Access),
        .Q(\^LOCKSTEP_Out [3215]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3216] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Read),
        .Q(\^LOCKSTEP_Out [3216]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3217] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_Data_Write),
        .Q(\^LOCKSTEP_Out [3217]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3218] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_DCache_Req),
        .Q(\^LOCKSTEP_Out [3218]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3219] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_DCache_Hit),
        .Q(\^LOCKSTEP_Out [3219]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3220] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_DCache_Rdy),
        .Q(\^LOCKSTEP_Out [3220]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3221] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_DCache_Read),
        .Q(\^LOCKSTEP_Out [3221]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3222] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_ICache_Req),
        .Q(\^LOCKSTEP_Out [3222]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3223] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_ICache_Hit),
        .Q(\^LOCKSTEP_Out [3223]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3224] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_ICache_Rdy),
        .Q(\^LOCKSTEP_Out [3224]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3225] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_OF_PipeRun),
        .Q(\^LOCKSTEP_Out [3225]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3226] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_EX_PipeRun),
        .Q(\^LOCKSTEP_Out [3226]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3227] 
       (.C(Clk),
        .CE(1'b1),
        .D(Trace_MEM_PipeRun),
        .Q(\^LOCKSTEP_Out [3227]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[32] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[28]),
        .Q(\^LOCKSTEP_Out [32]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[33] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[29]),
        .Q(\^LOCKSTEP_Out [33]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[34] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[30]),
        .Q(\^LOCKSTEP_Out [34]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[35] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[31]),
        .Q(\^LOCKSTEP_Out [35]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .D(I_AS),
        .Q(\^LOCKSTEP_Out [3]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[466] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [31]),
        .Q(\^LOCKSTEP_Out [632]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[467] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [30]),
        .Q(\^LOCKSTEP_Out [633]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[468] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [29]),
        .Q(\^LOCKSTEP_Out [634]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[469] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [28]),
        .Q(\^LOCKSTEP_Out [635]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[470] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [27]),
        .Q(\^LOCKSTEP_Out [636]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[471] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [26]),
        .Q(\^LOCKSTEP_Out [637]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[472] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [25]),
        .Q(\^LOCKSTEP_Out [638]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[473] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [24]),
        .Q(\^LOCKSTEP_Out [639]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[474] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [23]),
        .Q(\^LOCKSTEP_Out [640]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[475] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [22]),
        .Q(\^LOCKSTEP_Out [641]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[476] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [21]),
        .Q(\^LOCKSTEP_Out [642]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[477] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [20]),
        .Q(\^LOCKSTEP_Out [643]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[478] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [19]),
        .Q(\^LOCKSTEP_Out [644]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[479] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [18]),
        .Q(\^LOCKSTEP_Out [645]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[480] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [17]),
        .Q(\^LOCKSTEP_Out [646]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[481] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [16]),
        .Q(\^LOCKSTEP_Out [647]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[482] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [15]),
        .Q(\^LOCKSTEP_Out [648]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[483] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [14]),
        .Q(\^LOCKSTEP_Out [649]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[484] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [13]),
        .Q(\^LOCKSTEP_Out [650]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[485] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [12]),
        .Q(\^LOCKSTEP_Out [651]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[486] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [11]),
        .Q(\^LOCKSTEP_Out [652]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[487] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [10]),
        .Q(\^LOCKSTEP_Out [653]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[488] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [9]),
        .Q(\^LOCKSTEP_Out [654]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[489] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [8]),
        .Q(\^LOCKSTEP_Out [655]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[490] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [7]),
        .Q(\^LOCKSTEP_Out [656]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[491] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [6]),
        .Q(\^LOCKSTEP_Out [657]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[492] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [5]),
        .Q(\^LOCKSTEP_Out [658]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[493] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [4]),
        .Q(\^LOCKSTEP_Out [659]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[494] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [3]),
        .Q(\^LOCKSTEP_Out [660]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[495] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_AWADDR [2]),
        .Q(\^LOCKSTEP_Out [661]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[496] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [1]),
        .Q(\^LOCKSTEP_Out [662]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[497] 
       (.C(Clk),
        .CE(1'b1),
        .D(\^M_AXI_DP_ARADDR [0]),
        .Q(\^LOCKSTEP_Out [663]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[0]),
        .Q(\^LOCKSTEP_Out [4]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[539] 
       (.C(Clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\^LOCKSTEP_Out [542]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[555] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_AWVALID),
        .Q(\^LOCKSTEP_Out [555]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[556] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[31]),
        .Q(\^LOCKSTEP_Out [556]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[557] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[30]),
        .Q(\^LOCKSTEP_Out [557]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[558] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[29]),
        .Q(\^LOCKSTEP_Out [558]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[559] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[28]),
        .Q(\^LOCKSTEP_Out [559]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[560] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[27]),
        .Q(\^LOCKSTEP_Out [560]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[561] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[26]),
        .Q(\^LOCKSTEP_Out [561]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[562] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[25]),
        .Q(\^LOCKSTEP_Out [562]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[563] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[24]),
        .Q(\^LOCKSTEP_Out [563]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[564] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[23]),
        .Q(\^LOCKSTEP_Out [564]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[565] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[22]),
        .Q(\^LOCKSTEP_Out [565]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[566] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[21]),
        .Q(\^LOCKSTEP_Out [566]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[567] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[20]),
        .Q(\^LOCKSTEP_Out [567]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[568] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[19]),
        .Q(\^LOCKSTEP_Out [568]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[569] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[18]),
        .Q(\^LOCKSTEP_Out [569]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[570] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[17]),
        .Q(\^LOCKSTEP_Out [570]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[571] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[16]),
        .Q(\^LOCKSTEP_Out [571]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[572] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[15]),
        .Q(\^LOCKSTEP_Out [572]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[573] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[14]),
        .Q(\^LOCKSTEP_Out [573]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[574] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[13]),
        .Q(\^LOCKSTEP_Out [574]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[575] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[12]),
        .Q(\^LOCKSTEP_Out [575]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[576] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[11]),
        .Q(\^LOCKSTEP_Out [576]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[577] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[10]),
        .Q(\^LOCKSTEP_Out [577]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[578] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[9]),
        .Q(\^LOCKSTEP_Out [578]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[579] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[8]),
        .Q(\^LOCKSTEP_Out [579]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[580] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[7]),
        .Q(\^LOCKSTEP_Out [580]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[581] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[6]),
        .Q(\^LOCKSTEP_Out [581]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[582] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[5]),
        .Q(\^LOCKSTEP_Out [582]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[583] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[4]),
        .Q(\^LOCKSTEP_Out [583]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[584] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[3]),
        .Q(\^LOCKSTEP_Out [584]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[585] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[2]),
        .Q(\^LOCKSTEP_Out [585]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[586] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[1]),
        .Q(\^LOCKSTEP_Out [586]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[587] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WDATA[0]),
        .Q(\^LOCKSTEP_Out [587]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[1]),
        .Q(\^LOCKSTEP_Out [5]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[620] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WSTRB[3]),
        .Q(\^LOCKSTEP_Out [620]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[621] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WSTRB[2]),
        .Q(\^LOCKSTEP_Out [621]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[622] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WSTRB[1]),
        .Q(\^LOCKSTEP_Out [622]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[623] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WSTRB[0]),
        .Q(\^LOCKSTEP_Out [623]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[629] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_WVALID),
        .Q(\^LOCKSTEP_Out [629]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[68] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[0]),
        .Q(\^LOCKSTEP_Out [68]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[69] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[1]),
        .Q(\^LOCKSTEP_Out [69]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[2]),
        .Q(\^LOCKSTEP_Out [6]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[70] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[2]),
        .Q(\^LOCKSTEP_Out [70]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[71] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[3]),
        .Q(\^LOCKSTEP_Out [71]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[721] 
       (.C(Clk),
        .CE(1'b1),
        .D(M_AXI_DP_ARVALID),
        .Q(\^LOCKSTEP_Out [721]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[72] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[4]),
        .Q(\^LOCKSTEP_Out [72]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[73] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[5]),
        .Q(\^LOCKSTEP_Out [73]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[74] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[6]),
        .Q(\^LOCKSTEP_Out [74]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[75] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[7]),
        .Q(\^LOCKSTEP_Out [75]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[76] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[8]),
        .Q(\^LOCKSTEP_Out [76]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[77] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[9]),
        .Q(\^LOCKSTEP_Out [77]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[78] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[10]),
        .Q(\^LOCKSTEP_Out [78]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[79] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[11]),
        .Q(\^LOCKSTEP_Out [79]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[3]),
        .Q(\^LOCKSTEP_Out [7]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[80] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[12]),
        .Q(\^LOCKSTEP_Out [80]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[81] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[13]),
        .Q(\^LOCKSTEP_Out [81]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[82] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[14]),
        .Q(\^LOCKSTEP_Out [82]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[83] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[15]),
        .Q(\^LOCKSTEP_Out [83]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[84] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[16]),
        .Q(\^LOCKSTEP_Out [84]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[85] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[17]),
        .Q(\^LOCKSTEP_Out [85]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[86] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[18]),
        .Q(\^LOCKSTEP_Out [86]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[87] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[19]),
        .Q(\^LOCKSTEP_Out [87]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[88] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[20]),
        .Q(\^LOCKSTEP_Out [88]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[89] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[21]),
        .Q(\^LOCKSTEP_Out [89]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[4]),
        .Q(\^LOCKSTEP_Out [8]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[90] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[22]),
        .Q(\^LOCKSTEP_Out [90]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[91] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[23]),
        .Q(\^LOCKSTEP_Out [91]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[92] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[24]),
        .Q(\^LOCKSTEP_Out [92]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[93] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[25]),
        .Q(\^LOCKSTEP_Out [93]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[94] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[26]),
        .Q(\^LOCKSTEP_Out [94]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[95] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[27]),
        .Q(\^LOCKSTEP_Out [95]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[96] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[28]),
        .Q(\^LOCKSTEP_Out [96]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[97] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[29]),
        .Q(\^LOCKSTEP_Out [97]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[98] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[30]),
        .Q(\^LOCKSTEP_Out [98]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[99] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Addr[31]),
        .Q(\^LOCKSTEP_Out [99]),
        .R(Reset));
  FDRE \LOCKSTEP_Out_reg[9] 
       (.C(Clk),
        .CE(1'b1),
        .D(Instr_Addr[5]),
        .Q(\^LOCKSTEP_Out [9]),
        .R(Reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core MicroBlaze_Core_I
       (.Clk(Clk),
        .Config_Reg_En(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En ),
        .D({Trace_MB_Halted,IFetch,I_AS,Instr_Addr[0],Instr_Addr[1],Instr_Addr[2],Instr_Addr[3],Instr_Addr[4],Instr_Addr[5],Instr_Addr[6],Instr_Addr[7],Instr_Addr[8],Instr_Addr[9],Instr_Addr[10],Instr_Addr[11],Instr_Addr[12],Instr_Addr[13],Instr_Addr[14],Instr_Addr[15],Instr_Addr[16],Instr_Addr[17],Instr_Addr[18],Instr_Addr[19],Instr_Addr[20],Instr_Addr[21],Instr_Addr[22],Instr_Addr[23],Instr_Addr[24],Instr_Addr[25],Instr_Addr[26],Instr_Addr[27],Instr_Addr[28],Instr_Addr[29],Instr_Addr[30],Instr_Addr[31],Data_Addr[0],Data_Addr[1],Data_Addr[2],Data_Addr[3],Data_Addr[4],Data_Addr[5],Data_Addr[6],Data_Addr[7],Data_Addr[8],Data_Addr[9],Data_Addr[10],Data_Addr[11],Data_Addr[12],Data_Addr[13],Data_Addr[14],Data_Addr[15],Data_Addr[16],Data_Addr[17],Data_Addr[18],Data_Addr[19],Data_Addr[20],Data_Addr[21],Data_Addr[22],Data_Addr[23],Data_Addr[24],Data_Addr[25],Data_Addr[26],Data_Addr[27],Data_Addr[28],Data_Addr[29],Data_Addr[30],Data_Addr[31],Data_Write[0],Data_Write[1],Data_Write[2],Data_Write[3],Data_Write[4],Data_Write[5],Data_Write[6],Data_Write[7],Data_Write[8],Data_Write[9],Data_Write[10],Data_Write[11],Data_Write[12],Data_Write[13],Data_Write[14],Data_Write[15],Data_Write[16],Data_Write[17],Data_Write[18],Data_Write[19],Data_Write[20],Data_Write[21],Data_Write[22],Data_Write[23],Data_Write[24],Data_Write[25],Data_Write[26],Data_Write[27],Data_Write[28],Data_Write[29],Data_Write[30],Data_Write[31],D_AS,Read_Strobe,Write_Strobe,Byte_Enable[0],Byte_Enable[1],Byte_Enable[2],Byte_Enable[3],\^M_AXI_DP_ARADDR [31:28],\^M_AXI_DP_AWADDR ,\^M_AXI_DP_ARADDR [1:0],M_AXI_DP_AWVALID,M_AXI_DP_WDATA,M_AXI_DP_WSTRB,M_AXI_DP_WVALID,M_AXI_DP_ARVALID,\^M_AXI_IC_ARADDR ,\^M_AXI_IC_ARLEN ,\^M_AXI_IC_ARBURST ,\^M_AXI_IC_ARCACHE ,M_AXI_IC_ARVALID,M_AXI_IC_RREADY,M_AXI_DC_AWADDR,M_AXI_DC_AWVALID,M_AXI_DC_WDATA,M_AXI_DC_WSTRB,M_AXI_DC_WLAST,M_AXI_DC_WVALID,\^M_AXI_DC_ARADDR ,\^M_AXI_DC_ARLEN ,M_AXI_DC_ARBURST,\^M_AXI_DC_ARCACHE ,M_AXI_DC_ARVALID,Trace_Instruction[0],Trace_Instruction[1],Trace_Instruction[2],Trace_Instruction[3],Trace_Instruction[4],Trace_Instruction[5],Trace_Instruction[6],Trace_Instruction[7],Trace_Instruction[8],Trace_Instruction[9],Trace_Instruction[10],Trace_Instruction[11],Trace_Instruction[12],Trace_Instruction[13],Trace_Instruction[14],Trace_Instruction[15],Trace_Instruction[16],Trace_Instruction[17],Trace_Instruction[18],Trace_Instruction[19],Trace_Instruction[20],Trace_Instruction[21],Trace_Instruction[22],Trace_Instruction[23],Trace_Instruction[24],Trace_Instruction[25],Trace_Instruction[26],Trace_Instruction[27],Trace_Instruction[28],Trace_Instruction[29],Trace_Instruction[30],Trace_Instruction[31],Trace_Valid_Instr,Trace_PC[0],Trace_PC[1],Trace_PC[2],Trace_PC[3],Trace_PC[4],Trace_PC[5],Trace_PC[6],Trace_PC[7],Trace_PC[8],Trace_PC[9],Trace_PC[10],Trace_PC[11],Trace_PC[12],Trace_PC[13],Trace_PC[14],Trace_PC[15],Trace_PC[16],Trace_PC[17],Trace_PC[18],Trace_PC[19],Trace_PC[20],Trace_PC[21],Trace_PC[22],Trace_PC[23],Trace_PC[24],Trace_PC[25],Trace_PC[26],Trace_PC[27],Trace_PC[28],Trace_PC[29],Trace_PC[30],Trace_PC[31],Trace_Reg_Write,Trace_Reg_Addr[0],Trace_Reg_Addr[1],Trace_Reg_Addr[2],Trace_Reg_Addr[3],Trace_Reg_Addr[4],\^Trace_MSR_Reg [7],\^Trace_MSR_Reg [9],\^Trace_MSR_Reg [11],\^Trace_MSR_Reg [12],\^Trace_MSR_Reg [13],Trace_New_Reg_Value[0],Trace_New_Reg_Value[1],Trace_New_Reg_Value[2],Trace_New_Reg_Value[3],Trace_New_Reg_Value[4],Trace_New_Reg_Value[5],Trace_New_Reg_Value[6],Trace_New_Reg_Value[7],Trace_New_Reg_Value[8],Trace_New_Reg_Value[9],Trace_New_Reg_Value[10],Trace_New_Reg_Value[11],Trace_New_Reg_Value[12],Trace_New_Reg_Value[13],Trace_New_Reg_Value[14],Trace_New_Reg_Value[15],Trace_New_Reg_Value[16],Trace_New_Reg_Value[17],Trace_New_Reg_Value[18],Trace_New_Reg_Value[19],Trace_New_Reg_Value[20],Trace_New_Reg_Value[21],Trace_New_Reg_Value[22],Trace_New_Reg_Value[23],Trace_New_Reg_Value[24],Trace_New_Reg_Value[25],Trace_New_Reg_Value[26],Trace_New_Reg_Value[27],Trace_New_Reg_Value[28],Trace_New_Reg_Value[29],Trace_New_Reg_Value[30],Trace_New_Reg_Value[31],Trace_Exception_Taken,\^Trace_Exception_Kind [1],\^Trace_Exception_Kind [3],\^Trace_Exception_Kind [4],Trace_Jump_Taken,Trace_Delay_Slot,Trace_Data_Address[0],Trace_Data_Address[1],Trace_Data_Address[2],Trace_Data_Address[3],Trace_Data_Address[4],Trace_Data_Address[5],Trace_Data_Address[6],Trace_Data_Address[7],Trace_Data_Address[8],Trace_Data_Address[9],Trace_Data_Address[10],Trace_Data_Address[11],Trace_Data_Address[12],Trace_Data_Address[13],Trace_Data_Address[14],Trace_Data_Address[15],Trace_Data_Address[16],Trace_Data_Address[17],Trace_Data_Address[18],Trace_Data_Address[19],Trace_Data_Address[20],Trace_Data_Address[21],Trace_Data_Address[22],Trace_Data_Address[23],Trace_Data_Address[24],Trace_Data_Address[25],Trace_Data_Address[26],Trace_Data_Address[27],Trace_Data_Address[28],Trace_Data_Address[29],Trace_Data_Address[30],Trace_Data_Address[31],Trace_Data_Write_Value[0],Trace_Data_Write_Value[1],Trace_Data_Write_Value[2],Trace_Data_Write_Value[3],Trace_Data_Write_Value[4],Trace_Data_Write_Value[5],Trace_Data_Write_Value[6],Trace_Data_Write_Value[7],Trace_Data_Write_Value[8],Trace_Data_Write_Value[9],Trace_Data_Write_Value[10],Trace_Data_Write_Value[11],Trace_Data_Write_Value[12],Trace_Data_Write_Value[13],Trace_Data_Write_Value[14],Trace_Data_Write_Value[15],Trace_Data_Write_Value[16],Trace_Data_Write_Value[17],Trace_Data_Write_Value[18],Trace_Data_Write_Value[19],Trace_Data_Write_Value[20],Trace_Data_Write_Value[21],Trace_Data_Write_Value[22],Trace_Data_Write_Value[23],Trace_Data_Write_Value[24],Trace_Data_Write_Value[25],Trace_Data_Write_Value[26],Trace_Data_Write_Value[27],Trace_Data_Write_Value[28],Trace_Data_Write_Value[29],Trace_Data_Write_Value[30],Trace_Data_Write_Value[31],Trace_Data_Byte_Enable[0],Trace_Data_Byte_Enable[1],Trace_Data_Byte_Enable[2],Trace_Data_Byte_Enable[3],Trace_Data_Access,Trace_Data_Read,Trace_Data_Write,Trace_DCache_Req,Trace_DCache_Hit,Trace_DCache_Rdy,Trace_DCache_Read,Trace_ICache_Req,Trace_ICache_Hit,Trace_ICache_Rdy,Trace_OF_PipeRun,Trace_EX_PipeRun,Trace_MEM_PipeRun}),
        .DReady(DReady),
        .DWait(DWait),
        .Data_Read(Data_Read),
        .Data_Read_Reg_En(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Data_Read_Reg_En ),
        .Dbg_Capture(Dbg_Capture),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Reg_En(Dbg_Reg_En),
        .Dbg_Shift(Dbg_Shift),
        .Dbg_Stop(Dbg_Stop),
        .Dbg_TDI(Dbg_TDI),
        .Dbg_TDO(Dbg_TDO),
        .Dbg_Trig_Ack_In({Dbg_Trig_Ack_In[0],Dbg_Trig_Ack_In[1]}),
        .Dbg_Trig_Ack_Out({\^Dbg_Trig_Ack_Out [0],\^Dbg_Trig_Ack_Out [1]}),
        .Dbg_Trig_In({\^Dbg_Trig_In [0],\^Dbg_Trig_In [1]}),
        .Dbg_Trig_Out({Dbg_Trig_Out[0],Dbg_Trig_Out[1]}),
        .Dbg_Update(Dbg_Update),
        .Debug_Rst(Debug_Rst),
        .Hibernate(Hibernate),
        .IReady(IReady),
        .Instr(Instr),
        .Interrupt(Interrupt),
        .LOCKSTEP_Master_Out({\^LOCKSTEP_Master_Out [1],\^LOCKSTEP_Master_Out [3],\^LOCKSTEP_Master_Out [4],\^LOCKSTEP_Master_Out [5],\^LOCKSTEP_Master_Out [6],\^LOCKSTEP_Master_Out [7],Dbg_Wakeup,Dbg_Continue,\^LOCKSTEP_Master_Out [13],\^LOCKSTEP_Master_Out [15],\^LOCKSTEP_Master_Out [16],\^LOCKSTEP_Master_Out [17],\^LOCKSTEP_Master_Out [18],\^LOCKSTEP_Master_Out [19],\^LOCKSTEP_Master_Out [20],\^LOCKSTEP_Master_Out [21],\^LOCKSTEP_Master_Out [22],\^LOCKSTEP_Master_Out [23],\^LOCKSTEP_Master_Out [24],\^LOCKSTEP_Master_Out [25],\^LOCKSTEP_Master_Out [26],\^LOCKSTEP_Master_Out [27],\^LOCKSTEP_Master_Out [28],\^LOCKSTEP_Master_Out [29],\^LOCKSTEP_Master_Out [30],\^LOCKSTEP_Master_Out [31],\^LOCKSTEP_Master_Out [32],\^LOCKSTEP_Master_Out [33],\^LOCKSTEP_Master_Out [34],\^LOCKSTEP_Master_Out [35],\^LOCKSTEP_Master_Out [36],\^LOCKSTEP_Master_Out [37],\^LOCKSTEP_Master_Out [38],\^LOCKSTEP_Master_Out [39],\^LOCKSTEP_Master_Out [40],\^LOCKSTEP_Master_Out [41],\^LOCKSTEP_Master_Out [42],\^LOCKSTEP_Master_Out [43],\^LOCKSTEP_Master_Out [44],\^LOCKSTEP_Master_Out [45],\^LOCKSTEP_Master_Out [46]}),
        .M_AXI_DC_ARREADY(M_AXI_DC_ARREADY),
        .M_AXI_DC_AWREADY(M_AXI_DC_AWREADY),
        .M_AXI_DC_BVALID(M_AXI_DC_BVALID),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .M_AXI_DC_RLAST(M_AXI_DC_RLAST),
        .M_AXI_DC_RVALID(M_AXI_DC_RVALID),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .M_AXI_DP_ARREADY(M_AXI_DP_ARREADY),
        .M_AXI_DP_AWREADY(M_AXI_DP_AWREADY),
        .M_AXI_DP_BVALID(M_AXI_DP_BVALID),
        .M_AXI_DP_RDATA(M_AXI_DP_RDATA),
        .M_AXI_DP_RVALID(M_AXI_DP_RVALID),
        .M_AXI_DP_WREADY(M_AXI_DP_WREADY),
        .M_AXI_IC_ARREADY(M_AXI_IC_ARREADY),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA),
        .M_AXI_IC_RLAST(M_AXI_IC_RLAST),
        .M_AXI_IC_RVALID(M_AXI_IC_RVALID),
        .Mb_Reset(Mb_Reset),
        .Pause(Pause),
        .Pause_Ack(Pause_Ack),
        .Reset(Reset),
        .Reset_Mode(Reset_Mode),
        .Scan_En(Scan_En),
        .Scan_Reset(Scan_Reset),
        .Scan_Reset_Sel(Scan_Reset_Sel),
        .\Serial_Dbg_Intf.control_reg_reg[8] (MicroBlaze_Core_I_n_559),
        .Sleep(Sleep),
        .Status_Reg_En(\Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En ),
        .Suspend(Suspend),
        .Wakeup(Wakeup));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_Core
   (D,
    Sleep,
    LOCKSTEP_Master_Out,
    Dbg_Trig_In,
    Dbg_Trig_Ack_Out,
    \Serial_Dbg_Intf.control_reg_reg[8] ,
    Dbg_TDO,
    Hibernate,
    Suspend,
    Pause_Ack,
    Dbg_Clk,
    Dbg_Trig_Ack_In,
    Clk,
    Dbg_Trig_Out,
    Pause,
    Dbg_Update,
    Dbg_Stop,
    Dbg_Capture,
    IReady,
    Reset,
    Mb_Reset,
    Debug_Rst,
    Interrupt,
    Reset_Mode,
    Data_Read_Reg_En,
    Config_Reg_En,
    Dbg_Shift,
    Dbg_Reg_En,
    Status_Reg_En,
    M_AXI_IC_RLAST,
    M_AXI_IC_ARREADY,
    M_AXI_IC_RVALID,
    M_AXI_DC_BVALID,
    M_AXI_DC_AWREADY,
    M_AXI_DC_RLAST,
    M_AXI_DC_ARREADY,
    Scan_En,
    Scan_Reset_Sel,
    Scan_Reset,
    DReady,
    M_AXI_DC_WREADY,
    Instr,
    Dbg_TDI,
    M_AXI_DP_RVALID,
    M_AXI_DP_RDATA,
    Data_Read,
    Wakeup,
    DWait,
    M_AXI_DP_BVALID,
    M_AXI_DP_WREADY,
    M_AXI_DP_AWREADY,
    M_AXI_DP_ARREADY,
    M_AXI_DC_RDATA,
    M_AXI_DC_RVALID,
    M_AXI_IC_RDATA);
  output [512:0]D;
  output Sleep;
  output [40:0]LOCKSTEP_Master_Out;
  output [1:0]Dbg_Trig_In;
  output [1:0]Dbg_Trig_Ack_Out;
  output \Serial_Dbg_Intf.control_reg_reg[8] ;
  output Dbg_TDO;
  output Hibernate;
  output Suspend;
  output Pause_Ack;
  input Dbg_Clk;
  input [1:0]Dbg_Trig_Ack_In;
  input Clk;
  input [1:0]Dbg_Trig_Out;
  input Pause;
  input Dbg_Update;
  input Dbg_Stop;
  input Dbg_Capture;
  input IReady;
  input Reset;
  input Mb_Reset;
  input Debug_Rst;
  input Interrupt;
  input [0:1]Reset_Mode;
  input Data_Read_Reg_En;
  input Config_Reg_En;
  input Dbg_Shift;
  input [0:7]Dbg_Reg_En;
  input Status_Reg_En;
  input M_AXI_IC_RLAST;
  input M_AXI_IC_ARREADY;
  input M_AXI_IC_RVALID;
  input M_AXI_DC_BVALID;
  input M_AXI_DC_AWREADY;
  input M_AXI_DC_RLAST;
  input M_AXI_DC_ARREADY;
  input Scan_En;
  input Scan_Reset_Sel;
  input Scan_Reset;
  input DReady;
  input M_AXI_DC_WREADY;
  input [0:31]Instr;
  input Dbg_TDI;
  input M_AXI_DP_RVALID;
  input [31:0]M_AXI_DP_RDATA;
  input [0:31]Data_Read;
  input [0:1]Wakeup;
  input DWait;
  input M_AXI_DP_BVALID;
  input M_AXI_DP_WREADY;
  input M_AXI_DP_AWREADY;
  input M_AXI_DP_ARREADY;
  input [31:0]M_AXI_DC_RDATA;
  input M_AXI_DC_RVALID;
  input [31:0]M_AXI_IC_RDATA;

  wire Clk;
  wire Config_Reg_En;
  wire [512:0]D;
  wire DReady;
  wire DWait;
  wire [0:31]Data_Read;
  wire Data_Read_Reg_En;
  wire Dbg_Capture;
  wire Dbg_Clk;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_Shift;
  wire Dbg_Stop;
  wire Dbg_TDI;
  wire Dbg_TDO;
  wire [1:0]Dbg_Trig_Ack_In;
  wire [1:0]Dbg_Trig_Ack_Out;
  wire [1:0]Dbg_Trig_In;
  wire [1:0]Dbg_Trig_Out;
  wire Dbg_Update;
  wire Debug_Rst;
  wire \Decode_I/ex_is_swx_instr_s ;
  wire \Decode_I/ex_load_store_instr_s ;
  wire \Decode_I/ex_reservation ;
  wire Hibernate;
  wire IReady;
  wire [0:31]Instr;
  wire Interrupt;
  wire [40:0]LOCKSTEP_Master_Out;
  wire M_AXI_DC_ARREADY;
  wire M_AXI_DC_AWREADY;
  wire M_AXI_DC_BVALID;
  wire [31:0]M_AXI_DC_RDATA;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RVALID;
  wire M_AXI_DC_WREADY;
  wire M_AXI_DP_ARREADY;
  wire M_AXI_DP_AWREADY;
  wire M_AXI_DP_BVALID;
  wire [31:0]M_AXI_DP_RDATA;
  wire M_AXI_DP_RVALID;
  wire M_AXI_DP_WREADY;
  wire M_AXI_IC_ARREADY;
  wire [31:0]M_AXI_IC_RDATA;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RVALID;
  wire Mb_Reset;
  wire Pause;
  wire Pause_Ack;
  wire \Performance.Core_n_555 ;
  wire \Performance.Core_n_560 ;
  wire \Performance.Core_n_564 ;
  wire Reset;
  wire [0:1]Reset_Mode;
  wire SRI;
  wire Scan_En;
  wire Scan_Reset;
  wire Scan_Reset_Sel;
  wire \Serial_Dbg_Intf.control_reg_reg[8] ;
  wire Sleep;
  wire Status_Reg_En;
  wire Suspend;
  wire Synced;
  wire \Using_Debug.Using_ICache.combined_carry_or_I/S ;
  wire \Using_Debug.Using_ICache.debug_combinded_carry_or_I/S ;
  wire \Using_FPGA.Native_i_1_n_0 ;
  wire [0:1]Wakeup;
  wire external_interrupt;
  wire mem_Exception_Taken;
  wire reset_temp__0;
  wire sync_reset;
  wire [0:1]wakeup_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi \Performance.Core 
       (.Clk(Clk),
        .Config_Reg_En(Config_Reg_En),
        .D(D),
        .DReady(DReady),
        .DWait(DWait),
        .Data_Read(Data_Read),
        .Data_Read_Reg_En(Data_Read_Reg_En),
        .Dbg_Capture(Dbg_Capture),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Reg_En(Dbg_Reg_En),
        .Dbg_Shift(Dbg_Shift),
        .Dbg_Stop(Dbg_Stop),
        .Dbg_TDI(Dbg_TDI),
        .Dbg_TDO(Dbg_TDO),
        .Dbg_Trig_Ack_In(Dbg_Trig_Ack_In),
        .Dbg_Trig_Ack_Out(Dbg_Trig_Ack_Out),
        .Dbg_Trig_In(Dbg_Trig_In),
        .Dbg_Trig_Out(Dbg_Trig_Out),
        .Dbg_Update(Dbg_Update),
        .Hibernate(Hibernate),
        .IReady(IReady),
        .Instr(Instr),
        .LOCKSTEP_Master_Out(LOCKSTEP_Master_Out),
        .M_AXI_DC_ARREADY(M_AXI_DC_ARREADY),
        .M_AXI_DC_AWREADY(M_AXI_DC_AWREADY),
        .M_AXI_DC_BVALID(M_AXI_DC_BVALID),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .M_AXI_DC_RLAST(M_AXI_DC_RLAST),
        .M_AXI_DC_RVALID(M_AXI_DC_RVALID),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .M_AXI_DP_ARREADY(M_AXI_DP_ARREADY),
        .M_AXI_DP_AWREADY(M_AXI_DP_AWREADY),
        .M_AXI_DP_BVALID(M_AXI_DP_BVALID),
        .M_AXI_DP_RDATA(M_AXI_DP_RDATA),
        .M_AXI_DP_RVALID(M_AXI_DP_RVALID),
        .M_AXI_DP_WREADY(M_AXI_DP_WREADY),
        .M_AXI_IC_ARREADY(M_AXI_IC_ARREADY),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA),
        .M_AXI_IC_RLAST(M_AXI_IC_RLAST),
        .M_AXI_IC_RVALID(M_AXI_IC_RVALID),
        .Pause(Pause),
        .Pause_Ack(Pause_Ack),
        .\Performance_Debug_Control.dbg_freeze_nohalt_reg (\Performance.Core_n_555 ),
        .Reset_Mode(Reset_Mode),
        .S(\Using_Debug.Using_ICache.combined_carry_or_I/S ),
        .SRI(SRI),
        .S_0(\Using_Debug.Using_ICache.debug_combinded_carry_or_I/S ),
        .Scan_En(Scan_En),
        .Scan_Reset(Scan_Reset),
        .Scan_Reset_Sel(Scan_Reset_Sel),
        .\Serial_Dbg_Intf.control_reg_reg[8] (\Serial_Dbg_Intf.control_reg_reg[8] ),
        .Sleep(Sleep),
        .Status_Reg_En(Status_Reg_En),
        .Suspend(Suspend),
        .\Using_LWX_SWX_instr.ex_reservation_reg (\Performance.Core_n_564 ),
        .ex_is_swx_instr_s(\Decode_I/ex_is_swx_instr_s ),
        .ex_load_store_instr_s(\Decode_I/ex_load_store_instr_s ),
        .ex_reservation(\Decode_I/ex_reservation ),
        .external_interrupt(external_interrupt),
        .mem_Exception_Taken(mem_Exception_Taken),
        .sync_reset(sync_reset),
        .wakeup_i(wakeup_i),
        .wb_exception_i_reg(\Using_FPGA.Native_i_1_n_0 ),
        .wb_gpr_write_i_reg(\Performance.Core_n_560 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit Reset_DFF
       (.Clk(Clk),
        .out(Synced),
        .reset_temp__0(reset_temp__0));
  FDRE #(
    .INIT(1'b1)) 
    \Use_Async_Reset.sync_reset_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Synced),
        .Q(sync_reset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1 \Using_Async_Interrupt.Interrupt_DFF 
       (.Clk(Clk),
        .Interrupt(Interrupt),
        .external_interrupt(external_interrupt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0 \Using_Async_Wakeup_0.Wakeup_DFF 
       (.Clk(Clk),
        .SR(sync_reset),
        .Wakeup(Wakeup[0]),
        .out(wakeup_i[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1 \Using_Async_Wakeup_1.Wakeup_DFF 
       (.Clk(Clk),
        .SR(sync_reset),
        .Wakeup(Wakeup[1]),
        .out(wakeup_i[1]));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \Using_FPGA.Native_i_1 
       (.I0(\Performance.Core_n_560 ),
        .I1(D[85]),
        .I2(D[83]),
        .I3(D[84]),
        .I4(\Performance.Core_n_555 ),
        .O(\Using_FPGA.Native_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF2FF)) 
    \Using_FPGA.Native_i_1__0 
       (.I0(\Decode_I/ex_is_swx_instr_s ),
        .I1(\Decode_I/ex_reservation ),
        .I2(\Performance.Core_n_564 ),
        .I3(\Decode_I/ex_load_store_instr_s ),
        .I4(mem_Exception_Taken),
        .I5(\Performance.Core_n_560 ),
        .O(SRI));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__1 
       (.I0(IReady),
        .O(\Using_Debug.Using_ICache.combined_carry_or_I/S ));
  LUT1 #(
    .INIT(2'h1)) 
    \Using_FPGA.Native_i_1__2 
       (.I0(LOCKSTEP_Master_Out[38]),
        .O(\Using_Debug.Using_ICache.debug_combinded_carry_or_I/S ));
  LUT3 #(
    .INIT(8'hFE)) 
    reset_temp
       (.I0(Reset),
        .I1(Mb_Reset),
        .I2(Debug_Rst),
        .O(reset_temp__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MicroBlaze_GTi
   (D,
    Sleep,
    LOCKSTEP_Master_Out,
    \Performance_Debug_Control.dbg_freeze_nohalt_reg ,
    Dbg_Trig_In,
    Dbg_Trig_Ack_Out,
    wb_gpr_write_i_reg,
    \Serial_Dbg_Intf.control_reg_reg[8] ,
    Dbg_TDO,
    mem_Exception_Taken,
    \Using_LWX_SWX_instr.ex_reservation_reg ,
    ex_load_store_instr_s,
    ex_is_swx_instr_s,
    Hibernate,
    Suspend,
    Pause_Ack,
    ex_reservation,
    SRI,
    S,
    wb_exception_i_reg,
    S_0,
    Dbg_Clk,
    sync_reset,
    Dbg_Trig_Ack_In,
    Clk,
    Dbg_Trig_Out,
    Pause,
    Dbg_Update,
    Dbg_Stop,
    Dbg_Capture,
    Reset_Mode,
    Data_Read_Reg_En,
    Config_Reg_En,
    Dbg_Shift,
    Dbg_Reg_En,
    Status_Reg_En,
    wakeup_i,
    M_AXI_IC_RLAST,
    M_AXI_IC_ARREADY,
    M_AXI_IC_RVALID,
    M_AXI_DC_BVALID,
    M_AXI_DC_AWREADY,
    M_AXI_DC_RLAST,
    M_AXI_DC_ARREADY,
    Scan_En,
    Scan_Reset_Sel,
    Scan_Reset,
    DReady,
    M_AXI_DC_WREADY,
    IReady,
    Instr,
    Dbg_TDI,
    M_AXI_DP_RVALID,
    M_AXI_DP_RDATA,
    Data_Read,
    DWait,
    M_AXI_DP_BVALID,
    M_AXI_DP_WREADY,
    M_AXI_DP_AWREADY,
    M_AXI_DP_ARREADY,
    external_interrupt,
    M_AXI_DC_RDATA,
    M_AXI_DC_RVALID,
    M_AXI_IC_RDATA);
  output [512:0]D;
  output Sleep;
  output [40:0]LOCKSTEP_Master_Out;
  output \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  output [1:0]Dbg_Trig_In;
  output [1:0]Dbg_Trig_Ack_Out;
  output wb_gpr_write_i_reg;
  output \Serial_Dbg_Intf.control_reg_reg[8] ;
  output Dbg_TDO;
  output mem_Exception_Taken;
  output \Using_LWX_SWX_instr.ex_reservation_reg ;
  output ex_load_store_instr_s;
  output ex_is_swx_instr_s;
  output Hibernate;
  output Suspend;
  output Pause_Ack;
  output ex_reservation;
  input SRI;
  input S;
  input wb_exception_i_reg;
  input S_0;
  input Dbg_Clk;
  input sync_reset;
  input [1:0]Dbg_Trig_Ack_In;
  input Clk;
  input [1:0]Dbg_Trig_Out;
  input Pause;
  input Dbg_Update;
  input Dbg_Stop;
  input Dbg_Capture;
  input [0:1]Reset_Mode;
  input Data_Read_Reg_En;
  input Config_Reg_En;
  input Dbg_Shift;
  input [0:7]Dbg_Reg_En;
  input Status_Reg_En;
  input [0:1]wakeup_i;
  input M_AXI_IC_RLAST;
  input M_AXI_IC_ARREADY;
  input M_AXI_IC_RVALID;
  input M_AXI_DC_BVALID;
  input M_AXI_DC_AWREADY;
  input M_AXI_DC_RLAST;
  input M_AXI_DC_ARREADY;
  input Scan_En;
  input Scan_Reset_Sel;
  input Scan_Reset;
  input DReady;
  input M_AXI_DC_WREADY;
  input IReady;
  input [0:31]Instr;
  input Dbg_TDI;
  input M_AXI_DP_RVALID;
  input [31:0]M_AXI_DP_RDATA;
  input [0:31]Data_Read;
  input DWait;
  input M_AXI_DP_BVALID;
  input M_AXI_DP_WREADY;
  input M_AXI_DP_AWREADY;
  input M_AXI_DP_ARREADY;
  input external_interrupt;
  input [31:0]M_AXI_DC_RDATA;
  input M_AXI_DC_RVALID;
  input [31:0]M_AXI_IC_RDATA;

  wire [0:10]ADDRA;
  wire A__0;
  wire \Byte_Doublet_Handle_gti_I/mem_reverse_byteorder ;
  wire \Byte_Doublet_Handle_gti_I/p_0_in ;
  wire [0:0]\Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel ;
  wire [0:1]\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel ;
  wire \Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel ;
  wire Clk;
  wire Config_Reg_En;
  wire [512:0]D;
  wire [4:4]DATA_INB;
  wire DReady;
  wire DWait;
  wire Data_Flow_I_n_216;
  wire Data_Flow_I_n_217;
  wire Data_Flow_I_n_218;
  wire Data_Flow_I_n_219;
  wire Data_Flow_I_n_220;
  wire Data_Flow_I_n_221;
  wire Data_Flow_I_n_222;
  wire Data_Flow_I_n_223;
  wire Data_Flow_I_n_224;
  wire Data_Flow_I_n_225;
  wire Data_Flow_I_n_226;
  wire Data_Flow_I_n_227;
  wire Data_Flow_I_n_228;
  wire Data_Flow_I_n_229;
  wire Data_Flow_I_n_230;
  wire Data_Flow_I_n_231;
  wire Data_Flow_I_n_232;
  wire Data_Flow_I_n_233;
  wire Data_Flow_I_n_234;
  wire Data_Flow_I_n_235;
  wire Data_Flow_I_n_236;
  wire Data_Flow_I_n_237;
  wire Data_Flow_I_n_238;
  wire Data_Flow_I_n_239;
  wire Data_Flow_I_n_240;
  wire Data_Flow_I_n_241;
  wire Data_Flow_I_n_242;
  wire Data_Flow_I_n_243;
  wire Data_Flow_I_n_244;
  wire Data_Flow_I_n_245;
  wire Data_Flow_I_n_246;
  wire Data_Flow_I_n_247;
  wire Data_Flow_I_n_248;
  wire Data_Flow_I_n_249;
  wire Data_Flow_I_n_250;
  wire Data_Flow_I_n_251;
  wire Data_Flow_I_n_252;
  wire Data_Flow_I_n_253;
  wire Data_Flow_I_n_254;
  wire Data_Flow_I_n_255;
  wire Data_Flow_I_n_256;
  wire Data_Flow_I_n_257;
  wire Data_Flow_I_n_258;
  wire Data_Flow_I_n_259;
  wire Data_Flow_I_n_260;
  wire Data_Flow_I_n_261;
  wire Data_Flow_I_n_262;
  wire Data_Flow_I_n_263;
  wire Data_Flow_I_n_280;
  wire Data_Flow_I_n_33;
  wire Data_Flow_I_n_63;
  wire Data_Flow_I_n_64;
  wire Data_Flow_I_n_65;
  wire Data_Flow_I_n_66;
  wire Data_Flow_I_n_67;
  wire Data_Flow_I_n_69;
  wire Data_Flow_I_n_70;
  wire Data_Flow_I_n_73;
  wire Data_Flow_I_n_74;
  wire \Data_Flow_Logic_I/R ;
  wire \Data_Flow_Logic_I/WB_MEM_Result0 ;
  wire [0:31]Data_Read;
  wire Data_Read_Reg_En;
  wire Dbg_Capture;
  wire Dbg_Clk;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_Shift;
  wire Dbg_Stop;
  wire Dbg_TDI;
  wire Dbg_TDO;
  wire [1:0]Dbg_Trig_Ack_In;
  wire [1:0]Dbg_Trig_Ack_Out;
  wire [1:0]Dbg_Trig_In;
  wire [1:0]Dbg_Trig_Out;
  wire Dbg_Update;
  wire Decode_I_n_267;
  wire Decode_I_n_268;
  wire Decode_I_n_269;
  wire Decode_I_n_270;
  wire Decode_I_n_271;
  wire Decode_I_n_272;
  wire Decode_I_n_273;
  wire Decode_I_n_274;
  wire Decode_I_n_275;
  wire Decode_I_n_276;
  wire Decode_I_n_277;
  wire Decode_I_n_278;
  wire Decode_I_n_279;
  wire Decode_I_n_280;
  wire Decode_I_n_281;
  wire Decode_I_n_282;
  wire Decode_I_n_283;
  wire Decode_I_n_286;
  wire Decode_I_n_290;
  wire Decode_I_n_291;
  wire Decode_I_n_292;
  wire Decode_I_n_293;
  wire Decode_I_n_294;
  wire Decode_I_n_295;
  wire Decode_I_n_296;
  wire Decode_I_n_297;
  wire Decode_I_n_298;
  wire Decode_I_n_299;
  wire Decode_I_n_300;
  wire Decode_I_n_301;
  wire Decode_I_n_302;
  wire Decode_I_n_303;
  wire Decode_I_n_304;
  wire Decode_I_n_305;
  wire Decode_I_n_306;
  wire Decode_I_n_307;
  wire Decode_I_n_308;
  wire Decode_I_n_309;
  wire Decode_I_n_310;
  wire Decode_I_n_311;
  wire Decode_I_n_312;
  wire Decode_I_n_313;
  wire Decode_I_n_314;
  wire Decode_I_n_315;
  wire Decode_I_n_316;
  wire Decode_I_n_317;
  wire Decode_I_n_318;
  wire Decode_I_n_321;
  wire Decode_I_n_322;
  wire Decode_I_n_323;
  wire Decode_I_n_324;
  wire Decode_I_n_437;
  wire Decode_I_n_438;
  wire Decode_I_n_439;
  wire Decode_I_n_440;
  wire Decode_I_n_441;
  wire Decode_I_n_442;
  wire Decode_I_n_443;
  wire Decode_I_n_444;
  wire Decode_I_n_445;
  wire Decode_I_n_446;
  wire Decode_I_n_447;
  wire Decode_I_n_448;
  wire Decode_I_n_449;
  wire Decode_I_n_450;
  wire Decode_I_n_451;
  wire Decode_I_n_452;
  wire Decode_I_n_453;
  wire Decode_I_n_454;
  wire Decode_I_n_455;
  wire Decode_I_n_456;
  wire Decode_I_n_457;
  wire Decode_I_n_458;
  wire Decode_I_n_459;
  wire Decode_I_n_460;
  wire Decode_I_n_461;
  wire Decode_I_n_462;
  wire Decode_I_n_463;
  wire Decode_I_n_464;
  wire Decode_I_n_465;
  wire Decode_I_n_466;
  wire Decode_I_n_467;
  wire Decode_I_n_468;
  wire Decode_I_n_469;
  wire Decode_I_n_470;
  wire Decode_I_n_471;
  wire Decode_I_n_472;
  wire Decode_I_n_474;
  wire Decode_I_n_475;
  wire Decode_I_n_476;
  wire Decode_I_n_477;
  wire Decode_I_n_478;
  wire Decode_I_n_479;
  wire Decode_I_n_481;
  wire Decode_I_n_482;
  wire Decode_I_n_485;
  wire Decode_I_n_486;
  wire Decode_I_n_487;
  wire Decode_I_n_490;
  wire Decode_I_n_491;
  wire Decode_I_n_492;
  wire Decode_I_n_493;
  wire Decode_I_n_494;
  wire Decode_I_n_495;
  wire Decode_I_n_496;
  wire Decode_I_n_497;
  wire Decode_I_n_498;
  wire Decode_I_n_499;
  wire Decode_I_n_500;
  wire Decode_I_n_501;
  wire Decode_I_n_502;
  wire Decode_I_n_503;
  wire Decode_I_n_504;
  wire Decode_I_n_505;
  wire Decode_I_n_506;
  wire Decode_I_n_507;
  wire Decode_I_n_519;
  wire Decode_I_n_520;
  wire Decode_I_n_521;
  wire Decode_I_n_522;
  wire ENB1_out;
  wire EX_ALU_Sel_Logic;
  wire EX_Enable_ALU;
  wire [0:31]EX_Fwd;
  wire Hibernate;
  wire IReady;
  wire [0:31]Instr;
  wire [40:0]LOCKSTEP_Master_Out;
  wire MEM_DCache_Drop_request;
  wire [0:30]MEM_Fwd;
  wire [0:31]MEM_PC;
  wire MEM_WB_Sel_Mem_PC;
  wire M_AXI_DC_ARREADY;
  wire M_AXI_DC_AWREADY;
  wire M_AXI_DC_BVALID;
  wire [31:0]M_AXI_DC_RDATA;
  wire M_AXI_DC_RLAST;
  wire M_AXI_DC_RVALID;
  wire M_AXI_DC_WREADY;
  wire M_AXI_DP_ARREADY;
  wire M_AXI_DP_AWREADY;
  wire M_AXI_DP_BVALID;
  wire [31:0]M_AXI_DP_RDATA;
  wire M_AXI_DP_RVALID;
  wire M_AXI_DP_WREADY;
  wire M_AXI_IC_ARREADY;
  wire [31:0]M_AXI_IC_RDATA;
  wire M_AXI_IC_RLAST;
  wire M_AXI_IC_RVALID;
  wire \Operand_Select_I/I0 ;
  wire \Operand_Select_I/I1 ;
  wire [0:15]\Operand_Select_I/imm_reg ;
  wire [0:31]\Operand_Select_I/of_op2 ;
  wire [0:31]\Operand_Select_I/of_op3 ;
  wire Pause;
  wire Pause_Ack;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  wire \PreFetch_Buffer_I1/I041_out ;
  wire \PreFetch_Buffer_I1/I1127_out ;
  wire \PreFetch_Buffer_I1/I1131_out ;
  wire \PreFetch_Buffer_I1/I1135_out ;
  wire \PreFetch_Buffer_I1/I1139_out ;
  wire \PreFetch_Buffer_I1/I1143_out ;
  wire \PreFetch_Buffer_I1/I1147_out ;
  wire \PreFetch_Buffer_I1/I1151_out ;
  wire \PreFetch_Buffer_I1/I1159_out ;
  wire \PreFetch_Buffer_I1/I139_out ;
  wire \PreFetch_Buffer_I1/I143_out ;
  wire \PreFetch_Buffer_I1/I147_out ;
  wire \PreFetch_Buffer_I1/I151_out ;
  wire \PreFetch_Buffer_I1/I155_out ;
  wire \PreFetch_Buffer_I1/I159_out ;
  wire \PreFetch_Buffer_I1/I163_out ;
  wire \PreFetch_Buffer_I1/I167_out ;
  wire \PreFetch_Buffer_I1/I171_out ;
  wire \PreFetch_Buffer_I1/I175_out ;
  wire \PreFetch_Buffer_I1/I179_out ;
  wire \PreFetch_Buffer_I1/I183_out ;
  wire [0:0]\PreFetch_Buffer_I1/if_predecode ;
  wire \PreFetch_Buffer_I1/p_1_in104_in ;
  wire \PreFetch_Buffer_I1/p_1_in159_in ;
  wire \PreFetch_Buffer_I1/p_1_in164_in ;
  wire \PreFetch_Buffer_I1/p_1_in169_in ;
  wire \PreFetch_Buffer_I1/p_1_in174_in ;
  wire \PreFetch_Buffer_I1/p_1_in179_in ;
  wire \PreFetch_Buffer_I1/p_1_in184_in ;
  wire \PreFetch_Buffer_I1/p_1_in189_in ;
  wire \PreFetch_Buffer_I1/p_1_in199_in ;
  wire \PreFetch_Buffer_I1/p_1_in49_in ;
  wire \PreFetch_Buffer_I1/p_1_in54_in ;
  wire \PreFetch_Buffer_I1/p_1_in59_in ;
  wire \PreFetch_Buffer_I1/p_1_in64_in ;
  wire \PreFetch_Buffer_I1/p_1_in69_in ;
  wire \PreFetch_Buffer_I1/p_1_in74_in ;
  wire \PreFetch_Buffer_I1/p_1_in79_in ;
  wire \PreFetch_Buffer_I1/p_1_in84_in ;
  wire \PreFetch_Buffer_I1/p_1_in89_in ;
  wire \PreFetch_Buffer_I1/p_1_in94_in ;
  wire \PreFetch_Buffer_I1/p_1_in99_in ;
  wire [0:1]Reset_Mode;
  wire S;
  wire SRI;
  wire S_0;
  wire Scan_En;
  wire Scan_Reset;
  wire Scan_Reset_Sel;
  wire \Serial_Dbg_Intf.control_reg_reg[8] ;
  wire \Shift_Logic_Module_I/I4 ;
  wire Sleep;
  wire Sleep_Decode;
  wire Sleep_Out;
  wire Status_Reg_En;
  wire Suspend;
  wire \Use_DBUS.DAXI_Interface_I1_n_10 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_11 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_12 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_13 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_14 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_15 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_16 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_17 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_18 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_19 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_20 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_21 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_22 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_23 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_56 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_57 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_58 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_59 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_6 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_60 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_61 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_62 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_63 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_64 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_65 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_66 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_67 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_68 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_69 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_7 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_70 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_8 ;
  wire \Use_DBUS.DAXI_Interface_I1_n_9 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_39 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_40 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_41 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_42 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_49 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_51 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_54 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_55 ;
  wire \Use_Debug_Logic.Master_Core.Debug_Perf_n_57 ;
  wire \Using_ICache.ICache_I1_n_41 ;
  wire \Using_ICache.ICache_I1_n_43 ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg ;
  wire Write_Resp_Received;
  wire active_access;
  wire [2:13]comp1_miss_A;
  wire dbg_clean_stop;
  wire dbg_stop_i;
  wire dcache_data_strobe_sel1331_in;
  wire delay_update_idle;
  wire ex_Exception_Taken;
  wire ex_Interrupt_i;
  wire [24:24]ex_MSR;
  wire ex_MTS_MSR;
  wire ex_Take_Intr_or_Exc;
  wire ex_alu_carry;
  wire [0:1]ex_alu_op;
  wire [30:31]ex_alu_result;
  wire ex_byte_access;
  wire ex_cmp_op;
  wire ex_databus_access;
  wire ex_doublet_access;
  wire ex_exception_no_load_store_mask;
  wire ex_is_swx_instr_s;
  wire ex_load_store_instr_s;
  wire ex_move_to_MSR_instr;
  wire ex_op1_cmp_equal;
  wire ex_op1_cmp_equal_n;
  wire [0:31]ex_op1_i;
  wire ex_op1_neg;
  wire ex_op1_zero;
  wire [0:31]ex_op3;
  wire ex_reservation;
  wire ex_reverse_mem_access;
  wire [0:1]ex_sext_op;
  wire ex_swap_byte_instr;
  wire ex_unsigned_op;
  wire ex_use_carry;
  wire ex_valid;
  wire \exception_registers_I1/I1 ;
  wire external_interrupt;
  wire [0:31]gpr_op1;
  wire [0:31]gpr_op2;
  wire [0:31]gpr_op3;
  wire [0:31]iCACHE_Data_words;
  wire [0:31]ib_data;
  wire ib_ready;
  wire icache_data_strobe;
  wire icache_idle;
  wire if_fetch_in_progress;
  wire if_ready;
  wire [3:4]if_sel_input;
  wire incoming_data_valid;
  wire instr_mux_I_n_32;
  wire instr_mux_I_n_33;
  wire instr_mux_I_n_34;
  wire instr_mux_I_n_35;
  wire instr_mux_I_n_36;
  wire instr_mux_I_n_37;
  wire instr_mux_I_n_38;
  wire instr_mux_I_n_39;
  wire instr_mux_I_n_40;
  wire instr_mux_I_n_41;
  wire instr_mux_I_n_42;
  wire instr_mux_I_n_43;
  wire instr_mux_I_n_44;
  wire instr_mux_I_n_45;
  wire instr_mux_I_n_46;
  wire instr_mux_I_n_47;
  wire instr_mux_I_n_48;
  wire instr_mux_I_n_49;
  wire instr_mux_I_n_50;
  wire iside_data_strobe_combined;
  wire iside_data_strobe_combined2;
  wire [28:29]last_Valid_Instr_Addr;
  wire [0:27]last_Valid_Instr_Addr__0;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mem_Exception_Taken;
  wire mem_Write_DCache;
  wire mem_byte_access;
  wire mem_databus_access;
  wire mem_databus_read;
  wire mem_databus_ready;
  wire mem_dcache_data_strobe;
  wire mem_doublet_access;
  wire [1:31]mem_ex_result;
  wire mem_sel_msr;
  wire \mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg ;
  wire \mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg ;
  wire \mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg ;
  wire \mem_tag_hit_comparator/S ;
  wire \mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg ;
  wire \mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg ;
  wire \mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg ;
  wire mem_valid_req0;
  wire mem_write_req;
  wire [30:30]\msr_reg_i/wb_MSR_cmb ;
  wire new_request;
  wire [13:13]new_tag_bits;
  wire [28:30]of_MSR;
  wire of_brki_0x18;
  wire [0:4]of_gpr_op1_rd_addr;
  wire [0:4]of_gpr_op2_rd_addr;
  wire [0:4]of_gpr_op3_rd_addr;
  wire [5:15]of_imm_data;
  wire of_op1_sel_spr;
  wire of_pause;
  wire [0:31]of_pc;
  wire [0:0]of_predecode;
  wire [10:0]p_1_in0;
  wire p_1_out;
  wire p_26_in;
  wire p_44_out;
  wire p_4_out;
  wire [8:31]swap_result;
  wire [0:7]swap_result_reg;
  wire sync_reset;
  wire valid_Req;
  wire [0:1]wakeup_i;
  wire wb_Halted;
  wire wb_MSR_Clear_IE;
  wire wb_byte_access;
  wire [0:31]wb_databus_read_data;
  wire [0:31]wb_dcache_valid_read_data;
  wire wb_dext_Data_Strobe;
  wire [0:31]wb_dext_read_data;
  wire [0:31]wb_dlmb_valid_read_data;
  wire [0:15]wb_excep_return_addr;
  wire wb_exception_i_reg;
  wire wb_gpr_wr_dbg;
  wire wb_gpr_write_i_reg;
  wire [0:15]wb_mem_result;
  wire wb_pc_valid;
  wire wb_piperun;
  wire wb_read_imm_reg;
  wire wb_read_imm_reg_1;
  wire [0:31]xx_data;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Data_Flow_gti Data_Flow_I
       (.ADDRD(D[128:124]),
        .Clk(Clk),
        .D({\Operand_Select_I/I0 ,Decode_I_n_437,Decode_I_n_438,Decode_I_n_439,Decode_I_n_440,Decode_I_n_441,Decode_I_n_442,Decode_I_n_443,Decode_I_n_444,Decode_I_n_445,Decode_I_n_446,Decode_I_n_447,Decode_I_n_448,Decode_I_n_449,Decode_I_n_450,Decode_I_n_451,Decode_I_n_452,Decode_I_n_453,Decode_I_n_454,Decode_I_n_455,Decode_I_n_456,Decode_I_n_457,Decode_I_n_458,Decode_I_n_459,Decode_I_n_460,Decode_I_n_461,Decode_I_n_462,Decode_I_n_463,Decode_I_n_464,Decode_I_n_465,Decode_I_n_466,Decode_I_n_467}),
        .DATA_INB({Data_Flow_I_n_232,Data_Flow_I_n_233,Data_Flow_I_n_234,Data_Flow_I_n_235,Data_Flow_I_n_236,Data_Flow_I_n_237,Data_Flow_I_n_238,Data_Flow_I_n_239,Data_Flow_I_n_240,Data_Flow_I_n_241,Data_Flow_I_n_242,Data_Flow_I_n_243,Data_Flow_I_n_244,Data_Flow_I_n_245,Data_Flow_I_n_246,Data_Flow_I_n_247,Data_Flow_I_n_248,Data_Flow_I_n_249,Data_Flow_I_n_250,Data_Flow_I_n_251,Data_Flow_I_n_252,Data_Flow_I_n_253,Data_Flow_I_n_254,Data_Flow_I_n_255,Data_Flow_I_n_256,Data_Flow_I_n_257,Data_Flow_I_n_258,Data_Flow_I_n_259,Data_Flow_I_n_260,Data_Flow_I_n_261,Data_Flow_I_n_262,Data_Flow_I_n_263}),
        .DI(D[130]),
        .\Data_Addr[0] ({D[477:446],D[410:407],D[373:338],D[161],D[123:119],D[102:87]}),
        .E(Decode_I_n_318),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .EX_Byte_Access(ex_byte_access),
        .EX_CMP_Op(ex_cmp_op),
        .EX_Doublet_Access(ex_doublet_access),
        .EX_Enable_ALU(EX_Enable_ALU),
        .EX_Fwd(EX_Fwd),
        .EX_Op1_CMP_Equal(ex_op1_cmp_equal),
        .EX_Op1_CMP_Equal_n(ex_op1_cmp_equal_n),
        .EX_Op1_Zero(ex_op1_zero),
        .\EX_Op2_reg[0] ({\Operand_Select_I/imm_reg [0],\Operand_Select_I/imm_reg [1],\Operand_Select_I/imm_reg [2],\Operand_Select_I/imm_reg [3],\Operand_Select_I/imm_reg [4],\Operand_Select_I/imm_reg [5],\Operand_Select_I/imm_reg [6],\Operand_Select_I/imm_reg [7],\Operand_Select_I/imm_reg [8],\Operand_Select_I/imm_reg [9],\Operand_Select_I/imm_reg [10],\Operand_Select_I/imm_reg [11],\Operand_Select_I/imm_reg [12],\Operand_Select_I/imm_reg [13],\Operand_Select_I/imm_reg [14],\Operand_Select_I/imm_reg [15]}),
        .EX_PipeRun(D[1]),
        .EX_Reverse_Mem_Access(ex_reverse_mem_access),
        .EX_SWAP_BYTE_Instr(ex_swap_byte_instr),
        .\EX_Sext_Op_reg[0] ({ex_sext_op[0],ex_sext_op[1]}),
        .EX_Unsigned_Op(ex_unsigned_op),
        .EX_Use_Carry(ex_use_carry),
        .GPR_Op1(gpr_op1),
        .GPR_Op2(gpr_op2),
        .GPR_Op3(gpr_op3),
        .I1(\Operand_Select_I/I1 ),
        .I1_0(\exception_registers_I1/I1 ),
        .LO(ex_alu_carry),
        .\LOCKSTEP_Out_reg[2915] (D[160]),
        .\LOCKSTEP_Out_reg[2916] (D[159]),
        .\LOCKSTEP_Out_reg[2917] (D[158]),
        .\LOCKSTEP_Out_reg[2918] (D[157]),
        .\LOCKSTEP_Out_reg[2919] (D[156]),
        .\LOCKSTEP_Out_reg[2920] (D[155]),
        .\LOCKSTEP_Out_reg[2921] (D[154]),
        .\LOCKSTEP_Out_reg[2922] (D[153]),
        .\LOCKSTEP_Out_reg[2923] (D[152]),
        .\LOCKSTEP_Out_reg[2924] (D[151]),
        .\LOCKSTEP_Out_reg[2925] (D[150]),
        .\LOCKSTEP_Out_reg[2926] (D[149]),
        .\LOCKSTEP_Out_reg[2927] (D[148]),
        .\LOCKSTEP_Out_reg[2928] (D[147]),
        .\LOCKSTEP_Out_reg[2929] (D[146]),
        .\LOCKSTEP_Out_reg[2930] (D[145]),
        .\LOCKSTEP_Out_reg[2931] (D[144]),
        .\LOCKSTEP_Out_reg[2932] (D[143]),
        .\LOCKSTEP_Out_reg[2933] (D[142]),
        .\LOCKSTEP_Out_reg[2934] (D[141]),
        .\LOCKSTEP_Out_reg[2935] (D[140]),
        .\LOCKSTEP_Out_reg[2936] (D[139]),
        .\LOCKSTEP_Out_reg[2937] (D[138]),
        .\LOCKSTEP_Out_reg[2938] (D[137]),
        .\LOCKSTEP_Out_reg[2939] (D[136]),
        .\LOCKSTEP_Out_reg[2940] (D[135]),
        .\LOCKSTEP_Out_reg[2941] (D[134]),
        .\LOCKSTEP_Out_reg[2942] (D[133]),
        .\LOCKSTEP_Out_reg[2943] (D[132]),
        .\LOCKSTEP_Out_reg[2944] (D[131]),
        .\LOCKSTEP_Out_reg[3007] ({wb_excep_return_addr[0],wb_excep_return_addr[1],wb_excep_return_addr[2],wb_excep_return_addr[3],wb_excep_return_addr[4],wb_excep_return_addr[5],wb_excep_return_addr[6],wb_excep_return_addr[7],wb_excep_return_addr[8],wb_excep_return_addr[9],wb_excep_return_addr[10],wb_excep_return_addr[11],wb_excep_return_addr[12],wb_excep_return_addr[13],wb_excep_return_addr[14],wb_excep_return_addr[15]}),
        .\LOCKSTEP_Out_reg[3007]_0 ({wb_mem_result[0],wb_mem_result[1],wb_mem_result[2],wb_mem_result[3],wb_mem_result[4],wb_mem_result[5],wb_mem_result[6],wb_mem_result[7],wb_mem_result[8],wb_mem_result[9],wb_mem_result[10],wb_mem_result[11],wb_mem_result[12],wb_mem_result[13],wb_mem_result[14],wb_mem_result[15]}),
        .\LOCKSTEP_Out_reg[3031] ({\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel [0],\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel [1]}),
        .\MEM_DataBus_Addr_reg[30] ({ex_alu_result[30],ex_alu_result[31]}),
        .\MEM_DataBus_Write_Data_reg[24] ({ex_op3[0],ex_op3[1],ex_op3[2],ex_op3[3],ex_op3[4],ex_op3[5],ex_op3[6],ex_op3[7],ex_op3[8],ex_op3[9],ex_op3[10],ex_op3[11],ex_op3[12],ex_op3[13],ex_op3[14],ex_op3[15],ex_op3[16],ex_op3[17],ex_op3[18],ex_op3[19],ex_op3[20],ex_op3[21],ex_op3[22],ex_op3[23],ex_op3[24],ex_op3[25],ex_op3[26],ex_op3[27],ex_op3[28],ex_op3[29],ex_op3[30],ex_op3[31]}),
        .MEM_Fwd({MEM_Fwd[0],MEM_Fwd[24],MEM_Fwd[26],MEM_Fwd[28],MEM_Fwd[29],MEM_Fwd[30]}),
        .MEM_PipeRun(D[0]),
        .MEM_Sel_MSR(mem_sel_msr),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .OF_GPR_Op1_Rd_Addr(of_gpr_op1_rd_addr),
        .OF_GPR_Op2_Rd_Addr(of_gpr_op2_rd_addr),
        .OF_GPR_Op3_Rd_Addr(of_gpr_op3_rd_addr),
        .OF_Imm_Data({of_imm_data[5],of_imm_data[6],of_imm_data[7],of_imm_data[8],of_imm_data[9],of_imm_data[10],of_imm_data[11],of_imm_data[12],of_imm_data[13],of_imm_data[14],of_imm_data[15]}),
        .OF_PipeRun(D[2]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Use_Debug_Logic.Master_Core.Debug_Perf_n_40 ),
        .Q({ex_alu_op[0],ex_alu_op[1]}),
        .R(\Data_Flow_Logic_I/R ),
        .SR(\Data_Flow_Logic_I/WB_MEM_Result0 ),
        .\Using_FPGA.Native ({ex_op1_i[0],ex_op1_i[1],ex_op1_i[2],ex_op1_i[3],ex_op1_i[4],ex_op1_i[5],ex_op1_i[6],ex_op1_i[7],ex_op1_i[8],ex_op1_i[9],ex_op1_i[10],ex_op1_i[11],ex_op1_i[12],ex_op1_i[13],ex_op1_i[14],ex_op1_i[15],ex_op1_i[16],ex_op1_i[17],ex_op1_i[18],ex_op1_i[19],ex_op1_i[20],ex_op1_i[21],ex_op1_i[22],ex_op1_i[23],ex_op1_i[24],ex_op1_i[25],ex_op1_i[26],ex_op1_i[27],ex_op1_i[28],ex_op1_i[29],ex_op1_i[30],ex_op1_i[31]}),
        .\Using_FPGA.Native_0 (Data_Flow_I_n_33),
        .\Using_FPGA.Native_1 (Data_Flow_I_n_69),
        .\Using_FPGA.Native_10 (Decode_I_n_314),
        .\Using_FPGA.Native_11 (Decode_I_n_313),
        .\Using_FPGA.Native_12 (Decode_I_n_312),
        .\Using_FPGA.Native_13 (Decode_I_n_311),
        .\Using_FPGA.Native_14 (Decode_I_n_310),
        .\Using_FPGA.Native_15 (Decode_I_n_309),
        .\Using_FPGA.Native_16 (Decode_I_n_308),
        .\Using_FPGA.Native_17 (Decode_I_n_307),
        .\Using_FPGA.Native_18 (Decode_I_n_306),
        .\Using_FPGA.Native_19 (Decode_I_n_305),
        .\Using_FPGA.Native_2 (Data_Flow_I_n_70),
        .\Using_FPGA.Native_20 (Decode_I_n_304),
        .\Using_FPGA.Native_21 (Decode_I_n_303),
        .\Using_FPGA.Native_22 (Decode_I_n_302),
        .\Using_FPGA.Native_23 (Decode_I_n_301),
        .\Using_FPGA.Native_24 (Decode_I_n_300),
        .\Using_FPGA.Native_25 (Decode_I_n_299),
        .\Using_FPGA.Native_26 (Decode_I_n_298),
        .\Using_FPGA.Native_27 (Decode_I_n_297),
        .\Using_FPGA.Native_28 (Decode_I_n_296),
        .\Using_FPGA.Native_29 (Decode_I_n_295),
        .\Using_FPGA.Native_3 (Data_Flow_I_n_73),
        .\Using_FPGA.Native_30 (Decode_I_n_472),
        .\Using_FPGA.Native_31 (Decode_I_n_294),
        .\Using_FPGA.Native_32 (Decode_I_n_471),
        .\Using_FPGA.Native_33 (Decode_I_n_293),
        .\Using_FPGA.Native_34 (Decode_I_n_470),
        .\Using_FPGA.Native_35 (Decode_I_n_469),
        .\Using_FPGA.Native_36 (Decode_I_n_468),
        .\Using_FPGA.Native_37 (Decode_I_n_292),
        .\Using_FPGA.Native_38 (Decode_I_n_478),
        .\Using_FPGA.Native_39 (Decode_I_n_477),
        .\Using_FPGA.Native_4 (Data_Flow_I_n_74),
        .\Using_FPGA.Native_40 (Decode_I_n_476),
        .\Using_FPGA.Native_41 (Decode_I_n_475),
        .\Using_FPGA.Native_42 (Decode_I_n_474),
        .\Using_FPGA.Native_43 (Decode_I_n_481),
        .\Using_FPGA.Native_44 (Decode_I_n_479),
        .\Using_FPGA.Native_45 (Decode_I_n_482),
        .\Using_FPGA.Native_46 (Decode_I_n_487),
        .\Using_FPGA.Native_47 (Decode_I_n_486),
        .\Using_FPGA.Native_48 (D[445:414]),
        .\Using_FPGA.Native_49 (\msr_reg_i/wb_MSR_cmb ),
        .\Using_FPGA.Native_5 (Data_Flow_I_n_280),
        .\Using_FPGA.Native_6 (ex_op1_neg),
        .\Using_FPGA.Native_7 (Decode_I_n_317),
        .\Using_FPGA.Native_8 (Decode_I_n_316),
        .\Using_FPGA.Native_9 (Decode_I_n_315),
        .WB_Byte_Access(wb_byte_access),
        .WB_Doublet_Access_reg(D[118]),
        .WB_Doublet_Access_reg_0(D[117]),
        .WB_Doublet_Access_reg_1(D[116]),
        .WB_Doublet_Access_reg_10(D[107]),
        .WB_Doublet_Access_reg_11(D[106]),
        .WB_Doublet_Access_reg_12(D[105]),
        .WB_Doublet_Access_reg_13(D[104]),
        .WB_Doublet_Access_reg_14(D[103]),
        .WB_Doublet_Access_reg_2(D[115]),
        .WB_Doublet_Access_reg_3(D[114]),
        .WB_Doublet_Access_reg_4(D[113]),
        .WB_Doublet_Access_reg_5(D[112]),
        .WB_Doublet_Access_reg_6(D[111]),
        .WB_Doublet_Access_reg_7(D[110]),
        .WB_Doublet_Access_reg_8(D[109]),
        .WB_Doublet_Access_reg_9(D[108]),
        .WB_GPR_Wr_Dbg(wb_gpr_wr_dbg),
        .\WB_MEM_Result_reg[1] ({mem_ex_result[1],mem_ex_result[2],mem_ex_result[3],mem_ex_result[4],mem_ex_result[5],mem_ex_result[6],mem_ex_result[7],mem_ex_result[8],mem_ex_result[9],mem_ex_result[10],mem_ex_result[11],mem_ex_result[12],mem_ex_result[13],mem_ex_result[14],mem_ex_result[15],mem_ex_result[16],mem_ex_result[17],mem_ex_result[18],mem_ex_result[19],mem_ex_result[20],mem_ex_result[21],mem_ex_result[22],mem_ex_result[23],mem_ex_result[25],mem_ex_result[27],mem_ex_result[31]}),
        .\WB_MEM_Result_reg[30] (Data_Flow_I_n_67),
        .WB_PipeRun(wb_piperun),
        .\data_rd_reg_reg[16] ({Data_Flow_I_n_216,Data_Flow_I_n_217,Data_Flow_I_n_218,Data_Flow_I_n_219,Data_Flow_I_n_220,Data_Flow_I_n_221,Data_Flow_I_n_222,Data_Flow_I_n_223,Data_Flow_I_n_224,Data_Flow_I_n_225,Data_Flow_I_n_226,Data_Flow_I_n_227,Data_Flow_I_n_228,Data_Flow_I_n_229,Data_Flow_I_n_230,Data_Flow_I_n_231}),
        .ex_MSR(ex_MSR),
        .ex_MTS_MSR(ex_MTS_MSR),
        .ex_databus_access(ex_databus_access),
        .ex_move_to_MSR_instr(ex_move_to_MSR_instr),
        .ex_sel_alu_i_reg({\Operand_Select_I/of_op2 [0],\Operand_Select_I/of_op2 [1],\Operand_Select_I/of_op2 [2],\Operand_Select_I/of_op2 [3],\Operand_Select_I/of_op2 [4],\Operand_Select_I/of_op2 [5],\Operand_Select_I/of_op2 [6],\Operand_Select_I/of_op2 [7],\Operand_Select_I/of_op2 [8],\Operand_Select_I/of_op2 [9],\Operand_Select_I/of_op2 [10],\Operand_Select_I/of_op2 [11],\Operand_Select_I/of_op2 [12],\Operand_Select_I/of_op2 [13],\Operand_Select_I/of_op2 [14],\Operand_Select_I/of_op2 [15],\Operand_Select_I/of_op2 [16],\Operand_Select_I/of_op2 [17],\Operand_Select_I/of_op2 [18],\Operand_Select_I/of_op2 [19],\Operand_Select_I/of_op2 [20],\Operand_Select_I/of_op2 [21],\Operand_Select_I/of_op2 [22],\Operand_Select_I/of_op2 [23],\Operand_Select_I/of_op2 [24],\Operand_Select_I/of_op2 [25],\Operand_Select_I/of_op2 [26],\Operand_Select_I/of_op2 [27],\Operand_Select_I/of_op2 [28],\Operand_Select_I/of_op2 [29],\Operand_Select_I/of_op2 [30],\Operand_Select_I/of_op2 [31]}),
        .ex_sel_alu_i_reg_0({\Operand_Select_I/of_op3 [0],\Operand_Select_I/of_op3 [1],\Operand_Select_I/of_op3 [2],\Operand_Select_I/of_op3 [3],\Operand_Select_I/of_op3 [4],\Operand_Select_I/of_op3 [5],\Operand_Select_I/of_op3 [6],\Operand_Select_I/of_op3 [7],\Operand_Select_I/of_op3 [8],\Operand_Select_I/of_op3 [9],\Operand_Select_I/of_op3 [10],\Operand_Select_I/of_op3 [11],\Operand_Select_I/of_op3 [12],\Operand_Select_I/of_op3 [13],\Operand_Select_I/of_op3 [14],\Operand_Select_I/of_op3 [15],\Operand_Select_I/of_op3 [16],\Operand_Select_I/of_op3 [17],\Operand_Select_I/of_op3 [18],\Operand_Select_I/of_op3 [19],\Operand_Select_I/of_op3 [20],\Operand_Select_I/of_op3 [21],\Operand_Select_I/of_op3 [22],\Operand_Select_I/of_op3 [23],\Operand_Select_I/of_op3 [24],\Operand_Select_I/of_op3 [25],\Operand_Select_I/of_op3 [26],\Operand_Select_I/of_op3 [27],\Operand_Select_I/of_op3 [28],\Operand_Select_I/of_op3 [29],\Operand_Select_I/of_op3 [30],\Operand_Select_I/of_op3 [31]}),
        .ex_valid_reg(\Using_LWX_SWX_instr.ex_reservation_reg ),
        .in0(Decode_I_n_485),
        .incoming_data_valid(incoming_data_valid),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_byte_access(mem_byte_access),
        .mem_byte_access_reg(Decode_I_n_522),
        .mem_doublet_access(mem_doublet_access),
        .\mem_pc_i_reg[0] ({MEM_PC[0],MEM_PC[1],MEM_PC[2],MEM_PC[3],MEM_PC[4],MEM_PC[5],MEM_PC[6],MEM_PC[7],MEM_PC[8],MEM_PC[9],MEM_PC[10],MEM_PC[11],MEM_PC[12],MEM_PC[13],MEM_PC[14],MEM_PC[15],MEM_PC[16],MEM_PC[17],MEM_PC[18],MEM_PC[19],MEM_PC[20],MEM_PC[21],MEM_PC[22],MEM_PC[23],MEM_PC[24],MEM_PC[25],MEM_PC[26],MEM_PC[27],MEM_PC[28],MEM_PC[29],MEM_PC[30],MEM_PC[31]}),
        .mem_reverse_byteorder(\Byte_Doublet_Handle_gti_I/mem_reverse_byteorder ),
        .mem_valid_req0(mem_valid_req0),
        .of_MSR({of_MSR[28],of_MSR[30]}),
        .of_op1_sel_spr(of_op1_sel_spr),
        .out(\Shift_Logic_Module_I/I4 ),
        .p_26_in(p_26_in),
        .read_register_MSR_1_reg(\Use_Debug_Logic.Master_Core.Debug_Perf_n_39 ),
        .swap_result({swap_result[8],swap_result[9],swap_result[10],swap_result[11],swap_result[12],swap_result[13],swap_result[14],swap_result[15],swap_result[16],swap_result[17],swap_result[18],swap_result[19],swap_result[20],swap_result[21],swap_result[22],swap_result[23],swap_result[24],swap_result[25],swap_result[26],swap_result[27],swap_result[28],swap_result[29],swap_result[30],swap_result[31]}),
        .swap_result_reg(swap_result_reg),
        .sync_reset(sync_reset),
        .wb_MSR_Clear_IE(wb_MSR_Clear_IE),
        .\wb_MSR_i_reg[24] (Data_Flow_I_n_63),
        .\wb_MSR_i_reg[26] (Data_Flow_I_n_64),
        .\wb_MSR_i_reg[28] (Data_Flow_I_n_65),
        .\wb_MSR_i_reg[29] (Data_Flow_I_n_66),
        .wb_exception_i_reg(D[86]),
        .\wb_exception_kind_i_reg[28] (D[85]),
        .wb_read_lsb_1_sel(\Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel ),
        .\wb_read_lsb_1_sel_reg[0] (\Byte_Doublet_Handle_gti_I/p_0_in ),
        .\wb_read_lsb_sel_reg[1] (\Use_DBUS.DAXI_Interface_I1_n_7 ),
        .\wb_read_lsb_sel_reg[1]_0 (\Use_DBUS.DAXI_Interface_I1_n_9 ),
        .\wb_read_lsb_sel_reg[1]_1 (\Use_DBUS.DAXI_Interface_I1_n_11 ),
        .\wb_read_lsb_sel_reg[1]_2 (\Use_DBUS.DAXI_Interface_I1_n_13 ),
        .\wb_read_lsb_sel_reg[1]_3 (\Use_DBUS.DAXI_Interface_I1_n_14 ),
        .\wb_read_lsb_sel_reg[1]_4 (\Use_DBUS.DAXI_Interface_I1_n_12 ),
        .\wb_read_lsb_sel_reg[1]_5 (\Use_DBUS.DAXI_Interface_I1_n_10 ),
        .\wb_read_lsb_sel_reg[1]_6 (\Use_DBUS.DAXI_Interface_I1_n_8 ),
        .wb_read_msb_doublet_sel(\Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel ),
        .wb_read_msb_doublet_sel_reg(\Use_DBUS.DAXI_Interface_I1_n_15 ),
        .wb_read_msb_doublet_sel_reg_0(\Use_DBUS.DAXI_Interface_I1_n_17 ),
        .wb_read_msb_doublet_sel_reg_1(\Use_DBUS.DAXI_Interface_I1_n_19 ),
        .wb_read_msb_doublet_sel_reg_2(\Use_DBUS.DAXI_Interface_I1_n_21 ),
        .wb_read_msb_doublet_sel_reg_3(\Use_DBUS.DAXI_Interface_I1_n_22 ),
        .wb_read_msb_doublet_sel_reg_4(\Use_DBUS.DAXI_Interface_I1_n_20 ),
        .wb_read_msb_doublet_sel_reg_5(\Use_DBUS.DAXI_Interface_I1_n_18 ),
        .wb_read_msb_doublet_sel_reg_6(\Use_DBUS.DAXI_Interface_I1_n_16 ),
        .wb_reset_reg(D[129]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Decode_gti Decode_I
       (.Address(of_pc),
        .CO(dcache_data_strobe_sel1331_in),
        .Clk(Clk),
        .\Comp_Carry_Chain[1].carry_sel_reg (\mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg ),
        .\Comp_Carry_Chain[1].carry_sel_reg_2 (\mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg ),
        .\Comp_Carry_Chain[2].carry_sel_reg (\mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg ),
        .\Comp_Carry_Chain[2].carry_sel_reg_1 (\mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg ),
        .\Comp_Carry_Chain[3].carry_sel_reg (\mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg ),
        .\Comp_Carry_Chain[3].carry_sel_reg_0 (\mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg ),
        .D({D[512:511],D[509:478],D[445:414],D[412:411],D[406:375],D[194:162],D[129:124],D[118:103],D[86:81]}),
        .DIBDI(DATA_INB),
        .E(Decode_I_n_318),
        .ENB1_out(ENB1_out),
        .EX_ALU_Sel_Logic(EX_ALU_Sel_Logic),
        .\EX_Branch_CMP_Op1_reg[0] ({\Operand_Select_I/I0 ,Decode_I_n_437,Decode_I_n_438,Decode_I_n_439,Decode_I_n_440,Decode_I_n_441,Decode_I_n_442,Decode_I_n_443,Decode_I_n_444,Decode_I_n_445,Decode_I_n_446,Decode_I_n_447,Decode_I_n_448,Decode_I_n_449,Decode_I_n_450,Decode_I_n_451,Decode_I_n_452,Decode_I_n_453,Decode_I_n_454,Decode_I_n_455,Decode_I_n_456,Decode_I_n_457,Decode_I_n_458,Decode_I_n_459,Decode_I_n_460,Decode_I_n_461,Decode_I_n_462,Decode_I_n_463,Decode_I_n_464,Decode_I_n_465,Decode_I_n_466,Decode_I_n_467}),
        .\EX_Branch_CMP_Op1_reg[0]_0 (ex_op1_neg),
        .EX_Byte_Access(ex_byte_access),
        .EX_CMP_Op(ex_cmp_op),
        .EX_Doublet_Access(ex_doublet_access),
        .EX_Enable_ALU(EX_Enable_ALU),
        .EX_Fwd(EX_Fwd),
        .EX_Op1_CMP_Equal(ex_op1_cmp_equal),
        .EX_Op1_CMP_Equal_n(ex_op1_cmp_equal_n),
        .EX_Op1_Zero(ex_op1_zero),
        .\EX_Op1_reg[0] ({ex_op1_i[0],ex_op1_i[1],ex_op1_i[2],ex_op1_i[3],ex_op1_i[4],ex_op1_i[5],ex_op1_i[6],ex_op1_i[7],ex_op1_i[8],ex_op1_i[9],ex_op1_i[10],ex_op1_i[11],ex_op1_i[12],ex_op1_i[13],ex_op1_i[14],ex_op1_i[15],ex_op1_i[16],ex_op1_i[17],ex_op1_i[18],ex_op1_i[19],ex_op1_i[20],ex_op1_i[21],ex_op1_i[22],ex_op1_i[23],ex_op1_i[24],ex_op1_i[25],ex_op1_i[26],ex_op1_i[27],ex_op1_i[28],ex_op1_i[29],ex_op1_i[30],ex_op1_i[31]}),
        .\EX_Op1_reg[10] (Decode_I_n_308),
        .\EX_Op1_reg[11] (Decode_I_n_307),
        .\EX_Op1_reg[12] (Decode_I_n_306),
        .\EX_Op1_reg[13] (Decode_I_n_305),
        .\EX_Op1_reg[14] (Decode_I_n_304),
        .\EX_Op1_reg[15] (Decode_I_n_303),
        .\EX_Op1_reg[16] (Decode_I_n_302),
        .\EX_Op1_reg[17] (Decode_I_n_301),
        .\EX_Op1_reg[18] (Decode_I_n_300),
        .\EX_Op1_reg[19] (Decode_I_n_299),
        .\EX_Op1_reg[1] (Decode_I_n_317),
        .\EX_Op1_reg[20] (Decode_I_n_298),
        .\EX_Op1_reg[21] (Decode_I_n_297),
        .\EX_Op1_reg[22] (Decode_I_n_296),
        .\EX_Op1_reg[23] (Decode_I_n_295),
        .\EX_Op1_reg[24] (Decode_I_n_472),
        .\EX_Op1_reg[24]_0 (Data_Flow_I_n_33),
        .\EX_Op1_reg[25] (Decode_I_n_294),
        .\EX_Op1_reg[26] (Decode_I_n_471),
        .\EX_Op1_reg[27] (Decode_I_n_293),
        .\EX_Op1_reg[28] (Decode_I_n_470),
        .\EX_Op1_reg[29] (Decode_I_n_469),
        .\EX_Op1_reg[29]_0 (Data_Flow_I_n_280),
        .\EX_Op1_reg[2] (Decode_I_n_316),
        .\EX_Op1_reg[30] (Decode_I_n_468),
        .\EX_Op1_reg[31] (Decode_I_n_292),
        .\EX_Op1_reg[3] (Decode_I_n_315),
        .\EX_Op1_reg[4] (Decode_I_n_314),
        .\EX_Op1_reg[5] (Decode_I_n_313),
        .\EX_Op1_reg[6] (Decode_I_n_312),
        .\EX_Op1_reg[7] (Decode_I_n_311),
        .\EX_Op1_reg[8] (Decode_I_n_310),
        .\EX_Op1_reg[9] (Decode_I_n_309),
        .\EX_Op2_reg[0] ({\Operand_Select_I/of_op2 [0],\Operand_Select_I/of_op2 [1],\Operand_Select_I/of_op2 [2],\Operand_Select_I/of_op2 [3],\Operand_Select_I/of_op2 [4],\Operand_Select_I/of_op2 [5],\Operand_Select_I/of_op2 [6],\Operand_Select_I/of_op2 [7],\Operand_Select_I/of_op2 [8],\Operand_Select_I/of_op2 [9],\Operand_Select_I/of_op2 [10],\Operand_Select_I/of_op2 [11],\Operand_Select_I/of_op2 [12],\Operand_Select_I/of_op2 [13],\Operand_Select_I/of_op2 [14],\Operand_Select_I/of_op2 [15],\Operand_Select_I/of_op2 [16],\Operand_Select_I/of_op2 [17],\Operand_Select_I/of_op2 [18],\Operand_Select_I/of_op2 [19],\Operand_Select_I/of_op2 [20],\Operand_Select_I/of_op2 [21],\Operand_Select_I/of_op2 [22],\Operand_Select_I/of_op2 [23],\Operand_Select_I/of_op2 [24],\Operand_Select_I/of_op2 [25],\Operand_Select_I/of_op2 [26],\Operand_Select_I/of_op2 [27],\Operand_Select_I/of_op2 [28],\Operand_Select_I/of_op2 [29],\Operand_Select_I/of_op2 [30],\Operand_Select_I/of_op2 [31]}),
        .\EX_Op2_reg[0]_0 ({D[477:448],D[374],D[337:336],D[161:146],D[122],D[102:87]}),
        .\EX_Op2_reg[30] ({ex_alu_result[30],ex_alu_result[31]}),
        .\EX_Op3_reg[0] ({\Operand_Select_I/of_op3 [0],\Operand_Select_I/of_op3 [1],\Operand_Select_I/of_op3 [2],\Operand_Select_I/of_op3 [3],\Operand_Select_I/of_op3 [4],\Operand_Select_I/of_op3 [5],\Operand_Select_I/of_op3 [6],\Operand_Select_I/of_op3 [7],\Operand_Select_I/of_op3 [8],\Operand_Select_I/of_op3 [9],\Operand_Select_I/of_op3 [10],\Operand_Select_I/of_op3 [11],\Operand_Select_I/of_op3 [12],\Operand_Select_I/of_op3 [13],\Operand_Select_I/of_op3 [14],\Operand_Select_I/of_op3 [15],\Operand_Select_I/of_op3 [16],\Operand_Select_I/of_op3 [17],\Operand_Select_I/of_op3 [18],\Operand_Select_I/of_op3 [19],\Operand_Select_I/of_op3 [20],\Operand_Select_I/of_op3 [21],\Operand_Select_I/of_op3 [22],\Operand_Select_I/of_op3 [23],\Operand_Select_I/of_op3 [24],\Operand_Select_I/of_op3 [25],\Operand_Select_I/of_op3 [26],\Operand_Select_I/of_op3 [27],\Operand_Select_I/of_op3 [28],\Operand_Select_I/of_op3 [29],\Operand_Select_I/of_op3 [30],\Operand_Select_I/of_op3 [31]}),
        .\EX_Op3_reg[0]_0 ({ex_op3[0],ex_op3[1],ex_op3[2],ex_op3[3],ex_op3[4],ex_op3[5],ex_op3[6],ex_op3[7],ex_op3[8],ex_op3[9],ex_op3[10],ex_op3[11],ex_op3[12],ex_op3[13],ex_op3[14],ex_op3[15],ex_op3[16],ex_op3[17],ex_op3[18],ex_op3[19],ex_op3[20],ex_op3[21],ex_op3[22],ex_op3[23],ex_op3[24],ex_op3[25],ex_op3[26],ex_op3[27],ex_op3[28],ex_op3[29],ex_op3[30],ex_op3[31]}),
        .EX_PipeRun(D[1]),
        .EX_Reverse_Mem_Access(ex_reverse_mem_access),
        .EX_SWAP_BYTE_Instr(ex_swap_byte_instr),
        .EX_Unsigned_Op(ex_unsigned_op),
        .EX_Use_Carry(ex_use_carry),
        .GPR_Op1(gpr_op1),
        .GPR_Op2(gpr_op2),
        .GPR_Op3(gpr_op3),
        .Hibernate(Hibernate),
        .I041_out(\PreFetch_Buffer_I1/I041_out ),
        .I1(\Operand_Select_I/I1 ),
        .I1127_out(\PreFetch_Buffer_I1/I1127_out ),
        .I1131_out(\PreFetch_Buffer_I1/I1131_out ),
        .I1135_out(\PreFetch_Buffer_I1/I1135_out ),
        .I1139_out(\PreFetch_Buffer_I1/I1139_out ),
        .I1143_out(\PreFetch_Buffer_I1/I1143_out ),
        .I1147_out(\PreFetch_Buffer_I1/I1147_out ),
        .I1151_out(\PreFetch_Buffer_I1/I1151_out ),
        .I1159_out(\PreFetch_Buffer_I1/I1159_out ),
        .I139_out(\PreFetch_Buffer_I1/I139_out ),
        .I143_out(\PreFetch_Buffer_I1/I143_out ),
        .I147_out(\PreFetch_Buffer_I1/I147_out ),
        .I151_out(\PreFetch_Buffer_I1/I151_out ),
        .I155_out(\PreFetch_Buffer_I1/I155_out ),
        .I159_out(\PreFetch_Buffer_I1/I159_out ),
        .I163_out(\PreFetch_Buffer_I1/I163_out ),
        .I167_out(\PreFetch_Buffer_I1/I167_out ),
        .I171_out(\PreFetch_Buffer_I1/I171_out ),
        .I175_out(\PreFetch_Buffer_I1/I175_out ),
        .I179_out(\PreFetch_Buffer_I1/I179_out ),
        .I183_out(\PreFetch_Buffer_I1/I183_out ),
        .I1_3(\exception_registers_I1/I1 ),
        .I_AS(D[510]),
        .LO(ex_alu_carry),
        .LOCKSTEP_Master_Out({LOCKSTEP_Master_Out[37],LOCKSTEP_Master_Out[35]}),
        .\MEM_DataBus_Addr_reg[9]_0 ({ex_alu_op[0],ex_alu_op[1]}),
        .MEM_Fwd({MEM_Fwd[0],MEM_Fwd[24],MEM_Fwd[26],MEM_Fwd[28],MEM_Fwd[29],MEM_Fwd[30]}),
        .MEM_PipeRun(D[0]),
        .MEM_Sel_MSR(mem_sel_msr),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .M_AXI_DP_ARREADY(M_AXI_DP_ARREADY),
        .M_AXI_DP_ARVALID_i_reg(Decode_I_n_324),
        .M_AXI_DP_AWREADY(M_AXI_DP_AWREADY),
        .M_AXI_DP_AWVALID_i_reg(Decode_I_n_323),
        .M_AXI_DP_BVALID(M_AXI_DP_BVALID),
        .M_AXI_DP_RVALID(M_AXI_DP_RVALID),
        .M_AXI_DP_WREADY(M_AXI_DP_WREADY),
        .M_AXI_DP_WVALID_i_reg(Decode_I_n_322),
        .\Not_Using_TLBS.instr_Addr_1_reg[0] ({Decode_I_n_491,Decode_I_n_492,Decode_I_n_493,Decode_I_n_494,Decode_I_n_495,Decode_I_n_496,Decode_I_n_497,Decode_I_n_498,Decode_I_n_499,Decode_I_n_500,Decode_I_n_501,Decode_I_n_502,Decode_I_n_503,Decode_I_n_504,Decode_I_n_505,Decode_I_n_506,Decode_I_n_507,ADDRA[0],ADDRA[1],ADDRA[2],ADDRA[3],ADDRA[4],ADDRA[5],ADDRA[6],ADDRA[7],ADDRA[8],ADDRA[9],ADDRA[10],Decode_I_n_519,Decode_I_n_520}),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ({last_Valid_Instr_Addr__0[0],last_Valid_Instr_Addr__0[1],last_Valid_Instr_Addr__0[2],last_Valid_Instr_Addr__0[3],last_Valid_Instr_Addr__0[4],last_Valid_Instr_Addr__0[5],last_Valid_Instr_Addr__0[6],last_Valid_Instr_Addr__0[7],last_Valid_Instr_Addr__0[8],last_Valid_Instr_Addr__0[9],last_Valid_Instr_Addr__0[10],last_Valid_Instr_Addr__0[11],last_Valid_Instr_Addr__0[12],last_Valid_Instr_Addr__0[13],last_Valid_Instr_Addr__0[14],last_Valid_Instr_Addr__0[15],last_Valid_Instr_Addr__0[16],last_Valid_Instr_Addr__0[17],last_Valid_Instr_Addr__0[18],last_Valid_Instr_Addr__0[19],last_Valid_Instr_Addr__0[20],last_Valid_Instr_Addr__0[21],last_Valid_Instr_Addr__0[22],last_Valid_Instr_Addr__0[23],last_Valid_Instr_Addr__0[24],last_Valid_Instr_Addr__0[25],last_Valid_Instr_Addr__0[26],last_Valid_Instr_Addr__0[27],last_Valid_Instr_Addr[28],last_Valid_Instr_Addr[29]}),
        .OF_GPR_Op1_Rd_Addr(of_gpr_op1_rd_addr),
        .OF_GPR_Op2_Rd_Addr(of_gpr_op2_rd_addr),
        .OF_GPR_Op3_Rd_Addr(of_gpr_op3_rd_addr),
        .OF_Imm_Data({of_imm_data[5],of_imm_data[6],of_imm_data[7],of_imm_data[8],of_imm_data[9],of_imm_data[10],of_imm_data[11],of_imm_data[12],of_imm_data[13],of_imm_data[14],of_imm_data[15]}),
        .OF_PipeRun(D[2]),
        .Pause(Pause),
        .Pause_Ack(Pause_Ack),
        .\Performance_Debug_Control.dbg_freeze_nohalt_reg (\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .\Performance_Debug_Control.dbg_state_nohalt_reg (\Use_Debug_Logic.Master_Core.Debug_Perf_n_42 ),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Use_Debug_Logic.Master_Core.Debug_Perf_n_57 ),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_55 ),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (Decode_I_n_286),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_40 ),
        .\Performance_Debug_Control.ex_brki_hit_reg (Decode_I_n_290),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (Decode_I_n_291),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_54 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1 (LOCKSTEP_Master_Out[36]),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Use_Debug_Logic.Master_Core.Debug_Perf_n_49 ),
        .Q(\Use_Debug_Logic.Master_Core.Debug_Perf_n_51 ),
        .R(\Data_Flow_Logic_I/R ),
        .Reset_Mode(Reset_Mode),
        .S(\mem_tag_hit_comparator/S ),
        .SR(\Data_Flow_Logic_I/WB_MEM_Result0 ),
        .\Serial_Dbg_Intf.force_stop_cmd_i_reg ({LOCKSTEP_Master_Out[40:38],LOCKSTEP_Master_Out[32],LOCKSTEP_Master_Out[29],LOCKSTEP_Master_Out[27:21],LOCKSTEP_Master_Out[10:0]}),
        .Sleep(Sleep),
        .Sleep_Decode(Sleep_Decode),
        .Sleep_Out(Sleep_Out),
        .Suspend(Suspend),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[16] (\Use_DBUS.DAXI_Interface_I1_n_62 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[17] (\Use_DBUS.DAXI_Interface_I1_n_61 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[18] (\Use_DBUS.DAXI_Interface_I1_n_60 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[19] (\Use_DBUS.DAXI_Interface_I1_n_59 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[20] (\Use_DBUS.DAXI_Interface_I1_n_58 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[21] (\Use_DBUS.DAXI_Interface_I1_n_57 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[22] (\Use_DBUS.DAXI_Interface_I1_n_56 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[23] (\Use_DBUS.DAXI_Interface_I1_n_23 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[24] (\Use_DBUS.DAXI_Interface_I1_n_70 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[25] (\Use_DBUS.DAXI_Interface_I1_n_69 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[26] (\Use_DBUS.DAXI_Interface_I1_n_68 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[27] (\Use_DBUS.DAXI_Interface_I1_n_67 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[28] (\Use_DBUS.DAXI_Interface_I1_n_66 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[29] (\Use_DBUS.DAXI_Interface_I1_n_65 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[30] (\Use_DBUS.DAXI_Interface_I1_n_64 ),
        .\Use_DLMB.wb_dlmb_valid_read_data_reg[31] (\Use_DBUS.DAXI_Interface_I1_n_63 ),
        .\Use_XX_Accesses.xx_data_reg[10] (instr_mux_I_n_43),
        .\Use_XX_Accesses.xx_data_reg[21] (instr_mux_I_n_42),
        .\Use_XX_Accesses.xx_data_reg[22] (instr_mux_I_n_41),
        .\Use_XX_Accesses.xx_data_reg[23] (instr_mux_I_n_40),
        .\Use_XX_Accesses.xx_data_reg[24] (instr_mux_I_n_39),
        .\Use_XX_Accesses.xx_data_reg[25] (instr_mux_I_n_38),
        .\Use_XX_Accesses.xx_data_reg[26] (instr_mux_I_n_37),
        .\Use_XX_Accesses.xx_data_reg[27] (instr_mux_I_n_36),
        .\Use_XX_Accesses.xx_data_reg[28] (instr_mux_I_n_35),
        .\Use_XX_Accesses.xx_data_reg[29] (instr_mux_I_n_34),
        .\Use_XX_Accesses.xx_data_reg[2] (instr_mux_I_n_50),
        .\Use_XX_Accesses.xx_data_reg[30] (instr_mux_I_n_33),
        .\Use_XX_Accesses.xx_data_reg[31] (instr_mux_I_n_32),
        .\Use_XX_Accesses.xx_data_reg[4] (instr_mux_I_n_49),
        .\Use_XX_Accesses.xx_data_reg[5] (instr_mux_I_n_48),
        .\Use_XX_Accesses.xx_data_reg[6] (instr_mux_I_n_47),
        .\Use_XX_Accesses.xx_data_reg[7] (instr_mux_I_n_46),
        .\Use_XX_Accesses.xx_data_reg[8] (instr_mux_I_n_45),
        .\Use_XX_Accesses.xx_data_reg[9] (instr_mux_I_n_44),
        .\Using_FPGA.Native ({if_sel_input[3],if_sel_input[4]}),
        .\Using_FPGA.Native_0 (of_predecode),
        .\Using_FPGA.Native_1 (Decode_I_n_474),
        .\Using_FPGA.Native_10 (Decode_I_n_486),
        .\Using_FPGA.Native_11 (Decode_I_n_487),
        .\Using_FPGA.Native_12 ({\PreFetch_Buffer_I1/p_1_in199_in ,\PreFetch_Buffer_I1/p_1_in189_in ,\PreFetch_Buffer_I1/p_1_in184_in ,\PreFetch_Buffer_I1/p_1_in179_in ,\PreFetch_Buffer_I1/p_1_in174_in ,\PreFetch_Buffer_I1/p_1_in169_in ,\PreFetch_Buffer_I1/p_1_in164_in ,\PreFetch_Buffer_I1/p_1_in159_in ,\PreFetch_Buffer_I1/p_1_in104_in ,\PreFetch_Buffer_I1/p_1_in99_in ,\PreFetch_Buffer_I1/p_1_in94_in ,\PreFetch_Buffer_I1/p_1_in89_in ,\PreFetch_Buffer_I1/p_1_in84_in ,\PreFetch_Buffer_I1/p_1_in79_in ,\PreFetch_Buffer_I1/p_1_in74_in ,\PreFetch_Buffer_I1/p_1_in69_in ,\PreFetch_Buffer_I1/p_1_in64_in ,\PreFetch_Buffer_I1/p_1_in59_in ,\PreFetch_Buffer_I1/p_1_in54_in ,\PreFetch_Buffer_I1/p_1_in49_in }),
        .\Using_FPGA.Native_13 ({MEM_PC[0],MEM_PC[1],MEM_PC[2],MEM_PC[3],MEM_PC[4],MEM_PC[5],MEM_PC[6],MEM_PC[7],MEM_PC[8],MEM_PC[9],MEM_PC[10],MEM_PC[11],MEM_PC[12],MEM_PC[13],MEM_PC[14],MEM_PC[15],MEM_PC[16],MEM_PC[17],MEM_PC[18],MEM_PC[19],MEM_PC[20],MEM_PC[21],MEM_PC[22],MEM_PC[23],MEM_PC[24],MEM_PC[25],MEM_PC[26],MEM_PC[27],MEM_PC[28],MEM_PC[29],MEM_PC[30],MEM_PC[31]}),
        .\Using_FPGA.Native_14 ({wb_excep_return_addr[0],wb_excep_return_addr[1],wb_excep_return_addr[2],wb_excep_return_addr[3],wb_excep_return_addr[4],wb_excep_return_addr[5],wb_excep_return_addr[6],wb_excep_return_addr[7],wb_excep_return_addr[8],wb_excep_return_addr[9],wb_excep_return_addr[10],wb_excep_return_addr[11],wb_excep_return_addr[12],wb_excep_return_addr[13],wb_excep_return_addr[14],wb_excep_return_addr[15]}),
        .\Using_FPGA.Native_15 ({mem_ex_result[1],mem_ex_result[2],mem_ex_result[3],mem_ex_result[4],mem_ex_result[5],mem_ex_result[6],mem_ex_result[7],mem_ex_result[8],mem_ex_result[9],mem_ex_result[10],mem_ex_result[11],mem_ex_result[12],mem_ex_result[13],mem_ex_result[14],mem_ex_result[15],mem_ex_result[16],mem_ex_result[17],mem_ex_result[18],mem_ex_result[19],mem_ex_result[20],mem_ex_result[21],mem_ex_result[22],mem_ex_result[23],mem_ex_result[25],mem_ex_result[27],mem_ex_result[31]}),
        .\Using_FPGA.Native_16 (Data_Flow_I_n_74),
        .\Using_FPGA.Native_17 (Data_Flow_I_n_73),
        .\Using_FPGA.Native_18 (Data_Flow_I_n_70),
        .\Using_FPGA.Native_19 (Data_Flow_I_n_69),
        .\Using_FPGA.Native_2 (Decode_I_n_475),
        .\Using_FPGA.Native_20 (Data_Flow_I_n_67),
        .\Using_FPGA.Native_21 (Data_Flow_I_n_66),
        .\Using_FPGA.Native_22 (Data_Flow_I_n_65),
        .\Using_FPGA.Native_23 (Data_Flow_I_n_64),
        .\Using_FPGA.Native_24 (Data_Flow_I_n_63),
        .\Using_FPGA.Native_3 (Decode_I_n_476),
        .\Using_FPGA.Native_4 (Decode_I_n_477),
        .\Using_FPGA.Native_5 (Decode_I_n_478),
        .\Using_FPGA.Native_6 (Decode_I_n_479),
        .\Using_FPGA.Native_7 (Decode_I_n_481),
        .\Using_FPGA.Native_8 (Decode_I_n_482),
        .\Using_FPGA.Native_9 ({ex_sext_op[0],ex_sext_op[1]}),
        .\Using_LWX_SWX_instr.ex_reservation_reg_0 (ex_is_swx_instr_s),
        .\Using_LWX_SWX_instr.ex_reservation_reg_1 (\Using_LWX_SWX_instr.ex_reservation_reg ),
        .WB_Byte_Access(wb_byte_access),
        .WB_GPR_Wr_Dbg(wb_gpr_wr_dbg),
        .\WB_MEM_Result_reg[0] ({wb_mem_result[0],wb_mem_result[1],wb_mem_result[2],wb_mem_result[3],wb_mem_result[4],wb_mem_result[5],wb_mem_result[6],wb_mem_result[7],wb_mem_result[8],wb_mem_result[9],wb_mem_result[10],wb_mem_result[11],wb_mem_result[12],wb_mem_result[13],wb_mem_result[14],wb_mem_result[15]}),
        .WB_PipeRun(wb_piperun),
        .Write_Resp_Received(Write_Resp_Received),
        .active_access(active_access),
        .active_access_reg(Decode_I_n_321),
        .comp1_miss_A({comp1_miss_A[2],comp1_miss_A[3],comp1_miss_A[4],comp1_miss_A[5],comp1_miss_A[6],comp1_miss_A[7],comp1_miss_A[8],comp1_miss_A[9],comp1_miss_A[10],comp1_miss_A[11],comp1_miss_A[12],comp1_miss_A[13]}),
        .\data_rd_reg_reg[0] ({Decode_I_n_268,Decode_I_n_269,Decode_I_n_270,Decode_I_n_271,Decode_I_n_272,Decode_I_n_273,Decode_I_n_274,Decode_I_n_275,Decode_I_n_276,Decode_I_n_277,Decode_I_n_278,Decode_I_n_279,Decode_I_n_280,Decode_I_n_281,Decode_I_n_282,Decode_I_n_283}),
        .dbg_clean_stop(dbg_clean_stop),
        .dbg_halt_reset_mode_reg(\Use_Debug_Logic.Master_Core.Debug_Perf_n_41 ),
        .dbg_stop_i(dbg_stop_i),
        .delay_update_idle(delay_update_idle),
        .ex_Exception_Taken(ex_Exception_Taken),
        .ex_Interrupt_i(ex_Interrupt_i),
        .ex_MSR(ex_MSR),
        .ex_MTS_MSR(ex_MTS_MSR),
        .ex_Take_Intr_or_Exc(ex_Take_Intr_or_Exc),
        .ex_databus_access(ex_databus_access),
        .ex_exception_no_load_store_mask(ex_exception_no_load_store_mask),
        .ex_move_to_MSR_instr(ex_move_to_MSR_instr),
        .ex_valid(ex_valid),
        .external_interrupt(external_interrupt),
        .ib_data(ib_data),
        .ib_ready(ib_ready),
        .icache_data_strobe(icache_data_strobe),
        .icache_idle(icache_idle),
        .if_fetch_in_progress(if_fetch_in_progress),
        .if_fetch_in_progress_reg_0(\Using_ICache.ICache_I1_n_43 ),
        .if_ready(if_ready),
        .\imm_reg_reg[0] ({\Operand_Select_I/imm_reg [0],\Operand_Select_I/imm_reg [1],\Operand_Select_I/imm_reg [2],\Operand_Select_I/imm_reg [3],\Operand_Select_I/imm_reg [4],\Operand_Select_I/imm_reg [5],\Operand_Select_I/imm_reg [6],\Operand_Select_I/imm_reg [7],\Operand_Select_I/imm_reg [8],\Operand_Select_I/imm_reg [9],\Operand_Select_I/imm_reg [10],\Operand_Select_I/imm_reg [11],\Operand_Select_I/imm_reg [12],\Operand_Select_I/imm_reg [13],\Operand_Select_I/imm_reg [14],\Operand_Select_I/imm_reg [15]}),
        .in(\PreFetch_Buffer_I1/if_predecode ),
        .in0(Decode_I_n_485),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_16),
        .lopt_13(lopt_17),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .mem_Write_DCache(mem_Write_DCache),
        .mem_byte_access(mem_byte_access),
        .\mem_byte_selects_reg[0] (\Byte_Doublet_Handle_gti_I/p_0_in ),
        .mem_databus_access(mem_databus_access),
        .mem_databus_read(mem_databus_read),
        .mem_databus_ready(mem_databus_ready),
        .mem_doublet_access(mem_doublet_access),
        .mem_reverse_byteorder(\Byte_Doublet_Handle_gti_I/mem_reverse_byteorder ),
        .mem_write_req(mem_write_req),
        .mem_write_req_reg(ex_load_store_instr_s),
        .mem_write_req_reg_0(ex_reservation),
        .\new_cacheline_addr_reg[17] (p_1_in0),
        .new_request(new_request),
        .new_tag_bits(new_tag_bits),
        .of_MSR({of_MSR[28],of_MSR[30]}),
        .of_brki_0x18(of_brki_0x18),
        .of_op1_sel_spr(of_op1_sel_spr),
        .of_pause(of_pause),
        .out(\Shift_Logic_Module_I/I4 ),
        .p_44_out(p_44_out),
        .p_4_out(p_4_out),
        .read_register_MSR_1_reg(\Use_Debug_Logic.Master_Core.Debug_Perf_n_39 ),
        .swap_result({swap_result[8],swap_result[9],swap_result[10],swap_result[11],swap_result[12],swap_result[13],swap_result[14],swap_result[15],swap_result[16],swap_result[17],swap_result[18],swap_result[19],swap_result[20],swap_result[21],swap_result[22],swap_result[23],swap_result[24],swap_result[25],swap_result[26],swap_result[27],swap_result[28],swap_result[29],swap_result[30],swap_result[31]}),
        .swap_result_reg(swap_result_reg),
        .sync_reset(sync_reset),
        .valid_Req(valid_Req),
        .valid_Req_XX_reg(Decode_I_n_521),
        .valid_Req_XX_reg_0(\Using_ICache.ICache_I1_n_41 ),
        .valid_Req_reg(Decode_I_n_490),
        .wakeup_i(wakeup_i),
        .wb_Halted(wb_Halted),
        .wb_MSR_Clear_IE(wb_MSR_Clear_IE),
        .\wb_MSR_i_reg[30] (\msr_reg_i/wb_MSR_cmb ),
        .wb_exception_i_reg_0(mem_Exception_Taken),
        .wb_gpr_write_i_reg_0(wb_gpr_write_i_reg),
        .wb_pc_valid(wb_pc_valid),
        .wb_read_imm_reg(wb_read_imm_reg),
        .wb_read_imm_reg_1(wb_read_imm_reg_1),
        .\wb_read_lsb_sel_reg[0] (Decode_I_n_522),
        .wb_valid_reg_0(Decode_I_n_267));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DAXI_interface \Use_DBUS.DAXI_Interface_I1 
       (.Clk(Clk),
        .D({D[374],D[337:336]}),
        .DReady(DReady),
        .DWait(DWait),
        .\LOCKSTEP_Out_reg[3007] (\Use_DBUS.DAXI_Interface_I1_n_70 ),
        .\LOCKSTEP_Out_reg[3008] (\Use_DBUS.DAXI_Interface_I1_n_69 ),
        .\LOCKSTEP_Out_reg[3009] (\Use_DBUS.DAXI_Interface_I1_n_68 ),
        .\LOCKSTEP_Out_reg[3010] (\Use_DBUS.DAXI_Interface_I1_n_67 ),
        .\LOCKSTEP_Out_reg[3011] (\Use_DBUS.DAXI_Interface_I1_n_66 ),
        .\LOCKSTEP_Out_reg[3012] (\Use_DBUS.DAXI_Interface_I1_n_65 ),
        .\LOCKSTEP_Out_reg[3013] (\Use_DBUS.DAXI_Interface_I1_n_64 ),
        .\LOCKSTEP_Out_reg[3014] (\Use_DBUS.DAXI_Interface_I1_n_63 ),
        .\LOCKSTEP_Out_reg[3015] (\Use_DBUS.DAXI_Interface_I1_n_62 ),
        .\LOCKSTEP_Out_reg[3016] (\Use_DBUS.DAXI_Interface_I1_n_61 ),
        .\LOCKSTEP_Out_reg[3017] (\Use_DBUS.DAXI_Interface_I1_n_60 ),
        .\LOCKSTEP_Out_reg[3018] (\Use_DBUS.DAXI_Interface_I1_n_59 ),
        .\LOCKSTEP_Out_reg[3019] (\Use_DBUS.DAXI_Interface_I1_n_58 ),
        .\LOCKSTEP_Out_reg[3020] (\Use_DBUS.DAXI_Interface_I1_n_57 ),
        .\LOCKSTEP_Out_reg[3021] (\Use_DBUS.DAXI_Interface_I1_n_56 ),
        .\LOCKSTEP_Out_reg[3022] (\Use_DBUS.DAXI_Interface_I1_n_23 ),
        .\LOCKSTEP_Out_reg[3023] (\Use_DBUS.DAXI_Interface_I1_n_15 ),
        .\LOCKSTEP_Out_reg[3024] (\Use_DBUS.DAXI_Interface_I1_n_16 ),
        .\LOCKSTEP_Out_reg[3025] (\Use_DBUS.DAXI_Interface_I1_n_17 ),
        .\LOCKSTEP_Out_reg[3026] (\Use_DBUS.DAXI_Interface_I1_n_18 ),
        .\LOCKSTEP_Out_reg[3027] (\Use_DBUS.DAXI_Interface_I1_n_19 ),
        .\LOCKSTEP_Out_reg[3028] (\Use_DBUS.DAXI_Interface_I1_n_20 ),
        .\LOCKSTEP_Out_reg[3029] (\Use_DBUS.DAXI_Interface_I1_n_21 ),
        .\LOCKSTEP_Out_reg[3030] (\Use_DBUS.DAXI_Interface_I1_n_22 ),
        .\LOCKSTEP_Out_reg[3031] (\Use_DBUS.DAXI_Interface_I1_n_7 ),
        .\LOCKSTEP_Out_reg[3031]_0 ({wb_dext_read_data[0],wb_dext_read_data[1],wb_dext_read_data[2],wb_dext_read_data[3],wb_dext_read_data[4],wb_dext_read_data[5],wb_dext_read_data[6],wb_dext_read_data[7],wb_dext_read_data[8],wb_dext_read_data[9],wb_dext_read_data[10],wb_dext_read_data[11],wb_dext_read_data[12],wb_dext_read_data[13],wb_dext_read_data[14],wb_dext_read_data[15],wb_dext_read_data[16],wb_dext_read_data[17],wb_dext_read_data[18],wb_dext_read_data[19],wb_dext_read_data[20],wb_dext_read_data[21],wb_dext_read_data[22],wb_dext_read_data[23],wb_dext_read_data[24],wb_dext_read_data[25],wb_dext_read_data[26],wb_dext_read_data[27],wb_dext_read_data[28],wb_dext_read_data[29],wb_dext_read_data[30],wb_dext_read_data[31]}),
        .\LOCKSTEP_Out_reg[3032] (\Use_DBUS.DAXI_Interface_I1_n_8 ),
        .\LOCKSTEP_Out_reg[3033] (\Use_DBUS.DAXI_Interface_I1_n_9 ),
        .\LOCKSTEP_Out_reg[3034] (\Use_DBUS.DAXI_Interface_I1_n_10 ),
        .\LOCKSTEP_Out_reg[3035] (\Use_DBUS.DAXI_Interface_I1_n_11 ),
        .\LOCKSTEP_Out_reg[3036] (\Use_DBUS.DAXI_Interface_I1_n_12 ),
        .\LOCKSTEP_Out_reg[3037] (\Use_DBUS.DAXI_Interface_I1_n_13 ),
        .\LOCKSTEP_Out_reg[3038] (\Use_DBUS.DAXI_Interface_I1_n_14 ),
        .MEM_DCache_Drop_request(MEM_DCache_Drop_request),
        .MEM_DataBus_Access_reg(mem_databus_access),
        .M_AXI_DP_BVALID(M_AXI_DP_BVALID),
        .M_AXI_DP_RDATA(M_AXI_DP_RDATA),
        .M_AXI_DP_RVALID(M_AXI_DP_RVALID),
        .Q({wb_dlmb_valid_read_data[16],wb_dlmb_valid_read_data[17],wb_dlmb_valid_read_data[18],wb_dlmb_valid_read_data[19],wb_dlmb_valid_read_data[20],wb_dlmb_valid_read_data[21],wb_dlmb_valid_read_data[22],wb_dlmb_valid_read_data[23],wb_dlmb_valid_read_data[24],wb_dlmb_valid_read_data[25],wb_dlmb_valid_read_data[26],wb_dlmb_valid_read_data[27],wb_dlmb_valid_read_data[28],wb_dlmb_valid_read_data[29],wb_dlmb_valid_read_data[30],wb_dlmb_valid_read_data[31]}),
        .Trace_WB_Jump_Taken_reg(\Use_DBUS.DAXI_Interface_I1_n_6 ),
        .active_access(active_access),
        .active_access_reg_0(new_request),
        .active_access_reg_1(Decode_I_n_321),
        .mem_write_req_reg(Decode_I_n_323),
        .mem_write_req_reg_0(Decode_I_n_322),
        .mem_write_req_reg_1(Decode_I_n_324),
        .sync_reset(sync_reset),
        .wb_databus_read_data(wb_databus_read_data),
        .wb_dcache_valid_read_data({wb_dcache_valid_read_data[16],wb_dcache_valid_read_data[17],wb_dcache_valid_read_data[18],wb_dcache_valid_read_data[19],wb_dcache_valid_read_data[20],wb_dcache_valid_read_data[21],wb_dcache_valid_read_data[22],wb_dcache_valid_read_data[23],wb_dcache_valid_read_data[24],wb_dcache_valid_read_data[25],wb_dcache_valid_read_data[26],wb_dcache_valid_read_data[27],wb_dcache_valid_read_data[28],wb_dcache_valid_read_data[29],wb_dcache_valid_read_data[30],wb_dcache_valid_read_data[31]}),
        .wb_dext_Data_Strobe(wb_dext_Data_Strobe),
        .wb_read_lsb_1_sel(\Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel ),
        .\wb_read_lsb_sel_reg[0] ({\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel [0],\Byte_Doublet_Handle_gti_I/wb_read_lsb_sel [1]}),
        .wb_read_msb_doublet_sel(\Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_AND2B1L \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1 
       (.D(D[413]),
        .EX_PipeRun(D[1]),
        .SRI(SRI));
  LUT2 #(
    .INIT(4'hB)) 
    \Use_DLMB.wb_dlmb_valid_read_data[0]_i_1 
       (.I0(sync_reset),
        .I1(DReady),
        .O(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[0] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[0]),
        .Q(wb_dlmb_valid_read_data[0]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[10] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[10]),
        .Q(wb_dlmb_valid_read_data[10]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[11] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[11]),
        .Q(wb_dlmb_valid_read_data[11]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[12] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[12]),
        .Q(wb_dlmb_valid_read_data[12]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[13] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[13]),
        .Q(wb_dlmb_valid_read_data[13]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[14] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[14]),
        .Q(wb_dlmb_valid_read_data[14]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[15] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[15]),
        .Q(wb_dlmb_valid_read_data[15]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[16] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[16]),
        .Q(wb_dlmb_valid_read_data[16]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[17] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[17]),
        .Q(wb_dlmb_valid_read_data[17]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[18] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[18]),
        .Q(wb_dlmb_valid_read_data[18]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[19] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[19]),
        .Q(wb_dlmb_valid_read_data[19]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[1]),
        .Q(wb_dlmb_valid_read_data[1]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[20] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[20]),
        .Q(wb_dlmb_valid_read_data[20]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[21] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[21]),
        .Q(wb_dlmb_valid_read_data[21]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[22] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[22]),
        .Q(wb_dlmb_valid_read_data[22]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[23] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[23]),
        .Q(wb_dlmb_valid_read_data[23]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[24] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[24]),
        .Q(wb_dlmb_valid_read_data[24]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[25] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[25]),
        .Q(wb_dlmb_valid_read_data[25]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[26] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[26]),
        .Q(wb_dlmb_valid_read_data[26]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[27] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[27]),
        .Q(wb_dlmb_valid_read_data[27]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[28] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[28]),
        .Q(wb_dlmb_valid_read_data[28]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[29] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[29]),
        .Q(wb_dlmb_valid_read_data[29]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[2]),
        .Q(wb_dlmb_valid_read_data[2]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[30] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[30]),
        .Q(wb_dlmb_valid_read_data[30]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[31] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[31]),
        .Q(wb_dlmb_valid_read_data[31]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[3] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[3]),
        .Q(wb_dlmb_valid_read_data[3]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[4] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[4]),
        .Q(wb_dlmb_valid_read_data[4]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[5] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[5]),
        .Q(wb_dlmb_valid_read_data[5]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[6] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[6]),
        .Q(wb_dlmb_valid_read_data[6]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[7] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[7]),
        .Q(wb_dlmb_valid_read_data[7]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[8] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[8]),
        .Q(wb_dlmb_valid_read_data[8]),
        .R(p_1_out));
  FDRE \Use_DLMB.wb_dlmb_valid_read_data_reg[9] 
       (.C(Clk),
        .CE(1'b1),
        .D(Data_Read[9]),
        .Q(wb_dlmb_valid_read_data[9]),
        .R(p_1_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Debug \Use_Debug_Logic.Master_Core.Debug_Perf 
       (.Address(of_pc),
        .Clk(Clk),
        .Config_Reg_En(Config_Reg_En),
        .D({D[512:511],D[86],D[81]}),
        .Data_Read_Reg_En(Data_Read_Reg_En),
        .Dbg_Capture(Dbg_Capture),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Reg_En(Dbg_Reg_En),
        .Dbg_Shift(Dbg_Shift),
        .Dbg_Stop(Dbg_Stop),
        .Dbg_TDI(Dbg_TDI),
        .Dbg_TDO(Dbg_TDO),
        .Dbg_Trig_Ack_In(Dbg_Trig_Ack_In),
        .Dbg_Trig_Ack_Out(Dbg_Trig_Ack_Out),
        .Dbg_Trig_In(Dbg_Trig_In),
        .Dbg_Trig_Out(Dbg_Trig_Out),
        .Dbg_Update(Dbg_Update),
        .EX_PipeRun(D[1]),
        .I041_out(\PreFetch_Buffer_I1/I041_out ),
        .I1127_out(\PreFetch_Buffer_I1/I1127_out ),
        .I1131_out(\PreFetch_Buffer_I1/I1131_out ),
        .I1135_out(\PreFetch_Buffer_I1/I1135_out ),
        .I1139_out(\PreFetch_Buffer_I1/I1139_out ),
        .I1143_out(\PreFetch_Buffer_I1/I1143_out ),
        .I1147_out(\PreFetch_Buffer_I1/I1147_out ),
        .I1151_out(\PreFetch_Buffer_I1/I1151_out ),
        .I1159_out(\PreFetch_Buffer_I1/I1159_out ),
        .I139_out(\PreFetch_Buffer_I1/I139_out ),
        .I143_out(\PreFetch_Buffer_I1/I143_out ),
        .I147_out(\PreFetch_Buffer_I1/I147_out ),
        .I151_out(\PreFetch_Buffer_I1/I151_out ),
        .I155_out(\PreFetch_Buffer_I1/I155_out ),
        .I159_out(\PreFetch_Buffer_I1/I159_out ),
        .I163_out(\PreFetch_Buffer_I1/I163_out ),
        .I167_out(\PreFetch_Buffer_I1/I167_out ),
        .I171_out(\PreFetch_Buffer_I1/I171_out ),
        .I175_out(\PreFetch_Buffer_I1/I175_out ),
        .I179_out(\PreFetch_Buffer_I1/I179_out ),
        .I183_out(\PreFetch_Buffer_I1/I183_out ),
        .LOCKSTEP_Master_Out({LOCKSTEP_Master_Out[40:38],LOCKSTEP_Master_Out[36],LOCKSTEP_Master_Out[34:0]}),
        .MEM_DataBus_Access_reg(mem_databus_access),
        .MEM_PipeRun(D[0]),
        .OF_PipeRun(D[2]),
        .Pause(Pause),
        .\Performance_Debug_Control.dbg_freeze_nohalt_reg_0 (\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .\Performance_Debug_Control.dbg_stop_if_delay_i_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_41 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_49 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_1 (Decode_I_n_291),
        .\Performance_Debug_Control.force_stop_i_reg_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_42 ),
        .Q(\Use_Debug_Logic.Master_Core.Debug_Perf_n_51 ),
        .Reset_Mode(Reset_Mode),
        .Scan_En(Scan_En),
        .Scan_Reset(Scan_Reset),
        .Scan_Reset_Sel(Scan_Reset_Sel),
        .\Serial_Dbg_Intf.control_reg_reg[8]_0 (\Serial_Dbg_Intf.control_reg_reg[8] ),
        .\Serial_Dbg_Intf.control_reg_reg[8]_1 (Decode_I_n_290),
        .\Single_Synchronize.use_async_reset.sync_reg (\Use_Debug_Logic.Master_Core.Debug_Perf_n_40 ),
        .Sleep(Sleep),
        .Sleep_Decode(Sleep_Decode),
        .Sleep_Out(Sleep_Out),
        .Status_Reg_En(Status_Reg_En),
        .\Use_XX_Accesses.xx_data_reg[10] (instr_mux_I_n_43),
        .\Use_XX_Accesses.xx_data_reg[21] (instr_mux_I_n_42),
        .\Use_XX_Accesses.xx_data_reg[22] (instr_mux_I_n_41),
        .\Use_XX_Accesses.xx_data_reg[23] (instr_mux_I_n_40),
        .\Use_XX_Accesses.xx_data_reg[24] (instr_mux_I_n_39),
        .\Use_XX_Accesses.xx_data_reg[25] (instr_mux_I_n_38),
        .\Use_XX_Accesses.xx_data_reg[26] (instr_mux_I_n_37),
        .\Use_XX_Accesses.xx_data_reg[27] (instr_mux_I_n_36),
        .\Use_XX_Accesses.xx_data_reg[28] (instr_mux_I_n_35),
        .\Use_XX_Accesses.xx_data_reg[29] (instr_mux_I_n_34),
        .\Use_XX_Accesses.xx_data_reg[2] (instr_mux_I_n_50),
        .\Use_XX_Accesses.xx_data_reg[30] (instr_mux_I_n_33),
        .\Use_XX_Accesses.xx_data_reg[31] (instr_mux_I_n_32),
        .\Use_XX_Accesses.xx_data_reg[4] (instr_mux_I_n_49),
        .\Use_XX_Accesses.xx_data_reg[5] (instr_mux_I_n_48),
        .\Use_XX_Accesses.xx_data_reg[6] (instr_mux_I_n_47),
        .\Use_XX_Accesses.xx_data_reg[7] (instr_mux_I_n_46),
        .\Use_XX_Accesses.xx_data_reg[8] (instr_mux_I_n_45),
        .\Use_XX_Accesses.xx_data_reg[9] (instr_mux_I_n_44),
        .\Using_FPGA.Native (\Use_Debug_Logic.Master_Core.Debug_Perf_n_54 ),
        .\Using_FPGA.Native_0 (\Use_Debug_Logic.Master_Core.Debug_Perf_n_55 ),
        .\Using_FPGA.Native_1 ({if_sel_input[3],if_sel_input[4]}),
        .\Using_FPGA.Native_2 (of_predecode),
        .\Using_FPGA.Native_3 ({\PreFetch_Buffer_I1/p_1_in199_in ,\PreFetch_Buffer_I1/p_1_in189_in ,\PreFetch_Buffer_I1/p_1_in184_in ,\PreFetch_Buffer_I1/p_1_in179_in ,\PreFetch_Buffer_I1/p_1_in174_in ,\PreFetch_Buffer_I1/p_1_in169_in ,\PreFetch_Buffer_I1/p_1_in164_in ,\PreFetch_Buffer_I1/p_1_in159_in ,\PreFetch_Buffer_I1/p_1_in104_in ,\PreFetch_Buffer_I1/p_1_in99_in ,\PreFetch_Buffer_I1/p_1_in94_in ,\PreFetch_Buffer_I1/p_1_in89_in ,\PreFetch_Buffer_I1/p_1_in84_in ,\PreFetch_Buffer_I1/p_1_in79_in ,\PreFetch_Buffer_I1/p_1_in74_in ,\PreFetch_Buffer_I1/p_1_in69_in ,\PreFetch_Buffer_I1/p_1_in64_in ,\PreFetch_Buffer_I1/p_1_in59_in ,\PreFetch_Buffer_I1/p_1_in54_in ,\PreFetch_Buffer_I1/p_1_in49_in }),
        .WB_GPR_Wr_Dbg(wb_gpr_wr_dbg),
        .command_reg_clear_reg_0(\Use_Debug_Logic.Master_Core.Debug_Perf_n_39 ),
        .dbg_clean_stop(dbg_clean_stop),
        .dbg_halt_reset_mode_reg_0(Decode_I_n_286),
        .dbg_stop_i(dbg_stop_i),
        .ex_Exception_Taken(ex_Exception_Taken),
        .ex_Interrupt_i(ex_Interrupt_i),
        .ex_Take_Intr_or_Exc(ex_Take_Intr_or_Exc),
        .ex_exception_no_load_store_mask(ex_exception_no_load_store_mask),
        .ex_valid(ex_valid),
        .ib_data({ib_data[0],ib_data[1],ib_data[3]}),
        .\if_pc_reg[29] (\Use_Debug_Logic.Master_Core.Debug_Perf_n_57 ),
        .if_ready(if_ready),
        .in(\PreFetch_Buffer_I1/if_predecode ),
        .mem_Exception_Taken(mem_Exception_Taken),
        .of_brki_0x18(of_brki_0x18),
        .of_pause(of_pause),
        .p_44_out(p_44_out),
        .p_4_out(p_4_out),
        .sync_reset(sync_reset),
        .wakeup_i(wakeup_i),
        .wb_Halted(wb_Halted),
        .wb_gpr_write_dbg_reg({Decode_I_n_268,Decode_I_n_269,Decode_I_n_270,Decode_I_n_271,Decode_I_n_272,Decode_I_n_273,Decode_I_n_274,Decode_I_n_275,Decode_I_n_276,Decode_I_n_277,Decode_I_n_278,Decode_I_n_279,Decode_I_n_280,Decode_I_n_281,Decode_I_n_282,Decode_I_n_283,Data_Flow_I_n_216,Data_Flow_I_n_217,Data_Flow_I_n_218,Data_Flow_I_n_219,Data_Flow_I_n_220,Data_Flow_I_n_221,Data_Flow_I_n_222,Data_Flow_I_n_223,Data_Flow_I_n_224,Data_Flow_I_n_225,Data_Flow_I_n_226,Data_Flow_I_n_227,Data_Flow_I_n_228,Data_Flow_I_n_229,Data_Flow_I_n_230,Data_Flow_I_n_231}),
        .wb_pc_valid(wb_pc_valid),
        .wb_read_imm_reg(wb_read_imm_reg),
        .wb_read_imm_reg_1(wb_read_imm_reg_1),
        .wb_valid_reg(Decode_I_n_267));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DCache_gti \Using_DCache.Using_WriteThrough.DCache_I1 
       (.CO(dcache_data_strobe_sel1331_in),
        .Clk(Clk),
        .\Comp_Carry_Chain[1].carry_sel_reg (\mem_tag_hit_comparator/Comp_Carry_Chain[1].carry_sel_reg ),
        .\Comp_Carry_Chain[1].carry_sel_reg_0 (\mem_tag_miss_comparator/Comp_Carry_Chain[1].carry_sel_reg ),
        .\Comp_Carry_Chain[2].carry_sel_reg (\mem_tag_hit_comparator/Comp_Carry_Chain[2].carry_sel_reg ),
        .\Comp_Carry_Chain[2].carry_sel_reg_1 (\mem_tag_miss_comparator/Comp_Carry_Chain[2].carry_sel_reg ),
        .\Comp_Carry_Chain[3].carry_sel_reg (\mem_tag_hit_comparator/Comp_Carry_Chain[3].carry_sel_reg ),
        .\Comp_Carry_Chain[3].carry_sel_reg_2 (\mem_tag_miss_comparator/Comp_Carry_Chain[3].carry_sel_reg ),
        .D({D[460:448],D[411],D[406:375],D[373:338]}),
        .DATA_INB({Data_Flow_I_n_232,Data_Flow_I_n_233,Data_Flow_I_n_234,Data_Flow_I_n_235,Data_Flow_I_n_236,Data_Flow_I_n_237,Data_Flow_I_n_238,Data_Flow_I_n_239,Data_Flow_I_n_240,Data_Flow_I_n_241,Data_Flow_I_n_242,Data_Flow_I_n_243,Data_Flow_I_n_244,Data_Flow_I_n_245,Data_Flow_I_n_246,Data_Flow_I_n_247,Data_Flow_I_n_248,Data_Flow_I_n_249,Data_Flow_I_n_250,Data_Flow_I_n_251,Data_Flow_I_n_252,Data_Flow_I_n_253,Data_Flow_I_n_254,Data_Flow_I_n_255,Data_Flow_I_n_256,Data_Flow_I_n_257,Data_Flow_I_n_258,Data_Flow_I_n_259,Data_Flow_I_n_260,Data_Flow_I_n_261,Data_Flow_I_n_262,Data_Flow_I_n_263}),
        .DIBDI(DATA_INB),
        .EX_PipeRun(D[1]),
        .MEM_DCache_Drop_request(MEM_DCache_Drop_request),
        .M_AXI_DC_ARREADY(M_AXI_DC_ARREADY),
        .\M_AXI_DC_AWADDR[31] ({D[300:231],D[229:195],D[9:6]}),
        .M_AXI_DC_AWREADY(M_AXI_DC_AWREADY),
        .M_AXI_DC_BVALID(M_AXI_DC_BVALID),
        .M_AXI_DC_RDATA(M_AXI_DC_RDATA),
        .M_AXI_DC_RLAST(M_AXI_DC_RLAST),
        .M_AXI_DC_RVALID(M_AXI_DC_RVALID),
        .M_AXI_DC_WREADY(M_AXI_DC_WREADY),
        .M_AXI_DC_WVALID(D[230]),
        .Q(p_1_in0),
        .S(\mem_tag_hit_comparator/S ),
        .Write_Resp_Received(Write_Resp_Received),
        .delay_update_idle(delay_update_idle),
        .incoming_data_valid(incoming_data_valid),
        .mem_Write_DCache(mem_Write_DCache),
        .mem_dcache_data_strobe(mem_dcache_data_strobe),
        .mem_valid_req0(mem_valid_req0),
        .mem_write_cache_miss_delayed_reg_0({comp1_miss_A[2],comp1_miss_A[3],comp1_miss_A[4],comp1_miss_A[5],comp1_miss_A[6],comp1_miss_A[7],comp1_miss_A[8],comp1_miss_A[9],comp1_miss_A[10],comp1_miss_A[11],comp1_miss_A[12],comp1_miss_A[13]}),
        .mem_write_req(mem_write_req),
        .p_26_in(p_26_in),
        .sync_reset(sync_reset),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and \Using_Debug.Using_ICache.combined_carry_and_I2 
       (.iside_data_strobe_combined(iside_data_strobe_combined),
        .iside_data_strobe_combined2(iside_data_strobe_combined2),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .wb_exception_i_reg(wb_exception_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or \Using_Debug.Using_ICache.combined_carry_or_I 
       (.S(S),
        .icache_data_strobe(icache_data_strobe),
        .iside_data_strobe_combined(iside_data_strobe_combined),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_2(wb_exception_i_reg),
        .lopt_3(lopt_14),
        .lopt_4(lopt_15),
        .lopt_5(S_0),
        .lopt_6(lopt_16),
        .lopt_7(lopt_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2 \Using_Debug.Using_ICache.debug_combinded_carry_or_I 
       (.S_0(S_0),
        .ib_ready(ib_ready),
        .iside_data_strobe_combined2(iside_data_strobe_combined2),
        .lopt(lopt_14),
        .lopt_1(lopt_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Icache \Using_ICache.ICache_I1 
       (.A__0(A__0),
        .Clk(Clk),
        .D({Decode_I_n_491,Decode_I_n_492,Decode_I_n_493,Decode_I_n_494,Decode_I_n_495,Decode_I_n_496,Decode_I_n_497,Decode_I_n_498,Decode_I_n_499,Decode_I_n_500,Decode_I_n_501,Decode_I_n_502,Decode_I_n_503,Decode_I_n_504,Decode_I_n_505,Decode_I_n_506,Decode_I_n_507,ADDRA[0],ADDRA[1],ADDRA[2],ADDRA[3],ADDRA[4],ADDRA[5],ADDRA[6],ADDRA[7],ADDRA[8],ADDRA[9],ADDRA[10],Decode_I_n_519,Decode_I_n_520}),
        .DATA_OUTA(iCACHE_Data_words),
        .E(D[510]),
        .ENB1_out(ENB1_out),
        .\EX_Op1_reg[17] ({ex_op1_i[17],ex_op1_i[18],ex_op1_i[19],ex_op1_i[20],ex_op1_i[21],ex_op1_i[22],ex_op1_i[23],ex_op1_i[24],ex_op1_i[25],ex_op1_i[26],ex_op1_i[27]}),
        .\M_AXI_IC_ARADDR[31] ({D[335:301],D[5:3]}),
        .M_AXI_IC_ARREADY(M_AXI_IC_ARREADY),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA),
        .M_AXI_IC_RLAST(M_AXI_IC_RLAST),
        .M_AXI_IC_RVALID(M_AXI_IC_RVALID),
        .Q({last_Valid_Instr_Addr__0[0],last_Valid_Instr_Addr__0[1],last_Valid_Instr_Addr__0[2],last_Valid_Instr_Addr__0[3],last_Valid_Instr_Addr__0[4],last_Valid_Instr_Addr__0[5],last_Valid_Instr_Addr__0[6],last_Valid_Instr_Addr__0[7],last_Valid_Instr_Addr__0[8],last_Valid_Instr_Addr__0[9],last_Valid_Instr_Addr__0[10],last_Valid_Instr_Addr__0[11],last_Valid_Instr_Addr__0[12],last_Valid_Instr_Addr__0[13],last_Valid_Instr_Addr__0[14],last_Valid_Instr_Addr__0[15],last_Valid_Instr_Addr__0[16],last_Valid_Instr_Addr__0[17],last_Valid_Instr_Addr__0[18],last_Valid_Instr_Addr__0[19],last_Valid_Instr_Addr__0[20],last_Valid_Instr_Addr__0[21],last_Valid_Instr_Addr__0[22],last_Valid_Instr_Addr__0[23],last_Valid_Instr_Addr__0[24],last_Valid_Instr_Addr__0[25],last_Valid_Instr_Addr__0[26],last_Valid_Instr_Addr__0[27],last_Valid_Instr_Addr[28],last_Valid_Instr_Addr[29]}),
        .\Use_Async_Reset.sync_reset_reg (Decode_I_n_521),
        .\Using_FPGA.Native ({xx_data[0],xx_data[1],xx_data[2],xx_data[3],xx_data[4],xx_data[5],xx_data[6],xx_data[7],xx_data[8],xx_data[9],xx_data[10],xx_data[11],xx_data[12],xx_data[13],xx_data[14],xx_data[15],xx_data[16],xx_data[17],xx_data[18],xx_data[19],xx_data[20],xx_data[21],xx_data[22],xx_data[23],xx_data[24],xx_data[25],xx_data[26],xx_data[27],xx_data[28],xx_data[29],xx_data[30],xx_data[31]}),
        .ex_mbar_stall_no_sleep_1_reg(\Using_ICache.ICache_I1_n_43 ),
        .icache_data_strobe(icache_data_strobe),
        .icache_idle(icache_idle),
        .if_fetch_in_progress(if_fetch_in_progress),
        .\if_pc_reg[0] (D[509:480]),
        .new_tag_bits(new_tag_bits),
        .\req_Addr_reg[27]_0 (\Using_ICache.ICache_I1_n_41 ),
        .sync_reset(sync_reset),
        .valid_Req(valid_Req),
        .\wb_MSR_i_reg[26] (Decode_I_n_490));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux instr_mux_I
       (.A__0(A__0),
        .DATA_OUTA(iCACHE_Data_words),
        .IReady(IReady),
        .Instr(Instr),
        .LOCKSTEP_Master_Out({LOCKSTEP_Master_Out[38],LOCKSTEP_Master_Out[31:0]}),
        .\Use_XX_Accesses.xx_data_reg[0] ({xx_data[0],xx_data[1],xx_data[2],xx_data[3],xx_data[4],xx_data[5],xx_data[6],xx_data[7],xx_data[8],xx_data[9],xx_data[10],xx_data[11],xx_data[12],xx_data[13],xx_data[14],xx_data[15],xx_data[16],xx_data[17],xx_data[18],xx_data[19],xx_data[20],xx_data[21],xx_data[22],xx_data[23],xx_data[24],xx_data[25],xx_data[26],xx_data[27],xx_data[28],xx_data[29],xx_data[30],xx_data[31]}),
        .\Using_FPGA.Native (instr_mux_I_n_32),
        .\Using_FPGA.Native_0 (instr_mux_I_n_33),
        .\Using_FPGA.Native_1 (instr_mux_I_n_34),
        .\Using_FPGA.Native_10 (instr_mux_I_n_43),
        .\Using_FPGA.Native_11 (instr_mux_I_n_44),
        .\Using_FPGA.Native_12 (instr_mux_I_n_45),
        .\Using_FPGA.Native_13 (instr_mux_I_n_46),
        .\Using_FPGA.Native_14 (instr_mux_I_n_47),
        .\Using_FPGA.Native_15 (instr_mux_I_n_48),
        .\Using_FPGA.Native_16 (instr_mux_I_n_49),
        .\Using_FPGA.Native_17 (instr_mux_I_n_50),
        .\Using_FPGA.Native_2 (instr_mux_I_n_35),
        .\Using_FPGA.Native_3 (instr_mux_I_n_36),
        .\Using_FPGA.Native_4 (instr_mux_I_n_37),
        .\Using_FPGA.Native_5 (instr_mux_I_n_38),
        .\Using_FPGA.Native_6 (instr_mux_I_n_39),
        .\Using_FPGA.Native_7 (instr_mux_I_n_40),
        .\Using_FPGA.Native_8 (instr_mux_I_n_41),
        .\Using_FPGA.Native_9 (instr_mux_I_n_42),
        .ib_data(ib_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3 mem_databus_ready_sel_carry_or
       (.lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .lopt_3(lopt_6),
        .lopt_4(lopt_7),
        .lopt_5(lopt_8),
        .lopt_6(lopt_9),
        .lopt_7(lopt_10),
        .lopt_8(lopt_11),
        .mem_access_completed_reg(\Use_DBUS.DAXI_Interface_I1_n_6 ),
        .mem_databus_ready(mem_databus_ready),
        .mem_dcache_data_strobe(mem_dcache_data_strobe));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux read_data_mux_I
       (.Q({wb_dlmb_valid_read_data[0],wb_dlmb_valid_read_data[1],wb_dlmb_valid_read_data[2],wb_dlmb_valid_read_data[3],wb_dlmb_valid_read_data[4],wb_dlmb_valid_read_data[5],wb_dlmb_valid_read_data[6],wb_dlmb_valid_read_data[7],wb_dlmb_valid_read_data[8],wb_dlmb_valid_read_data[9],wb_dlmb_valid_read_data[10],wb_dlmb_valid_read_data[11],wb_dlmb_valid_read_data[12],wb_dlmb_valid_read_data[13],wb_dlmb_valid_read_data[14],wb_dlmb_valid_read_data[15],wb_dlmb_valid_read_data[16],wb_dlmb_valid_read_data[17],wb_dlmb_valid_read_data[18],wb_dlmb_valid_read_data[19],wb_dlmb_valid_read_data[20],wb_dlmb_valid_read_data[21],wb_dlmb_valid_read_data[22],wb_dlmb_valid_read_data[23],wb_dlmb_valid_read_data[24],wb_dlmb_valid_read_data[25],wb_dlmb_valid_read_data[26],wb_dlmb_valid_read_data[27],wb_dlmb_valid_read_data[28],wb_dlmb_valid_read_data[29],wb_dlmb_valid_read_data[30],wb_dlmb_valid_read_data[31]}),
        .\WB_DAXI_Read_Data_reg[0] ({wb_dext_read_data[0],wb_dext_read_data[1],wb_dext_read_data[2],wb_dext_read_data[3],wb_dext_read_data[4],wb_dext_read_data[5],wb_dext_read_data[6],wb_dext_read_data[7],wb_dext_read_data[8],wb_dext_read_data[9],wb_dext_read_data[10],wb_dext_read_data[11],wb_dext_read_data[12],wb_dext_read_data[13],wb_dext_read_data[14],wb_dext_read_data[15],wb_dext_read_data[16],wb_dext_read_data[17],wb_dext_read_data[18],wb_dext_read_data[19],wb_dext_read_data[20],wb_dext_read_data[21],wb_dext_read_data[22],wb_dext_read_data[23],wb_dext_read_data[24],wb_dext_read_data[25],wb_dext_read_data[26],wb_dext_read_data[27],wb_dext_read_data[28],wb_dext_read_data[29],wb_dext_read_data[30],wb_dext_read_data[31]}),
        .wb_databus_read_data(wb_databus_read_data),
        .wb_dcache_valid_read_data(wb_dcache_valid_read_data),
        .wb_dext_Data_Strobe(wb_dext_Data_Strobe));
  FDRE trace_data_access_i_reg
       (.C(Clk),
        .CE(D[0]),
        .D(mem_databus_access),
        .Q(D[12]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[0] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[406]),
        .Q(D[80]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[10] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[396]),
        .Q(D[70]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[11] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[395]),
        .Q(D[69]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[12] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[394]),
        .Q(D[68]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[13] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[393]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[14] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[392]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[15] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[391]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[16] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[390]),
        .Q(D[64]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[17] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[389]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[18] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[388]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[19] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[387]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[1] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[405]),
        .Q(D[79]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[20] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[386]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[21] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[385]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[22] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[384]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[23] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[383]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[24] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[382]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[25] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[381]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[26] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[380]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[27] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[379]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[28] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[378]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[29] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[377]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[2] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[404]),
        .Q(D[78]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[30] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[376]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[31] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[375]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[3] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[403]),
        .Q(D[77]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[4] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[402]),
        .Q(D[76]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[5] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[401]),
        .Q(D[75]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[6] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[400]),
        .Q(D[74]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[7] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[399]),
        .Q(D[73]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[8] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[398]),
        .Q(D[72]),
        .R(1'b0));
  FDRE \trace_data_address_i_reg[9] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[397]),
        .Q(D[71]),
        .R(1'b0));
  FDRE \trace_data_byte_enable_i_reg[0] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[341]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \trace_data_byte_enable_i_reg[1] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[340]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \trace_data_byte_enable_i_reg[2] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[339]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \trace_data_byte_enable_i_reg[3] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[338]),
        .Q(D[13]),
        .R(1'b0));
  FDRE trace_data_read_i_reg
       (.C(Clk),
        .CE(D[0]),
        .D(mem_databus_read),
        .Q(D[11]),
        .R(1'b0));
  FDRE trace_data_write_i_reg
       (.C(Clk),
        .CE(D[0]),
        .D(mem_write_req),
        .Q(D[10]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[0] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[373]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[10] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[363]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[11] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[362]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[12] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[361]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[13] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[360]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[14] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[359]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[15] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[358]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[16] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[357]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[17] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[356]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[18] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[355]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[19] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[354]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[1] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[372]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[20] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[353]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[21] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[352]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[22] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[351]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[23] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[350]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[24] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[349]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[25] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[348]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[26] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[347]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[27] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[346]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[28] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[345]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[29] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[344]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[2] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[371]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[30] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[343]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[31] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[342]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[3] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[370]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[4] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[369]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[5] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[368]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[6] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[367]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[7] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[366]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[8] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[365]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \trace_data_write_value_i_reg[9] 
       (.C(Clk),
        .CE(D[0]),
        .D(D[364]),
        .Q(D[39]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Operand_Select_gti
   (\mem_byte_selects_reg[1] ,
    Q,
    \MEM_DataBus_Addr_reg[0] ,
    \mem_byte_selects_reg[0] ,
    \Using_FPGA.Native ,
    \Data_Addr[30] ,
    S,
    in0,
    swap_result,
    swap_result_reg,
    \MEM_DataBus_Addr_reg[0]_0 ,
    \Zero_Detecting[0].nibble_Zero_reg ,
    \Using_FPGA.Native_0 ,
    \EX_Op2_reg[0]_0 ,
    \MEM_DataBus_Write_Data_reg[24] ,
    of_op1_sel_spr,
    D,
    I1,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 ,
    \Using_FPGA.Native_15 ,
    \Using_FPGA.Native_16 ,
    \Using_FPGA.Native_17 ,
    \Using_FPGA.Native_18 ,
    \Using_FPGA.Native_19 ,
    \Using_FPGA.Native_20 ,
    \Using_FPGA.Native_21 ,
    \Using_FPGA.Native_22 ,
    \Using_FPGA.Native_23 ,
    \Using_FPGA.Native_24 ,
    \Using_FPGA.Native_25 ,
    \Using_FPGA.Native_26 ,
    \Using_FPGA.Native_27 ,
    \Using_FPGA.Native_28 ,
    \Using_FPGA.Native_29 ,
    \Using_FPGA.Native_30 ,
    \Using_FPGA.Native_31 ,
    EX_Reverse_Mem_Access,
    ex_move_to_MSR_instr,
    ex_valid_reg,
    \Using_FPGA.Native_32 ,
    EX_Doublet_Access,
    EX_Byte_Access,
    EX_CMP_Op,
    \EX_Sext_Op_reg[0] ,
    EX_SWAP_BYTE_Instr,
    sync_reset,
    E,
    \Using_FPGA.Native_33 ,
    Clk,
    OF_PipeRun,
    ex_sel_alu_i_reg,
    ex_sel_alu_i_reg_0);
  output [0:0]\mem_byte_selects_reg[1] ;
  output [31:0]Q;
  output [31:0]\MEM_DataBus_Addr_reg[0] ;
  output \mem_byte_selects_reg[0] ;
  output \Using_FPGA.Native ;
  output [5:0]\Data_Addr[30] ;
  output S;
  output in0;
  output [23:0]swap_result;
  output [0:7]swap_result_reg;
  output \MEM_DataBus_Addr_reg[0]_0 ;
  output \Zero_Detecting[0].nibble_Zero_reg ;
  output [29:0]\Using_FPGA.Native_0 ;
  output [15:0]\EX_Op2_reg[0]_0 ;
  output [31:0]\MEM_DataBus_Write_Data_reg[24] ;
  input of_op1_sel_spr;
  input [31:0]D;
  input I1;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input \Using_FPGA.Native_13 ;
  input \Using_FPGA.Native_14 ;
  input \Using_FPGA.Native_15 ;
  input \Using_FPGA.Native_16 ;
  input \Using_FPGA.Native_17 ;
  input \Using_FPGA.Native_18 ;
  input \Using_FPGA.Native_19 ;
  input \Using_FPGA.Native_20 ;
  input \Using_FPGA.Native_21 ;
  input \Using_FPGA.Native_22 ;
  input \Using_FPGA.Native_23 ;
  input \Using_FPGA.Native_24 ;
  input \Using_FPGA.Native_25 ;
  input \Using_FPGA.Native_26 ;
  input \Using_FPGA.Native_27 ;
  input \Using_FPGA.Native_28 ;
  input \Using_FPGA.Native_29 ;
  input \Using_FPGA.Native_30 ;
  input \Using_FPGA.Native_31 ;
  input EX_Reverse_Mem_Access;
  input ex_move_to_MSR_instr;
  input ex_valid_reg;
  input \Using_FPGA.Native_32 ;
  input EX_Doublet_Access;
  input EX_Byte_Access;
  input EX_CMP_Op;
  input [1:0]\EX_Sext_Op_reg[0] ;
  input EX_SWAP_BYTE_Instr;
  input sync_reset;
  input [0:0]E;
  input [15:0]\Using_FPGA.Native_33 ;
  input Clk;
  input OF_PipeRun;
  input [31:0]ex_sel_alu_i_reg;
  input [31:0]ex_sel_alu_i_reg_0;

  wire Clk;
  wire [31:0]D;
  wire [5:0]\Data_Addr[30] ;
  wire [0:0]E;
  wire EX_Byte_Access;
  wire EX_CMP_Op;
  wire EX_Doublet_Access;
  wire [15:0]\EX_Op2_reg[0]_0 ;
  wire EX_Reverse_Mem_Access;
  wire EX_SWAP_BYTE_Instr;
  wire [1:0]\EX_Sext_Op_reg[0] ;
  wire \Gen_Bit[31].MUXF7_I1_n_0 ;
  wire I1;
  wire [31:0]\MEM_DataBus_Addr_reg[0] ;
  wire \MEM_DataBus_Addr_reg[0]_0 ;
  wire [31:0]\MEM_DataBus_Write_Data_reg[24] ;
  wire O;
  wire O0_out;
  wire O10_out;
  wire O11_out;
  wire O12_out;
  wire O13_out;
  wire O14_out;
  wire O15_out;
  wire O16_out;
  wire O17_out;
  wire O18_out;
  wire O19_out;
  wire O1_out;
  wire O20_out;
  wire O21_out;
  wire O22_out;
  wire O23_out;
  wire O24_out;
  wire O25_out;
  wire O26_out;
  wire O27_out;
  wire O28_out;
  wire O29_out;
  wire O2_out;
  wire O3_out;
  wire O4_out;
  wire O5_out;
  wire O6_out;
  wire O7_out;
  wire O8_out;
  wire O9_out;
  wire OF_PipeRun;
  wire [31:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire [29:0]\Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_15 ;
  wire \Using_FPGA.Native_16 ;
  wire \Using_FPGA.Native_17 ;
  wire \Using_FPGA.Native_18 ;
  wire \Using_FPGA.Native_19 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_20 ;
  wire \Using_FPGA.Native_21 ;
  wire \Using_FPGA.Native_22 ;
  wire \Using_FPGA.Native_23 ;
  wire \Using_FPGA.Native_24 ;
  wire \Using_FPGA.Native_25 ;
  wire \Using_FPGA.Native_26 ;
  wire \Using_FPGA.Native_27 ;
  wire \Using_FPGA.Native_28 ;
  wire \Using_FPGA.Native_29 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_30 ;
  wire \Using_FPGA.Native_31 ;
  wire \Using_FPGA.Native_32 ;
  wire [15:0]\Using_FPGA.Native_33 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire \Zero_Detecting[0].nibble_Zero_reg ;
  wire [30:31]ex_branch_cmp_op1;
  wire ex_move_to_MSR_instr;
  wire [31:0]ex_sel_alu_i_reg;
  wire [31:0]ex_sel_alu_i_reg_0;
  wire ex_valid_reg;
  wire in0;
  wire \mem_byte_selects_reg[0] ;
  wire [0:0]\mem_byte_selects_reg[1] ;
  wire of_op1_sel_spr;
  wire [23:0]swap_result;
  wire [0:7]swap_result_reg;
  wire sync_reset;

  LUT6 #(
    .INIT(64'h0000969600FFFFFF)) 
    \Byte_Enable[0]_INST_0 
       (.I0(\MEM_DataBus_Addr_reg[0] [0]),
        .I1(Q[0]),
        .I2(EX_Reverse_Mem_Access),
        .I3(EX_Doublet_Access),
        .I4(\mem_byte_selects_reg[0] ),
        .I5(EX_Byte_Access),
        .O(\Data_Addr[30] [3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h956A6A95)) 
    \Byte_Enable[0]_INST_0_i_1 
       (.I0(EX_Reverse_Mem_Access),
        .I1(\MEM_DataBus_Addr_reg[0] [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\MEM_DataBus_Addr_reg[0] [1]),
        .O(\mem_byte_selects_reg[0] ));
  LUT6 #(
    .INIT(64'h0000696900FFFFFF)) 
    \Byte_Enable[1]_INST_0 
       (.I0(\MEM_DataBus_Addr_reg[0] [0]),
        .I1(Q[0]),
        .I2(EX_Reverse_Mem_Access),
        .I3(EX_Doublet_Access),
        .I4(\mem_byte_selects_reg[0] ),
        .I5(EX_Byte_Access),
        .O(\Data_Addr[30] [2]));
  LUT6 #(
    .INIT(64'h96FF000096FF00FF)) 
    \Byte_Enable[2]_INST_0 
       (.I0(\MEM_DataBus_Addr_reg[0] [0]),
        .I1(Q[0]),
        .I2(EX_Reverse_Mem_Access),
        .I3(EX_Byte_Access),
        .I4(\mem_byte_selects_reg[0] ),
        .I5(EX_Doublet_Access),
        .O(\Data_Addr[30] [1]));
  LUT6 #(
    .INIT(64'h69FF000069FF00FF)) 
    \Byte_Enable[3]_INST_0 
       (.I0(\MEM_DataBus_Addr_reg[0] [0]),
        .I1(Q[0]),
        .I2(EX_Reverse_Mem_Access),
        .I3(EX_Byte_Access),
        .I4(\mem_byte_selects_reg[0] ),
        .I5(EX_Doublet_Access),
        .O(\Data_Addr[30] [0]));
  LUT6 #(
    .INIT(64'hE0000EEE0EEEE000)) 
    \Data_Addr[30]_INST_0 
       (.I0(EX_Byte_Access),
        .I1(EX_Doublet_Access),
        .I2(\MEM_DataBus_Addr_reg[0] [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\MEM_DataBus_Addr_reg[0] [1]),
        .O(\Data_Addr[30] [5]));
  LUT3 #(
    .INIT(8'h28)) 
    \Data_Addr[31]_INST_0 
       (.I0(EX_Byte_Access),
        .I1(Q[0]),
        .I2(\MEM_DataBus_Addr_reg[0] [0]),
        .O(\Data_Addr[30] [4]));
  FDRE \EX_Branch_CMP_Op1_reg[0] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[31]),
        .Q(\Using_FPGA.Native_0 [29]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[10] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[21]),
        .Q(\Using_FPGA.Native_0 [19]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[11] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[20]),
        .Q(\Using_FPGA.Native_0 [18]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[12] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[19]),
        .Q(\Using_FPGA.Native_0 [17]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[13] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[18]),
        .Q(\Using_FPGA.Native_0 [16]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[14] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[17]),
        .Q(\Using_FPGA.Native_0 [15]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[15] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[16]),
        .Q(\Using_FPGA.Native_0 [14]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[16] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[15]),
        .Q(\Using_FPGA.Native_0 [13]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[17] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[14]),
        .Q(\Using_FPGA.Native_0 [12]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[18] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[13]),
        .Q(\Using_FPGA.Native_0 [11]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[19] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[12]),
        .Q(\Using_FPGA.Native_0 [10]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[1] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[30]),
        .Q(\Using_FPGA.Native_0 [28]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[20] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[11]),
        .Q(\Using_FPGA.Native_0 [9]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[21] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[10]),
        .Q(\Using_FPGA.Native_0 [8]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[22] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[9]),
        .Q(\Using_FPGA.Native_0 [7]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[23] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[8]),
        .Q(\Using_FPGA.Native_0 [6]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[24] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[7]),
        .Q(\Using_FPGA.Native_0 [5]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[25] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[6]),
        .Q(\Using_FPGA.Native_0 [4]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[26] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[5]),
        .Q(\Using_FPGA.Native_0 [3]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[27] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[4]),
        .Q(\Using_FPGA.Native_0 [2]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[28] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[3]),
        .Q(\Using_FPGA.Native_0 [1]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[29] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[2]),
        .Q(\Using_FPGA.Native_0 [0]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[2] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[29]),
        .Q(\Using_FPGA.Native_0 [27]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[30] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[1]),
        .Q(ex_branch_cmp_op1[30]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[31] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[0]),
        .Q(ex_branch_cmp_op1[31]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[3] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[28]),
        .Q(\Using_FPGA.Native_0 [26]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[4] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[27]),
        .Q(\Using_FPGA.Native_0 [25]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[5] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[26]),
        .Q(\Using_FPGA.Native_0 [24]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[6] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[25]),
        .Q(\Using_FPGA.Native_0 [23]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[7] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[24]),
        .Q(\Using_FPGA.Native_0 [22]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[8] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[23]),
        .Q(\Using_FPGA.Native_0 [21]),
        .R(sync_reset));
  FDRE \EX_Branch_CMP_Op1_reg[9] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(D[22]),
        .Q(\Using_FPGA.Native_0 [20]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[0] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O),
        .Q(Q[31]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[10] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O20_out),
        .Q(Q[21]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[11] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O19_out),
        .Q(Q[20]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[12] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O18_out),
        .Q(Q[19]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[13] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O17_out),
        .Q(Q[18]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[14] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O16_out),
        .Q(Q[17]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[15] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O15_out),
        .Q(Q[16]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[16] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O14_out),
        .Q(Q[15]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[17] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O13_out),
        .Q(Q[14]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[18] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O12_out),
        .Q(Q[13]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[19] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O11_out),
        .Q(Q[12]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[1] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O29_out),
        .Q(Q[30]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[20] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O10_out),
        .Q(Q[11]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[21] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O9_out),
        .Q(Q[10]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[22] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O8_out),
        .Q(Q[9]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[23] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O7_out),
        .Q(Q[8]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[24] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O6_out),
        .Q(Q[7]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[25] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O5_out),
        .Q(Q[6]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[26] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O4_out),
        .Q(Q[5]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[27] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O3_out),
        .Q(Q[4]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[28] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O2_out),
        .Q(Q[3]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[29] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O1_out),
        .Q(Q[2]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[2] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O28_out),
        .Q(Q[29]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[30] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O0_out),
        .Q(Q[1]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[31] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(\Gen_Bit[31].MUXF7_I1_n_0 ),
        .Q(Q[0]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[3] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O27_out),
        .Q(Q[28]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[4] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O26_out),
        .Q(Q[27]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[5] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O25_out),
        .Q(Q[26]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[6] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O24_out),
        .Q(Q[25]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[7] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O23_out),
        .Q(Q[24]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[8] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O22_out),
        .Q(Q[23]),
        .R(sync_reset));
  FDRE \EX_Op1_reg[9] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(O21_out),
        .Q(Q[22]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[0] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[31]),
        .Q(\MEM_DataBus_Addr_reg[0] [31]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[10] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[21]),
        .Q(\MEM_DataBus_Addr_reg[0] [21]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[11] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[20]),
        .Q(\MEM_DataBus_Addr_reg[0] [20]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[12] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[19]),
        .Q(\MEM_DataBus_Addr_reg[0] [19]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[13] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[18]),
        .Q(\MEM_DataBus_Addr_reg[0] [18]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[14] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[17]),
        .Q(\MEM_DataBus_Addr_reg[0] [17]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[15] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[16]),
        .Q(\MEM_DataBus_Addr_reg[0] [16]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[16] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[15]),
        .Q(\MEM_DataBus_Addr_reg[0] [15]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[17] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[14]),
        .Q(\MEM_DataBus_Addr_reg[0] [14]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[18] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[13]),
        .Q(\MEM_DataBus_Addr_reg[0] [13]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[19] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[12]),
        .Q(\MEM_DataBus_Addr_reg[0] [12]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[1] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[30]),
        .Q(\MEM_DataBus_Addr_reg[0] [30]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[20] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[11]),
        .Q(\MEM_DataBus_Addr_reg[0] [11]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[21] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[10]),
        .Q(\MEM_DataBus_Addr_reg[0] [10]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[22] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[9]),
        .Q(\MEM_DataBus_Addr_reg[0] [9]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[23] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[8]),
        .Q(\MEM_DataBus_Addr_reg[0] [8]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[24] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[7]),
        .Q(\MEM_DataBus_Addr_reg[0] [7]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[25] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[6]),
        .Q(\MEM_DataBus_Addr_reg[0] [6]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[26] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[5]),
        .Q(\MEM_DataBus_Addr_reg[0] [5]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[27] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[4]),
        .Q(\MEM_DataBus_Addr_reg[0] [4]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[28] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[3]),
        .Q(\MEM_DataBus_Addr_reg[0] [3]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[29] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[2]),
        .Q(\MEM_DataBus_Addr_reg[0] [2]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[2] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[29]),
        .Q(\MEM_DataBus_Addr_reg[0] [29]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[30] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[1]),
        .Q(\MEM_DataBus_Addr_reg[0] [1]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[31] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[0]),
        .Q(\MEM_DataBus_Addr_reg[0] [0]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[3] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[28]),
        .Q(\MEM_DataBus_Addr_reg[0] [28]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[4] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[27]),
        .Q(\MEM_DataBus_Addr_reg[0] [27]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[5] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[26]),
        .Q(\MEM_DataBus_Addr_reg[0] [26]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[6] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[25]),
        .Q(\MEM_DataBus_Addr_reg[0] [25]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[7] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[24]),
        .Q(\MEM_DataBus_Addr_reg[0] [24]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[8] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[23]),
        .Q(\MEM_DataBus_Addr_reg[0] [23]),
        .R(sync_reset));
  FDRE \EX_Op2_reg[9] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg[22]),
        .Q(\MEM_DataBus_Addr_reg[0] [22]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[0] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[31]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [31]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[10] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[21]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [21]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[11] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[20]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [20]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[12] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[19]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [19]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[13] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[18]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [18]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[14] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[17]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [17]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[15] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[16]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [16]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[16] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[15]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [15]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[17] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[14]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [14]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[18] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[13]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [13]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[19] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[12]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [12]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[1] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[30]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [30]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[20] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[11]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [11]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[21] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[10]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [10]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[22] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[9]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [9]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[23] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[8]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [8]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[24] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[7]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [7]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[25] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[6]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [6]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[26] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[5]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [5]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[27] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[4]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [4]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[28] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[3]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [3]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[29] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[2]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [2]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[2] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[29]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [29]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[30] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[1]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [1]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[31] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[0]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [0]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[3] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[28]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [28]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[4] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[27]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [27]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[5] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[26]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [26]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[6] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[25]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [25]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[7] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[24]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [24]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[8] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[23]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [23]),
        .R(sync_reset));
  FDRE \EX_Op3_reg[9] 
       (.C(Clk),
        .CE(OF_PipeRun),
        .D(ex_sel_alu_i_reg_0[22]),
        .Q(\MEM_DataBus_Write_Data_reg[24] [22]),
        .R(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_626 \Gen_Bit[0].MUXF7_I1 
       (.D(O),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .I1(I1),
        .Q({Q[15],Q[7]}),
        .ex_sel_alu_i_reg(D[31]),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_627 \Gen_Bit[10].MUXF7_I1 
       (.D(O20_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[13],Q[5]}),
        .\Using_FPGA.Native_0 (D[21]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_10 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[21]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_628 \Gen_Bit[11].MUXF7_I1 
       (.D(O19_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[12],Q[4]}),
        .\Using_FPGA.Native_0 (D[20]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_11 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[20]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_629 \Gen_Bit[12].MUXF7_I1 
       (.D(O18_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[11],Q[3]}),
        .\Using_FPGA.Native_0 (D[19]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_12 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[19]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_630 \Gen_Bit[13].MUXF7_I1 
       (.D(O17_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[10],Q[2]}),
        .\Using_FPGA.Native_0 (D[18]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_13 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_631 \Gen_Bit[14].MUXF7_I1 
       (.D(O16_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[9],Q[1]}),
        .\Using_FPGA.Native_0 (D[17]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_14 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[17]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_632 \Gen_Bit[15].MUXF7_I1 
       (.D(O15_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[8],Q[0]}),
        .\Using_FPGA.Native_0 (D[16]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_15 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_633 \Gen_Bit[16].MUXF7_I1 
       (.D(O14_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[31],Q[23]}),
        .\Using_FPGA.Native_0 (D[15]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_16 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[15]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_634 \Gen_Bit[17].MUXF7_I1 
       (.D(O13_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[30],Q[22]}),
        .\Using_FPGA.Native_0 (D[14]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_17 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[14]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_635 \Gen_Bit[18].MUXF7_I1 
       (.D(O12_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[29],Q[21]}),
        .\Using_FPGA.Native_0 (D[13]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_18 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[13]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_636 \Gen_Bit[19].MUXF7_I1 
       (.D(O11_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[28],Q[20]}),
        .\Using_FPGA.Native_0 (D[12]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_19 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[12]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_637 \Gen_Bit[1].MUXF7_I1 
       (.D(O29_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[14],Q[6]}),
        .\Using_FPGA.Native_0 (D[30]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_1 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_638 \Gen_Bit[20].MUXF7_I1 
       (.D(O10_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[27],Q[19]}),
        .\Using_FPGA.Native_0 (D[11]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_20 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[11]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_639 \Gen_Bit[21].MUXF7_I1 
       (.D(O9_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[26],Q[18]}),
        .\Using_FPGA.Native_0 (D[10]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_21 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_640 \Gen_Bit[22].MUXF7_I1 
       (.D(O8_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[25],Q[17]}),
        .\Using_FPGA.Native_0 (D[9]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_22 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_641 \Gen_Bit[23].MUXF7_I1 
       (.D(O7_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[24],Q[16]}),
        .\Using_FPGA.Native_0 (D[8]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_23 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_642 \Gen_Bit[24].MUXF7_I1 
       (.D(O6_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .EX_SWAP_Instr_reg(D[7]),
        .Q({Q[31],Q[23]}),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_24 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_643 \Gen_Bit[25].MUXF7_I1 
       (.D(O5_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[30],Q[22]}),
        .\Using_FPGA.Native_0 (D[6]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_25 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_644 \Gen_Bit[26].MUXF7_I1 
       (.D(O4_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .EX_SWAP_Instr_reg(D[5]),
        .Q({Q[29],Q[21]}),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_26 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_645 \Gen_Bit[27].MUXF7_I1 
       (.D(O3_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[28],Q[20]}),
        .\Using_FPGA.Native_0 (D[4]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_27 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_646 \Gen_Bit[28].MUXF7_I1 
       (.D(O2_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .EX_SWAP_Instr_reg(D[3]),
        .Q({Q[27],Q[19]}),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_28 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_647 \Gen_Bit[29].MUXF7_I1 
       (.D(O1_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .EX_SWAP_Instr_reg(D[2]),
        .Q({Q[26],Q[18]}),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_29 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_648 \Gen_Bit[2].MUXF7_I1 
       (.D(O28_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[13],Q[5]}),
        .\Using_FPGA.Native_0 (D[29]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_2 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_649 \Gen_Bit[30].MUXF7_I1 
       (.D(O0_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .EX_SWAP_Instr_reg(D[1]),
        .Q({Q[25],Q[17]}),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_30 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_650 \Gen_Bit[31].MUXF7_I1 
       (.D(\Gen_Bit[31].MUXF7_I1_n_0 ),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[24],Q[16]}),
        .\Using_FPGA.Native_0 (D[0]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_31 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_651 \Gen_Bit[3].MUXF7_I1 
       (.D(O27_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[12],Q[4]}),
        .\Using_FPGA.Native_0 (D[28]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_652 \Gen_Bit[4].MUXF7_I1 
       (.D(O26_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[11],Q[3]}),
        .\Using_FPGA.Native_0 (D[27]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_4 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_653 \Gen_Bit[5].MUXF7_I1 
       (.D(O25_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[10],Q[2]}),
        .\Using_FPGA.Native_0 (D[26]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_5 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_654 \Gen_Bit[6].MUXF7_I1 
       (.D(O24_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[9],Q[1]}),
        .\Using_FPGA.Native_0 (D[25]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_6 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_655 \Gen_Bit[7].MUXF7_I1 
       (.D(O23_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[8],Q[0]}),
        .\Using_FPGA.Native_0 (D[24]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_7 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result_reg(swap_result_reg[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_656 \Gen_Bit[8].MUXF7_I1 
       (.D(O22_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[15],Q[7]}),
        .\Using_FPGA.Native_0 (D[23]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_8 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_657 \Gen_Bit[9].MUXF7_I1 
       (.D(O21_out),
        .EX_SWAP_BYTE_Instr(EX_SWAP_BYTE_Instr),
        .Q({Q[14],Q[6]}),
        .\Using_FPGA.Native_0 (D[22]),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_9 ),
        .of_op1_sel_spr(of_op1_sel_spr),
        .swap_result(swap_result[22]));
  LUT2 #(
    .INIT(4'h1)) 
    \Using_FPGA.Native_i_1__108 
       (.I0(ex_branch_cmp_op1[30]),
        .I1(ex_branch_cmp_op1[31]),
        .O(\Zero_Detecting[0].nibble_Zero_reg ));
  LUT3 #(
    .INIT(8'hD7)) 
    \Using_FPGA.Native_i_1__150 
       (.I0(EX_CMP_Op),
        .I1(Q[31]),
        .I2(\MEM_DataBus_Addr_reg[0] [31]),
        .O(S));
  LUT3 #(
    .INIT(8'hD7)) 
    \Using_FPGA.Native_i_1__184 
       (.I0(EX_CMP_Op),
        .I1(Q[31]),
        .I2(\MEM_DataBus_Addr_reg[0] [31]),
        .O(\MEM_DataBus_Addr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Using_FPGA.Native_i_4__0 
       (.I0(Q[2]),
        .I1(ex_move_to_MSR_instr),
        .I2(ex_valid_reg),
        .I3(\Using_FPGA.Native_32 ),
        .O(\Using_FPGA.Native ));
  FDRE \imm_reg_reg[0] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [15]),
        .Q(\EX_Op2_reg[0]_0 [15]),
        .R(sync_reset));
  FDRE \imm_reg_reg[10] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [5]),
        .Q(\EX_Op2_reg[0]_0 [5]),
        .R(sync_reset));
  FDRE \imm_reg_reg[11] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [4]),
        .Q(\EX_Op2_reg[0]_0 [4]),
        .R(sync_reset));
  FDRE \imm_reg_reg[12] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [3]),
        .Q(\EX_Op2_reg[0]_0 [3]),
        .R(sync_reset));
  FDRE \imm_reg_reg[13] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [2]),
        .Q(\EX_Op2_reg[0]_0 [2]),
        .R(sync_reset));
  FDRE \imm_reg_reg[14] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [1]),
        .Q(\EX_Op2_reg[0]_0 [1]),
        .R(sync_reset));
  FDRE \imm_reg_reg[15] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [0]),
        .Q(\EX_Op2_reg[0]_0 [0]),
        .R(sync_reset));
  FDRE \imm_reg_reg[1] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [14]),
        .Q(\EX_Op2_reg[0]_0 [14]),
        .R(sync_reset));
  FDRE \imm_reg_reg[2] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [13]),
        .Q(\EX_Op2_reg[0]_0 [13]),
        .R(sync_reset));
  FDRE \imm_reg_reg[3] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [12]),
        .Q(\EX_Op2_reg[0]_0 [12]),
        .R(sync_reset));
  FDRE \imm_reg_reg[4] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [11]),
        .Q(\EX_Op2_reg[0]_0 [11]),
        .R(sync_reset));
  FDRE \imm_reg_reg[5] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [10]),
        .Q(\EX_Op2_reg[0]_0 [10]),
        .R(sync_reset));
  FDRE \imm_reg_reg[6] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [9]),
        .Q(\EX_Op2_reg[0]_0 [9]),
        .R(sync_reset));
  FDRE \imm_reg_reg[7] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [8]),
        .Q(\EX_Op2_reg[0]_0 [8]),
        .R(sync_reset));
  FDRE \imm_reg_reg[8] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [7]),
        .Q(\EX_Op2_reg[0]_0 [7]),
        .R(sync_reset));
  FDRE \imm_reg_reg[9] 
       (.C(Clk),
        .CE(E),
        .D(\Using_FPGA.Native_33 [6]),
        .Q(\EX_Op2_reg[0]_0 [6]),
        .R(sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mem_byte_selects[1]_i_1 
       (.I0(EX_Reverse_Mem_Access),
        .I1(Q[0]),
        .I2(\MEM_DataBus_Addr_reg[0] [0]),
        .O(\mem_byte_selects_reg[1] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    sign_0_15_inferred_i_1
       (.I0(Q[7]),
        .I1(\EX_Sext_Op_reg[0] [0]),
        .I2(Q[15]),
        .I3(\EX_Sext_Op_reg[0] [1]),
        .O(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PC_Module_gti
   (D,
    O56_out,
    \EX_Op1_reg[31] ,
    \EX_Op1_reg[27] ,
    \EX_Op1_reg[25] ,
    \EX_Op1_reg[23] ,
    \EX_Op1_reg[22] ,
    \EX_Op1_reg[21] ,
    \EX_Op1_reg[20] ,
    \EX_Op1_reg[19] ,
    \EX_Op1_reg[18] ,
    \EX_Op1_reg[17] ,
    \EX_Op1_reg[16] ,
    \EX_Op1_reg[15] ,
    \EX_Op1_reg[14] ,
    \EX_Op1_reg[13] ,
    \EX_Op1_reg[12] ,
    \EX_Op1_reg[11] ,
    \EX_Op1_reg[10] ,
    \EX_Op1_reg[9] ,
    \EX_Op1_reg[8] ,
    \EX_Op1_reg[7] ,
    \EX_Op1_reg[6] ,
    \EX_Op1_reg[5] ,
    \EX_Op1_reg[4] ,
    \EX_Op1_reg[3] ,
    \EX_Op1_reg[2] ,
    \EX_Op1_reg[1] ,
    Q,
    \EX_Op1_reg[30] ,
    \EX_Op1_reg[29] ,
    \EX_Op1_reg[28] ,
    \EX_Op1_reg[26] ,
    \EX_Op1_reg[24] ,
    I1,
    O,
    \if_pc_reg[28]_0 ,
    \if_pc_reg[27]_0 ,
    \if_pc_reg[26]_0 ,
    \if_pc_reg[25]_0 ,
    \if_pc_reg[24]_0 ,
    \if_pc_reg[23]_0 ,
    \if_pc_reg[22]_0 ,
    \if_pc_reg[21]_0 ,
    \if_pc_reg[20]_0 ,
    \if_pc_reg[19]_0 ,
    \if_pc_reg[18]_0 ,
    \if_pc_reg[17]_0 ,
    \if_pc_reg[16]_0 ,
    \if_pc_reg[15]_0 ,
    \if_pc_reg[14]_0 ,
    \if_pc_reg[13]_0 ,
    \if_pc_reg[12]_0 ,
    \if_pc_reg[11]_0 ,
    \if_pc_reg[10]_0 ,
    \if_pc_reg[9]_0 ,
    \if_pc_reg[8]_0 ,
    \if_pc_reg[7]_0 ,
    \if_pc_reg[6]_0 ,
    \if_pc_reg[5]_0 ,
    \if_pc_reg[4]_0 ,
    \if_pc_reg[3]_0 ,
    \if_pc_reg[2]_0 ,
    \if_pc_reg[1]_0 ,
    \Using_FPGA.Native ,
    of_pause_reg,
    sync_reset,
    Clk,
    of_op1_sel_spr_pc,
    if_missed_fetch_reg,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    ex_MSR,
    CI,
    if_pre_buffer_addr,
    if_sel_input,
    E,
    ex_jump_hold_reg,
    \if_pc_reg[0]_0 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [31:0]D;
  output O56_out;
  output \EX_Op1_reg[31] ;
  output \EX_Op1_reg[27] ;
  output \EX_Op1_reg[25] ;
  output \EX_Op1_reg[23] ;
  output \EX_Op1_reg[22] ;
  output \EX_Op1_reg[21] ;
  output \EX_Op1_reg[20] ;
  output \EX_Op1_reg[19] ;
  output \EX_Op1_reg[18] ;
  output \EX_Op1_reg[17] ;
  output \EX_Op1_reg[16] ;
  output \EX_Op1_reg[15] ;
  output \EX_Op1_reg[14] ;
  output \EX_Op1_reg[13] ;
  output \EX_Op1_reg[12] ;
  output \EX_Op1_reg[11] ;
  output \EX_Op1_reg[10] ;
  output \EX_Op1_reg[9] ;
  output \EX_Op1_reg[8] ;
  output \EX_Op1_reg[7] ;
  output \EX_Op1_reg[6] ;
  output \EX_Op1_reg[5] ;
  output \EX_Op1_reg[4] ;
  output \EX_Op1_reg[3] ;
  output \EX_Op1_reg[2] ;
  output \EX_Op1_reg[1] ;
  output [1:0]Q;
  output \EX_Op1_reg[30] ;
  output \EX_Op1_reg[29] ;
  output \EX_Op1_reg[28] ;
  output \EX_Op1_reg[26] ;
  output \EX_Op1_reg[24] ;
  output I1;
  output O;
  output \if_pc_reg[28]_0 ;
  output \if_pc_reg[27]_0 ;
  output \if_pc_reg[26]_0 ;
  output \if_pc_reg[25]_0 ;
  output \if_pc_reg[24]_0 ;
  output \if_pc_reg[23]_0 ;
  output \if_pc_reg[22]_0 ;
  output \if_pc_reg[21]_0 ;
  output \if_pc_reg[20]_0 ;
  output \if_pc_reg[19]_0 ;
  output \if_pc_reg[18]_0 ;
  output \if_pc_reg[17]_0 ;
  output \if_pc_reg[16]_0 ;
  output \if_pc_reg[15]_0 ;
  output \if_pc_reg[14]_0 ;
  output \if_pc_reg[13]_0 ;
  output \if_pc_reg[12]_0 ;
  output \if_pc_reg[11]_0 ;
  output \if_pc_reg[10]_0 ;
  output \if_pc_reg[9]_0 ;
  output \if_pc_reg[8]_0 ;
  output \if_pc_reg[7]_0 ;
  output \if_pc_reg[6]_0 ;
  output \if_pc_reg[5]_0 ;
  output \if_pc_reg[4]_0 ;
  output \if_pc_reg[3]_0 ;
  output \if_pc_reg[2]_0 ;
  output \if_pc_reg[1]_0 ;
  output [31:0]\Using_FPGA.Native ;
  input of_pause_reg;
  input sync_reset;
  input Clk;
  input of_op1_sel_spr_pc;
  input if_missed_fetch_reg;
  input \Using_FPGA.Native_0 ;
  input \Using_FPGA.Native_1 ;
  input \Using_FPGA.Native_2 ;
  input \Using_FPGA.Native_3 ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input [0:0]ex_MSR;
  input CI;
  input [0:0]if_pre_buffer_addr;
  input [0:0]if_sel_input;
  input [0:0]E;
  input [0:0]ex_jump_hold_reg;
  input [31:0]\if_pc_reg[0]_0 ;
  input lopt;
  output lopt_1;
  output lopt_2;
  input lopt_3;

  wire CI;
  wire Clk;
  wire [31:0]D;
  wire [0:0]E;
  wire \EX_Op1_reg[10] ;
  wire \EX_Op1_reg[11] ;
  wire \EX_Op1_reg[12] ;
  wire \EX_Op1_reg[13] ;
  wire \EX_Op1_reg[14] ;
  wire \EX_Op1_reg[15] ;
  wire \EX_Op1_reg[16] ;
  wire \EX_Op1_reg[17] ;
  wire \EX_Op1_reg[18] ;
  wire \EX_Op1_reg[19] ;
  wire \EX_Op1_reg[1] ;
  wire \EX_Op1_reg[20] ;
  wire \EX_Op1_reg[21] ;
  wire \EX_Op1_reg[22] ;
  wire \EX_Op1_reg[23] ;
  wire \EX_Op1_reg[24] ;
  wire \EX_Op1_reg[25] ;
  wire \EX_Op1_reg[26] ;
  wire \EX_Op1_reg[27] ;
  wire \EX_Op1_reg[28] ;
  wire \EX_Op1_reg[29] ;
  wire \EX_Op1_reg[2] ;
  wire \EX_Op1_reg[30] ;
  wire \EX_Op1_reg[31] ;
  wire \EX_Op1_reg[3] ;
  wire \EX_Op1_reg[4] ;
  wire \EX_Op1_reg[5] ;
  wire \EX_Op1_reg[6] ;
  wire \EX_Op1_reg[7] ;
  wire \EX_Op1_reg[8] ;
  wire \EX_Op1_reg[9] ;
  wire I0;
  wire I0101_out;
  wire I0105_out;
  wire I0109_out;
  wire I0113_out;
  wire I0117_out;
  wire I0121_out;
  wire I0125_out;
  wire I013_out;
  wire I017_out;
  wire I021_out;
  wire I025_out;
  wire I029_out;
  wire I033_out;
  wire I037_out;
  wire I041_out;
  wire I045_out;
  wire I049_out;
  wire I053_out;
  wire I057_out;
  wire I05_out;
  wire I061_out;
  wire I065_out;
  wire I069_out;
  wire I073_out;
  wire I077_out;
  wire I081_out;
  wire I085_out;
  wire I089_out;
  wire I093_out;
  wire I097_out;
  wire I09_out;
  wire I1;
  wire O;
  wire O56_out;
  wire \PC_Buffer_reg[3][31]_srl4_n_0 ;
  wire [1:0]Q;
  wire S;
  wire S102_in;
  wire S107_in;
  wire S112_in;
  wire S117_in;
  wire S122_in;
  wire S127_in;
  wire S12_in;
  wire S132_in;
  wire S137_in;
  wire S142_in;
  wire S147_in;
  wire S152_in;
  wire S17_in;
  wire S22_in;
  wire S27_in;
  wire S32_in;
  wire S37_in;
  wire S42_in;
  wire S47_in;
  wire S52_in;
  wire S57_in;
  wire S62_in;
  wire S67_in;
  wire S72_in;
  wire S77_in;
  wire S82_in;
  wire S87_in;
  wire S92_in;
  wire S97_in;
  wire [31:0]\Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire [0:0]ex_MSR;
  wire [0:0]ex_jump_hold_reg;
  wire \ex_pc_i_reg_n_0_[0] ;
  wire \ex_pc_i_reg_n_0_[10] ;
  wire \ex_pc_i_reg_n_0_[11] ;
  wire \ex_pc_i_reg_n_0_[12] ;
  wire \ex_pc_i_reg_n_0_[13] ;
  wire \ex_pc_i_reg_n_0_[14] ;
  wire \ex_pc_i_reg_n_0_[15] ;
  wire \ex_pc_i_reg_n_0_[16] ;
  wire \ex_pc_i_reg_n_0_[17] ;
  wire \ex_pc_i_reg_n_0_[18] ;
  wire \ex_pc_i_reg_n_0_[19] ;
  wire \ex_pc_i_reg_n_0_[1] ;
  wire \ex_pc_i_reg_n_0_[20] ;
  wire \ex_pc_i_reg_n_0_[21] ;
  wire \ex_pc_i_reg_n_0_[22] ;
  wire \ex_pc_i_reg_n_0_[23] ;
  wire \ex_pc_i_reg_n_0_[24] ;
  wire \ex_pc_i_reg_n_0_[25] ;
  wire \ex_pc_i_reg_n_0_[26] ;
  wire \ex_pc_i_reg_n_0_[27] ;
  wire \ex_pc_i_reg_n_0_[28] ;
  wire \ex_pc_i_reg_n_0_[29] ;
  wire \ex_pc_i_reg_n_0_[2] ;
  wire \ex_pc_i_reg_n_0_[30] ;
  wire \ex_pc_i_reg_n_0_[31] ;
  wire \ex_pc_i_reg_n_0_[3] ;
  wire \ex_pc_i_reg_n_0_[4] ;
  wire \ex_pc_i_reg_n_0_[5] ;
  wire \ex_pc_i_reg_n_0_[6] ;
  wire \ex_pc_i_reg_n_0_[7] ;
  wire \ex_pc_i_reg_n_0_[8] ;
  wire \ex_pc_i_reg_n_0_[9] ;
  wire if_missed_fetch_reg;
  wire [29:1]if_pc_carry;
  wire [31:0]\if_pc_reg[0]_0 ;
  wire \if_pc_reg[10]_0 ;
  wire \if_pc_reg[11]_0 ;
  wire \if_pc_reg[12]_0 ;
  wire \if_pc_reg[13]_0 ;
  wire \if_pc_reg[14]_0 ;
  wire \if_pc_reg[15]_0 ;
  wire \if_pc_reg[16]_0 ;
  wire \if_pc_reg[17]_0 ;
  wire \if_pc_reg[18]_0 ;
  wire \if_pc_reg[19]_0 ;
  wire \if_pc_reg[1]_0 ;
  wire \if_pc_reg[20]_0 ;
  wire \if_pc_reg[21]_0 ;
  wire \if_pc_reg[22]_0 ;
  wire \if_pc_reg[23]_0 ;
  wire \if_pc_reg[24]_0 ;
  wire \if_pc_reg[25]_0 ;
  wire \if_pc_reg[26]_0 ;
  wire \if_pc_reg[27]_0 ;
  wire \if_pc_reg[28]_0 ;
  wire \if_pc_reg[2]_0 ;
  wire \if_pc_reg[3]_0 ;
  wire \if_pc_reg[4]_0 ;
  wire \if_pc_reg[5]_0 ;
  wire \if_pc_reg[6]_0 ;
  wire \if_pc_reg[7]_0 ;
  wire \if_pc_reg[8]_0 ;
  wire \if_pc_reg[9]_0 ;
  wire [0:0]if_pre_buffer_addr;
  wire [0:0]if_sel_input;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire \^lopt_2 ;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_25;
  wire lopt_26;
  wire lopt_27;
  wire lopt_28;
  wire lopt_29;
  wire \^lopt_3 ;
  wire lopt_30;
  wire lopt_31;
  wire lopt_32;
  wire lopt_33;
  wire lopt_34;
  wire lopt_35;
  wire lopt_36;
  wire lopt_37;
  wire lopt_38;
  wire lopt_39;
  wire lopt_4;
  wire lopt_40;
  wire lopt_41;
  wire lopt_42;
  wire lopt_43;
  wire lopt_44;
  wire lopt_45;
  wire lopt_46;
  wire lopt_47;
  wire lopt_48;
  wire lopt_49;
  wire lopt_5;
  wire lopt_50;
  wire lopt_51;
  wire lopt_52;
  wire lopt_53;
  wire lopt_54;
  wire lopt_55;
  wire lopt_56;
  wire lopt_57;
  wire lopt_58;
  wire lopt_59;
  wire lopt_6;
  wire lopt_60;
  wire lopt_61;
  wire lopt_62;
  wire lopt_63;
  wire lopt_64;
  wire lopt_65;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire of_op1_sel_spr_pc;
  wire of_pause_reg;
  wire of_pc_ii_0;
  wire of_pc_ii_1;
  wire of_pc_ii_10;
  wire of_pc_ii_11;
  wire of_pc_ii_12;
  wire of_pc_ii_13;
  wire of_pc_ii_14;
  wire of_pc_ii_15;
  wire of_pc_ii_16;
  wire of_pc_ii_17;
  wire of_pc_ii_18;
  wire of_pc_ii_19;
  wire of_pc_ii_2;
  wire of_pc_ii_20;
  wire of_pc_ii_21;
  wire of_pc_ii_22;
  wire of_pc_ii_23;
  wire of_pc_ii_24;
  wire of_pc_ii_25;
  wire of_pc_ii_26;
  wire of_pc_ii_27;
  wire of_pc_ii_28;
  wire of_pc_ii_29;
  wire of_pc_ii_3;
  wire of_pc_ii_30;
  wire of_pc_ii_31;
  wire of_pc_ii_4;
  wire of_pc_ii_5;
  wire of_pc_ii_6;
  wire of_pc_ii_7;
  wire of_pc_ii_8;
  wire of_pc_ii_9;
  wire p_1_in103_in;
  wire p_1_in108_in;
  wire p_1_in113_in;
  wire p_1_in118_in;
  wire p_1_in123_in;
  wire p_1_in128_in;
  wire p_1_in133_in;
  wire p_1_in138_in;
  wire p_1_in13_in;
  wire p_1_in143_in;
  wire p_1_in148_in;
  wire p_1_in153_in;
  wire p_1_in18_in;
  wire p_1_in23_in;
  wire p_1_in28_in;
  wire p_1_in33_in;
  wire p_1_in38_in;
  wire p_1_in43_in;
  wire p_1_in48_in;
  wire p_1_in53_in;
  wire p_1_in58_in;
  wire p_1_in63_in;
  wire p_1_in68_in;
  wire p_1_in73_in;
  wire p_1_in78_in;
  wire p_1_in83_in;
  wire p_1_in88_in;
  wire p_1_in8_in;
  wire p_1_in93_in;
  wire p_1_in98_in;
  wire p_2_in4_in;
  wire sync_reset;

  assign \^lopt_2  = lopt_3;
  assign lopt_2 = S;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_402 \Instruction_Prefetch_Mux[0].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[31]),
        .I0125_out(I0125_out),
        .I1(I1),
        .Q(S152_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_31(of_pc_ii_31),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_403 \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7 
       (.I0125_out(I0125_out),
        .Q(S152_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_31(of_pc_ii_31),
        .out(p_1_in153_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_404 \Instruction_Prefetch_Mux[10].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[21]),
        .\EX_Op1_reg[10] (\EX_Op1_reg[10] ),
        .I085_out(I085_out),
        .Q(S102_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_21(of_pc_ii_21),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_405 \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7 
       (.I085_out(I085_out),
        .Q(S102_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_21(of_pc_ii_21),
        .out(p_1_in103_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_406 \Instruction_Prefetch_Mux[11].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[20]),
        .\EX_Op1_reg[11] (\EX_Op1_reg[11] ),
        .I081_out(I081_out),
        .Q(S97_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_20(of_pc_ii_20),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_407 \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7 
       (.I081_out(I081_out),
        .Q(S97_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_20(of_pc_ii_20),
        .out(p_1_in98_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_408 \Instruction_Prefetch_Mux[12].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[19]),
        .\EX_Op1_reg[12] (\EX_Op1_reg[12] ),
        .I077_out(I077_out),
        .Q(S92_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_19(of_pc_ii_19),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_409 \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7 
       (.I077_out(I077_out),
        .Q(S92_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_19(of_pc_ii_19),
        .out(p_1_in93_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_410 \Instruction_Prefetch_Mux[13].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[18]),
        .\EX_Op1_reg[13] (\EX_Op1_reg[13] ),
        .I073_out(I073_out),
        .Q(S87_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_18(of_pc_ii_18),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_411 \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7 
       (.I073_out(I073_out),
        .Q(S87_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_18(of_pc_ii_18),
        .out(p_1_in88_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_412 \Instruction_Prefetch_Mux[14].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[17]),
        .\EX_Op1_reg[14] (\EX_Op1_reg[14] ),
        .I069_out(I069_out),
        .Q(S82_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_17(of_pc_ii_17),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_413 \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7 
       (.I069_out(I069_out),
        .Q(S82_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_17(of_pc_ii_17),
        .out(p_1_in83_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_414 \Instruction_Prefetch_Mux[15].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[16]),
        .\EX_Op1_reg[15] (\EX_Op1_reg[15] ),
        .I065_out(I065_out),
        .Q(S77_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_16(of_pc_ii_16),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_415 \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7 
       (.I065_out(I065_out),
        .Q(S77_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_16(of_pc_ii_16),
        .out(p_1_in78_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_416 \Instruction_Prefetch_Mux[16].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[15]),
        .\EX_Op1_reg[16] (\EX_Op1_reg[16] ),
        .I061_out(I061_out),
        .Q(S72_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_15(of_pc_ii_15),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_417 \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7 
       (.I061_out(I061_out),
        .Q(S72_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_15(of_pc_ii_15),
        .out(p_1_in73_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_418 \Instruction_Prefetch_Mux[17].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[14]),
        .\EX_Op1_reg[17] (\EX_Op1_reg[17] ),
        .I057_out(I057_out),
        .Q(S67_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_14(of_pc_ii_14),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_419 \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7 
       (.I057_out(I057_out),
        .Q(S67_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_14(of_pc_ii_14),
        .out(p_1_in68_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_420 \Instruction_Prefetch_Mux[18].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[13]),
        .\EX_Op1_reg[18] (\EX_Op1_reg[18] ),
        .I053_out(I053_out),
        .Q(S62_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_13(of_pc_ii_13),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_421 \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7 
       (.I053_out(I053_out),
        .Q(S62_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_13(of_pc_ii_13),
        .out(p_1_in63_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_422 \Instruction_Prefetch_Mux[19].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[12]),
        .\EX_Op1_reg[19] (\EX_Op1_reg[19] ),
        .I049_out(I049_out),
        .Q(S57_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_12(of_pc_ii_12),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_423 \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7 
       (.I049_out(I049_out),
        .Q(S57_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_12(of_pc_ii_12),
        .out(p_1_in58_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_424 \Instruction_Prefetch_Mux[1].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[30]),
        .\EX_Op1_reg[1] (\EX_Op1_reg[1] ),
        .I0121_out(I0121_out),
        .Q(S147_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_30(of_pc_ii_30),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_425 \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7 
       (.I0121_out(I0121_out),
        .Q(S147_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_30(of_pc_ii_30),
        .out(p_1_in148_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_426 \Instruction_Prefetch_Mux[20].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[11]),
        .\EX_Op1_reg[20] (\EX_Op1_reg[20] ),
        .I045_out(I045_out),
        .Q(S52_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_11(of_pc_ii_11),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_427 \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7 
       (.I045_out(I045_out),
        .Q(S52_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_11(of_pc_ii_11),
        .out(p_1_in53_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_428 \Instruction_Prefetch_Mux[21].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[10]),
        .\EX_Op1_reg[21] (\EX_Op1_reg[21] ),
        .I041_out(I041_out),
        .Q(S47_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_10(of_pc_ii_10),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_429 \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7 
       (.I041_out(I041_out),
        .Q(S47_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_10(of_pc_ii_10),
        .out(p_1_in48_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_430 \Instruction_Prefetch_Mux[22].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[9]),
        .\EX_Op1_reg[22] (\EX_Op1_reg[22] ),
        .I037_out(I037_out),
        .Q(S42_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_9(of_pc_ii_9),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_431 \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7 
       (.I037_out(I037_out),
        .Q(S42_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_9(of_pc_ii_9),
        .out(p_1_in43_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_432 \Instruction_Prefetch_Mux[23].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[8]),
        .\EX_Op1_reg[23] (\EX_Op1_reg[23] ),
        .I033_out(I033_out),
        .Q(S37_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_8(of_pc_ii_8),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_433 \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7 
       (.I033_out(I033_out),
        .Q(S37_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_8(of_pc_ii_8),
        .out(p_1_in38_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_434 \Instruction_Prefetch_Mux[24].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[7]),
        .\EX_Op1_reg[24] (\EX_Op1_reg[24] ),
        .I029_out(I029_out),
        .Q(S32_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .ex_MSR(ex_MSR),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_7(of_pc_ii_7),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_435 \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7 
       (.I029_out(I029_out),
        .Q(S32_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_7(of_pc_ii_7),
        .out(p_1_in33_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_436 \Instruction_Prefetch_Mux[25].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[6]),
        .\EX_Op1_reg[25] (\EX_Op1_reg[25] ),
        .I025_out(I025_out),
        .Q(S27_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_6(of_pc_ii_6),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_437 \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7 
       (.I025_out(I025_out),
        .Q(S27_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_6(of_pc_ii_6),
        .out(p_1_in28_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_438 \Instruction_Prefetch_Mux[26].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[5]),
        .\EX_Op1_reg[26] (\EX_Op1_reg[26] ),
        .I021_out(I021_out),
        .Q(S22_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_5 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_5(of_pc_ii_5),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_439 \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7 
       (.I021_out(I021_out),
        .Q(S22_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_5(of_pc_ii_5),
        .out(p_1_in23_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_440 \Instruction_Prefetch_Mux[27].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[4]),
        .\EX_Op1_reg[27] (\EX_Op1_reg[27] ),
        .I017_out(I017_out),
        .Q(S17_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_4(of_pc_ii_4),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_441 \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7 
       (.I017_out(I017_out),
        .Q(S17_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_4(of_pc_ii_4),
        .out(p_1_in18_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_442 \Instruction_Prefetch_Mux[28].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[3]),
        .\EX_Op1_reg[28] (\EX_Op1_reg[28] ),
        .I013_out(I013_out),
        .Q(S12_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_4 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_3(of_pc_ii_3),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_443 \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7 
       (.I013_out(I013_out),
        .Q(S12_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_3(of_pc_ii_3),
        .out(p_1_in13_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_444 \Instruction_Prefetch_Mux[29].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[2]),
        .\EX_Op1_reg[29] (\EX_Op1_reg[29] ),
        .I09_out(I09_out),
        .Q(S),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_2(of_pc_ii_2),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_445 \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7 
       (.I09_out(I09_out),
        .Q(S),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_2(of_pc_ii_2),
        .out(p_1_in8_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_446 \Instruction_Prefetch_Mux[2].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[29]),
        .\EX_Op1_reg[2] (\EX_Op1_reg[2] ),
        .I0117_out(I0117_out),
        .Q(S142_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_29(of_pc_ii_29),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_447 \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7 
       (.I0117_out(I0117_out),
        .Q(S142_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_29(of_pc_ii_29),
        .out(p_1_in143_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_448 \Instruction_Prefetch_Mux[30].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[1]),
        .\EX_Op1_reg[30] (\EX_Op1_reg[30] ),
        .I05_out(I05_out),
        .Q(Q[1]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_2 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_1(of_pc_ii_1),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_449 \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7 
       (.I05_out(I05_out),
        .Q(Q[1]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_1(of_pc_ii_1),
        .out(p_2_in4_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_450 \Instruction_Prefetch_Mux[31].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[0]),
        .\EX_Op1_reg[31] (\EX_Op1_reg[31] ),
        .I0(I0),
        .Q(Q[0]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_0(of_pc_ii_0),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_451 \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7 
       (.I0(I0),
        .Q(Q[0]),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_0(of_pc_ii_0),
        .out(\PC_Buffer_reg[3][31]_srl4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_452 \Instruction_Prefetch_Mux[3].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[28]),
        .\EX_Op1_reg[3] (\EX_Op1_reg[3] ),
        .I0113_out(I0113_out),
        .Q(S137_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_28(of_pc_ii_28),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_453 \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7 
       (.I0113_out(I0113_out),
        .Q(S137_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_28(of_pc_ii_28),
        .out(p_1_in138_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_454 \Instruction_Prefetch_Mux[4].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[27]),
        .\EX_Op1_reg[4] (\EX_Op1_reg[4] ),
        .I0109_out(I0109_out),
        .Q(S132_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_27(of_pc_ii_27),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_455 \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7 
       (.I0109_out(I0109_out),
        .Q(S132_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_27(of_pc_ii_27),
        .out(p_1_in133_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_456 \Instruction_Prefetch_Mux[5].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[26]),
        .\EX_Op1_reg[5] (\EX_Op1_reg[5] ),
        .I0105_out(I0105_out),
        .Q(S127_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_26(of_pc_ii_26),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_457 \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7 
       (.I0105_out(I0105_out),
        .Q(S127_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_26(of_pc_ii_26),
        .out(p_1_in128_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_458 \Instruction_Prefetch_Mux[6].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[25]),
        .\EX_Op1_reg[6] (\EX_Op1_reg[6] ),
        .I0101_out(I0101_out),
        .Q(S122_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_25(of_pc_ii_25),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_459 \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7 
       (.I0101_out(I0101_out),
        .Q(S122_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_25(of_pc_ii_25),
        .out(p_1_in123_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_460 \Instruction_Prefetch_Mux[7].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[24]),
        .\EX_Op1_reg[7] (\EX_Op1_reg[7] ),
        .I097_out(I097_out),
        .Q(S117_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_24(of_pc_ii_24),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_461 \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7 
       (.I097_out(I097_out),
        .Q(S117_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_24(of_pc_ii_24),
        .out(p_1_in118_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_462 \Instruction_Prefetch_Mux[8].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[23]),
        .\EX_Op1_reg[8] (\EX_Op1_reg[8] ),
        .I093_out(I093_out),
        .Q(S112_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_23(of_pc_ii_23),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_463 \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7 
       (.I093_out(I093_out),
        .Q(S112_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_23(of_pc_ii_23),
        .out(p_1_in113_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_464 \Instruction_Prefetch_Mux[9].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[22]),
        .\EX_Op1_reg[9] (\EX_Op1_reg[9] ),
        .I089_out(I089_out),
        .Q(S107_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .of_pc_ii_22(of_pc_ii_22),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_465 \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7 
       (.I089_out(I089_out),
        .Q(S107_in),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .of_pause_reg(of_pause_reg),
        .of_pc_ii_22(of_pc_ii_22),
        .out(p_1_in108_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][0]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S152_in),
        .Q(p_1_in153_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][10]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S102_in),
        .Q(p_1_in103_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][11]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S97_in),
        .Q(p_1_in98_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][12]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S92_in),
        .Q(p_1_in93_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][13]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S87_in),
        .Q(p_1_in88_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][14]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S82_in),
        .Q(p_1_in83_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][15]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S77_in),
        .Q(p_1_in78_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][16]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S72_in),
        .Q(p_1_in73_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][17]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S67_in),
        .Q(p_1_in68_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][18]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S62_in),
        .Q(p_1_in63_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][19]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S57_in),
        .Q(p_1_in58_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][1]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S147_in),
        .Q(p_1_in148_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][20]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S52_in),
        .Q(p_1_in53_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][21]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S47_in),
        .Q(p_1_in48_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][22]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S42_in),
        .Q(p_1_in43_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][23]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S37_in),
        .Q(p_1_in38_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][24]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S32_in),
        .Q(p_1_in33_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][25]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S27_in),
        .Q(p_1_in28_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][26]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S22_in),
        .Q(p_1_in23_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][27]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S17_in),
        .Q(p_1_in18_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][28]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S12_in),
        .Q(p_1_in13_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][29]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S),
        .Q(p_1_in8_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][2]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S142_in),
        .Q(p_1_in143_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][30]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(Q[1]),
        .Q(p_2_in4_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][31]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(Q[0]),
        .Q(\PC_Buffer_reg[3][31]_srl4_n_0 ));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][3]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S137_in),
        .Q(p_1_in138_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][4]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S132_in),
        .Q(p_1_in133_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][5]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S127_in),
        .Q(p_1_in128_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][6]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S122_in),
        .Q(p_1_in123_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][7]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S117_in),
        .Q(p_1_in118_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][8]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S112_in),
        .Q(p_1_in113_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \PC_Buffer_reg[3][9]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(if_sel_input),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(S107_in),
        .Q(p_1_in108_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY \Using_FPGA.Incr_PC[0].MUXCY_XOR_I 
       (.LO(if_pc_carry[29]),
        .O56_out(O56_out),
        .Q(S152_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_466 \Using_FPGA.Incr_PC[10].MUXCY_XOR_I 
       (.LO(if_pc_carry[20]),
        .Q(S102_in),
        .\if_pc_reg[10] (\if_pc_reg[10]_0 ),
        .\if_pc_reg[11] (if_pc_carry[19]),
        .lopt(lopt_41),
        .lopt_1(lopt_42),
        .lopt_2(lopt_46));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_467 \Using_FPGA.Incr_PC[11].MUXCY_XOR_I 
       (.LO(if_pc_carry[19]),
        .Q(S97_in),
        .\if_pc_reg[11] (\if_pc_reg[11]_0 ),
        .\if_pc_reg[12] (if_pc_carry[18]),
        .lopt(lopt_39),
        .lopt_1(lopt_40),
        .lopt_2(lopt_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_468 \Using_FPGA.Incr_PC[12].MUXCY_XOR_I 
       (.LO(if_pc_carry[18]),
        .Q(S92_in),
        .\if_pc_reg[12] (\if_pc_reg[12]_0 ),
        .\if_pc_reg[13] (if_pc_carry[17]),
        .lopt(lopt_39),
        .lopt_1(lopt_40),
        .lopt_10(lopt_46),
        .lopt_11(lopt_47),
        .lopt_2(S97_in),
        .lopt_3(lopt_41),
        .lopt_4(lopt_42),
        .lopt_5(S102_in),
        .lopt_6(lopt_43),
        .lopt_7(lopt_44),
        .lopt_8(S107_in),
        .lopt_9(lopt_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_469 \Using_FPGA.Incr_PC[13].MUXCY_XOR_I 
       (.LO(if_pc_carry[17]),
        .Q(S87_in),
        .\if_pc_reg[13] (\if_pc_reg[13]_0 ),
        .\if_pc_reg[14] (if_pc_carry[16]),
        .lopt(lopt_34),
        .lopt_1(lopt_35),
        .lopt_2(lopt_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_470 \Using_FPGA.Incr_PC[14].MUXCY_XOR_I 
       (.LO(if_pc_carry[16]),
        .Q(S82_in),
        .\if_pc_reg[14] (\if_pc_reg[14]_0 ),
        .\if_pc_reg[15] (if_pc_carry[15]),
        .lopt(lopt_32),
        .lopt_1(lopt_33),
        .lopt_2(lopt_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_471 \Using_FPGA.Incr_PC[15].MUXCY_XOR_I 
       (.LO(if_pc_carry[15]),
        .Q(S77_in),
        .\if_pc_reg[15] (\if_pc_reg[15]_0 ),
        .\if_pc_reg[16] (if_pc_carry[14]),
        .lopt(lopt_30),
        .lopt_1(lopt_31),
        .lopt_2(lopt_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_472 \Using_FPGA.Incr_PC[16].MUXCY_XOR_I 
       (.LO(if_pc_carry[14]),
        .Q(S72_in),
        .\if_pc_reg[16] (\if_pc_reg[16]_0 ),
        .\if_pc_reg[17] (if_pc_carry[13]),
        .lopt(lopt_30),
        .lopt_1(lopt_31),
        .lopt_10(lopt_37),
        .lopt_11(lopt_38),
        .lopt_2(S77_in),
        .lopt_3(lopt_32),
        .lopt_4(lopt_33),
        .lopt_5(S82_in),
        .lopt_6(lopt_34),
        .lopt_7(lopt_35),
        .lopt_8(S87_in),
        .lopt_9(lopt_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_473 \Using_FPGA.Incr_PC[17].MUXCY_XOR_I 
       (.LO(if_pc_carry[13]),
        .Q(S67_in),
        .\if_pc_reg[17] (\if_pc_reg[17]_0 ),
        .\if_pc_reg[18] (if_pc_carry[12]),
        .lopt(lopt_25),
        .lopt_1(lopt_26),
        .lopt_2(lopt_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_474 \Using_FPGA.Incr_PC[18].MUXCY_XOR_I 
       (.LO(if_pc_carry[12]),
        .Q(S62_in),
        .\if_pc_reg[18] (\if_pc_reg[18]_0 ),
        .\if_pc_reg[19] (if_pc_carry[11]),
        .lopt(lopt_23),
        .lopt_1(lopt_24),
        .lopt_2(lopt_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_475 \Using_FPGA.Incr_PC[19].MUXCY_XOR_I 
       (.LO(if_pc_carry[11]),
        .Q(S57_in),
        .\if_pc_reg[19] (\if_pc_reg[19]_0 ),
        .\if_pc_reg[20] (if_pc_carry[10]),
        .lopt(lopt_21),
        .lopt_1(lopt_22),
        .lopt_2(lopt_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_476 \Using_FPGA.Incr_PC[1].MUXCY_XOR_I 
       (.LO(if_pc_carry[29]),
        .Q(S147_in),
        .\if_pc_reg[1] (\if_pc_reg[1]_0 ),
        .\if_pc_reg[2] (if_pc_carry[28]),
        .lopt(lopt_61),
        .lopt_1(lopt_62),
        .lopt_2(lopt_65));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_477 \Using_FPGA.Incr_PC[20].MUXCY_XOR_I 
       (.LO(if_pc_carry[10]),
        .Q(S52_in),
        .\if_pc_reg[20] (\if_pc_reg[20]_0 ),
        .\if_pc_reg[21] (if_pc_carry[9]),
        .lopt(lopt_21),
        .lopt_1(lopt_22),
        .lopt_10(lopt_28),
        .lopt_11(lopt_29),
        .lopt_2(S57_in),
        .lopt_3(lopt_23),
        .lopt_4(lopt_24),
        .lopt_5(S62_in),
        .lopt_6(lopt_25),
        .lopt_7(lopt_26),
        .lopt_8(S67_in),
        .lopt_9(lopt_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_478 \Using_FPGA.Incr_PC[21].MUXCY_XOR_I 
       (.LO(if_pc_carry[9]),
        .Q(S47_in),
        .\if_pc_reg[21] (\if_pc_reg[21]_0 ),
        .\if_pc_reg[22] (if_pc_carry[8]),
        .lopt(lopt_16),
        .lopt_1(lopt_17),
        .lopt_2(lopt_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_479 \Using_FPGA.Incr_PC[22].MUXCY_XOR_I 
       (.LO(if_pc_carry[8]),
        .Q(S42_in),
        .\if_pc_reg[22] (\if_pc_reg[22]_0 ),
        .\if_pc_reg[23] (if_pc_carry[7]),
        .lopt(lopt_14),
        .lopt_1(lopt_15),
        .lopt_2(lopt_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_480 \Using_FPGA.Incr_PC[23].MUXCY_XOR_I 
       (.LO(if_pc_carry[7]),
        .Q(S37_in),
        .\if_pc_reg[23] (\if_pc_reg[23]_0 ),
        .\if_pc_reg[24] (if_pc_carry[6]),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_2(lopt_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_481 \Using_FPGA.Incr_PC[24].MUXCY_XOR_I 
       (.LO(if_pc_carry[6]),
        .Q(S32_in),
        .\if_pc_reg[24] (\if_pc_reg[24]_0 ),
        .\if_pc_reg[25] (if_pc_carry[5]),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_10(lopt_19),
        .lopt_11(lopt_20),
        .lopt_2(S37_in),
        .lopt_3(lopt_14),
        .lopt_4(lopt_15),
        .lopt_5(S42_in),
        .lopt_6(lopt_16),
        .lopt_7(lopt_17),
        .lopt_8(S47_in),
        .lopt_9(lopt_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_482 \Using_FPGA.Incr_PC[25].MUXCY_XOR_I 
       (.LO(if_pc_carry[5]),
        .Q(S27_in),
        .\if_pc_reg[25] (\if_pc_reg[25]_0 ),
        .\if_pc_reg[26] (if_pc_carry[4]),
        .lopt(lopt_7),
        .lopt_1(lopt_8),
        .lopt_2(lopt_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_483 \Using_FPGA.Incr_PC[26].MUXCY_XOR_I 
       (.LO(if_pc_carry[4]),
        .Q(S22_in),
        .\if_pc_reg[26] (\if_pc_reg[26]_0 ),
        .\if_pc_reg[27] (if_pc_carry[3]),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_484 \Using_FPGA.Incr_PC[27].MUXCY_XOR_I 
       (.LO(if_pc_carry[3]),
        .Q(S17_in),
        .\if_pc_reg[27] (\if_pc_reg[27]_0 ),
        .\if_pc_reg[28] (if_pc_carry[2]),
        .lopt(\^lopt_3 ),
        .lopt_1(lopt_4),
        .lopt_2(lopt_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_485 \Using_FPGA.Incr_PC[28].MUXCY_XOR_I 
       (.LO(if_pc_carry[2]),
        .Q(S12_in),
        .\if_pc_reg[28] (\if_pc_reg[28]_0 ),
        .\if_pc_reg[29] (if_pc_carry[1]),
        .lopt(\^lopt_3 ),
        .lopt_1(lopt_4),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(S17_in),
        .lopt_3(lopt_5),
        .lopt_4(lopt_6),
        .lopt_5(S22_in),
        .lopt_6(lopt_7),
        .lopt_7(lopt_8),
        .lopt_8(S27_in),
        .lopt_9(lopt_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_486 \Using_FPGA.Incr_PC[29].MUXCY_XOR_I 
       (.CI(CI),
        .LO(if_pc_carry[1]),
        .O(O),
        .Q(S),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(\^lopt_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_487 \Using_FPGA.Incr_PC[2].MUXCY_XOR_I 
       (.LO(if_pc_carry[28]),
        .Q(S142_in),
        .\if_pc_reg[2] (\if_pc_reg[2]_0 ),
        .\if_pc_reg[3] (if_pc_carry[27]),
        .lopt(lopt_59),
        .lopt_1(lopt_60),
        .lopt_2(lopt_64));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_488 \Using_FPGA.Incr_PC[3].MUXCY_XOR_I 
       (.LO(if_pc_carry[27]),
        .Q(S137_in),
        .\if_pc_reg[3] (\if_pc_reg[3]_0 ),
        .\if_pc_reg[4] (if_pc_carry[26]),
        .lopt(lopt_57),
        .lopt_1(lopt_58),
        .lopt_2(lopt_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_489 \Using_FPGA.Incr_PC[4].MUXCY_XOR_I 
       (.LO(if_pc_carry[26]),
        .Q(S132_in),
        .\if_pc_reg[4] (\if_pc_reg[4]_0 ),
        .\if_pc_reg[5] (if_pc_carry[25]),
        .lopt(lopt_57),
        .lopt_1(lopt_58),
        .lopt_10(lopt_64),
        .lopt_11(lopt_65),
        .lopt_2(S137_in),
        .lopt_3(lopt_59),
        .lopt_4(lopt_60),
        .lopt_5(S142_in),
        .lopt_6(lopt_61),
        .lopt_7(lopt_62),
        .lopt_8(S147_in),
        .lopt_9(lopt_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_490 \Using_FPGA.Incr_PC[5].MUXCY_XOR_I 
       (.LO(if_pc_carry[25]),
        .Q(S127_in),
        .\if_pc_reg[5] (\if_pc_reg[5]_0 ),
        .\if_pc_reg[6] (if_pc_carry[24]),
        .lopt(lopt_52),
        .lopt_1(lopt_53),
        .lopt_2(lopt_56));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_491 \Using_FPGA.Incr_PC[6].MUXCY_XOR_I 
       (.LO(if_pc_carry[24]),
        .Q(S122_in),
        .\if_pc_reg[6] (\if_pc_reg[6]_0 ),
        .\if_pc_reg[7] (if_pc_carry[23]),
        .lopt(lopt_50),
        .lopt_1(lopt_51),
        .lopt_2(lopt_55));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_492 \Using_FPGA.Incr_PC[7].MUXCY_XOR_I 
       (.LO(if_pc_carry[23]),
        .Q(S117_in),
        .\if_pc_reg[7] (\if_pc_reg[7]_0 ),
        .\if_pc_reg[8] (if_pc_carry[22]),
        .lopt(lopt_48),
        .lopt_1(lopt_49),
        .lopt_2(lopt_54));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_493 \Using_FPGA.Incr_PC[8].MUXCY_XOR_I 
       (.LO(if_pc_carry[22]),
        .Q(S112_in),
        .\if_pc_reg[8] (\if_pc_reg[8]_0 ),
        .\if_pc_reg[9] (if_pc_carry[21]),
        .lopt(lopt_48),
        .lopt_1(lopt_49),
        .lopt_10(lopt_55),
        .lopt_11(lopt_56),
        .lopt_2(S117_in),
        .lopt_3(lopt_50),
        .lopt_4(lopt_51),
        .lopt_5(S122_in),
        .lopt_6(lopt_52),
        .lopt_7(lopt_53),
        .lopt_8(S127_in),
        .lopt_9(lopt_54));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_494 \Using_FPGA.Incr_PC[9].MUXCY_XOR_I 
       (.CI(if_pc_carry[20]),
        .LO(if_pc_carry[21]),
        .Q(S107_in),
        .\if_pc_reg[9] (\if_pc_reg[9]_0 ),
        .lopt(lopt_43),
        .lopt_1(lopt_44),
        .lopt_2(lopt_47));
  FDRE \ex_pc_i_reg[0] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[31]),
        .Q(\ex_pc_i_reg_n_0_[0] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[10] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[21]),
        .Q(\ex_pc_i_reg_n_0_[10] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[11] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[20]),
        .Q(\ex_pc_i_reg_n_0_[11] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[12] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[19]),
        .Q(\ex_pc_i_reg_n_0_[12] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[13] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[18]),
        .Q(\ex_pc_i_reg_n_0_[13] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[14] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[17]),
        .Q(\ex_pc_i_reg_n_0_[14] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[15] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[16]),
        .Q(\ex_pc_i_reg_n_0_[15] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[16] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[15]),
        .Q(\ex_pc_i_reg_n_0_[16] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[17] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[14]),
        .Q(\ex_pc_i_reg_n_0_[17] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[18] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[13]),
        .Q(\ex_pc_i_reg_n_0_[18] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[19] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[12]),
        .Q(\ex_pc_i_reg_n_0_[19] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[1] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[30]),
        .Q(\ex_pc_i_reg_n_0_[1] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[20] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[11]),
        .Q(\ex_pc_i_reg_n_0_[20] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[21] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[10]),
        .Q(\ex_pc_i_reg_n_0_[21] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[22] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[9]),
        .Q(\ex_pc_i_reg_n_0_[22] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[23] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[8]),
        .Q(\ex_pc_i_reg_n_0_[23] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[24] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[7]),
        .Q(\ex_pc_i_reg_n_0_[24] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[25] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[6]),
        .Q(\ex_pc_i_reg_n_0_[25] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[26] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[5]),
        .Q(\ex_pc_i_reg_n_0_[26] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[27] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[4]),
        .Q(\ex_pc_i_reg_n_0_[27] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[28] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[3]),
        .Q(\ex_pc_i_reg_n_0_[28] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[29] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[2]),
        .Q(\ex_pc_i_reg_n_0_[29] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[2] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[29]),
        .Q(\ex_pc_i_reg_n_0_[2] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[30] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[1]),
        .Q(\ex_pc_i_reg_n_0_[30] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[31] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[0]),
        .Q(\ex_pc_i_reg_n_0_[31] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[3] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[28]),
        .Q(\ex_pc_i_reg_n_0_[3] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[4] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[27]),
        .Q(\ex_pc_i_reg_n_0_[4] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[5] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[26]),
        .Q(\ex_pc_i_reg_n_0_[5] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[6] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[25]),
        .Q(\ex_pc_i_reg_n_0_[6] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[7] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[24]),
        .Q(\ex_pc_i_reg_n_0_[7] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[8] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[23]),
        .Q(\ex_pc_i_reg_n_0_[8] ),
        .R(sync_reset));
  FDRE \ex_pc_i_reg[9] 
       (.C(Clk),
        .CE(of_pause_reg),
        .D(D[22]),
        .Q(\ex_pc_i_reg_n_0_[9] ),
        .R(sync_reset));
  FDSE \if_pc_reg[0] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [31]),
        .Q(S152_in),
        .S(sync_reset));
  FDSE \if_pc_reg[10] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [21]),
        .Q(S102_in),
        .S(sync_reset));
  FDSE \if_pc_reg[11] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [20]),
        .Q(S97_in),
        .S(sync_reset));
  FDSE \if_pc_reg[12] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [19]),
        .Q(S92_in),
        .S(sync_reset));
  FDSE \if_pc_reg[13] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [18]),
        .Q(S87_in),
        .S(sync_reset));
  FDSE \if_pc_reg[14] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [17]),
        .Q(S82_in),
        .S(sync_reset));
  FDSE \if_pc_reg[15] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [16]),
        .Q(S77_in),
        .S(sync_reset));
  FDSE \if_pc_reg[16] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [15]),
        .Q(S72_in),
        .S(sync_reset));
  FDSE \if_pc_reg[17] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [14]),
        .Q(S67_in),
        .S(sync_reset));
  FDSE \if_pc_reg[18] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [13]),
        .Q(S62_in),
        .S(sync_reset));
  FDSE \if_pc_reg[19] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [12]),
        .Q(S57_in),
        .S(sync_reset));
  FDSE \if_pc_reg[1] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [30]),
        .Q(S147_in),
        .S(sync_reset));
  FDSE \if_pc_reg[20] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [11]),
        .Q(S52_in),
        .S(sync_reset));
  FDSE \if_pc_reg[21] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [10]),
        .Q(S47_in),
        .S(sync_reset));
  FDSE \if_pc_reg[22] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [9]),
        .Q(S42_in),
        .S(sync_reset));
  FDSE \if_pc_reg[23] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [8]),
        .Q(S37_in),
        .S(sync_reset));
  FDSE \if_pc_reg[24] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [7]),
        .Q(S32_in),
        .S(sync_reset));
  FDSE \if_pc_reg[25] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [6]),
        .Q(S27_in),
        .S(sync_reset));
  FDSE \if_pc_reg[26] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [5]),
        .Q(S22_in),
        .S(sync_reset));
  FDSE \if_pc_reg[27] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [4]),
        .Q(S17_in),
        .S(sync_reset));
  FDSE \if_pc_reg[28] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [3]),
        .Q(S12_in),
        .S(sync_reset));
  FDSE \if_pc_reg[29] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [2]),
        .Q(S),
        .S(sync_reset));
  FDSE \if_pc_reg[2] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [29]),
        .Q(S142_in),
        .S(sync_reset));
  FDRE \if_pc_reg[30] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [1]),
        .Q(Q[1]),
        .R(sync_reset));
  FDRE \if_pc_reg[31] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [0]),
        .Q(Q[0]),
        .R(sync_reset));
  FDSE \if_pc_reg[3] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [28]),
        .Q(S137_in),
        .S(sync_reset));
  FDSE \if_pc_reg[4] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [27]),
        .Q(S132_in),
        .S(sync_reset));
  FDSE \if_pc_reg[5] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [26]),
        .Q(S127_in),
        .S(sync_reset));
  FDSE \if_pc_reg[6] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [25]),
        .Q(S122_in),
        .S(sync_reset));
  FDSE \if_pc_reg[7] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [24]),
        .Q(S117_in),
        .S(sync_reset));
  FDSE \if_pc_reg[8] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [23]),
        .Q(S112_in),
        .S(sync_reset));
  FDSE \if_pc_reg[9] 
       (.C(Clk),
        .CE(ex_jump_hold_reg),
        .D(\if_pc_reg[0]_0 [22]),
        .Q(S107_in),
        .S(sync_reset));
  FDRE \mem_pc_i_reg[0] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[0] ),
        .Q(\Using_FPGA.Native [31]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[10] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[10] ),
        .Q(\Using_FPGA.Native [21]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[11] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[11] ),
        .Q(\Using_FPGA.Native [20]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[12] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[12] ),
        .Q(\Using_FPGA.Native [19]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[13] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[13] ),
        .Q(\Using_FPGA.Native [18]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[14] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[14] ),
        .Q(\Using_FPGA.Native [17]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[15] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[15] ),
        .Q(\Using_FPGA.Native [16]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[16] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[16] ),
        .Q(\Using_FPGA.Native [15]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[17] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[17] ),
        .Q(\Using_FPGA.Native [14]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[18] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[18] ),
        .Q(\Using_FPGA.Native [13]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[19] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[19] ),
        .Q(\Using_FPGA.Native [12]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[1] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[1] ),
        .Q(\Using_FPGA.Native [30]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[20] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[20] ),
        .Q(\Using_FPGA.Native [11]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[21] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[21] ),
        .Q(\Using_FPGA.Native [10]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[22] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[22] ),
        .Q(\Using_FPGA.Native [9]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[23] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[23] ),
        .Q(\Using_FPGA.Native [8]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[24] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[24] ),
        .Q(\Using_FPGA.Native [7]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[25] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[25] ),
        .Q(\Using_FPGA.Native [6]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[26] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[26] ),
        .Q(\Using_FPGA.Native [5]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[27] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[27] ),
        .Q(\Using_FPGA.Native [4]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[28] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[28] ),
        .Q(\Using_FPGA.Native [3]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[29] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[29] ),
        .Q(\Using_FPGA.Native [2]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[2] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[2] ),
        .Q(\Using_FPGA.Native [29]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[30] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[30] ),
        .Q(\Using_FPGA.Native [1]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[31] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[31] ),
        .Q(\Using_FPGA.Native [0]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[3] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[3] ),
        .Q(\Using_FPGA.Native [28]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[4] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[4] ),
        .Q(\Using_FPGA.Native [27]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[5] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[5] ),
        .Q(\Using_FPGA.Native [26]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[6] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[6] ),
        .Q(\Using_FPGA.Native [25]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[7] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[7] ),
        .Q(\Using_FPGA.Native [24]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[8] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[8] ),
        .Q(\Using_FPGA.Native [23]),
        .R(sync_reset));
  FDRE \mem_pc_i_reg[9] 
       (.C(Clk),
        .CE(E),
        .D(\ex_pc_i_reg_n_0_[9] ),
        .Q(\Using_FPGA.Native [22]),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PreFetch_Buffer_gti
   (\Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    of_valid,
    of_instr,
    D,
    \ex_instr_reg[8] ,
    \Using_FPGA.Native_1 ,
    of_predecode,
    \Using_FPGA.Native_2 ,
    \Performance_Debug_Control.ex_brki_hit_reg ,
    ex_is_multi_instr2_reg,
    Dbg_Clean_Stop_reg,
    E,
    of_branch_with_delayslot118_out,
    ex_gpr_write_reg,
    ex_is_div_instr_I_reg,
    if_pre_buffer_addr,
    of_pipe_ctrl_reg0,
    IFetch,
    ex_op1_cmp_eq,
    ex_op1_cmp_eq1,
    ex_op1_cmp_eq_n5_out,
    use_Reg_Neg_DI1_out,
    force_Val10_out,
    use_Reg_Neg_S3_out,
    force12_out,
    ex_is_multi_or_load_instr0,
    of_Sel_SPR_MSR88_out,
    of_op1_sel_spr_pc,
    of_op1_sel_spr,
    use_Reg_Neg_S_reg,
    use_Reg_Neg_S_reg_0,
    ex_move_to_MSR_instr113_out,
    ex_set_bip,
    \EX_ALU_Op_reg[0] ,
    ex_load_alu_carry96_out,
    ex_enable_alu_i_reg,
    ex_alu_sel_logic_i102_out,
    EX_Use_Carry103_out,
    EX_Unsigned_Op104_out,
    EX_CMP_Op105_out,
    of_brki_0x18,
    ex_mbar_decode_cmb,
    force_Val2_N_reg,
    ex_atomic_Instruction_Pair0,
    ex_enable_sext_shift_i0,
    D237_out,
    D235_out,
    \Using_FPGA.Native_3 ,
    \EX_Sext_Op_reg[0] ,
    EX_SWAP_Instr_reg,
    ex_Write_ICache_i_cmb,
    ex_Write_DCache_decode_cmb,
    ex_load_shift_carry0,
    of_read_imm_reg_ii_reg,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ,
    jump_or_not_full0,
    D233_out,
    ex_mbar_is_sleep_cmb,
    D241_out,
    p_2_in,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    ex_sel_alu_i0,
    use_Reg_Neg_S_reg_1,
    ex_gpr_write_dbg_reg,
    ex_valid_reg,
    ex_valid_jump_reg,
    ex_valid_keep_reg,
    \EX_Op3_reg[0] ,
    \EX_Op2_reg[0] ,
    \EX_Branch_CMP_Op1_reg[0] ,
    \Using_FPGA.Native_6 ,
    if_missed_fetch_reg,
    of_pause_reg,
    I5,
    sync_reset,
    Clk,
    I1159_out,
    I1151_out,
    I1147_out,
    I1143_out,
    I1139_out,
    I1135_out,
    I1131_out,
    I1127_out,
    I183_out,
    I179_out,
    I175_out,
    I171_out,
    I167_out,
    I163_out,
    I159_out,
    I155_out,
    I151_out,
    I147_out,
    I143_out,
    I041_out,
    I139_out,
    Q,
    ex_jump_nodelay_reg,
    ex_jump,
    mem_gpr_write,
    mem_valid_reg,
    wb_valid_reg,
    wb_exception_i_reg,
    wb_exception_i_reg_0,
    ex_gpr_write_reg_0,
    EX_Is_Div_Instr,
    ex_branch_with_delayslot_reg,
    \wb_exception_kind_i_reg[28] ,
    if_fetch_in_progress_reg,
    in0,
    ex_is_multi_or_load_instr,
    of_read_ex_write_op2_conflict_part1,
    of_read_ex_write_op2_conflict_part2,
    mem_is_multi_or_load_instr,
    of_read_mem_write_op2_conflict_part1,
    of_read_mem_write_op2_conflict_part2,
    of_Take_Interrupt,
    ex_mbar_decode,
    mem_exception_from_ex,
    ex_valid_reg_0,
    ex_Write_ICache_i,
    ex_Write_DCache_decode_reg,
    \wb_gpr_write_addr_reg[0] ,
    ex_mbar_is_sleep,
    in,
    \Serial_Dbg_Intf.if_debug_ready_i_reg ,
    \Use_XX_Accesses.xx_data_reg[2] ,
    \Use_XX_Accesses.xx_data_reg[4] ,
    \Use_XX_Accesses.xx_data_reg[5] ,
    \Use_XX_Accesses.xx_data_reg[6] ,
    \Use_XX_Accesses.xx_data_reg[7] ,
    \Use_XX_Accesses.xx_data_reg[8] ,
    \Use_XX_Accesses.xx_data_reg[9] ,
    \Use_XX_Accesses.xx_data_reg[10] ,
    \Use_XX_Accesses.xx_data_reg[21] ,
    \Use_XX_Accesses.xx_data_reg[22] ,
    \Use_XX_Accesses.xx_data_reg[23] ,
    \Use_XX_Accesses.xx_data_reg[24] ,
    \Use_XX_Accesses.xx_data_reg[25] ,
    \Use_XX_Accesses.xx_data_reg[26] ,
    \Use_XX_Accesses.xx_data_reg[27] ,
    \Use_XX_Accesses.xx_data_reg[28] ,
    \Use_XX_Accesses.xx_data_reg[29] ,
    \Use_XX_Accesses.xx_data_reg[30] ,
    \Use_XX_Accesses.xx_data_reg[31] ,
    \ex_gpr_write_addr_reg[0] ,
    ex_valid_reg_1,
    ex_valid_reg_2,
    \ex_gpr_write_addr_reg[4] ,
    I0,
    I4,
    mem_valid_reg_0,
    \mem_gpr_write_addr_reg[0] ,
    of_read_mem_write_op3_conflict_part2,
    of_read_mem_write_op3_conflict_part1,
    ex_gpr_write_dbg,
    out,
    ex_valid_keep,
    ex_sel_alu_i_reg,
    GPR_Op3,
    WB_Doublet_Access_reg,
    MEM_Fwd,
    GPR_Op1,
    EX_SWAP_Instr_reg_0,
    WB_Doublet_Access_reg_0,
    \Using_FPGA.Native_7 ,
    EX_SWAP_Instr_reg_1,
    WB_Doublet_Access_reg_1,
    EX_SWAP_Instr_reg_2,
    WB_Doublet_Access_reg_2,
    EX_SWAP_Instr_reg_3,
    WB_Doublet_Access_reg_3,
    EX_SWAP_Instr_reg_4,
    WB_Doublet_Access_reg_4,
    EX_SWAP_Instr_reg_5,
    WB_Doublet_Access_reg_5,
    EX_SWAP_Instr_reg_6,
    WB_Doublet_Access_reg_6,
    EX_SWAP_Instr_reg_7,
    WB_Byte_Access_reg,
    EX_SWAP_Instr_reg_8,
    EX_SWAP_Instr_reg_9,
    EX_SWAP_Instr_reg_10,
    EX_SWAP_Instr_reg_11,
    EX_SWAP_Instr_reg_12,
    EX_SWAP_Instr_reg_13,
    EX_SWAP_Instr_reg_14,
    EX_SWAP_Instr_reg_15,
    EX_SWAP_Instr_reg_16,
    EX_SWAP_Instr_reg_17,
    EX_SWAP_Instr_reg_18,
    EX_SWAP_Instr_reg_19,
    EX_SWAP_Instr_reg_20,
    EX_SWAP_Instr_reg_21,
    EX_SWAP_Instr_reg_22,
    EX_SWAP_Instr_reg_23,
    WB_Doublet_Access_reg_7,
    EX_SWAP_Instr_reg_24,
    WB_Doublet_Access_reg_8,
    EX_SWAP_Instr_reg_25,
    WB_Doublet_Access_reg_9,
    EX_SWAP_Instr_reg_26,
    WB_Doublet_Access_reg_10,
    EX_SWAP_Instr_reg_27,
    WB_Doublet_Access_reg_11,
    EX_SWAP_Instr_reg_28,
    WB_Doublet_Access_reg_12,
    EX_SWAP_Instr_reg_29,
    WB_Doublet_Access_reg_13,
    EX_SWAP_Instr_reg_30,
    WB_Doublet_Access_reg_14,
    GPR_Op2,
    of_read_imm_reg,
    \imm_reg_reg[0] );
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output of_valid;
  output [5:0]of_instr;
  output [1:0]D;
  output [23:0]\ex_instr_reg[8] ;
  output \Using_FPGA.Native_1 ;
  output [9:0]of_predecode;
  output [0:0]\Using_FPGA.Native_2 ;
  output \Performance_Debug_Control.ex_brki_hit_reg ;
  output ex_is_multi_instr2_reg;
  output Dbg_Clean_Stop_reg;
  output [0:0]E;
  output of_branch_with_delayslot118_out;
  output ex_gpr_write_reg;
  output ex_is_div_instr_I_reg;
  output [0:0]if_pre_buffer_addr;
  output of_pipe_ctrl_reg0;
  output [0:0]IFetch;
  output ex_op1_cmp_eq;
  output ex_op1_cmp_eq1;
  output ex_op1_cmp_eq_n5_out;
  output use_Reg_Neg_DI1_out;
  output force_Val10_out;
  output use_Reg_Neg_S3_out;
  output force12_out;
  output ex_is_multi_or_load_instr0;
  output of_Sel_SPR_MSR88_out;
  output of_op1_sel_spr_pc;
  output of_op1_sel_spr;
  output use_Reg_Neg_S_reg;
  output use_Reg_Neg_S_reg_0;
  output ex_move_to_MSR_instr113_out;
  output ex_set_bip;
  output [1:0]\EX_ALU_Op_reg[0] ;
  output ex_load_alu_carry96_out;
  output ex_enable_alu_i_reg;
  output ex_alu_sel_logic_i102_out;
  output EX_Use_Carry103_out;
  output EX_Unsigned_Op104_out;
  output EX_CMP_Op105_out;
  output of_brki_0x18;
  output ex_mbar_decode_cmb;
  output force_Val2_N_reg;
  output ex_atomic_Instruction_Pair0;
  output ex_enable_sext_shift_i0;
  output D237_out;
  output D235_out;
  output \Using_FPGA.Native_3 ;
  output [1:0]\EX_Sext_Op_reg[0] ;
  output EX_SWAP_Instr_reg;
  output ex_Write_ICache_i_cmb;
  output ex_Write_DCache_decode_cmb;
  output ex_load_shift_carry0;
  output of_read_imm_reg_ii_reg;
  output \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ;
  output jump_or_not_full0;
  output D233_out;
  output ex_mbar_is_sleep_cmb;
  output D241_out;
  output p_2_in;
  output \Using_FPGA.Native_4 ;
  output \Using_FPGA.Native_5 ;
  output ex_sel_alu_i0;
  output use_Reg_Neg_S_reg_1;
  output ex_gpr_write_dbg_reg;
  output ex_valid_reg;
  output ex_valid_jump_reg;
  output ex_valid_keep_reg;
  output [31:0]\EX_Op3_reg[0] ;
  output [31:0]\EX_Op2_reg[0] ;
  output [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  output [19:0]\Using_FPGA.Native_6 ;
  input if_missed_fetch_reg;
  input of_pause_reg;
  input I5;
  input sync_reset;
  input Clk;
  input I1159_out;
  input I1151_out;
  input I1147_out;
  input I1143_out;
  input I1139_out;
  input I1135_out;
  input I1131_out;
  input I1127_out;
  input I183_out;
  input I179_out;
  input I175_out;
  input I171_out;
  input I167_out;
  input I163_out;
  input I159_out;
  input I155_out;
  input I151_out;
  input I147_out;
  input I143_out;
  input I041_out;
  input I139_out;
  input [0:0]Q;
  input ex_jump_nodelay_reg;
  input ex_jump;
  input mem_gpr_write;
  input mem_valid_reg;
  input wb_valid_reg;
  input wb_exception_i_reg;
  input wb_exception_i_reg_0;
  input ex_gpr_write_reg_0;
  input EX_Is_Div_Instr;
  input ex_branch_with_delayslot_reg;
  input [2:0]\wb_exception_kind_i_reg[28] ;
  input if_fetch_in_progress_reg;
  input in0;
  input ex_is_multi_or_load_instr;
  input of_read_ex_write_op2_conflict_part1;
  input of_read_ex_write_op2_conflict_part2;
  input mem_is_multi_or_load_instr;
  input of_read_mem_write_op2_conflict_part1;
  input of_read_mem_write_op2_conflict_part2;
  input of_Take_Interrupt;
  input ex_mbar_decode;
  input mem_exception_from_ex;
  input ex_valid_reg_0;
  input ex_Write_ICache_i;
  input ex_Write_DCache_decode_reg;
  input [4:0]\wb_gpr_write_addr_reg[0] ;
  input ex_mbar_is_sleep;
  input [32:0]in;
  input [19:0]\Serial_Dbg_Intf.if_debug_ready_i_reg ;
  input \Use_XX_Accesses.xx_data_reg[2] ;
  input \Use_XX_Accesses.xx_data_reg[4] ;
  input \Use_XX_Accesses.xx_data_reg[5] ;
  input \Use_XX_Accesses.xx_data_reg[6] ;
  input \Use_XX_Accesses.xx_data_reg[7] ;
  input \Use_XX_Accesses.xx_data_reg[8] ;
  input \Use_XX_Accesses.xx_data_reg[9] ;
  input \Use_XX_Accesses.xx_data_reg[10] ;
  input \Use_XX_Accesses.xx_data_reg[21] ;
  input \Use_XX_Accesses.xx_data_reg[22] ;
  input \Use_XX_Accesses.xx_data_reg[23] ;
  input \Use_XX_Accesses.xx_data_reg[24] ;
  input \Use_XX_Accesses.xx_data_reg[25] ;
  input \Use_XX_Accesses.xx_data_reg[26] ;
  input \Use_XX_Accesses.xx_data_reg[27] ;
  input \Use_XX_Accesses.xx_data_reg[28] ;
  input \Use_XX_Accesses.xx_data_reg[29] ;
  input \Use_XX_Accesses.xx_data_reg[30] ;
  input \Use_XX_Accesses.xx_data_reg[31] ;
  input [1:0]\ex_gpr_write_addr_reg[0] ;
  input ex_valid_reg_1;
  input ex_valid_reg_2;
  input \ex_gpr_write_addr_reg[4] ;
  input I0;
  input I4;
  input mem_valid_reg_0;
  input [4:0]\mem_gpr_write_addr_reg[0] ;
  input of_read_mem_write_op3_conflict_part2;
  input of_read_mem_write_op3_conflict_part1;
  input ex_gpr_write_dbg;
  input out;
  input ex_valid_keep;
  input ex_sel_alu_i_reg;
  input [0:31]GPR_Op3;
  input WB_Doublet_Access_reg;
  input [5:0]MEM_Fwd;
  input [0:31]GPR_Op1;
  input EX_SWAP_Instr_reg_0;
  input WB_Doublet_Access_reg_0;
  input [25:0]\Using_FPGA.Native_7 ;
  input EX_SWAP_Instr_reg_1;
  input WB_Doublet_Access_reg_1;
  input EX_SWAP_Instr_reg_2;
  input WB_Doublet_Access_reg_2;
  input EX_SWAP_Instr_reg_3;
  input WB_Doublet_Access_reg_3;
  input EX_SWAP_Instr_reg_4;
  input WB_Doublet_Access_reg_4;
  input EX_SWAP_Instr_reg_5;
  input WB_Doublet_Access_reg_5;
  input EX_SWAP_Instr_reg_6;
  input WB_Doublet_Access_reg_6;
  input EX_SWAP_Instr_reg_7;
  input [15:0]WB_Byte_Access_reg;
  input EX_SWAP_Instr_reg_8;
  input EX_SWAP_Instr_reg_9;
  input EX_SWAP_Instr_reg_10;
  input EX_SWAP_Instr_reg_11;
  input EX_SWAP_Instr_reg_12;
  input EX_SWAP_Instr_reg_13;
  input EX_SWAP_Instr_reg_14;
  input EX_SWAP_Instr_reg_15;
  input EX_SWAP_Instr_reg_16;
  input EX_SWAP_Instr_reg_17;
  input EX_SWAP_Instr_reg_18;
  input EX_SWAP_Instr_reg_19;
  input EX_SWAP_Instr_reg_20;
  input EX_SWAP_Instr_reg_21;
  input EX_SWAP_Instr_reg_22;
  input EX_SWAP_Instr_reg_23;
  input WB_Doublet_Access_reg_7;
  input EX_SWAP_Instr_reg_24;
  input WB_Doublet_Access_reg_8;
  input EX_SWAP_Instr_reg_25;
  input WB_Doublet_Access_reg_9;
  input EX_SWAP_Instr_reg_26;
  input WB_Doublet_Access_reg_10;
  input EX_SWAP_Instr_reg_27;
  input WB_Doublet_Access_reg_11;
  input EX_SWAP_Instr_reg_28;
  input WB_Doublet_Access_reg_12;
  input EX_SWAP_Instr_reg_29;
  input WB_Doublet_Access_reg_13;
  input EX_SWAP_Instr_reg_30;
  input WB_Doublet_Access_reg_14;
  input [0:31]GPR_Op2;
  input of_read_imm_reg;
  input [15:0]\imm_reg_reg[0] ;

  wire Clk;
  wire [1:0]D;
  wire D233_out;
  wire D235_out;
  wire D237_out;
  wire D241_out;
  wire Dbg_Clean_Stop_reg;
  wire [0:0]E;
  wire [1:0]\EX_ALU_Op_reg[0] ;
  wire [31:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire EX_CMP_Op105_out;
  wire EX_Is_Div_Instr;
  wire [31:0]\EX_Op2_reg[0] ;
  wire [31:0]\EX_Op3_reg[0] ;
  wire EX_SWAP_Instr_reg;
  wire EX_SWAP_Instr_reg_0;
  wire EX_SWAP_Instr_reg_1;
  wire EX_SWAP_Instr_reg_10;
  wire EX_SWAP_Instr_reg_11;
  wire EX_SWAP_Instr_reg_12;
  wire EX_SWAP_Instr_reg_13;
  wire EX_SWAP_Instr_reg_14;
  wire EX_SWAP_Instr_reg_15;
  wire EX_SWAP_Instr_reg_16;
  wire EX_SWAP_Instr_reg_17;
  wire EX_SWAP_Instr_reg_18;
  wire EX_SWAP_Instr_reg_19;
  wire EX_SWAP_Instr_reg_2;
  wire EX_SWAP_Instr_reg_20;
  wire EX_SWAP_Instr_reg_21;
  wire EX_SWAP_Instr_reg_22;
  wire EX_SWAP_Instr_reg_23;
  wire EX_SWAP_Instr_reg_24;
  wire EX_SWAP_Instr_reg_25;
  wire EX_SWAP_Instr_reg_26;
  wire EX_SWAP_Instr_reg_27;
  wire EX_SWAP_Instr_reg_28;
  wire EX_SWAP_Instr_reg_29;
  wire EX_SWAP_Instr_reg_3;
  wire EX_SWAP_Instr_reg_30;
  wire EX_SWAP_Instr_reg_4;
  wire EX_SWAP_Instr_reg_5;
  wire EX_SWAP_Instr_reg_6;
  wire EX_SWAP_Instr_reg_7;
  wire EX_SWAP_Instr_reg_8;
  wire EX_SWAP_Instr_reg_9;
  wire [1:0]\EX_Sext_Op_reg[0] ;
  wire EX_Unsigned_Op104_out;
  wire EX_Use_Carry103_out;
  wire [0:31]GPR_Op1;
  wire [0:31]GPR_Op2;
  wire [0:31]GPR_Op3;
  wire I0;
  wire I0101_out;
  wire I0105_out;
  wire I0109_out;
  wire I0113_out;
  wire I0117_out;
  wire I0121_out;
  wire I0125_out;
  wire I0129_out;
  wire I0133_out;
  wire I0137_out;
  wire I013_out;
  wire I0141_out;
  wire I0145_out;
  wire I0149_out;
  wire I0153_out;
  wire I0157_out;
  wire I0161_out;
  wire I0165_out;
  wire I0169_out;
  wire I017_out;
  wire I021_out;
  wire I025_out;
  wire I029_out;
  wire I033_out;
  wire I037_out;
  wire I041_out;
  wire I045_out;
  wire I049_out;
  wire I053_out;
  wire I057_out;
  wire I05_out;
  wire I061_out;
  wire I065_out;
  wire I069_out;
  wire I073_out;
  wire I077_out;
  wire I081_out;
  wire I085_out;
  wire I089_out;
  wire I093_out;
  wire I097_out;
  wire I09_out;
  wire I0_1;
  wire I1;
  wire I1103_out;
  wire I1107_out;
  wire I1111_out;
  wire I1115_out;
  wire I1119_out;
  wire I111_out;
  wire I1123_out;
  wire I1127_out;
  wire I1131_out;
  wire I1135_out;
  wire I1139_out;
  wire I1143_out;
  wire I1147_out;
  wire I1151_out;
  wire I1155_out;
  wire I1159_out;
  wire I115_out;
  wire I1163_out;
  wire I1167_out;
  wire I119_out;
  wire I123_out;
  wire I127_out;
  wire I131_out;
  wire I135_out;
  wire I139_out;
  wire I13_out;
  wire I143_out;
  wire I147_out;
  wire I151_out;
  wire I155_out;
  wire I159_out;
  wire I163_out;
  wire I167_out;
  wire I171_out;
  wire I175_out;
  wire I179_out;
  wire I17_out;
  wire I183_out;
  wire I187_out;
  wire I191_out;
  wire I195_out;
  wire I199_out;
  wire I4;
  wire I4_0;
  wire I5;
  wire [0:0]IFetch;
  wire \Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ;
  wire \Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10 ;
  wire \Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20 ;
  wire \Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3 ;
  wire \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8 ;
  wire \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1 ;
  wire \Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2 ;
  wire \Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3 ;
  wire [5:0]MEM_Fwd;
  wire \Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ;
  wire \Performance_Debug_Control.ex_brki_hit_reg ;
  wire [0:0]Q;
  wire [19:0]\Serial_Dbg_Intf.if_debug_ready_i_reg ;
  wire \Use_XX_Accesses.xx_data_reg[10] ;
  wire \Use_XX_Accesses.xx_data_reg[21] ;
  wire \Use_XX_Accesses.xx_data_reg[22] ;
  wire \Use_XX_Accesses.xx_data_reg[23] ;
  wire \Use_XX_Accesses.xx_data_reg[24] ;
  wire \Use_XX_Accesses.xx_data_reg[25] ;
  wire \Use_XX_Accesses.xx_data_reg[26] ;
  wire \Use_XX_Accesses.xx_data_reg[27] ;
  wire \Use_XX_Accesses.xx_data_reg[28] ;
  wire \Use_XX_Accesses.xx_data_reg[29] ;
  wire \Use_XX_Accesses.xx_data_reg[2] ;
  wire \Use_XX_Accesses.xx_data_reg[30] ;
  wire \Use_XX_Accesses.xx_data_reg[31] ;
  wire \Use_XX_Accesses.xx_data_reg[4] ;
  wire \Use_XX_Accesses.xx_data_reg[5] ;
  wire \Use_XX_Accesses.xx_data_reg[6] ;
  wire \Use_XX_Accesses.xx_data_reg[7] ;
  wire \Use_XX_Accesses.xx_data_reg[8] ;
  wire \Use_XX_Accesses.xx_data_reg[9] ;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire [0:0]\Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire [19:0]\Using_FPGA.Native_6 ;
  wire [25:0]\Using_FPGA.Native_7 ;
  wire [15:0]WB_Byte_Access_reg;
  wire WB_Doublet_Access_reg;
  wire WB_Doublet_Access_reg_0;
  wire WB_Doublet_Access_reg_1;
  wire WB_Doublet_Access_reg_10;
  wire WB_Doublet_Access_reg_11;
  wire WB_Doublet_Access_reg_12;
  wire WB_Doublet_Access_reg_13;
  wire WB_Doublet_Access_reg_14;
  wire WB_Doublet_Access_reg_2;
  wire WB_Doublet_Access_reg_3;
  wire WB_Doublet_Access_reg_4;
  wire WB_Doublet_Access_reg_5;
  wire WB_Doublet_Access_reg_6;
  wire WB_Doublet_Access_reg_7;
  wire WB_Doublet_Access_reg_8;
  wire WB_Doublet_Access_reg_9;
  wire ex_Write_DCache_decode_cmb;
  wire ex_Write_DCache_decode_reg;
  wire ex_Write_ICache_i;
  wire ex_Write_ICache_i_cmb;
  wire ex_alu_sel_logic_i102_out;
  wire ex_atomic_Instruction_Pair0;
  wire ex_branch_with_delayslot_i;
  wire ex_branch_with_delayslot_reg;
  wire ex_enable_alu_i_reg;
  wire ex_enable_sext_shift_i0;
  wire ex_gpr_write;
  wire [1:0]\ex_gpr_write_addr_reg[0] ;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_dbg;
  wire ex_gpr_write_dbg_reg;
  wire ex_gpr_write_reg;
  wire ex_gpr_write_reg_0;
  wire [23:0]\ex_instr_reg[8] ;
  wire ex_is_div_instr_I_reg;
  wire ex_is_multi_instr2_reg;
  wire ex_is_multi_or_load_instr;
  wire ex_is_multi_or_load_instr0;
  wire ex_jump;
  wire ex_jump_nodelay_reg;
  wire ex_load_alu_carry96_out;
  wire ex_load_shift_carry0;
  wire ex_mbar_decode;
  wire ex_mbar_decode_cmb;
  wire ex_mbar_is_sleep;
  wire ex_mbar_is_sleep_cmb;
  wire ex_move_to_MSR_instr113_out;
  wire ex_op1_cmp_eq;
  wire ex_op1_cmp_eq1;
  wire ex_op1_cmp_eq_n5_out;
  wire ex_sel_alu_i0;
  wire ex_sel_alu_i_reg;
  wire ex_set_bip;
  wire ex_valid_jump_reg;
  wire ex_valid_keep;
  wire ex_valid_keep_reg;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire ex_valid_reg_1;
  wire ex_valid_reg_2;
  wire force12_out;
  wire force_Val10_out;
  wire force_Val2_N_reg;
  wire \ibuffer_reg[3][42]_srl4_n_0 ;
  wire if_fetch_in_progress_reg;
  wire if_missed_fetch_reg;
  wire [0:0]if_pre_buffer_addr;
  wire [1:2]if_sel_input;
  wire [15:0]\imm_reg_reg[0] ;
  wire [32:0]in;
  wire in0;
  wire jump_or_not_full0;
  wire mem_exception_from_ex;
  wire mem_gpr_write;
  wire [4:0]\mem_gpr_write_addr_reg[0] ;
  wire mem_is_multi_or_load_instr;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire of_Sel_SPR_MSR88_out;
  wire of_Take_Interrupt;
  wire of_Valid_II;
  wire of_branch_with_delayslot118_out;
  wire of_brki_0x18;
  wire [5:0]of_instr;
  wire of_instr_ii_0;
  wire of_instr_ii_1;
  wire of_instr_ii_10;
  wire of_instr_ii_11;
  wire of_instr_ii_12;
  wire of_instr_ii_13;
  wire of_instr_ii_14;
  wire of_instr_ii_15;
  wire of_instr_ii_16;
  wire of_instr_ii_17;
  wire of_instr_ii_18;
  wire of_instr_ii_19;
  wire of_instr_ii_2;
  wire of_instr_ii_20;
  wire of_instr_ii_21;
  wire of_instr_ii_22;
  wire of_instr_ii_23;
  wire of_instr_ii_24;
  wire of_instr_ii_25;
  wire of_instr_ii_26;
  wire of_instr_ii_27;
  wire of_instr_ii_28;
  wire of_instr_ii_29;
  wire of_instr_ii_3;
  wire of_instr_ii_30;
  wire of_instr_ii_31;
  wire of_instr_ii_32;
  wire of_instr_ii_33;
  wire of_instr_ii_34;
  wire of_instr_ii_35;
  wire of_instr_ii_36;
  wire of_instr_ii_37;
  wire of_instr_ii_38;
  wire of_instr_ii_39;
  wire of_instr_ii_4;
  wire of_instr_ii_40;
  wire of_instr_ii_41;
  wire of_instr_ii_42;
  wire of_instr_ii_5;
  wire of_instr_ii_6;
  wire of_instr_ii_7;
  wire of_instr_ii_8;
  wire of_instr_ii_9;
  wire [1:1]of_op1_sel;
  wire of_op1_sel_spr;
  wire of_op1_sel_spr_pc;
  wire [0:0]of_op2_sel;
  wire of_op2_sel_imm;
  wire of_pause_reg;
  wire of_pipe_ctrl_reg0;
  wire [9:0]of_predecode;
  wire of_read_ex_write_op2_conflict_part1;
  wire of_read_ex_write_op2_conflict_part2;
  wire of_read_imm_reg;
  wire of_read_imm_reg_ii_reg;
  wire of_read_mem_write_op2_conflict_part1;
  wire of_read_mem_write_op2_conflict_part2;
  wire of_read_mem_write_op3_conflict_part1;
  wire of_read_mem_write_op3_conflict_part2;
  wire of_valid;
  wire out;
  wire p_1_in109_in;
  wire p_1_in114_in;
  wire p_1_in119_in;
  wire p_1_in124_in;
  wire p_1_in129_in;
  wire p_1_in134_in;
  wire p_1_in139_in;
  wire p_1_in144_in;
  wire p_1_in149_in;
  wire p_1_in14_in;
  wire p_1_in154_in;
  wire p_1_in194_in;
  wire p_1_in19_in;
  wire p_1_in204_in;
  wire p_1_in209_in;
  wire p_1_in24_in;
  wire p_1_in29_in;
  wire p_1_in34_in;
  wire p_1_in39_in;
  wire p_1_in44_in;
  wire p_1_in4_in;
  wire p_1_in9_in;
  wire p_2_in;
  wire sel_input_delayslot;
  wire sel_input_i_0;
  wire sel_input_i_1;
  wire sel_input_iii_0;
  wire sel_input_iii_1;
  wire sel_input_iii_2;
  wire sel_input_iii_3;
  wire sync_reset;
  wire use_Reg_Neg_DI1_out;
  wire use_Reg_Neg_S3_out;
  wire use_Reg_Neg_S_reg;
  wire use_Reg_Neg_S_reg_0;
  wire use_Reg_Neg_S_reg_1;
  wire wb_exception_i_reg;
  wire wb_exception_i_reg_0;
  wire [2:0]\wb_exception_kind_i_reg[28] ;
  wire [4:0]\wb_gpr_write_addr_reg[0] ;
  wire wb_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_308 \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF 
       (.Clk(Clk),
        .addr(\Using_FPGA.Native_2 ),
        .if_sel_input(if_sel_input[1]),
        .jump_or_not_full0(jump_or_not_full0),
        .sel_input_iii_3(sel_input_iii_3),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6 \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6 
       (.I5(I5),
        .addr(\Using_FPGA.Native_2 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .if_sel_input(if_sel_input[1]),
        .of_pause_reg(of_pause_reg),
        .sel_input_iii_3(sel_input_iii_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_309 \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF 
       (.Clk(Clk),
        .IFetch(IFetch),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[29] ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_2 ),
        .addr(if_pre_buffer_addr),
        .ex_jump(ex_jump),
        .if_fetch_in_progress_reg(if_fetch_in_progress_reg),
        .if_sel_input(if_sel_input[1]),
        .in0(in0),
        .sel_input_iii_2(sel_input_iii_2),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_310 \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6 
       (.I5(I5),
        .addr(\Using_FPGA.Native_2 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .if_sel_input({if_sel_input[1],if_sel_input[2]}),
        .of_pause_reg(of_pause_reg),
        .sel_input_iii_2(sel_input_iii_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_311 \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF 
       (.Clk(Clk),
        .if_sel_input(if_sel_input[2]),
        .sel_input_iii_1(sel_input_iii_1),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_312 \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6 
       (.I5(I5),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .if_sel_input({if_sel_input[1],if_sel_input[2]}),
        .of_pause_reg(of_pause_reg),
        .sel_input_iii_1(sel_input_iii_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_313 \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF 
       (.Clk(Clk),
        .I1(I1),
        .I1103_out(I1103_out),
        .I1107_out(I1107_out),
        .I1111_out(I1111_out),
        .I1115_out(I1115_out),
        .I1119_out(I1119_out),
        .I111_out(I111_out),
        .I1123_out(I1123_out),
        .I1155_out(I1155_out),
        .I115_out(I115_out),
        .I1163_out(I1163_out),
        .I1167_out(I1167_out),
        .I119_out(I119_out),
        .I123_out(I123_out),
        .I127_out(I127_out),
        .I131_out(I131_out),
        .I135_out(I135_out),
        .I13_out(I13_out),
        .I17_out(I17_out),
        .I187_out(I187_out),
        .I191_out(I191_out),
        .I195_out(I195_out),
        .I199_out(I199_out),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .in({in[32:31],in[29],in[9:0]}),
        .out({p_1_in209_in,p_1_in204_in,p_1_in194_in,p_1_in154_in,p_1_in149_in,p_1_in144_in,p_1_in139_in,p_1_in134_in,p_1_in129_in,p_1_in124_in,p_1_in119_in,p_1_in114_in,p_1_in109_in,p_1_in44_in,p_1_in39_in,p_1_in34_in,p_1_in29_in,p_1_in24_in,p_1_in19_in,p_1_in14_in,p_1_in9_in,p_1_in4_in,\ibuffer_reg[3][42]_srl4_n_0 }),
        .sel_input_i_1(sel_input_i_1),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_314 \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6 
       (.I5(I5),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .if_sel_input(if_sel_input[2]),
        .of_pause_reg(of_pause_reg),
        .sel_input_iii_0(sel_input_iii_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized2 \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 
       (.I5(I5),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .if_sel_input(if_sel_input[2]),
        .of_pause_reg(of_pause_reg),
        .sel_input_delayslot(sel_input_delayslot));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7 \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7 
       (.I4_0(I4_0),
        .ex_branch_with_delayslot_i(ex_branch_with_delayslot_i),
        .sel_input_delayslot(sel_input_delayslot),
        .sel_input_i_1(sel_input_i_1),
        .sel_input_iii_0(sel_input_iii_0),
        .wb_exception_i_reg(wb_exception_i_reg_0),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_315 \Instruction_Prefetch_Mux[0].Gen_Instr_DFF 
       (.Clk(Clk),
        .EX_Is_Div_Instr(EX_Is_Div_Instr),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10 ),
        .\Using_FPGA.Native_1 (of_instr[2]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [3]),
        .\Using_FPGA.Native_3 (\ex_instr_reg[8] [2]),
        .\Using_FPGA.Native_4 (of_instr[4]),
        .\Using_FPGA.Native_5 (of_instr[0]),
        .\Using_FPGA.Native_6 (of_instr[1]),
        .\Using_FPGA.Native_7 (of_instr[3]),
        .ex_Write_DCache_decode_reg(\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .ex_gpr_write(ex_gpr_write),
        .ex_gpr_write_dbg(ex_gpr_write_dbg),
        .ex_gpr_write_dbg_reg(ex_gpr_write_dbg_reg),
        .ex_is_div_instr_I_reg(ex_is_div_instr_I_reg),
        .ex_is_multi_or_load_instr(ex_is_multi_or_load_instr),
        .\ex_opcode_reg[0] (of_instr[5]),
        .mem_is_multi_or_load_instr(mem_is_multi_or_load_instr),
        .of_instr_ii_42(of_instr_ii_42),
        .of_op2_sel_imm(of_op2_sel_imm),
        .of_pause_reg(of_pause_reg),
        .of_read_ex_write_op2_conflict_part1(of_read_ex_write_op2_conflict_part1),
        .of_read_ex_write_op2_conflict_part2(of_read_ex_write_op2_conflict_part2),
        .of_read_mem_write_op2_conflict_part1(of_read_mem_write_op2_conflict_part1),
        .of_read_mem_write_op2_conflict_part2(of_read_mem_write_op2_conflict_part2),
        .sync_reset(sync_reset),
        .use_Reg_Neg_S_reg(use_Reg_Neg_S_reg),
        .use_Reg_Neg_S_reg_0(use_Reg_Neg_S_reg_0),
        .wb_exception_i_reg(wb_exception_i_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_316 \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7 
       (.I0169_out(I0169_out),
        .I1167_out(I1167_out),
        .of_instr_ii_42(of_instr_ii_42),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_317 \Instruction_Prefetch_Mux[10].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op3_reg[1] (\Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [23]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [22]),
        .\ex_instr_reg[10] (\ex_instr_reg[8] [21]),
        .\mem_gpr_write_addr_reg[2] (\mem_gpr_write_addr_reg[0] [2:0]),
        .of_instr_ii_32(of_instr_ii_32),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_318 \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7 
       (.I0129_out(I0129_out),
        .I1127_out(I1127_out),
        .of_instr_ii_32(of_instr_ii_32),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_319 \Instruction_Prefetch_Mux[11].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [19]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [18]),
        .\Using_FPGA.Native_2 (of_instr[0]),
        .\Using_FPGA.Native_3 (D[1]),
        .\Using_FPGA.Native_4 (of_instr[1]),
        .\Using_FPGA.Native_5 (of_instr[3]),
        .ex_branch_with_delayslot_reg(\Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2 ),
        .\ex_instr_reg[11] (\ex_instr_reg[8] [20]),
        .of_instr_ii_31(of_instr_ii_31),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_320 \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7 
       (.I0125_out(I0125_out),
        .I1123_out(I1123_out),
        .of_instr_ii_31(of_instr_ii_31),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_321 \Instruction_Prefetch_Mux[12].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[12] (\ex_instr_reg[8] [19]),
        .of_instr_ii_30(of_instr_ii_30),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_322 \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7 
       (.I0121_out(I0121_out),
        .I1119_out(I1119_out),
        .of_instr_ii_30(of_instr_ii_30),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_323 \Instruction_Prefetch_Mux[13].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[13] (\ex_instr_reg[8] [18]),
        .of_instr_ii_29(of_instr_ii_29),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_324 \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7 
       (.I0117_out(I0117_out),
        .I1115_out(I1115_out),
        .of_instr_ii_29(of_instr_ii_29),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_325 \Instruction_Prefetch_Mux[14].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[14] (\ex_instr_reg[8] [17]),
        .of_instr_ii_28(of_instr_ii_28),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_326 \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7 
       (.I0113_out(I0113_out),
        .I1111_out(I1111_out),
        .of_instr_ii_28(of_instr_ii_28),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_327 \Instruction_Prefetch_Mux[15].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[15] (\ex_instr_reg[8] [16]),
        .of_instr_ii_27(of_instr_ii_27),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_328 \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7 
       (.I0109_out(I0109_out),
        .I1107_out(I1107_out),
        .of_instr_ii_27(of_instr_ii_27),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_329 \Instruction_Prefetch_Mux[16].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Performance_Debug_Control.ex_brki_hit_reg (\Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [1]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [11]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [9]),
        .\ex_instr_reg[16] (\ex_instr_reg[8] [15]),
        .of_instr_ii_26(of_instr_ii_26),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_330 \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7 
       (.I0105_out(I0105_out),
        .I1103_out(I1103_out),
        .of_instr_ii_26(of_instr_ii_26),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_331 \Instruction_Prefetch_Mux[17].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2 ),
        .\ex_instr_reg[17] (\ex_instr_reg[8] [14]),
        .ex_is_multi_instr2_reg(ex_is_multi_instr2_reg),
        .of_instr_ii_25(of_instr_ii_25),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_332 \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7 
       (.I0101_out(I0101_out),
        .I199_out(I199_out),
        .of_instr_ii_25(of_instr_ii_25),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_333 \Instruction_Prefetch_Mux[18].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_1 (\Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_3 (\Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_4 (\Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20 ),
        .\Using_FPGA.Native_5 (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_6 (\ex_instr_reg[8] [3]),
        .\Using_FPGA.Native_7 (\ex_instr_reg[8] [0]),
        .\ex_instr_reg[18] (\ex_instr_reg[8] [13]),
        .of_brki_0x18(of_brki_0x18),
        .of_instr_ii_24(of_instr_ii_24),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_334 \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7 
       (.I097_out(I097_out),
        .I195_out(I195_out),
        .of_instr_ii_24(of_instr_ii_24),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_335 \Instruction_Prefetch_Mux[19].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Instruction_Prefetch_Mux[19].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [10]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [7]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [8]),
        .\ex_instr_reg[19] (\ex_instr_reg[8] [12]),
        .of_instr_ii_23(of_instr_ii_23),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_336 \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7 
       (.I093_out(I093_out),
        .I191_out(I191_out),
        .of_instr_ii_23(of_instr_ii_23),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_337 \Instruction_Prefetch_Mux[1].Gen_Instr_DFF 
       (.Clk(Clk),
        .D233_out(D233_out),
        .D237_out(D237_out),
        .Dbg_Clean_Stop_reg(Dbg_Clean_Stop_reg),
        .E(E),
        .\EX_ALU_Op_reg[0] (\EX_ALU_Op_reg[0] ),
        .EX_CMP_Op105_out(EX_CMP_Op105_out),
        .EX_Unsigned_Op104_out(EX_Unsigned_Op104_out),
        .EX_Use_Carry103_out(EX_Use_Carry103_out),
        .\Performance_Debug_Control.ex_brki_hit_reg (\Performance_Debug_Control.ex_brki_hit_reg ),
        .Q(Q),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [18]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [19]),
        .\Using_FPGA.Native_10 (\ex_instr_reg[8] [23]),
        .\Using_FPGA.Native_11 (\ex_instr_reg[8] [21]),
        .\Using_FPGA.Native_12 (\ex_instr_reg[8] [22]),
        .\Using_FPGA.Native_13 (of_instr[5]),
        .\Using_FPGA.Native_14 (of_instr[0]),
        .\Using_FPGA.Native_15 (\ex_instr_reg[8] [14]),
        .\Using_FPGA.Native_16 (\Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_17 (\ex_instr_reg[8] [10]),
        .\Using_FPGA.Native_18 (\ex_instr_reg[8] [1]),
        .\Using_FPGA.Native_19 (\ex_instr_reg[8] [0]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [20]),
        .\Using_FPGA.Native_20 (\Instruction_Prefetch_Mux[16].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_21 (\ex_instr_reg[8] [12]),
        .\Using_FPGA.Native_22 (\ex_instr_reg[8] [7]),
        .\Using_FPGA.Native_23 (\ex_instr_reg[8] [8]),
        .\Using_FPGA.Native_24 (\ex_instr_reg[8] [17]),
        .\Using_FPGA.Native_3 (\Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_4 (of_branch_with_delayslot118_out),
        .\Using_FPGA.Native_5 (of_instr[1]),
        .\Using_FPGA.Native_6 (\Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8 ),
        .\Using_FPGA.Native_7 (of_instr[3]),
        .\Using_FPGA.Native_8 (of_instr[2]),
        .\Using_FPGA.Native_9 (of_valid),
        .ex_alu_sel_logic_i102_out(ex_alu_sel_logic_i102_out),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .ex_enable_alu_i_reg(ex_enable_alu_i_reg),
        .ex_gpr_write_dbg_reg(\Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_10 ),
        .ex_jump(ex_jump),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg),
        .ex_load_alu_carry96_out(ex_load_alu_carry96_out),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_decode_reg(\Instruction_Prefetch_Mux[1].Gen_Instr_DFF_n_20 ),
        .ex_mbar_decode_reg_0(ex_mbar_decode_cmb),
        .ex_op1_cmp_eq_n5_out(ex_op1_cmp_eq_n5_out),
        .\ex_opcode_reg[1] (of_instr[4]),
        .ex_set_bip(ex_set_bip),
        .force12_out(force12_out),
        .force2_reg(ex_op1_cmp_eq1),
        .force_Val10_out(force_Val10_out),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_instr_ii_41(of_instr_ii_41),
        .of_pause_reg(of_pause_reg),
        .sync_reset(sync_reset),
        .use_Reg_Neg_DI1_out(use_Reg_Neg_DI1_out),
        .use_Reg_Neg_S3_out(use_Reg_Neg_S3_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_338 \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7 
       (.I0165_out(I0165_out),
        .I1163_out(I1163_out),
        .of_instr_ii_41(of_instr_ii_41),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_339 \Instruction_Prefetch_Mux[20].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[20] (\ex_instr_reg[8] [11]),
        .of_instr_ii_22(of_instr_ii_22),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_340 \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7 
       (.I089_out(I089_out),
        .I187_out(I187_out),
        .of_instr_ii_22(of_instr_ii_22),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_341 \Instruction_Prefetch_Mux[21].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (of_instr[3]),
        .\Using_FPGA.Native_1 (of_instr[2]),
        .\Using_FPGA.Native_2 (of_instr[5]),
        .\ex_instr_reg[21] (\ex_instr_reg[8] [10]),
        .ex_sel_alu_i0(ex_sel_alu_i0),
        .of_instr_ii_21(of_instr_ii_21),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_342 \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7 
       (.I085_out(I085_out),
        .I183_out(I183_out),
        .of_instr_ii_21(of_instr_ii_21),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_343 \Instruction_Prefetch_Mux[22].Gen_Instr_DFF 
       (.Clk(Clk),
        .D241_out(D241_out),
        .\Using_FPGA.Native_0 (of_instr[3]),
        .\ex_instr_reg[22] (\ex_instr_reg[8] [9]),
        .of_instr_ii_20(of_instr_ii_20),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_344 \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7 
       (.I081_out(I081_out),
        .I179_out(I179_out),
        .of_instr_ii_20(of_instr_ii_20),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_345 \Instruction_Prefetch_Mux[23].Gen_Instr_DFF 
       (.Clk(Clk),
        .EX_SWAP_Instr_reg(EX_SWAP_Instr_reg),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [6]),
        .\ex_instr_reg[23] (\ex_instr_reg[8] [8]),
        .of_instr_ii_19(of_instr_ii_19),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_346 \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7 
       (.I077_out(I077_out),
        .I175_out(I175_out),
        .of_instr_ii_19(of_instr_ii_19),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_347 \Instruction_Prefetch_Mux[24].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[24] (\ex_instr_reg[8] [7]),
        .of_instr_ii_18(of_instr_ii_18),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_348 \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7 
       (.I073_out(I073_out),
        .I171_out(I171_out),
        .of_instr_ii_18(of_instr_ii_18),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_349 \Instruction_Prefetch_Mux[25].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Shift_Op_reg[0] (\ex_instr_reg[8] [6]),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_1 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .ex_load_shift_carry0(ex_load_shift_carry0),
        .of_instr_ii_17(of_instr_ii_17),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_350 \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7 
       (.I069_out(I069_out),
        .I167_out(I167_out),
        .of_instr_ii_17(of_instr_ii_17),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_351 \Instruction_Prefetch_Mux[26].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Sext_Op_reg[1] (\EX_Sext_Op_reg[0] [0]),
        .\EX_Shift_Op_reg[1] (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [6]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [0]),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .of_instr_ii_16(of_instr_ii_16),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_352 \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7 
       (.I065_out(I065_out),
        .I163_out(I163_out),
        .of_instr_ii_16(of_instr_ii_16),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_353 \Instruction_Prefetch_Mux[27].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Performance_Debug_Control.ex_brki_hit_reg (\Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [2]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [6]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [14]),
        .\ex_instr_reg[27] (\ex_instr_reg[8] [4]),
        .of_instr_ii_15(of_instr_ii_15),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_354 \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7 
       (.I061_out(I061_out),
        .I159_out(I159_out),
        .of_instr_ii_15(of_instr_ii_15),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_355 \Instruction_Prefetch_Mux[28].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Sext_Op_reg[0] (\EX_Sext_Op_reg[0] [1]),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [2]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [0]),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .\Using_FPGA.Native_3 (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_4 (\ex_instr_reg[8] [6]),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_Write_ICache_i_reg(ex_Write_ICache_i_cmb),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .\ex_instr_reg[28] (\ex_instr_reg[8] [3]),
        .of_instr_ii_14(of_instr_ii_14),
        .of_pause_reg(of_pause_reg),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_356 \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7 
       (.I057_out(I057_out),
        .I155_out(I155_out),
        .of_instr_ii_14(of_instr_ii_14),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_357 \Instruction_Prefetch_Mux[29].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .ex_Write_DCache_decode_reg(ex_Write_DCache_decode_cmb),
        .ex_Write_DCache_decode_reg_0(ex_Write_DCache_decode_reg),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .\ex_instr_reg[29] (\ex_instr_reg[8] [2]),
        .of_instr_ii_13(of_instr_ii_13),
        .of_pause_reg(of_pause_reg),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_358 \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7 
       (.I053_out(I053_out),
        .I151_out(I151_out),
        .of_instr_ii_13(of_instr_ii_13),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_359 \Instruction_Prefetch_Mux[2].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_opcode_reg[2] (of_instr[3]),
        .of_instr_ii_40(of_instr_ii_40),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_360 \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7 
       (.I0161_out(I0161_out),
        .I1159_out(I1159_out),
        .of_instr_ii_40(of_instr_ii_40),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_361 \Instruction_Prefetch_Mux[30].Gen_Instr_DFF 
       (.Clk(Clk),
        .\ex_instr_reg[30] (\ex_instr_reg[8] [1]),
        .of_instr_ii_12(of_instr_ii_12),
        .p_2_in(p_2_in),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_362 \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7 
       (.I049_out(I049_out),
        .I147_out(I147_out),
        .of_instr_ii_12(of_instr_ii_12),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_363 \Instruction_Prefetch_Mux[31].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Performance_Debug_Control.ex_brki_hit_reg (\Instruction_Prefetch_Mux[31].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [3]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [5]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [13]),
        .\Using_FPGA.Native_3 (\Instruction_Prefetch_Mux[27].Gen_Instr_DFF_n_1 ),
        .\ex_instr_reg[31] (\ex_instr_reg[8] [0]),
        .of_instr_ii_11(of_instr_ii_11),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_364 \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7 
       (.I045_out(I045_out),
        .I143_out(I143_out),
        .of_instr_ii_11(of_instr_ii_11),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_365 \Instruction_Prefetch_Mux[32].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op3_reg[1] (\Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .mem_gpr_write(mem_gpr_write),
        .mem_is_multi_or_load_instr(mem_is_multi_or_load_instr),
        .mem_valid_reg(mem_valid_reg),
        .of_instr_ii_10(of_instr_ii_10),
        .of_read_mem_write_op3_conflict_part1(of_read_mem_write_op3_conflict_part1),
        .of_read_mem_write_op3_conflict_part2(of_read_mem_write_op3_conflict_part2),
        .sync_reset(sync_reset),
        .use_Reg_Neg_S_reg(use_Reg_Neg_S_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_366 \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7 
       (.I041_out(I041_out),
        .I139_out(I139_out),
        .of_instr_ii_10(of_instr_ii_10),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_367 \Instruction_Prefetch_Mux[33].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Branch_CMP_Op1_reg[0] (\EX_Branch_CMP_Op1_reg[0] ),
        .\EX_Branch_CMP_Op1_reg[1] (\Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1 ),
        .EX_SWAP_Instr_reg(EX_SWAP_Instr_reg_0),
        .EX_SWAP_Instr_reg_0(EX_SWAP_Instr_reg_1),
        .EX_SWAP_Instr_reg_1(EX_SWAP_Instr_reg_2),
        .EX_SWAP_Instr_reg_10(EX_SWAP_Instr_reg_11),
        .EX_SWAP_Instr_reg_11(EX_SWAP_Instr_reg_12),
        .EX_SWAP_Instr_reg_12(EX_SWAP_Instr_reg_13),
        .EX_SWAP_Instr_reg_13(EX_SWAP_Instr_reg_14),
        .EX_SWAP_Instr_reg_14(EX_SWAP_Instr_reg_15),
        .EX_SWAP_Instr_reg_15(EX_SWAP_Instr_reg_16),
        .EX_SWAP_Instr_reg_16(EX_SWAP_Instr_reg_17),
        .EX_SWAP_Instr_reg_17(EX_SWAP_Instr_reg_18),
        .EX_SWAP_Instr_reg_18(EX_SWAP_Instr_reg_19),
        .EX_SWAP_Instr_reg_19(EX_SWAP_Instr_reg_20),
        .EX_SWAP_Instr_reg_2(EX_SWAP_Instr_reg_3),
        .EX_SWAP_Instr_reg_20(EX_SWAP_Instr_reg_21),
        .EX_SWAP_Instr_reg_21(EX_SWAP_Instr_reg_22),
        .EX_SWAP_Instr_reg_22(EX_SWAP_Instr_reg_23),
        .EX_SWAP_Instr_reg_23(EX_SWAP_Instr_reg_24),
        .EX_SWAP_Instr_reg_24(EX_SWAP_Instr_reg_25),
        .EX_SWAP_Instr_reg_25(EX_SWAP_Instr_reg_26),
        .EX_SWAP_Instr_reg_26(EX_SWAP_Instr_reg_27),
        .EX_SWAP_Instr_reg_27(EX_SWAP_Instr_reg_28),
        .EX_SWAP_Instr_reg_28(EX_SWAP_Instr_reg_29),
        .EX_SWAP_Instr_reg_29(EX_SWAP_Instr_reg_30),
        .EX_SWAP_Instr_reg_3(EX_SWAP_Instr_reg_4),
        .EX_SWAP_Instr_reg_4(EX_SWAP_Instr_reg_5),
        .EX_SWAP_Instr_reg_5(EX_SWAP_Instr_reg_6),
        .EX_SWAP_Instr_reg_6(EX_SWAP_Instr_reg_7),
        .EX_SWAP_Instr_reg_7(EX_SWAP_Instr_reg_8),
        .EX_SWAP_Instr_reg_8(EX_SWAP_Instr_reg_9),
        .EX_SWAP_Instr_reg_9(EX_SWAP_Instr_reg_10),
        .GPR_Op1(GPR_Op1),
        .MEM_Fwd(MEM_Fwd),
        .\Using_FPGA.Native_0 (of_predecode[9]),
        .\Using_FPGA.Native_1 (of_op1_sel),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_3 (of_predecode[8]),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_7 ),
        .WB_Byte_Access_reg(WB_Byte_Access_reg),
        .WB_Doublet_Access_reg(WB_Doublet_Access_reg),
        .WB_Doublet_Access_reg_0(WB_Doublet_Access_reg_0),
        .WB_Doublet_Access_reg_1(WB_Doublet_Access_reg_1),
        .WB_Doublet_Access_reg_10(WB_Doublet_Access_reg_10),
        .WB_Doublet_Access_reg_11(WB_Doublet_Access_reg_11),
        .WB_Doublet_Access_reg_12(WB_Doublet_Access_reg_12),
        .WB_Doublet_Access_reg_13(WB_Doublet_Access_reg_13),
        .WB_Doublet_Access_reg_14(WB_Doublet_Access_reg_14),
        .WB_Doublet_Access_reg_2(WB_Doublet_Access_reg_2),
        .WB_Doublet_Access_reg_3(WB_Doublet_Access_reg_3),
        .WB_Doublet_Access_reg_4(WB_Doublet_Access_reg_4),
        .WB_Doublet_Access_reg_5(WB_Doublet_Access_reg_5),
        .WB_Doublet_Access_reg_6(WB_Doublet_Access_reg_6),
        .WB_Doublet_Access_reg_7(WB_Doublet_Access_reg_7),
        .WB_Doublet_Access_reg_8(WB_Doublet_Access_reg_8),
        .WB_Doublet_Access_reg_9(WB_Doublet_Access_reg_9),
        .ex_sel_alu_i_reg(ex_sel_alu_i_reg),
        .\mem_gpr_write_addr_reg[0] (\mem_gpr_write_addr_reg[0] [4:3]),
        .\mem_gpr_write_addr_reg[4] (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3 ),
        .mem_valid_reg(mem_valid_reg_0),
        .of_instr_ii_9(of_instr_ii_9),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[3] (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_368 \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7 
       (.I037_out(I037_out),
        .I135_out(I135_out),
        .of_instr_ii_9(of_instr_ii_9),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_369 \Instruction_Prefetch_Mux[34].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Branch_CMP_Op1_reg[0] (of_op1_sel),
        .\EX_Branch_CMP_Op1_reg[0]_0 (\Instruction_Prefetch_Mux[34].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_0 (of_predecode[8]),
        .\Using_FPGA.Native_1 (of_predecode[9]),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2 ),
        .\ex_gpr_write_addr_reg[0] (\ex_gpr_write_addr_reg[0] ),
        .ex_valid_reg(ex_valid_reg_2),
        .\mem_gpr_write_addr_reg[0] (\Instruction_Prefetch_Mux[33].Gen_Instr_DFF_n_1 ),
        .of_instr_ii_8(of_instr_ii_8),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[3] (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_370 \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7 
       (.I033_out(I033_out),
        .I131_out(I131_out),
        .of_instr_ii_8(of_instr_ii_8),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_371 \Instruction_Prefetch_Mux[35].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (of_predecode[7]),
        .of_instr_ii_7(of_instr_ii_7),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_372 \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7 
       (.I029_out(I029_out),
        .I127_out(I127_out),
        .of_instr_ii_7(of_instr_ii_7),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_373 \Instruction_Prefetch_Mux[36].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (of_predecode[6]),
        .of_instr_ii_6(of_instr_ii_6),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_374 \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7 
       (.I025_out(I025_out),
        .I123_out(I123_out),
        .of_instr_ii_6(of_instr_ii_6),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_375 \Instruction_Prefetch_Mux[37].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Branch_CMP_Op1_reg[0] (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_1 ),
        .\EX_Branch_CMP_Op1_reg[0]_0 (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_2 ),
        .\EX_Branch_CMP_Op1_reg[1] (\Instruction_Prefetch_Mux[37].Gen_Instr_DFF_n_3 ),
        .I0(I0),
        .I4(I4),
        .\Using_FPGA.Native_0 (of_predecode[5]),
        .\Using_FPGA.Native_1 (of_predecode[6]),
        .\Using_FPGA.Native_2 (of_predecode[9]),
        .\Using_FPGA.Native_3 (of_predecode[7]),
        .\Using_FPGA.Native_4 (of_predecode[8]),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg[4] ),
        .\mem_gpr_write_addr_reg[2] (\mem_gpr_write_addr_reg[0] [2:0]),
        .of_instr_ii_5(of_instr_ii_5),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[0] (\wb_gpr_write_addr_reg[0] ),
        .wb_valid_reg(wb_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_376 \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7 
       (.I021_out(I021_out),
        .I119_out(I119_out),
        .of_instr_ii_5(of_instr_ii_5),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_377 \Instruction_Prefetch_Mux[38].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op2_reg[0] (\Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1 ),
        .\EX_Op2_reg[0]_0 (\Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_0 (of_predecode[4]),
        .\Using_FPGA.Native_1 (\Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_2 (of_predecode[3]),
        .\Using_FPGA.Native_3 (of_predecode[2]),
        .\Using_FPGA.Native_4 (of_predecode[1]),
        .\ex_gpr_write_addr_reg[0] (\ex_gpr_write_addr_reg[0] ),
        .ex_valid_reg(ex_valid_reg_2),
        .\mem_gpr_write_addr_reg[0] ({\mem_gpr_write_addr_reg[0] [4],\mem_gpr_write_addr_reg[0] [2:1]}),
        .of_instr_ii_4(of_instr_ii_4),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_378 \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7 
       (.I017_out(I017_out),
        .I115_out(I115_out),
        .of_instr_ii_4(of_instr_ii_4),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_379 \Instruction_Prefetch_Mux[39].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (of_predecode[3]),
        .of_instr_ii_3(of_instr_ii_3),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_380 \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7 
       (.I013_out(I013_out),
        .I111_out(I111_out),
        .of_instr_ii_3(of_instr_ii_3),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_381 \Instruction_Prefetch_Mux[3].Gen_Instr_DFF 
       (.Clk(Clk),
        .E(E),
        .\EX_ALU_Op_reg[1] (\Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_1 ),
        .\EX_Op2_reg[0] (\EX_Op2_reg[0] ),
        .EX_SWAP_Instr_reg(EX_SWAP_Instr_reg_0),
        .EX_SWAP_Instr_reg_0(EX_SWAP_Instr_reg_1),
        .EX_SWAP_Instr_reg_1(EX_SWAP_Instr_reg_2),
        .EX_SWAP_Instr_reg_10(EX_SWAP_Instr_reg_11),
        .EX_SWAP_Instr_reg_11(EX_SWAP_Instr_reg_12),
        .EX_SWAP_Instr_reg_12(EX_SWAP_Instr_reg_13),
        .EX_SWAP_Instr_reg_13(EX_SWAP_Instr_reg_14),
        .EX_SWAP_Instr_reg_14(EX_SWAP_Instr_reg_15),
        .EX_SWAP_Instr_reg_15(EX_SWAP_Instr_reg_16),
        .EX_SWAP_Instr_reg_16(EX_SWAP_Instr_reg_17),
        .EX_SWAP_Instr_reg_17(EX_SWAP_Instr_reg_18),
        .EX_SWAP_Instr_reg_18(EX_SWAP_Instr_reg_19),
        .EX_SWAP_Instr_reg_19(EX_SWAP_Instr_reg_20),
        .EX_SWAP_Instr_reg_2(EX_SWAP_Instr_reg_3),
        .EX_SWAP_Instr_reg_20(EX_SWAP_Instr_reg_21),
        .EX_SWAP_Instr_reg_21(EX_SWAP_Instr_reg_22),
        .EX_SWAP_Instr_reg_22(EX_SWAP_Instr_reg_23),
        .EX_SWAP_Instr_reg_23(EX_SWAP_Instr_reg_24),
        .EX_SWAP_Instr_reg_24(EX_SWAP_Instr_reg_25),
        .EX_SWAP_Instr_reg_25(EX_SWAP_Instr_reg_26),
        .EX_SWAP_Instr_reg_26(EX_SWAP_Instr_reg_27),
        .EX_SWAP_Instr_reg_27(EX_SWAP_Instr_reg_28),
        .EX_SWAP_Instr_reg_28(EX_SWAP_Instr_reg_29),
        .EX_SWAP_Instr_reg_29(EX_SWAP_Instr_reg_30),
        .EX_SWAP_Instr_reg_3(EX_SWAP_Instr_reg_4),
        .EX_SWAP_Instr_reg_4(EX_SWAP_Instr_reg_5),
        .EX_SWAP_Instr_reg_5(EX_SWAP_Instr_reg_6),
        .EX_SWAP_Instr_reg_6(EX_SWAP_Instr_reg_7),
        .EX_SWAP_Instr_reg_7(EX_SWAP_Instr_reg_8),
        .EX_SWAP_Instr_reg_8(EX_SWAP_Instr_reg_9),
        .EX_SWAP_Instr_reg_9(EX_SWAP_Instr_reg_10),
        .GPR_Op2(GPR_Op2),
        .MEM_Fwd(MEM_Fwd),
        .\Using_FPGA.Native_0 (of_instr[3]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [10]),
        .\Using_FPGA.Native_10 (\ex_instr_reg[8] [0]),
        .\Using_FPGA.Native_11 (\ex_instr_reg[8] [1]),
        .\Using_FPGA.Native_12 (\ex_instr_reg[8] [2]),
        .\Using_FPGA.Native_13 (\ex_instr_reg[8] [3]),
        .\Using_FPGA.Native_14 ({\ex_instr_reg[8] [14:11],\ex_instr_reg[8] [9:4]}),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .\Using_FPGA.Native_3 (of_instr[1]),
        .\Using_FPGA.Native_4 (of_instr[4]),
        .\Using_FPGA.Native_5 (of_instr[5]),
        .\Using_FPGA.Native_6 (of_instr[0]),
        .\Using_FPGA.Native_7 (\Instruction_Prefetch_Mux[11].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_8 (\Using_FPGA.Native_7 ),
        .\Using_FPGA.Native_9 (\ex_instr_reg[8] [15]),
        .WB_Byte_Access_reg(WB_Byte_Access_reg),
        .WB_Doublet_Access_reg(WB_Doublet_Access_reg),
        .WB_Doublet_Access_reg_0(WB_Doublet_Access_reg_0),
        .WB_Doublet_Access_reg_1(WB_Doublet_Access_reg_1),
        .WB_Doublet_Access_reg_10(WB_Doublet_Access_reg_10),
        .WB_Doublet_Access_reg_11(WB_Doublet_Access_reg_11),
        .WB_Doublet_Access_reg_12(WB_Doublet_Access_reg_12),
        .WB_Doublet_Access_reg_13(WB_Doublet_Access_reg_13),
        .WB_Doublet_Access_reg_14(WB_Doublet_Access_reg_14),
        .WB_Doublet_Access_reg_2(WB_Doublet_Access_reg_2),
        .WB_Doublet_Access_reg_3(WB_Doublet_Access_reg_3),
        .WB_Doublet_Access_reg_4(WB_Doublet_Access_reg_4),
        .WB_Doublet_Access_reg_5(WB_Doublet_Access_reg_5),
        .WB_Doublet_Access_reg_6(WB_Doublet_Access_reg_6),
        .WB_Doublet_Access_reg_7(WB_Doublet_Access_reg_7),
        .WB_Doublet_Access_reg_8(WB_Doublet_Access_reg_8),
        .WB_Doublet_Access_reg_9(WB_Doublet_Access_reg_9),
        .ex_atomic_Instruction_Pair0(ex_atomic_Instruction_Pair0),
        .ex_branch_with_delayslot_i(ex_branch_with_delayslot_i),
        .ex_branch_with_delayslot_i_reg(\Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2 ),
        .ex_branch_with_delayslot_reg(of_branch_with_delayslot118_out),
        .ex_enable_sext_shift_i0(ex_enable_sext_shift_i0),
        .\ex_gpr_write_addr_reg[0] (\Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1 ),
        .\ex_opcode_reg[3] (of_instr[2]),
        .ex_sel_alu_i_reg(ex_sel_alu_i_reg),
        .\imm_reg_reg[0] (\imm_reg_reg[0] ),
        .mem_gpr_write_reg(\Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2 ),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_instr_ii_39(of_instr_ii_39),
        .of_op2_sel_imm(of_op2_sel_imm),
        .of_pause_reg(of_pause_reg),
        .of_read_imm_reg(of_read_imm_reg),
        .of_read_imm_reg_ii_reg(of_read_imm_reg_ii_reg),
        .sync_reset(sync_reset),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_gpr_write_addr_reg[3] (of_op2_sel),
        .\wb_gpr_write_addr_reg[3]_0 (\Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_382 \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7 
       (.I0157_out(I0157_out),
        .I1155_out(I1155_out),
        .of_instr_ii_39(of_instr_ii_39),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_383 \Instruction_Prefetch_Mux[40].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op2_reg[0] (of_op2_sel),
        .\EX_Op2_reg[0]_0 (\Instruction_Prefetch_Mux[40].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_0 (of_predecode[2]),
        .\Using_FPGA.Native_1 (\Instruction_Prefetch_Mux[0].Gen_Instr_DFF_n_3 ),
        .\Using_FPGA.Native_2 (\Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_3 (of_predecode[0]),
        .\ex_gpr_write_addr_reg[0] (\Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_1 ),
        .mem_gpr_write(mem_gpr_write),
        .\mem_gpr_write_addr_reg[0] (\Instruction_Prefetch_Mux[38].Gen_Instr_DFF_n_2 ),
        .\mem_gpr_write_addr_reg[2] ({\mem_gpr_write_addr_reg[0] [2],\mem_gpr_write_addr_reg[0] [0]}),
        .mem_valid_reg(mem_valid_reg),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_instr_ii_2(of_instr_ii_2),
        .of_op2_sel_imm(of_op2_sel_imm),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[3] (\Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_384 \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7 
       (.I09_out(I09_out),
        .I17_out(I17_out),
        .of_instr_ii_2(of_instr_ii_2),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_385 \Instruction_Prefetch_Mux[41].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op2_reg[0] (\Instruction_Prefetch_Mux[41].Gen_Instr_DFF_n_1 ),
        .\Using_FPGA.Native_0 (of_predecode[1]),
        .\Using_FPGA.Native_1 (of_predecode[3]),
        .\Using_FPGA.Native_2 (of_predecode[0]),
        .\mem_gpr_write_addr_reg[1] ({\mem_gpr_write_addr_reg[0] [3],\mem_gpr_write_addr_reg[0] [1:0]}),
        .of_instr_ii_1(of_instr_ii_1),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_386 \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7 
       (.I05_out(I05_out),
        .I13_out(I13_out),
        .of_instr_ii_1(of_instr_ii_1),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_387 \Instruction_Prefetch_Mux[42].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op2_reg[0] (\Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_1 ),
        .\EX_Op2_reg[0]_0 (\Instruction_Prefetch_Mux[42].Gen_Instr_DFF_n_2 ),
        .I0(I0),
        .I4(I4),
        .\Using_FPGA.Native_0 (of_predecode[0]),
        .\Using_FPGA.Native_1 (of_predecode[1]),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg[4] ),
        .of_instr_ii_0(of_instr_ii_0),
        .of_predecode(of_predecode[4:2]),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[0] (\wb_gpr_write_addr_reg[0] ),
        .wb_valid_reg(wb_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_388 \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7 
       (.I0_1(I0_1),
        .I1(I1),
        .of_instr_ii_0(of_instr_ii_0),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_389 \Instruction_Prefetch_Mux[4].Gen_Instr_DFF 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (of_instr[0]),
        .\Using_FPGA.Native_1 (of_instr[3]),
        .\Using_FPGA.Native_2 (of_instr[4]),
        .\Using_FPGA.Native_3 (of_instr[5]),
        .\Using_FPGA.Native_4 (of_instr[2]),
        .\ex_opcode_reg[4] (of_instr[1]),
        .force_Val2_N_reg(force_Val2_N_reg),
        .of_instr_ii_38(of_instr_ii_38),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_390 \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7 
       (.I0153_out(I0153_out),
        .I1151_out(I1151_out),
        .of_instr_ii_38(of_instr_ii_38),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_391 \Instruction_Prefetch_Mux[5].Gen_Instr_DFF 
       (.Clk(Clk),
        .D235_out(D235_out),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_8 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .\Using_FPGA.Native_10 (\ex_instr_reg[8] [1]),
        .\Using_FPGA.Native_11 (\ex_instr_reg[8] [0]),
        .\Using_FPGA.Native_12 (of_instr[1]),
        .\Using_FPGA.Native_13 (of_instr[3]),
        .\Using_FPGA.Native_14 (\ex_instr_reg[8] [10]),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_4 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_5 ),
        .\Using_FPGA.Native_4 (\ex_instr_reg[8] [14]),
        .\Using_FPGA.Native_5 (of_instr[5]),
        .\Using_FPGA.Native_6 (of_instr[2]),
        .\Using_FPGA.Native_7 (of_instr[4]),
        .\Using_FPGA.Native_8 (\ex_instr_reg[8] [3]),
        .\Using_FPGA.Native_9 (\ex_instr_reg[8] [2]),
        .ex_is_multi_or_load_instr0(ex_is_multi_or_load_instr0),
        .ex_is_multi_or_load_instr_reg(\Instruction_Prefetch_Mux[5].Gen_Instr_DFF_n_2 ),
        .ex_move_to_MSR_instr113_out(ex_move_to_MSR_instr113_out),
        .\ex_opcode_reg[5] (of_instr[0]),
        .of_Sel_SPR_MSR88_out(of_Sel_SPR_MSR88_out),
        .of_instr_ii_37(of_instr_ii_37),
        .of_op1_sel_spr(of_op1_sel_spr),
        .of_op1_sel_spr_pc(of_op1_sel_spr_pc),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_392 \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7 
       (.I0149_out(I0149_out),
        .I1147_out(I1147_out),
        .of_instr_ii_37(of_instr_ii_37),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_393 \Instruction_Prefetch_Mux[6].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op3_reg[0] (\EX_Op3_reg[0] ),
        .EX_SWAP_Instr_reg(EX_SWAP_Instr_reg_0),
        .EX_SWAP_Instr_reg_0(EX_SWAP_Instr_reg_1),
        .EX_SWAP_Instr_reg_1(EX_SWAP_Instr_reg_2),
        .EX_SWAP_Instr_reg_10(EX_SWAP_Instr_reg_11),
        .EX_SWAP_Instr_reg_11(EX_SWAP_Instr_reg_12),
        .EX_SWAP_Instr_reg_12(EX_SWAP_Instr_reg_13),
        .EX_SWAP_Instr_reg_13(EX_SWAP_Instr_reg_14),
        .EX_SWAP_Instr_reg_14(EX_SWAP_Instr_reg_15),
        .EX_SWAP_Instr_reg_15(EX_SWAP_Instr_reg_16),
        .EX_SWAP_Instr_reg_16(EX_SWAP_Instr_reg_17),
        .EX_SWAP_Instr_reg_17(EX_SWAP_Instr_reg_18),
        .EX_SWAP_Instr_reg_18(EX_SWAP_Instr_reg_19),
        .EX_SWAP_Instr_reg_19(EX_SWAP_Instr_reg_20),
        .EX_SWAP_Instr_reg_2(EX_SWAP_Instr_reg_3),
        .EX_SWAP_Instr_reg_20(EX_SWAP_Instr_reg_21),
        .EX_SWAP_Instr_reg_21(EX_SWAP_Instr_reg_22),
        .EX_SWAP_Instr_reg_22(EX_SWAP_Instr_reg_23),
        .EX_SWAP_Instr_reg_23(EX_SWAP_Instr_reg_24),
        .EX_SWAP_Instr_reg_24(EX_SWAP_Instr_reg_25),
        .EX_SWAP_Instr_reg_25(EX_SWAP_Instr_reg_26),
        .EX_SWAP_Instr_reg_26(EX_SWAP_Instr_reg_27),
        .EX_SWAP_Instr_reg_27(EX_SWAP_Instr_reg_28),
        .EX_SWAP_Instr_reg_28(EX_SWAP_Instr_reg_29),
        .EX_SWAP_Instr_reg_29(EX_SWAP_Instr_reg_30),
        .EX_SWAP_Instr_reg_3(EX_SWAP_Instr_reg_4),
        .EX_SWAP_Instr_reg_4(EX_SWAP_Instr_reg_5),
        .EX_SWAP_Instr_reg_5(EX_SWAP_Instr_reg_6),
        .EX_SWAP_Instr_reg_6(EX_SWAP_Instr_reg_7),
        .EX_SWAP_Instr_reg_7(EX_SWAP_Instr_reg_8),
        .EX_SWAP_Instr_reg_8(EX_SWAP_Instr_reg_9),
        .EX_SWAP_Instr_reg_9(EX_SWAP_Instr_reg_10),
        .GPR_Op3(GPR_Op3),
        .MEM_Fwd(MEM_Fwd),
        .\Using_FPGA.Native_0 (\Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2 ),
        .\Using_FPGA.Native_1 (D[0]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [23]),
        .\Using_FPGA.Native_3 (\ex_instr_reg[8] [22]),
        .\Using_FPGA.Native_4 (\ex_instr_reg[8] [21]),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_7 ),
        .WB_Byte_Access_reg(WB_Byte_Access_reg),
        .WB_Doublet_Access_reg(WB_Doublet_Access_reg),
        .WB_Doublet_Access_reg_0(WB_Doublet_Access_reg_0),
        .WB_Doublet_Access_reg_1(WB_Doublet_Access_reg_1),
        .WB_Doublet_Access_reg_10(WB_Doublet_Access_reg_10),
        .WB_Doublet_Access_reg_11(WB_Doublet_Access_reg_11),
        .WB_Doublet_Access_reg_12(WB_Doublet_Access_reg_12),
        .WB_Doublet_Access_reg_13(WB_Doublet_Access_reg_13),
        .WB_Doublet_Access_reg_14(WB_Doublet_Access_reg_14),
        .WB_Doublet_Access_reg_2(WB_Doublet_Access_reg_2),
        .WB_Doublet_Access_reg_3(WB_Doublet_Access_reg_3),
        .WB_Doublet_Access_reg_4(WB_Doublet_Access_reg_4),
        .WB_Doublet_Access_reg_5(WB_Doublet_Access_reg_5),
        .WB_Doublet_Access_reg_6(WB_Doublet_Access_reg_6),
        .WB_Doublet_Access_reg_7(WB_Doublet_Access_reg_7),
        .WB_Doublet_Access_reg_8(WB_Doublet_Access_reg_8),
        .WB_Doublet_Access_reg_9(WB_Doublet_Access_reg_9),
        .ex_gpr_write(ex_gpr_write),
        .\ex_gpr_write_addr_reg[0] (D[1]),
        .\ex_gpr_write_addr_reg[0]_0 (\ex_gpr_write_addr_reg[0] ),
        .\ex_gpr_write_addr_reg[2] (\Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1 ),
        .\ex_gpr_write_addr_reg[3] (\Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2 ),
        .ex_gpr_write_reg(ex_gpr_write_reg),
        .ex_gpr_write_reg_0(ex_gpr_write_reg_0),
        .ex_mbar_is_sleep(ex_mbar_is_sleep),
        .ex_mbar_is_sleep_reg(ex_mbar_is_sleep_cmb),
        .ex_sel_alu_i_reg(ex_sel_alu_i_reg),
        .ex_valid_reg(ex_valid_reg_1),
        .\mem_gpr_write_addr_reg[0] (\mem_gpr_write_addr_reg[0] [4:3]),
        .\mem_gpr_write_addr_reg[4] (\Instruction_Prefetch_Mux[10].Gen_Instr_DFF_n_1 ),
        .mem_gpr_write_reg(\Instruction_Prefetch_Mux[32].Gen_Instr_DFF_n_1 ),
        .of_instr_ii_36(of_instr_ii_36),
        .of_pause_reg(of_pause_reg),
        .sync_reset(sync_reset),
        .wb_exception_i_reg(wb_exception_i_reg_0),
        .\wb_gpr_write_addr_reg[0] (\wb_gpr_write_addr_reg[0] [4:3]),
        .\wb_gpr_write_addr_reg[3] (\Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3 ),
        .wb_valid_reg(wb_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_394 \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7 
       (.I0145_out(I0145_out),
        .I1143_out(I1143_out),
        .of_instr_ii_36(of_instr_ii_36),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_395 \Instruction_Prefetch_Mux[7].Gen_Instr_DFF 
       (.Clk(Clk),
        .D(D[0]),
        .of_instr_ii_35(of_instr_ii_35),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_396 \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7 
       (.I0141_out(I0141_out),
        .I1139_out(I1139_out),
        .of_instr_ii_35(of_instr_ii_35),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_397 \Instruction_Prefetch_Mux[8].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op3_reg[1] (\Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_1 ),
        .\EX_Op3_reg[1]_0 (\Instruction_Prefetch_Mux[8].Gen_Instr_DFF_n_2 ),
        .I0(I0),
        .I4(I4),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [22]),
        .\Using_FPGA.Native_2 (\ex_instr_reg[8] [21]),
        .\ex_instr_reg[8] (\ex_instr_reg[8] [23]),
        .of_instr_ii_34(of_instr_ii_34),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[2] ({\wb_gpr_write_addr_reg[0] [2],\wb_gpr_write_addr_reg[0] [0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_398 \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7 
       (.I0137_out(I0137_out),
        .I1135_out(I1135_out),
        .of_instr_ii_34(of_instr_ii_34),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_399 \Instruction_Prefetch_Mux[9].Gen_Instr_DFF 
       (.Clk(Clk),
        .\EX_Op3_reg[1] (\Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_2 ),
        .\EX_Op3_reg[1]_0 (\Instruction_Prefetch_Mux[9].Gen_Instr_DFF_n_3 ),
        .I0(I0),
        .\Using_FPGA.Native_0 (\ex_instr_reg[8] [21]),
        .\Using_FPGA.Native_1 (\ex_instr_reg[8] [23]),
        .\Using_FPGA.Native_2 (D[1]),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_1 ),
        .\ex_gpr_write_addr_reg[0] (\ex_gpr_write_addr_reg[0] [1]),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg[4] ),
        .\ex_instr_reg[9] (\ex_instr_reg[8] [22]),
        .ex_op1_cmp_eq(ex_op1_cmp_eq),
        .ex_op1_cmp_eq1(ex_op1_cmp_eq1),
        .of_instr_ii_33(of_instr_ii_33),
        .sync_reset(sync_reset),
        .\wb_gpr_write_addr_reg[2] (\wb_gpr_write_addr_reg[0] [2:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXF7_400 \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7 
       (.I0133_out(I0133_out),
        .I1131_out(I1131_out),
        .of_instr_ii_33(of_instr_ii_33),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDS Last_Sel_DFF
       (.Clk(Clk),
        .D(D[0]),
        .I0101_out(I0101_out),
        .I0105_out(I0105_out),
        .I0109_out(I0109_out),
        .I0113_out(I0113_out),
        .I0117_out(I0117_out),
        .I0121_out(I0121_out),
        .I0125_out(I0125_out),
        .I0129_out(I0129_out),
        .I0133_out(I0133_out),
        .I0137_out(I0137_out),
        .I013_out(I013_out),
        .I0141_out(I0141_out),
        .I0145_out(I0145_out),
        .I0149_out(I0149_out),
        .I0153_out(I0153_out),
        .I0157_out(I0157_out),
        .I0161_out(I0161_out),
        .I0165_out(I0165_out),
        .I0169_out(I0169_out),
        .I017_out(I017_out),
        .I021_out(I021_out),
        .I025_out(I025_out),
        .I029_out(I029_out),
        .I033_out(I033_out),
        .I037_out(I037_out),
        .I045_out(I045_out),
        .I049_out(I049_out),
        .I053_out(I053_out),
        .I057_out(I057_out),
        .I05_out(I05_out),
        .I061_out(I061_out),
        .I065_out(I065_out),
        .I069_out(I069_out),
        .I073_out(I073_out),
        .I077_out(I077_out),
        .I081_out(I081_out),
        .I085_out(I085_out),
        .I089_out(I089_out),
        .I093_out(I093_out),
        .I097_out(I097_out),
        .I09_out(I09_out),
        .I0_1(I0_1),
        .\Serial_Dbg_Intf.if_debug_ready_i_reg (\Serial_Dbg_Intf.if_debug_ready_i_reg ),
        .\Use_XX_Accesses.xx_data_reg[10] (\Use_XX_Accesses.xx_data_reg[10] ),
        .\Use_XX_Accesses.xx_data_reg[21] (\Use_XX_Accesses.xx_data_reg[21] ),
        .\Use_XX_Accesses.xx_data_reg[22] (\Use_XX_Accesses.xx_data_reg[22] ),
        .\Use_XX_Accesses.xx_data_reg[23] (\Use_XX_Accesses.xx_data_reg[23] ),
        .\Use_XX_Accesses.xx_data_reg[24] (\Use_XX_Accesses.xx_data_reg[24] ),
        .\Use_XX_Accesses.xx_data_reg[25] (\Use_XX_Accesses.xx_data_reg[25] ),
        .\Use_XX_Accesses.xx_data_reg[26] (\Use_XX_Accesses.xx_data_reg[26] ),
        .\Use_XX_Accesses.xx_data_reg[27] (\Use_XX_Accesses.xx_data_reg[27] ),
        .\Use_XX_Accesses.xx_data_reg[28] (\Use_XX_Accesses.xx_data_reg[28] ),
        .\Use_XX_Accesses.xx_data_reg[29] (\Use_XX_Accesses.xx_data_reg[29] ),
        .\Use_XX_Accesses.xx_data_reg[2] (\Use_XX_Accesses.xx_data_reg[2] ),
        .\Use_XX_Accesses.xx_data_reg[30] (\Use_XX_Accesses.xx_data_reg[30] ),
        .\Use_XX_Accesses.xx_data_reg[31] (\Use_XX_Accesses.xx_data_reg[31] ),
        .\Use_XX_Accesses.xx_data_reg[4] (\Use_XX_Accesses.xx_data_reg[4] ),
        .\Use_XX_Accesses.xx_data_reg[5] (\Use_XX_Accesses.xx_data_reg[5] ),
        .\Use_XX_Accesses.xx_data_reg[6] (\Use_XX_Accesses.xx_data_reg[6] ),
        .\Use_XX_Accesses.xx_data_reg[7] (\Use_XX_Accesses.xx_data_reg[7] ),
        .\Use_XX_Accesses.xx_data_reg[8] (\Use_XX_Accesses.xx_data_reg[8] ),
        .\Use_XX_Accesses.xx_data_reg[9] (\Use_XX_Accesses.xx_data_reg[9] ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (of_instr[5]),
        .\Using_FPGA.Native_10 (\ex_instr_reg[8] [21]),
        .\Using_FPGA.Native_11 (\ex_instr_reg[8] [20:0]),
        .\Using_FPGA.Native_12 (of_predecode[9]),
        .\Using_FPGA.Native_13 (of_predecode[8]),
        .\Using_FPGA.Native_2 (of_instr[4]),
        .\Using_FPGA.Native_3 (of_instr[3]),
        .\Using_FPGA.Native_4 (of_instr[2]),
        .\Using_FPGA.Native_5 (of_instr[1]),
        .\Using_FPGA.Native_6 (of_instr[0]),
        .\Using_FPGA.Native_7 (D[1]),
        .\Using_FPGA.Native_8 (\ex_instr_reg[8] [23]),
        .\Using_FPGA.Native_9 (\ex_instr_reg[8] [22]),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .in({in[32:31],in[29],in[9:0]}),
        .of_predecode(of_predecode[7:0]),
        .sel_input_i_0(sel_input_i_0),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized4 Mux_Select_Empty_LUT6
       (.I4_0(I4_0),
        .I5(I5),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_pause_reg(of_pause_reg),
        .sel_input_i_0(sel_input_i_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6__parameterized6 Mux_Select_OF_Valid_LUT6
       (.I4_0(I4_0),
        .I5(I5),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .of_Valid_II(of_Valid_II),
        .of_pause_reg(of_pause_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_401 OF_Valid_DFF
       (.Clk(Clk),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .ex_jump(ex_jump),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg),
        .ex_valid_jump_reg(ex_valid_jump_reg),
        .ex_valid_keep(ex_valid_keep),
        .ex_valid_keep_reg(ex_valid_keep_reg),
        .ex_valid_reg(ex_valid_reg),
        .ex_valid_reg_0(ex_valid_reg_0),
        .ex_valid_reg_1(ex_valid_reg_1),
        .\imm_reg_reg[0] (of_valid),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_valid_reg(mem_valid_reg),
        .of_Valid_II(of_Valid_II),
        .of_pause_reg(of_pause_reg),
        .of_pipe_ctrl_reg0(of_pipe_ctrl_reg0),
        .out(out),
        .sync_reset(sync_reset),
        .wb_exception_i_reg(wb_exception_i_reg_0),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  FDRE ex_branch_with_delayslot_i_reg
       (.C(Clk),
        .CE(1'b1),
        .D(\Instruction_Prefetch_Mux[3].Gen_Instr_DFF_n_2 ),
        .Q(ex_branch_with_delayslot_i),
        .R(1'b0));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][0]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[32]),
        .Q(p_1_in209_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][10]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[22]),
        .Q(\Using_FPGA.Native_6 [12]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][11]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[9]),
        .Q(p_1_in154_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][12]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[8]),
        .Q(p_1_in149_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][13]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[7]),
        .Q(p_1_in144_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][14]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[6]),
        .Q(p_1_in139_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][15]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[5]),
        .Q(p_1_in134_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][16]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[4]),
        .Q(p_1_in129_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][17]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[3]),
        .Q(p_1_in124_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][18]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[2]),
        .Q(p_1_in119_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][19]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[1]),
        .Q(p_1_in114_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][1]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[31]),
        .Q(p_1_in204_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][20]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[0]),
        .Q(p_1_in109_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][21]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[21]),
        .Q(\Using_FPGA.Native_6 [11]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][22]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[20]),
        .Q(\Using_FPGA.Native_6 [10]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][23]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[19]),
        .Q(\Using_FPGA.Native_6 [9]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][24]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[18]),
        .Q(\Using_FPGA.Native_6 [8]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][25]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[17]),
        .Q(\Using_FPGA.Native_6 [7]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][26]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[16]),
        .Q(\Using_FPGA.Native_6 [6]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][27]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[15]),
        .Q(\Using_FPGA.Native_6 [5]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][28]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[14]),
        .Q(\Using_FPGA.Native_6 [4]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][29]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[13]),
        .Q(\Using_FPGA.Native_6 [3]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][2]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[30]),
        .Q(\Using_FPGA.Native_6 [19]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][30]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[12]),
        .Q(\Using_FPGA.Native_6 [2]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][31]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[11]),
        .Q(\Using_FPGA.Native_6 [1]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][32]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[10]),
        .Q(\Using_FPGA.Native_6 [0]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][33]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[9]),
        .Q(p_1_in44_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][34]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[8]),
        .Q(p_1_in39_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][35]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[7]),
        .Q(p_1_in34_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][36]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[6]),
        .Q(p_1_in29_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][37]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[5]),
        .Q(p_1_in24_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][38]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[4]),
        .Q(p_1_in19_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][39]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[3]),
        .Q(p_1_in14_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][3]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[29]),
        .Q(p_1_in194_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][40]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[2]),
        .Q(p_1_in9_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][41]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[1]),
        .Q(p_1_in4_in));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][42]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[0]),
        .Q(\ibuffer_reg[3][42]_srl4_n_0 ));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][4]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[28]),
        .Q(\Using_FPGA.Native_6 [18]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][5]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[27]),
        .Q(\Using_FPGA.Native_6 [17]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][6]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[26]),
        .Q(\Using_FPGA.Native_6 [16]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][7]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[25]),
        .Q(\Using_FPGA.Native_6 [15]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][8]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[24]),
        .Q(\Using_FPGA.Native_6 [14]));
  (* srl_bus_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3] " *) 
  (* srl_name = "U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ibuffer_reg[3][9]_srl4 
       (.A0(if_pre_buffer_addr),
        .A1(\Using_FPGA.Native_2 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(if_missed_fetch_reg),
        .CLK(Clk),
        .D(in[23]),
        .Q(\Using_FPGA.Native_6 [13]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module
   (mem_write_cache_miss_delayed_reg,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    \Comp_Carry_Chain[4].carry_sel_reg_0 ,
    S,
    Trace_Cache_Hit_reg,
    mem_cache_hit_pending_delayed_reg,
    Clk,
    EX_PipeRun,
    ENB,
    D,
    ADDRBWRADDR,
    DATA_INB_0,
    DIBDI,
    mem_valid_req);
  output [11:0]mem_write_cache_miss_delayed_reg;
  output \Comp_Carry_Chain[4].carry_sel_reg ;
  output \Comp_Carry_Chain[4].carry_sel_reg_0 ;
  output S;
  output Trace_Cache_Hit_reg;
  output mem_cache_hit_pending_delayed_reg;
  input Clk;
  input EX_PipeRun;
  input ENB;
  input [16:0]D;
  input [10:0]ADDRBWRADDR;
  input [16:0]DATA_INB_0;
  input [0:0]DIBDI;
  input mem_valid_req;

  wire [10:0]ADDRBWRADDR;
  wire Clk;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire \Comp_Carry_Chain[4].carry_sel_reg_0 ;
  wire [16:0]D;
  wire [16:0]DATA_INB_0;
  wire [0:0]DIBDI;
  wire ENB;
  wire EX_PipeRun;
  wire S;
  wire Trace_Cache_Hit_reg;
  wire mem_cache_hit_pending_delayed_reg;
  wire mem_valid_req;
  wire [11:0]mem_write_cache_miss_delayed_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36_189 \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg ),
        .\Comp_Carry_Chain[4].carry_sel_reg_0 (\Comp_Carry_Chain[4].carry_sel_reg_0 ),
        .D(D),
        .DATA_INB_0(DATA_INB_0),
        .DIBDI(DIBDI),
        .ENB(ENB),
        .EX_PipeRun(EX_PipeRun),
        .S(S),
        .Trace_Cache_Hit_reg(Trace_Cache_Hit_reg),
        .mem_cache_hit_pending_delayed_reg(mem_cache_hit_pending_delayed_reg),
        .mem_valid_req(mem_valid_req),
        .mem_write_cache_miss_delayed_reg(mem_write_cache_miss_delayed_reg));
endmodule

(* ORIG_REF_NAME = "RAM_Module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized1
   (DATA_OUTA,
    Clk,
    EX_PipeRun,
    D,
    ADDRB,
    DATA_INB,
    WEB);
  output [0:31]DATA_OUTA;
  input Clk;
  input EX_PipeRun;
  input [12:0]D;
  input [0:12]ADDRB;
  input [0:31]DATA_INB;
  input [0:3]WEB;

  wire [0:12]ADDRB;
  wire Clk;
  wire [12:0]D;
  wire [0:31]DATA_INB;
  wire [0:31]DATA_OUTA;
  wire EX_PipeRun;
  wire [0:3]WEB;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_190 \Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[0],DATA_INB[1],DATA_INB[2],DATA_INB[3]}),
        .DATA_OUTA({DATA_OUTA[0],DATA_OUTA[1],DATA_OUTA[2],DATA_OUTA[3]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_191 \Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[4],DATA_INB[5],DATA_INB[6],DATA_INB[7]}),
        .DATA_OUTA({DATA_OUTA[4],DATA_OUTA[5],DATA_OUTA[6],DATA_OUTA[7]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_192 \Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[8],DATA_INB[9],DATA_INB[10],DATA_INB[11]}),
        .DATA_OUTA({DATA_OUTA[8],DATA_OUTA[9],DATA_OUTA[10],DATA_OUTA[11]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_193 \Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[12],DATA_INB[13],DATA_INB[14],DATA_INB[15]}),
        .DATA_OUTA({DATA_OUTA[12],DATA_OUTA[13],DATA_OUTA[14],DATA_OUTA[15]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_194 \Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[16],DATA_INB[17],DATA_INB[18],DATA_INB[19]}),
        .DATA_OUTA({DATA_OUTA[16],DATA_OUTA[17],DATA_OUTA[18],DATA_OUTA[19]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_195 \Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[20],DATA_INB[21],DATA_INB[22],DATA_INB[23]}),
        .DATA_OUTA({DATA_OUTA[20],DATA_OUTA[21],DATA_OUTA[22],DATA_OUTA[23]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_196 \Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[24],DATA_INB[25],DATA_INB[26],DATA_INB[27]}),
        .DATA_OUTA({DATA_OUTA[24],DATA_OUTA[25],DATA_OUTA[26],DATA_OUTA[27]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_197 \Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1 
       (.ADDRB(ADDRB),
        .Clk(Clk),
        .D(D),
        .DATA_INB({DATA_INB[28],DATA_INB[29],DATA_INB[30],DATA_INB[31]}),
        .DATA_OUTA({DATA_OUTA[28],DATA_OUTA[29],DATA_OUTA[30],DATA_OUTA[31]}),
        .EX_PipeRun(EX_PipeRun),
        .WEB(WEB[3]));
endmodule

(* ORIG_REF_NAME = "RAM_Module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized3
   (A,
    Trace_ICache_Rdy_reg,
    Clk,
    ENB1_out,
    D,
    ADDRBWRADDR,
    DIBDI,
    Q,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] );
  output [0:13]A;
  output Trace_ICache_Rdy_reg;
  input Clk;
  input ENB1_out;
  input [10:0]D;
  input [10:0]ADDRBWRADDR;
  input [15:0]DIBDI;
  input [1:0]Q;
  input [1:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] ;

  wire [0:13]A;
  wire [10:0]ADDRBWRADDR;
  wire Clk;
  wire [10:0]D;
  wire [15:0]DIBDI;
  wire ENB1_out;
  wire [1:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] ;
  wire [1:0]Q;
  wire Trace_ICache_Rdy_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36 \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1 
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D),
        .DIBDI(DIBDI),
        .ENB1_out(ENB1_out),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[28] ),
        .Q(Q),
        .Trace_ICache_Rdy_reg(Trace_ICache_Rdy_reg));
endmodule

(* ORIG_REF_NAME = "RAM_Module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RAM_Module__parameterized5
   (D,
    DATA_OUTA,
    read_victim_valid_reg,
    M_AXI_IC_RDATA,
    read_stream_valid_reg,
    Clk,
    ENB,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ,
    ADDRBWRADDR);
  output [31:0]D;
  output [0:31]DATA_OUTA;
  input read_victim_valid_reg;
  input [31:0]M_AXI_IC_RDATA;
  input read_stream_valid_reg;
  input Clk;
  input ENB;
  input [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  input [12:0]ADDRBWRADDR;

  wire [12:0]ADDRBWRADDR;
  wire Clk;
  wire [31:0]D;
  wire [0:31]DATA_OUTA;
  wire ENB;
  wire [31:0]M_AXI_IC_RDATA;
  wire [12:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1 \Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[31:28]),
        .DATA_OUTA({DATA_OUTA[0],DATA_OUTA[1],DATA_OUTA[2],DATA_OUTA[3]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[31:28]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_14 \Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[27:24]),
        .DATA_OUTA({DATA_OUTA[4],DATA_OUTA[5],DATA_OUTA[6],DATA_OUTA[7]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[27:24]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_15 \Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[23:20]),
        .DATA_OUTA({DATA_OUTA[8],DATA_OUTA[9],DATA_OUTA[10],DATA_OUTA[11]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[23:20]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_16 \Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[19:16]),
        .DATA_OUTA({DATA_OUTA[12],DATA_OUTA[13],DATA_OUTA[14],DATA_OUTA[15]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[19:16]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_17 \Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[15:12]),
        .DATA_OUTA({DATA_OUTA[16],DATA_OUTA[17],DATA_OUTA[18],DATA_OUTA[19]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[15:12]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_18 \Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[11:8]),
        .DATA_OUTA({DATA_OUTA[20],DATA_OUTA[21],DATA_OUTA[22],DATA_OUTA[23]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[11:8]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_19 \Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[7:4]),
        .DATA_OUTA({DATA_OUTA[24],DATA_OUTA[25],DATA_OUTA[26],DATA_OUTA[27]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[7:4]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAMB36__parameterized1_20 \Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clk(Clk),
        .D(D[3:0]),
        .DATA_OUTA({DATA_OUTA[28],DATA_OUTA[29],DATA_OUTA[30],DATA_OUTA[31]}),
        .ENB(ENB),
        .M_AXI_IC_RDATA(M_AXI_IC_RDATA[3:0]),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[17] ),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Register_File_gti
   (GPR_Op1,
    GPR_Op2,
    GPR_Op3,
    Clk,
    wb_reset_reg,
    WB_Fwd,
    OF_GPR_Op1_Rd_Addr,
    OF_GPR_Op2_Rd_Addr,
    OF_GPR_Op3_Rd_Addr,
    ADDRD);
  output [0:31]GPR_Op1;
  output [0:31]GPR_Op2;
  output [0:31]GPR_Op3;
  input Clk;
  input wb_reset_reg;
  input [0:31]WB_Fwd;
  input [0:4]OF_GPR_Op1_Rd_Addr;
  input [0:4]OF_GPR_Op2_Rd_Addr;
  input [0:4]OF_GPR_Op3_Rd_Addr;
  input [4:0]ADDRD;

  wire [4:0]ADDRD;
  wire Clk;
  wire [0:31]GPR_Op1;
  wire [0:31]GPR_Op2;
  wire [0:31]GPR_Op3;
  wire [0:4]OF_GPR_Op1_Rd_Addr;
  wire [0:4]OF_GPR_Op2_Rd_Addr;
  wire [0:4]OF_GPR_Op3_Rd_Addr;
  wire [0:31]WB_Fwd;
  wire wb_reset_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M \Using_LUT6.All_RAM32M[0].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[0],GPR_Op1[1]}),
        .GPR_Op2({GPR_Op2[0],GPR_Op2[1]}),
        .GPR_Op3({GPR_Op3[0],GPR_Op3[1]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[0],WB_Fwd[1]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_611 \Using_LUT6.All_RAM32M[10].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[20],GPR_Op1[21]}),
        .GPR_Op2({GPR_Op2[20],GPR_Op2[21]}),
        .GPR_Op3({GPR_Op3[20],GPR_Op3[21]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[20],WB_Fwd[21]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_612 \Using_LUT6.All_RAM32M[11].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[22],GPR_Op1[23]}),
        .GPR_Op2({GPR_Op2[22],GPR_Op2[23]}),
        .GPR_Op3({GPR_Op3[22],GPR_Op3[23]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[22],WB_Fwd[23]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_613 \Using_LUT6.All_RAM32M[12].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[24],GPR_Op1[25]}),
        .GPR_Op2({GPR_Op2[24],GPR_Op2[25]}),
        .GPR_Op3({GPR_Op3[24],GPR_Op3[25]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[24],WB_Fwd[25]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_614 \Using_LUT6.All_RAM32M[13].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[26],GPR_Op1[27]}),
        .GPR_Op2({GPR_Op2[26],GPR_Op2[27]}),
        .GPR_Op3({GPR_Op3[26],GPR_Op3[27]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[26],WB_Fwd[27]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_615 \Using_LUT6.All_RAM32M[14].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[28],GPR_Op1[29]}),
        .GPR_Op2({GPR_Op2[28],GPR_Op2[29]}),
        .GPR_Op3({GPR_Op3[28],GPR_Op3[29]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[28],WB_Fwd[29]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_616 \Using_LUT6.All_RAM32M[15].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[30],GPR_Op1[31]}),
        .GPR_Op2({GPR_Op2[30],GPR_Op2[31]}),
        .GPR_Op3({GPR_Op3[30],GPR_Op3[31]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[30],WB_Fwd[31]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_617 \Using_LUT6.All_RAM32M[1].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[2],GPR_Op1[3]}),
        .GPR_Op2({GPR_Op2[2],GPR_Op2[3]}),
        .GPR_Op3({GPR_Op3[2],GPR_Op3[3]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[2],WB_Fwd[3]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_618 \Using_LUT6.All_RAM32M[2].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[4],GPR_Op1[5]}),
        .GPR_Op2({GPR_Op2[4],GPR_Op2[5]}),
        .GPR_Op3({GPR_Op3[4],GPR_Op3[5]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[4],WB_Fwd[5]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_619 \Using_LUT6.All_RAM32M[3].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[6],GPR_Op1[7]}),
        .GPR_Op2({GPR_Op2[6],GPR_Op2[7]}),
        .GPR_Op3({GPR_Op3[6],GPR_Op3[7]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[6],WB_Fwd[7]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_620 \Using_LUT6.All_RAM32M[4].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[8],GPR_Op1[9]}),
        .GPR_Op2({GPR_Op2[8],GPR_Op2[9]}),
        .GPR_Op3({GPR_Op3[8],GPR_Op3[9]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[8],WB_Fwd[9]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_621 \Using_LUT6.All_RAM32M[5].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[10],GPR_Op1[11]}),
        .GPR_Op2({GPR_Op2[10],GPR_Op2[11]}),
        .GPR_Op3({GPR_Op3[10],GPR_Op3[11]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[10],WB_Fwd[11]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_622 \Using_LUT6.All_RAM32M[6].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[12],GPR_Op1[13]}),
        .GPR_Op2({GPR_Op2[12],GPR_Op2[13]}),
        .GPR_Op3({GPR_Op3[12],GPR_Op3[13]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[12],WB_Fwd[13]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_623 \Using_LUT6.All_RAM32M[7].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[14],GPR_Op1[15]}),
        .GPR_Op2({GPR_Op2[14],GPR_Op2[15]}),
        .GPR_Op3({GPR_Op3[14],GPR_Op3[15]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[14],WB_Fwd[15]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_624 \Using_LUT6.All_RAM32M[8].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[16],GPR_Op1[17]}),
        .GPR_Op2({GPR_Op2[16],GPR_Op2[17]}),
        .GPR_Op3({GPR_Op3[16],GPR_Op3[17]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[16],WB_Fwd[17]}),
        .wb_reset_reg(wb_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_RAM32M_625 \Using_LUT6.All_RAM32M[9].ram32m_i 
       (.ADDRD(ADDRD),
        .Clk(Clk),
        .GPR_Op1({GPR_Op1[18],GPR_Op1[19]}),
        .GPR_Op2({GPR_Op2[18],GPR_Op2[19]}),
        .GPR_Op3({GPR_Op3[18],GPR_Op3[19]}),
        .OF_GPR_Op1_Rd_Addr(OF_GPR_Op1_Rd_Addr),
        .OF_GPR_Op2_Rd_Addr(OF_GPR_Op2_Rd_Addr),
        .OF_GPR_Op3_Rd_Addr(OF_GPR_Op3_Rd_Addr),
        .WB_Fwd({WB_Fwd[18],WB_Fwd[19]}),
        .wb_reset_reg(wb_reset_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Shift_Logic_Module_gti
   (out,
    \Using_FPGA.Native ,
    in0,
    \EX_Op1_reg[24] );
  output out;
  output \Using_FPGA.Native ;
  input in0;
  input \EX_Op1_reg[24] ;

  (* RTL_KEEP = "true" *) wire sign_0_15;
  (* RTL_KEEP = "true" *) wire sign_16_23;

  assign \Using_FPGA.Native  = sign_0_15;
  assign out = sign_16_23;
  assign sign_0_15 = \EX_Op1_reg[24] ;
  assign sign_16_23 = in0;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Zero_Detect_gti
   (EX_Op1_Zero,
    EX_Op1_CMP_Equal,
    \Zero_Detecting[0].nibble_Zero_reg ,
    EX_Op1_CMP_Equal_n,
    \EX_Branch_CMP_Op1_reg[0] ,
    lopt,
    lopt_1,
    lopt_2);
  output EX_Op1_Zero;
  input EX_Op1_CMP_Equal;
  input \Zero_Detecting[0].nibble_Zero_reg ;
  input EX_Op1_CMP_Equal_n;
  input [29:0]\EX_Branch_CMP_Op1_reg[0] ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire [29:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire EX_Op1_CMP_Equal;
  wire EX_Op1_CMP_Equal_n;
  wire EX_Op1_Zero;
  wire S;
  wire \Zero_Detecting[0].nibble_Zero_reg ;
  wire \Zero_Detecting[2].nibble_Zero_reg ;
  wire \Zero_Detecting[3].nibble_Zero_reg ;
  wire \Zero_Detecting[4].nibble_Zero_reg ;
  wire \Zero_Detecting[5].nibble_Zero_reg ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire zero_CI_0;
  wire zero_CI_1;
  wire zero_CI_2;
  wire zero_CI_3;
  wire zero_CI_4;
  wire zero_CI_5;

  assign lopt = lopt_5;
  assign lopt_6 = lopt_1;
  assign lopt_7 = lopt_2;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_604 Part_Of_Zero_Carry_Start
       (.EX_Op1_CMP_Equal(EX_Op1_CMP_Equal),
        .lopt(\^lopt ),
        .lopt_1(EX_Op1_CMP_Equal_n),
        .lopt_2(\Zero_Detecting[0].nibble_Zero_reg ),
        .lopt_3(\^lopt_1 ),
        .lopt_4(S),
        .lopt_5(\^lopt_2 ),
        .lopt_6(\Zero_Detecting[2].nibble_Zero_reg ),
        .zero_CI_0(zero_CI_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_605 \Zero_Detecting[0].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .\Zero_Detecting[0].nibble_Zero_reg (\Zero_Detecting[0].nibble_Zero_reg ),
        .lopt(\^lopt ),
        .zero_CI_0(zero_CI_0),
        .zero_CI_1(zero_CI_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_606 \Zero_Detecting[1].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .S(S),
        .lopt(\^lopt_1 ),
        .zero_CI_1(zero_CI_1),
        .zero_CI_2(zero_CI_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_607 \Zero_Detecting[2].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .\Zero_Detecting[2].nibble_Zero_reg (\Zero_Detecting[2].nibble_Zero_reg ),
        .lopt(\^lopt_2 ),
        .zero_CI_2(zero_CI_2),
        .zero_CI_3(zero_CI_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_608 \Zero_Detecting[3].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .\Zero_Detecting[3].nibble_Zero_reg (\Zero_Detecting[3].nibble_Zero_reg ),
        .lopt(lopt_3),
        .lopt_1(\Zero_Detecting[4].nibble_Zero_reg ),
        .lopt_2(lopt_4),
        .lopt_3(\Zero_Detecting[5].nibble_Zero_reg ),
        .lopt_4(lopt_5),
        .lopt_5(lopt_6),
        .lopt_6(lopt_7),
        .zero_CI_3(zero_CI_3),
        .zero_CI_4(zero_CI_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_609 \Zero_Detecting[4].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .\Zero_Detecting[4].nibble_Zero_reg (\Zero_Detecting[4].nibble_Zero_reg ),
        .lopt(lopt_3),
        .zero_CI_4(zero_CI_4),
        .zero_CI_5(zero_CI_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_610 \Zero_Detecting[5].I_Part_Of_Zero_Detect 
       (.EX_Op1_CMP_Equal_n(EX_Op1_CMP_Equal_n),
        .EX_Op1_Zero(EX_Op1_Zero),
        .\Zero_Detecting[5].nibble_Zero_reg (\Zero_Detecting[5].nibble_Zero_reg ),
        .lopt(lopt_4),
        .zero_CI_5(zero_CI_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nibble_Zero0_inferred__0/i_ 
       (.I0(\EX_Branch_CMP_Op1_reg[0] [5]),
        .I1(\EX_Branch_CMP_Op1_reg[0] [0]),
        .I2(\EX_Branch_CMP_Op1_reg[0] [2]),
        .I3(\EX_Branch_CMP_Op1_reg[0] [1]),
        .I4(\EX_Branch_CMP_Op1_reg[0] [4]),
        .I5(\EX_Branch_CMP_Op1_reg[0] [3]),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nibble_Zero0_inferred__1/i_ 
       (.I0(\EX_Branch_CMP_Op1_reg[0] [11]),
        .I1(\EX_Branch_CMP_Op1_reg[0] [6]),
        .I2(\EX_Branch_CMP_Op1_reg[0] [8]),
        .I3(\EX_Branch_CMP_Op1_reg[0] [7]),
        .I4(\EX_Branch_CMP_Op1_reg[0] [10]),
        .I5(\EX_Branch_CMP_Op1_reg[0] [9]),
        .O(\Zero_Detecting[2].nibble_Zero_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nibble_Zero0_inferred__2/i_ 
       (.I0(\EX_Branch_CMP_Op1_reg[0] [17]),
        .I1(\EX_Branch_CMP_Op1_reg[0] [12]),
        .I2(\EX_Branch_CMP_Op1_reg[0] [14]),
        .I3(\EX_Branch_CMP_Op1_reg[0] [13]),
        .I4(\EX_Branch_CMP_Op1_reg[0] [16]),
        .I5(\EX_Branch_CMP_Op1_reg[0] [15]),
        .O(\Zero_Detecting[3].nibble_Zero_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nibble_Zero0_inferred__3/i_ 
       (.I0(\EX_Branch_CMP_Op1_reg[0] [23]),
        .I1(\EX_Branch_CMP_Op1_reg[0] [18]),
        .I2(\EX_Branch_CMP_Op1_reg[0] [20]),
        .I3(\EX_Branch_CMP_Op1_reg[0] [19]),
        .I4(\EX_Branch_CMP_Op1_reg[0] [22]),
        .I5(\EX_Branch_CMP_Op1_reg[0] [21]),
        .O(\Zero_Detecting[4].nibble_Zero_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \nibble_Zero0_inferred__4/i_ 
       (.I0(\EX_Branch_CMP_Op1_reg[0] [29]),
        .I1(\EX_Branch_CMP_Op1_reg[0] [24]),
        .I2(\EX_Branch_CMP_Op1_reg[0] [26]),
        .I3(\EX_Branch_CMP_Op1_reg[0] [25]),
        .I4(\EX_Branch_CMP_Op1_reg[0] [28]),
        .I5(\EX_Branch_CMP_Op1_reg[0] [27]),
        .O(\Zero_Detecting[5].nibble_Zero_reg ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_hit
   (p_44_out,
    Hit,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    \Performance_Debug_Control.dbg_stop_i_reg ,
    Q,
    of_brki_0x18,
    \Performance_Debug_Control.normal_stop_i_reg ,
    OF_PipeRun,
    Dbg_Reg_En,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    force_stop_i,
    single_Step_N,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ,
    EX_PipeRun,
    ex_Exception_Taken,
    mem_Exception_Taken,
    Dbg_TDI,
    Address,
    Dbg_Clk);
  output p_44_out;
  output Hit;
  output \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input \Performance_Debug_Control.dbg_stop_i_reg ;
  input [1:0]Q;
  input of_brki_0x18;
  input \Performance_Debug_Control.normal_stop_i_reg ;
  input OF_PipeRun;
  input [0:7]Dbg_Reg_En;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input force_stop_i;
  input single_Step_N;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  input EX_PipeRun;
  input ex_Exception_Taken;
  input mem_Exception_Taken;
  input Dbg_TDI;
  input [0:31]Address;
  input Dbg_Clk;

  wire [0:31]Address;
  wire Dbg_Clk;
  wire [0:7]Dbg_Reg_En;
  wire Dbg_TDI;
  wire EX_PipeRun;
  wire Hit;
  wire OF_PipeRun;
  wire \Performance_Debug_Control.dbg_stop_i_reg ;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ;
  wire \Performance_Debug_Control.normal_stop_i_reg ;
  wire [1:0]Q;
  wire SRL16_MC15_1;
  wire SRL16_MC15_2;
  wire SRL16_MC15_3;
  wire SRL16_MC15_4;
  wire SRL16_MC15_5;
  wire SRL16_MC15_6;
  wire SRL16_MC15_7;
  wire SRL16_Sel_0;
  wire SRL16_Sel_1;
  wire SRL16_Sel_2;
  wire SRL16_Sel_3;
  wire SRL16_Sel_4;
  wire SRL16_Sel_5;
  wire SRL16_Sel_6;
  wire SRL16_Sel_7;
  wire carry_0;
  wire carry_1;
  wire carry_2;
  wire carry_3;
  wire carry_4;
  wire carry_5;
  wire carry_6;
  wire carry_7;
  wire ex_Exception_Taken;
  wire force_stop_i;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mem_Exception_Taken;
  wire of_brki_0x18;
  wire p_44_out;
  wire single_Step_N;
  wire which_pc__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_212 \Compare[0].MUXCY_I 
       (.Q(Q[1]),
        .SRL16_Sel_7(SRL16_Sel_7),
        .carry_7(carry_7),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(SRL16_Sel_6),
        .lopt_3(lopt_2),
        .lopt_4(lopt_3),
        .lopt_5(SRL16_Sel_5),
        .lopt_6(lopt_4),
        .lopt_7(lopt_5),
        .lopt_8(SRL16_Sel_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E \Compare[0].SRLC16E_I 
       (.Address({Address[28],Address[29],Address[30],Address[31]}),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_Reg_En(Dbg_Reg_En),
        .SRL16_MC15_7(SRL16_MC15_7),
        .SRL16_Sel_7(SRL16_Sel_7),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_213 \Compare[1].MUXCY_I 
       (.SRL16_Sel_6(SRL16_Sel_6),
        .carry_6(carry_6),
        .carry_7(carry_7),
        .lopt(lopt),
        .lopt_1(lopt_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_214 \Compare[1].SRLC16E_I 
       (.Address({Address[24],Address[25],Address[26],Address[27]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_6(SRL16_MC15_6),
        .SRL16_MC15_7(SRL16_MC15_7),
        .SRL16_Sel_6(SRL16_Sel_6),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_215 \Compare[2].MUXCY_I 
       (.SRL16_Sel_5(SRL16_Sel_5),
        .carry_5(carry_5),
        .carry_6(carry_6),
        .lopt(lopt_2),
        .lopt_1(lopt_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_216 \Compare[2].SRLC16E_I 
       (.Address({Address[20],Address[21],Address[22],Address[23]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_5(SRL16_MC15_5),
        .SRL16_MC15_6(SRL16_MC15_6),
        .SRL16_Sel_5(SRL16_Sel_5),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_217 \Compare[3].MUXCY_I 
       (.SRL16_Sel_4(SRL16_Sel_4),
        .carry_4(carry_4),
        .carry_5(carry_5),
        .lopt(lopt_4),
        .lopt_1(lopt_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_218 \Compare[3].SRLC16E_I 
       (.Address({Address[16],Address[17],Address[18],Address[19]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_4(SRL16_MC15_4),
        .SRL16_MC15_5(SRL16_MC15_5),
        .SRL16_Sel_4(SRL16_Sel_4),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_219 \Compare[4].MUXCY_I 
       (.SRL16_Sel_3(SRL16_Sel_3),
        .carry_3(carry_3),
        .carry_4(carry_4),
        .lopt(lopt_6),
        .lopt_1(lopt_7),
        .lopt_2(SRL16_Sel_2),
        .lopt_3(lopt_8),
        .lopt_4(lopt_9),
        .lopt_5(SRL16_Sel_1),
        .lopt_6(lopt_10),
        .lopt_7(lopt_11),
        .lopt_8(SRL16_Sel_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_220 \Compare[4].SRLC16E_I 
       (.Address({Address[12],Address[13],Address[14],Address[15]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_3(SRL16_MC15_3),
        .SRL16_MC15_4(SRL16_MC15_4),
        .SRL16_Sel_3(SRL16_Sel_3),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_221 \Compare[5].MUXCY_I 
       (.SRL16_Sel_2(SRL16_Sel_2),
        .carry_2(carry_2),
        .carry_3(carry_3),
        .lopt(lopt_6),
        .lopt_1(lopt_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_222 \Compare[5].SRLC16E_I 
       (.Address({Address[8],Address[9],Address[10],Address[11]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_2(SRL16_MC15_2),
        .SRL16_MC15_3(SRL16_MC15_3),
        .SRL16_Sel_2(SRL16_Sel_2),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_223 \Compare[6].MUXCY_I 
       (.SRL16_Sel_1(SRL16_Sel_1),
        .carry_1(carry_1),
        .carry_2(carry_2),
        .lopt(lopt_8),
        .lopt_1(lopt_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_224 \Compare[6].SRLC16E_I 
       (.Address({Address[4],Address[5],Address[6],Address[7]}),
        .Dbg_Clk(Dbg_Clk),
        .SRL16_MC15_1(SRL16_MC15_1),
        .SRL16_MC15_2(SRL16_MC15_2),
        .SRL16_Sel_1(SRL16_Sel_1),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_225 \Compare[7].MUXCY_I 
       (.SRL16_Sel_0(SRL16_Sel_0),
        .carry_0(carry_0),
        .carry_1(carry_1),
        .lopt(lopt_10),
        .lopt_1(lopt_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_SRLC16E_226 \Compare[7].SRLC16E_I 
       (.Address({Address[0],Address[1],Address[2],Address[3]}),
        .Dbg_Clk(Dbg_Clk),
        .Dbg_TDI(Dbg_TDI),
        .SRL16_MC15_1(SRL16_MC15_1),
        .SRL16_Sel_0(SRL16_Sel_0),
        .which_pc__0(which_pc__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_227 \The_First_BreakPoints.MUXCY_Post 
       (.EX_PipeRun(EX_PipeRun),
        .Hit(Hit),
        .OF_PipeRun(OF_PipeRun),
        .\Performance_Debug_Control.dbg_stop_i_reg (\Performance_Debug_Control.dbg_stop_i_reg ),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 (\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg_0 ),
        .\Performance_Debug_Control.normal_stop_i_reg (\Performance_Debug_Control.normal_stop_i_reg ),
        .Q(Q[0]),
        .carry_0(carry_0),
        .ex_Exception_Taken(ex_Exception_Taken),
        .force_stop_i(force_stop_i),
        .mem_Exception_Taken(mem_Exception_Taken),
        .of_brki_0x18(of_brki_0x18),
        .p_44_out(p_44_out),
        .single_Step_N(single_Step_N));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect
   (word_is_valid,
    \Using_FPGA.Native ,
    Carry_OUT,
    lopt,
    lopt_1);
  output word_is_valid;
  input \Using_FPGA.Native ;
  input Carry_OUT;
  input lopt;
  output lopt_1;

  wire Carry_OUT;
  wire \Using_FPGA.Native ;
  wire lopt;
  wire lopt_1;
  wire word_is_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5 \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and 
       (.Carry_OUT(Carry_OUT),
        .\Using_FPGA.Native (\Using_FPGA.Native ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .word_is_valid(word_is_valid));
endmodule

(* ORIG_REF_NAME = "cache_valid_bit_detect" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cache_valid_bit_detect_124
   (mem_cache_hit,
    Trace_Cache_Hit0,
    \Using_FPGA.Native ,
    mem_tag_hit_without_parity,
    mem_first_cycle,
    lopt,
    lopt_1);
  output mem_cache_hit;
  output Trace_Cache_Hit0;
  input \Using_FPGA.Native ;
  input mem_tag_hit_without_parity;
  input mem_first_cycle;
  input lopt;
  output lopt_1;

  wire Trace_Cache_Hit0;
  wire \Using_FPGA.Native ;
  wire lopt;
  wire lopt_1;
  wire mem_cache_hit;
  wire mem_first_cycle;
  wire mem_tag_hit_without_parity;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148 \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and 
       (.Trace_Cache_Hit0(Trace_Cache_Hit0),
        .\Using_FPGA.Native (\Using_FPGA.Native ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .mem_cache_hit(mem_cache_hit),
        .mem_first_cycle(mem_first_cycle),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and
   (iside_data_strobe_combined2,
    wb_exception_i_reg,
    iside_data_strobe_combined,
    lopt,
    lopt_1);
  output iside_data_strobe_combined2;
  input wb_exception_i_reg;
  input iside_data_strobe_combined;
  input lopt;
  output lopt_1;

  wire iside_data_strobe_combined;
  wire iside_data_strobe_combined2;
  wire lopt;
  wire lopt_1;
  wire wb_exception_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_23 MUXCY_I
       (.iside_data_strobe_combined(iside_data_strobe_combined),
        .iside_data_strobe_combined2(iside_data_strobe_combined2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .wb_exception_i_reg(wb_exception_i_reg));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_129
   (mem_read_cache_hit_direct,
    mem_cache_hit,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_hit_direct;
  input mem_cache_hit;
  input mem_write_req_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_cache_hit;
  wire mem_read_cache_hit_direct;
  wire mem_write_req_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_143 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_cache_hit(mem_cache_hit),
        .mem_read_cache_hit_direct(mem_read_cache_hit_direct),
        .mem_write_req_reg(mem_write_req_reg));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_130
   (mem_read_cache_miss_i,
    mem_tag_miss_without_parity,
    mem_valid_req,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_miss_i;
  input mem_tag_miss_without_parity;
  input mem_valid_req;
  input mem_write_req_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_read_cache_miss_i;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req;
  wire mem_write_req_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_142 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_read_cache_miss_i(mem_read_cache_miss_i),
        .mem_tag_miss_without_parity(mem_tag_miss_without_parity),
        .mem_valid_req(mem_valid_req),
        .mem_write_req_reg(mem_write_req_reg));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_148
   (mem_cache_hit,
    Trace_Cache_Hit0,
    \Using_FPGA.Native ,
    mem_tag_hit_without_parity,
    mem_first_cycle,
    lopt,
    lopt_1);
  output mem_cache_hit;
  output Trace_Cache_Hit0;
  input \Using_FPGA.Native ;
  input mem_tag_hit_without_parity;
  input mem_first_cycle;
  input lopt;
  output lopt_1;

  wire Trace_Cache_Hit0;
  wire \Using_FPGA.Native ;
  wire lopt;
  wire lopt_1;
  wire mem_cache_hit;
  wire mem_first_cycle;
  wire mem_tag_hit_without_parity;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_149 MUXCY_I
       (.Trace_Cache_Hit0(Trace_Cache_Hit0),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .mem_cache_hit(mem_cache_hit),
        .mem_first_cycle(mem_first_cycle),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_239
   (of_PipeRun_carry_1,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_2,
    lopt,
    lopt_1,
    lopt_2);
  output of_PipeRun_carry_1;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_2;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_1;
  wire of_PipeRun_carry_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_307 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_is_multi_or_load_instr_reg(mem_is_multi_or_load_instr_reg),
        .of_PipeRun_carry_1(of_PipeRun_carry_1),
        .of_PipeRun_carry_2(of_PipeRun_carry_2));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_240
   (of_PipeRun_for_ce,
    ex_write_icache_done_i_reg,
    ex_jump_nodelay_reg,
    of_read_imm_reg_ii_reg,
    of_Take_Interrupt_hold_reg,
    \Using_FPGA.Native ,
    of_PipeRun_carry_1,
    ex_write_icache_done_i,
    icache_idle,
    ex_valid_reg,
    ex_Write_ICache_i,
    ex_jump_nodelay_reg_0,
    of_Take_Interrupt,
    ex_jump,
    of_branch_with_delayslot118_out,
    if_missed_fetch_reg,
    sync_reset,
    wb_exception_i_reg,
    mem_exception_from_ex,
    mem_valid_reg,
    ex_valid_reg_0,
    LOCKSTEP_Master_Out,
    of_read_imm_reg_ii,
    ex_jump_nodelay_reg_1,
    \Using_FPGA.Native_0 ,
    of_Take_Interrupt_hold,
    of_pause,
    \wb_exception_kind_i_reg[28] ,
    ex_MSR_cmb2_out,
    of_MSR,
    lopt,
    lopt_1,
    lopt_2);
  output of_PipeRun_for_ce;
  output ex_write_icache_done_i_reg;
  output ex_jump_nodelay_reg;
  output of_read_imm_reg_ii_reg;
  output of_Take_Interrupt_hold_reg;
  output \Using_FPGA.Native ;
  input of_PipeRun_carry_1;
  input ex_write_icache_done_i;
  input icache_idle;
  input ex_valid_reg;
  input ex_Write_ICache_i;
  input ex_jump_nodelay_reg_0;
  input of_Take_Interrupt;
  input ex_jump;
  input of_branch_with_delayslot118_out;
  input if_missed_fetch_reg;
  input sync_reset;
  input wb_exception_i_reg;
  input mem_exception_from_ex;
  input mem_valid_reg;
  input ex_valid_reg_0;
  input [0:0]LOCKSTEP_Master_Out;
  input of_read_imm_reg_ii;
  input ex_jump_nodelay_reg_1;
  input \Using_FPGA.Native_0 ;
  input of_Take_Interrupt_hold;
  input of_pause;
  input \wb_exception_kind_i_reg[28] ;
  input [0:0]ex_MSR_cmb2_out;
  input [0:0]of_MSR;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire [0:0]LOCKSTEP_Master_Out;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire [0:0]ex_MSR_cmb2_out;
  wire ex_Write_ICache_i;
  wire ex_jump;
  wire ex_jump_nodelay_reg;
  wire ex_jump_nodelay_reg_0;
  wire ex_jump_nodelay_reg_1;
  wire ex_valid_reg;
  wire ex_valid_reg_0;
  wire ex_write_icache_done_i;
  wire ex_write_icache_done_i_reg;
  wire icache_idle;
  wire if_missed_fetch_reg;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_exception_from_ex;
  wire mem_valid_reg;
  wire [0:0]of_MSR;
  wire of_PipeRun_carry_1;
  wire of_PipeRun_for_ce;
  wire of_Take_Interrupt;
  wire of_Take_Interrupt_hold;
  wire of_Take_Interrupt_hold_reg;
  wire of_branch_with_delayslot118_out;
  wire of_pause;
  wire of_read_imm_reg_ii;
  wire of_read_imm_reg_ii_reg;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_306 MUXCY_I
       (.LOCKSTEP_Master_Out(LOCKSTEP_Master_Out),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .ex_MSR_cmb2_out(ex_MSR_cmb2_out),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_jump(ex_jump),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg),
        .ex_jump_nodelay_reg_0(ex_jump_nodelay_reg_0),
        .ex_jump_nodelay_reg_1(ex_jump_nodelay_reg_1),
        .ex_valid_reg(ex_valid_reg),
        .ex_valid_reg_0(ex_valid_reg_0),
        .ex_write_icache_done_i(ex_write_icache_done_i),
        .ex_write_icache_done_i_reg(ex_write_icache_done_i_reg),
        .icache_idle(icache_idle),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_valid_reg(mem_valid_reg),
        .of_MSR(of_MSR),
        .of_PipeRun_carry_1(of_PipeRun_carry_1),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_Take_Interrupt_hold(of_Take_Interrupt_hold),
        .of_Take_Interrupt_hold_reg(of_Take_Interrupt_hold_reg),
        .of_branch_with_delayslot118_out(of_branch_with_delayslot118_out),
        .of_pause(of_pause),
        .of_read_imm_reg_ii(of_read_imm_reg_ii),
        .of_read_imm_reg_ii_reg(of_read_imm_reg_ii_reg),
        .sync_reset(sync_reset),
        .use_Reg_Neg_S_reg(of_PipeRun_for_ce),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_241
   (of_PipeRun_carry_10,
    \Using_LWX_SWX_instr.ex_reservation_reg ,
    mem_valid_reg,
    icache_idle,
    ex_write_icache_done_i,
    ex_Write_ICache_i,
    ex_valid_reg,
    ex_Take_Intr_or_Exc_reg,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    ex_Interrupt_Brk_combo_reg,
    lopt,
    lopt_1,
    lopt_2);
  output of_PipeRun_carry_10;
  output \Using_LWX_SWX_instr.ex_reservation_reg ;
  input mem_valid_reg;
  input icache_idle;
  input ex_write_icache_done_i;
  input ex_Write_ICache_i;
  input ex_valid_reg;
  input ex_Take_Intr_or_Exc_reg;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input ex_Interrupt_Brk_combo_reg;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire [0:0]\Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Using_LWX_SWX_instr.ex_reservation_reg ;
  wire ex_Interrupt_Brk_combo_reg;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_Write_ICache_i;
  wire ex_valid_reg;
  wire ex_write_icache_done_i;
  wire icache_idle;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_valid_reg;
  wire of_PipeRun_carry_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_305 MUXCY_I
       (.\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .\Using_LWX_SWX_instr.ex_reservation_reg (\Using_LWX_SWX_instr.ex_reservation_reg ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_Brk_combo_reg),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc_reg),
        .ex_Write_ICache_i(ex_Write_ICache_i),
        .ex_valid_reg(ex_valid_reg),
        .ex_write_icache_done_i(ex_write_icache_done_i),
        .icache_idle(icache_idle),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_valid_reg(mem_valid_reg),
        .of_PipeRun_carry_10(of_PipeRun_carry_10));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_242
   (of_PipeRun_carry_9,
    \Using_FPGA.Native ,
    ex_branch_with_delayslot_reg,
    of_PipeRun_carry_10,
    ex_jump_hold,
    ex_mbar_stall_no_sleep_1,
    ex_first_cycle,
    ex_Take_Intr_or_Exc_reg,
    ex_mbar_decode,
    ex_mbar_sleep,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output of_PipeRun_carry_9;
  output \Using_FPGA.Native ;
  input ex_branch_with_delayslot_reg;
  input of_PipeRun_carry_10;
  input ex_jump_hold;
  input ex_mbar_stall_no_sleep_1;
  input ex_first_cycle;
  input ex_Take_Intr_or_Exc_reg;
  input ex_mbar_decode;
  input ex_mbar_sleep;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Using_FPGA.Native ;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_branch_with_delayslot_reg;
  wire ex_first_cycle;
  wire ex_jump_hold;
  wire ex_mbar_decode;
  wire ex_mbar_sleep;
  wire ex_mbar_stall_no_sleep_1;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire of_PipeRun_carry_10;
  wire of_PipeRun_carry_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_304 MUXCY_I
       (.\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc_reg),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .ex_first_cycle(ex_first_cycle),
        .ex_jump_hold(ex_jump_hold),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_sleep(ex_mbar_sleep),
        .ex_mbar_stall_no_sleep_1(ex_mbar_stall_no_sleep_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .of_PipeRun_carry_10(of_PipeRun_carry_10),
        .of_PipeRun_carry_9(of_PipeRun_carry_9));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_243
   (\Using_FPGA.Native ,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    E,
    mem_valid_reg,
    of_clear_MSR_BIP_hold_cmb92_out,
    of_set_MSR_IE_hold_reg,
    mem_gpr_write_reg,
    mem_gpr_write_dbg_reg,
    \Using_FPGA.Native_0 ,
    of_PipeRun_carry_9,
    mem_valid_reg_0,
    ex_valid_reg,
    \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ,
    p_44_out,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ,
    wb_exception_i_reg,
    Q,
    \Performance_Debug_Control.dbg_freeze_nohalt_reg ,
    \Use_Async_Reset.sync_reset_reg ,
    mem_exception_from_ex,
    ex_Take_Intr_or_Exc_reg,
    mem_valid_reg_1,
    mem_valid_reg_2,
    I0,
    ex_Interrupt_Brk_combo_reg,
    of_clear_MSR_BIP_hold_s,
    of_pause_reg,
    \ex_gpr_write_addr_reg[4] ,
    of_set_MSR_IE_hold_reg_0,
    sync_reset,
    ex_gpr_write_reg,
    mem_gpr_write,
    ex_gpr_write_dbg,
    mem_gpr_write_dbg,
    \wb_exception_kind_i_reg[28] ,
    ex_MSR_cmb2_out,
    \Using_FPGA.Native_1 ,
    lopt,
    lopt_1,
    lopt_2);
  output \Using_FPGA.Native ;
  output \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  output [0:0]E;
  output mem_valid_reg;
  output of_clear_MSR_BIP_hold_cmb92_out;
  output of_set_MSR_IE_hold_reg;
  output mem_gpr_write_reg;
  output mem_gpr_write_dbg_reg;
  output \Using_FPGA.Native_0 ;
  input of_PipeRun_carry_9;
  input mem_valid_reg_0;
  input ex_valid_reg;
  input \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  input p_44_out;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  input wb_exception_i_reg;
  input [2:0]Q;
  input \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  input \Use_Async_Reset.sync_reset_reg ;
  input mem_exception_from_ex;
  input ex_Take_Intr_or_Exc_reg;
  input mem_valid_reg_1;
  input mem_valid_reg_2;
  input I0;
  input ex_Interrupt_Brk_combo_reg;
  input of_clear_MSR_BIP_hold_s;
  input of_pause_reg;
  input \ex_gpr_write_addr_reg[4] ;
  input of_set_MSR_IE_hold_reg_0;
  input sync_reset;
  input ex_gpr_write_reg;
  input mem_gpr_write;
  input ex_gpr_write_dbg;
  input mem_gpr_write_dbg;
  input \wb_exception_kind_i_reg[28] ;
  input [0:0]ex_MSR_cmb2_out;
  input \Using_FPGA.Native_1 ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire [0:0]E;
  wire I0;
  wire \Performance_Debug_Control.dbg_freeze_nohalt_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ;
  wire [2:0]Q;
  wire \Use_Async_Reset.sync_reset_reg ;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire ex_Interrupt_Brk_combo_reg;
  wire [0:0]ex_MSR_cmb2_out;
  wire ex_Take_Intr_or_Exc_reg;
  wire \ex_gpr_write_addr_reg[4] ;
  wire ex_gpr_write_dbg;
  wire ex_gpr_write_reg;
  wire ex_valid_reg;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_exception_from_ex;
  wire mem_gpr_write;
  wire mem_gpr_write_dbg;
  wire mem_gpr_write_dbg_reg;
  wire mem_gpr_write_reg;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_valid_reg_2;
  wire of_PipeRun_carry_9;
  wire of_clear_MSR_BIP_hold_cmb92_out;
  wire of_clear_MSR_BIP_hold_s;
  wire of_pause_reg;
  wire of_set_MSR_IE_hold_reg;
  wire of_set_MSR_IE_hold_reg_0;
  wire p_44_out;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_303 MUXCY_I
       (.E(E),
        .I0(I0),
        .\Performance_Debug_Control.dbg_freeze_nohalt_reg (\Performance_Debug_Control.dbg_freeze_nohalt_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0 ),
        .\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg (\Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg ),
        .Q(Q),
        .\Use_Async_Reset.sync_reset_reg (\Use_Async_Reset.sync_reset_reg ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_1 ),
        .ex_Interrupt_Brk_combo_reg(ex_Interrupt_Brk_combo_reg),
        .ex_MSR_cmb2_out(ex_MSR_cmb2_out),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc_reg),
        .\ex_gpr_write_addr_reg[4] (\ex_gpr_write_addr_reg[4] ),
        .ex_gpr_write_dbg(ex_gpr_write_dbg),
        .ex_gpr_write_reg(ex_gpr_write_reg),
        .ex_valid_reg(ex_valid_reg),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_exception_from_ex(mem_exception_from_ex),
        .mem_gpr_write(mem_gpr_write),
        .mem_gpr_write_dbg(mem_gpr_write_dbg),
        .mem_gpr_write_dbg_reg(mem_gpr_write_dbg_reg),
        .mem_gpr_write_reg(mem_gpr_write_reg),
        .mem_valid_reg(mem_valid_reg),
        .mem_valid_reg_0(mem_valid_reg_0),
        .mem_valid_reg_1(mem_valid_reg_1),
        .mem_valid_reg_2(mem_valid_reg_2),
        .of_PipeRun_carry_9(of_PipeRun_carry_9),
        .of_clear_MSR_BIP_hold_cmb92_out(of_clear_MSR_BIP_hold_cmb92_out),
        .of_clear_MSR_BIP_hold_s(of_clear_MSR_BIP_hold_s),
        .of_pause_reg(of_pause_reg),
        .of_set_MSR_IE_hold_reg(of_set_MSR_IE_hold_reg),
        .of_set_MSR_IE_hold_reg_0(of_set_MSR_IE_hold_reg_0),
        .p_44_out(p_44_out),
        .sync_reset(sync_reset),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_244
   (of_PipeRun_carry_7,
    of_pipe_ctrl_reg0,
    ex_branch_with_delayslot_reg,
    lopt,
    lopt_1);
  output of_PipeRun_carry_7;
  input of_pipe_ctrl_reg0;
  input ex_branch_with_delayslot_reg;
  input lopt;
  output lopt_1;

  wire ex_branch_with_delayslot_reg;
  wire lopt;
  wire lopt_1;
  wire of_PipeRun_carry_7;
  wire of_pipe_ctrl_reg0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_302 MUXCY_I
       (.ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .of_PipeRun_carry_7(of_PipeRun_carry_7),
        .of_pipe_ctrl_reg0(of_pipe_ctrl_reg0));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_245
   (of_PipeRun_carry_6,
    A,
    of_PipeRun_carry_7,
    lopt,
    lopt_1);
  output of_PipeRun_carry_6;
  input A;
  input of_PipeRun_carry_7;
  input lopt;
  output lopt_1;

  wire A;
  wire lopt;
  wire lopt_1;
  wire of_PipeRun_carry_6;
  wire of_PipeRun_carry_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_301 MUXCY_I
       (.A(A),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .of_PipeRun_carry_6(of_PipeRun_carry_6),
        .of_PipeRun_carry_7(of_PipeRun_carry_7));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_246
   (of_PipeRun_carry_5,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_6,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output of_PipeRun_carry_5;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_6;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_5;
  wire of_PipeRun_carry_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_300 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .mem_is_multi_or_load_instr_reg(mem_is_multi_or_load_instr_reg),
        .of_PipeRun_carry_5(of_PipeRun_carry_5),
        .of_PipeRun_carry_6(of_PipeRun_carry_6));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_247
   (of_PipeRun_carry_4,
    ex_is_multi_or_load_instr_reg,
    of_PipeRun_carry_5,
    lopt,
    lopt_1);
  output of_PipeRun_carry_4;
  input ex_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_5;
  input lopt;
  output lopt_1;

  wire ex_is_multi_or_load_instr_reg;
  wire lopt;
  wire lopt_1;
  wire of_PipeRun_carry_4;
  wire of_PipeRun_carry_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_299 MUXCY_I
       (.ex_is_multi_or_load_instr_reg(ex_is_multi_or_load_instr_reg),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .of_PipeRun_carry_4(of_PipeRun_carry_4),
        .of_PipeRun_carry_5(of_PipeRun_carry_5));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_248
   (of_PipeRun_carry_3,
    mem_is_multi_or_load_instr_reg,
    of_PipeRun_carry_4,
    lopt,
    lopt_1);
  output of_PipeRun_carry_3;
  input mem_is_multi_or_load_instr_reg;
  input of_PipeRun_carry_4;
  input lopt;
  output lopt_1;

  wire lopt;
  wire lopt_1;
  wire mem_is_multi_or_load_instr_reg;
  wire of_PipeRun_carry_3;
  wire of_PipeRun_carry_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_298 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .mem_is_multi_or_load_instr_reg(mem_is_multi_or_load_instr_reg),
        .of_PipeRun_carry_3(of_PipeRun_carry_3),
        .of_PipeRun_carry_4(of_PipeRun_carry_4));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_249
   (of_PipeRun_carry_2,
    \Using_FPGA.Native ,
    of_PipeRun_carry_3,
    lopt,
    lopt_1);
  output of_PipeRun_carry_2;
  input \Using_FPGA.Native ;
  input of_PipeRun_carry_3;
  input lopt;
  output lopt_1;

  wire \Using_FPGA.Native ;
  wire lopt;
  wire lopt_1;
  wire of_PipeRun_carry_2;
  wire of_PipeRun_carry_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_297 MUXCY_I
       (.\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .of_PipeRun_carry_2(of_PipeRun_carry_2),
        .of_PipeRun_carry_3(of_PipeRun_carry_3));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_273
   (I_AS,
    \Using_FPGA.Native ,
    ib_addr_strobe_iii,
    lopt,
    lopt_1);
  output I_AS;
  input \Using_FPGA.Native ;
  input ib_addr_strobe_iii;
  input lopt;
  output lopt_1;

  wire I_AS;
  wire \Using_FPGA.Native ;
  wire ib_addr_strobe_iii;
  wire lopt;
  wire lopt_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_296 MUXCY_I
       (.I_AS(I_AS),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .ib_addr_strobe_iii(ib_addr_strobe_iii),
        .lopt(lopt),
        .lopt_1(lopt_1));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_275
   (ib_addr_strobe_iii,
    out,
    ib_ready_MMU_or_not_if_fetch_in_progress,
    lopt,
    lopt_1);
  output ib_addr_strobe_iii;
  input out;
  input ib_ready_MMU_or_not_if_fetch_in_progress;
  input lopt;
  output lopt_1;

  wire ib_addr_strobe_iii;
  wire ib_ready_MMU_or_not_if_fetch_in_progress;
  wire lopt;
  wire lopt_1;
  wire out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_294 MUXCY_I
       (.ib_addr_strobe_iii(ib_addr_strobe_iii),
        .ib_ready_MMU_or_not_if_fetch_in_progress(ib_ready_MMU_or_not_if_fetch_in_progress),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_277
   (if_pc_incr_carry1,
    \Performance_Debug_Control.dbg_stop_if_delay_i_reg ,
    if_pc_incr_carry0,
    lopt,
    lopt_1);
  output if_pc_incr_carry1;
  input \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  input if_pc_incr_carry0;
  input lopt;
  output lopt_1;

  wire \Performance_Debug_Control.dbg_stop_if_delay_i_reg ;
  wire if_pc_incr_carry0;
  wire if_pc_incr_carry1;
  wire lopt;
  wire lopt_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_292 MUXCY_I
       (.\Performance_Debug_Control.dbg_stop_if_delay_i_reg (\Performance_Debug_Control.dbg_stop_if_delay_i_reg ),
        .if_pc_incr_carry0(if_pc_incr_carry0),
        .if_pc_incr_carry1(if_pc_incr_carry1),
        .lopt(lopt),
        .lopt_1(lopt_1));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_278
   (if_pc_incr_carry0,
    if_missed_fetch,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9);
  output if_pc_incr_carry0;
  input if_missed_fetch;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;
  output lopt_9;

  wire if_missed_fetch;
  wire if_pc_incr_carry0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_291 MUXCY_I
       (.if_missed_fetch(if_missed_fetch),
        .if_pc_incr_carry0(if_pc_incr_carry0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_279
   (CI,
    jump_or_not_full0,
    if_pc_incr_carry1,
    lopt,
    lopt_1);
  output CI;
  input jump_or_not_full0;
  input if_pc_incr_carry1;
  input lopt;
  output lopt_1;

  wire CI;
  wire if_pc_incr_carry1;
  wire jump_or_not_full0;
  wire lopt;
  wire lopt_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_290 MUXCY_I
       (.CI(CI),
        .if_pc_incr_carry1(if_pc_incr_carry1),
        .jump_or_not_full0(jump_or_not_full0),
        .lopt(lopt),
        .lopt_1(lopt_1));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_280
   (Trace_WB_Jump_Taken_reg,
    wb_valid_reg,
    wb_gpr_write_dbg0,
    wb_gpr_write_i0,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    mem_wait_on_ready_N,
    WB_PipeRun,
    mem_valid_reg,
    wb_valid_reg_0,
    sync_reset,
    mem_gpr_write_dbg,
    wb_exception_i_reg,
    mem_gpr_write,
    \wb_exception_kind_i_reg[28] ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    ex_MSR,
    \Using_FPGA.Native_12 ,
    lopt,
    lopt_1,
    lopt_2);
  output Trace_WB_Jump_Taken_reg;
  output wb_valid_reg;
  output wb_gpr_write_dbg0;
  output wb_gpr_write_i0;
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output \Using_FPGA.Native_3 ;
  input mem_wait_on_ready_N;
  input WB_PipeRun;
  input mem_valid_reg;
  input wb_valid_reg_0;
  input sync_reset;
  input mem_gpr_write_dbg;
  input wb_exception_i_reg;
  input mem_gpr_write;
  input \wb_exception_kind_i_reg[28] ;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input [0:0]ex_MSR;
  input \Using_FPGA.Native_12 ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire Trace_WB_Jump_Taken_reg;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire WB_PipeRun;
  wire [0:0]ex_MSR;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_gpr_write;
  wire mem_gpr_write_dbg;
  wire mem_valid_reg;
  wire mem_wait_on_ready_N;
  wire sync_reset;
  wire wb_exception_i_reg;
  wire \wb_exception_kind_i_reg[28] ;
  wire wb_gpr_write_dbg0;
  wire wb_gpr_write_i0;
  wire wb_valid_reg;
  wire wb_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_283 MUXCY_I
       (.Trace_WB_Jump_Taken_reg(Trace_WB_Jump_Taken_reg),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_10 (\Using_FPGA.Native_9 ),
        .\Using_FPGA.Native_11 (\Using_FPGA.Native_10 ),
        .\Using_FPGA.Native_12 (\Using_FPGA.Native_11 ),
        .\Using_FPGA.Native_13 (\Using_FPGA.Native_12 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native_1 ),
        .\Using_FPGA.Native_3 (\Using_FPGA.Native_2 ),
        .\Using_FPGA.Native_4 (\Using_FPGA.Native_3 ),
        .\Using_FPGA.Native_5 (\Using_FPGA.Native_4 ),
        .\Using_FPGA.Native_6 (\Using_FPGA.Native_5 ),
        .\Using_FPGA.Native_7 (\Using_FPGA.Native_6 ),
        .\Using_FPGA.Native_8 (\Using_FPGA.Native_7 ),
        .\Using_FPGA.Native_9 (\Using_FPGA.Native_8 ),
        .WB_PipeRun(WB_PipeRun),
        .ex_MSR(ex_MSR),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_gpr_write(mem_gpr_write),
        .mem_gpr_write_dbg(mem_gpr_write_dbg),
        .mem_valid_reg(mem_valid_reg),
        .mem_wait_on_ready_N(mem_wait_on_ready_N),
        .sync_reset(sync_reset),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ),
        .wb_gpr_write_dbg0(wb_gpr_write_dbg0),
        .wb_gpr_write_i0(wb_gpr_write_i0),
        .wb_valid_reg(wb_valid_reg),
        .wb_valid_reg_0(wb_valid_reg_0));
endmodule

(* ORIG_REF_NAME = "carry_and" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_and_5
   (word_is_valid,
    \Using_FPGA.Native ,
    Carry_OUT,
    lopt,
    lopt_1);
  output word_is_valid;
  input \Using_FPGA.Native ;
  input Carry_OUT;
  input lopt;
  output lopt_1;

  wire Carry_OUT;
  wire \Using_FPGA.Native ;
  wire lopt;
  wire lopt_1;
  wire word_is_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_6 MUXCY_I
       (.Carry_OUT(Carry_OUT),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .word_is_valid(word_is_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or
   (iside_data_strobe_combined,
    S,
    icache_data_strobe,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output iside_data_strobe_combined;
  input S;
  input icache_data_strobe;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;

  wire S;
  wire icache_data_strobe;
  wire iside_data_strobe_combined;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_22 MUXCY_I
       (.S(S),
        .icache_data_strobe(icache_data_strobe),
        .iside_data_strobe_combined(iside_data_strobe_combined),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_125
   (dcache_data_strobe_iiii,
    mem_data_updated_reg,
    mem_read_cache_hit,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output dcache_data_strobe_iiii;
  input mem_data_updated_reg;
  input mem_read_cache_hit;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire dcache_data_strobe_iiii;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire mem_data_updated_reg;
  wire mem_read_cache_hit;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_147 MUXCY_I
       (.dcache_data_strobe_iiii(dcache_data_strobe_iiii),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .mem_data_updated_reg(mem_data_updated_reg),
        .mem_read_cache_hit(mem_read_cache_hit));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_126
   (dcache_data_strobe_iii,
    mem_data_updated_reg,
    dcache_data_strobe_iiii,
    lopt,
    lopt_1);
  output dcache_data_strobe_iii;
  input mem_data_updated_reg;
  input dcache_data_strobe_iiii;
  input lopt;
  output lopt_1;

  wire dcache_data_strobe_iii;
  wire dcache_data_strobe_iiii;
  wire lopt;
  wire lopt_1;
  wire mem_data_updated_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_146 MUXCY_I
       (.dcache_data_strobe_iii(dcache_data_strobe_iii),
        .dcache_data_strobe_iiii(dcache_data_strobe_iiii),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .mem_data_updated_reg(mem_data_updated_reg));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_127
   (dcache_data_strobe_ii,
    \CacheLine_Cnt_reg[1] ,
    dcache_data_strobe_iii,
    lopt,
    lopt_1);
  output dcache_data_strobe_ii;
  input \CacheLine_Cnt_reg[1] ;
  input dcache_data_strobe_iii;
  input lopt;
  output lopt_1;

  wire \CacheLine_Cnt_reg[1] ;
  wire dcache_data_strobe_ii;
  wire dcache_data_strobe_iii;
  wire lopt;
  wire lopt_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_145 MUXCY_I
       (.\CacheLine_Cnt_reg[1] (\CacheLine_Cnt_reg[1] ),
        .dcache_data_strobe_ii(dcache_data_strobe_ii),
        .dcache_data_strobe_iii(dcache_data_strobe_iii),
        .lopt(lopt),
        .lopt_1(lopt_1));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_128
   (mem_read_cache_hit,
    mem_read_cache_hit_direct,
    mem_write_req_reg,
    use_cacheline_copy,
    cacheline_copy_hit0,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_hit;
  input mem_read_cache_hit_direct;
  input mem_write_req_reg;
  input use_cacheline_copy;
  input cacheline_copy_hit0;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire cacheline_copy_hit0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_read_cache_hit;
  wire mem_read_cache_hit_direct;
  wire mem_write_req_reg;
  wire use_cacheline_copy;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_144 MUXCY_I
       (.cacheline_copy_hit0(cacheline_copy_hit0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_read_cache_hit(mem_read_cache_hit),
        .mem_read_cache_hit_direct(mem_read_cache_hit_direct),
        .mem_write_req_reg(mem_write_req_reg),
        .use_cacheline_copy(use_cacheline_copy));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_2
   (ib_ready,
    S_0,
    iside_data_strobe_combined2,
    lopt,
    lopt_1);
  output ib_ready;
  input S_0;
  input iside_data_strobe_combined2;
  input lopt;
  output lopt_1;

  wire S_0;
  wire ib_ready;
  wire iside_data_strobe_combined2;
  wire lopt;
  wire lopt_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_21 MUXCY_I
       (.S_0(S_0),
        .ib_ready(ib_ready),
        .iside_data_strobe_combined2(iside_data_strobe_combined2),
        .lopt(lopt),
        .lopt_1(lopt_1));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_27
   (mem_read_cache_miss,
    \Using_AXI.M_AXI_ARCACHE_reg[3] ,
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ,
    \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ,
    mem_read_cache_miss_i,
    read_req_done,
    mem_write_req_reg,
    mem_valid_req,
    mem_valid_req_XX_reg,
    ongoing_accesses,
    mem_first_cycle,
    p_16_in,
    lopt,
    lopt_1,
    lopt_2);
  output mem_read_cache_miss;
  output \Using_AXI.M_AXI_ARCACHE_reg[3] ;
  output \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ;
  output \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ;
  input mem_read_cache_miss_i;
  input read_req_done;
  input mem_write_req_reg;
  input mem_valid_req;
  input mem_valid_req_XX_reg;
  input [1:0]ongoing_accesses;
  input mem_first_cycle;
  input p_16_in;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ;
  wire \Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ;
  wire \Using_AXI.M_AXI_ARCACHE_reg[3] ;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_first_cycle;
  wire mem_read_cache_miss;
  wire mem_read_cache_miss_i;
  wire mem_valid_req;
  wire mem_valid_req_XX_reg;
  wire mem_write_req_reg;
  wire [1:0]ongoing_accesses;
  wire p_16_in;
  wire read_req_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_188 MUXCY_I
       (.\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] (\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[0] ),
        .\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] (\Use_XX_Accesses.No_Coherence.ongoing_accesses_reg[1] ),
        .\Using_AXI.M_AXI_ARCACHE_reg[3] (mem_read_cache_miss),
        .\Using_AXI.M_AXI_ARCACHE_reg[3]_0 (\Using_AXI.M_AXI_ARCACHE_reg[3] ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_first_cycle(mem_first_cycle),
        .mem_read_cache_miss_i(mem_read_cache_miss_i),
        .mem_valid_req(mem_valid_req),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg),
        .mem_write_req_reg(mem_write_req_reg),
        .ongoing_accesses(ongoing_accesses),
        .p_16_in(p_16_in),
        .read_req_done(read_req_done));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_274
   (ib_ready_MMU_or_not_if_fetch_in_progress,
    if_fetch_in_progress_reg,
    ib_Ready_MMU,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output ib_ready_MMU_or_not_if_fetch_in_progress;
  input if_fetch_in_progress_reg;
  input ib_Ready_MMU;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire ib_Ready_MMU;
  wire ib_ready_MMU_or_not_if_fetch_in_progress;
  wire if_fetch_in_progress_reg;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_295 MUXCY_I
       (.ib_Ready_MMU(ib_Ready_MMU),
        .ib_ready_MMU_or_not_if_fetch_in_progress(ib_ready_MMU_or_not_if_fetch_in_progress),
        .if_fetch_in_progress_reg(if_fetch_in_progress_reg),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_276
   (ib_Ready_MMU,
    ex_jump_nodelay_reg,
    if_fetch_in_progress_reg,
    ib_ready,
    if_missed_fetch,
    if_fetch_in_progress_reg_0,
    \Using_FPGA.Native ,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    D,
    sync_reset,
    lopt,
    lopt_1);
  output ib_Ready_MMU;
  output ex_jump_nodelay_reg;
  output if_fetch_in_progress_reg;
  input ib_ready;
  input if_missed_fetch;
  input if_fetch_in_progress_reg_0;
  input \Using_FPGA.Native ;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input [0:0]D;
  input sync_reset;
  input lopt;
  output lopt_1;

  wire [0:0]D;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Using_FPGA.Native ;
  wire ex_jump_nodelay_reg;
  wire ib_Ready_MMU;
  wire ib_ready;
  wire if_fetch_in_progress_reg;
  wire if_fetch_in_progress_reg_0;
  wire if_missed_fetch;
  wire lopt;
  wire lopt_1;
  wire sync_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_293 MUXCY_I
       (.D(D),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg),
        .ib_Ready_MMU(ib_Ready_MMU),
        .ib_ready(ib_ready),
        .if_fetch_in_progress_reg(if_fetch_in_progress_reg),
        .if_fetch_in_progress_reg_0(if_fetch_in_progress_reg_0),
        .if_missed_fetch(if_missed_fetch),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .sync_reset(sync_reset));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_28
   (Trace_Cache_Rdy_reg,
    dcache_data_strobe_ii,
    \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ,
    lopt,
    lopt_1,
    lopt_2);
  output Trace_Cache_Rdy_reg;
  input dcache_data_strobe_ii;
  input \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire Trace_Cache_Rdy_reg;
  wire \Use_XX_Accesses.No_Coherence.xx_valid_data_reg ;
  wire dcache_data_strobe_ii;
  wire lopt;
  wire lopt_1;
  wire lopt_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_187 MUXCY_I
       (.Trace_Cache_Rdy_reg(Trace_Cache_Rdy_reg),
        .\Use_XX_Accesses.No_Coherence.xx_valid_data_reg (\Use_XX_Accesses.No_Coherence.xx_valid_data_reg ),
        .dcache_data_strobe_ii(dcache_data_strobe_ii),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_281
   (mem_wait_on_ready_N,
    mem_databus_ready,
    mem_valid_reg,
    mem_Write_DCache,
    mem_load_store_access,
    lopt,
    lopt_1,
    lopt_2);
  output mem_wait_on_ready_N;
  input mem_databus_ready;
  input mem_valid_reg;
  input mem_Write_DCache;
  input mem_load_store_access;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mem_Write_DCache;
  wire mem_databus_ready;
  wire mem_load_store_access;
  wire mem_valid_reg;
  wire mem_wait_on_ready_N;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_282 MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mem_Write_DCache(mem_Write_DCache),
        .mem_databus_ready(mem_databus_ready),
        .mem_load_store_access(mem_load_store_access),
        .mem_valid_reg(mem_valid_reg),
        .mem_wait_on_ready_N(mem_wait_on_ready_N));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_3
   (mem_databus_ready,
    mem_access_completed_reg,
    mem_dcache_data_strobe,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output mem_databus_ready;
  input mem_access_completed_reg;
  input mem_dcache_data_strobe;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire mem_access_completed_reg;
  wire mem_databus_ready;
  wire mem_dcache_data_strobe;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY MUXCY_I
       (.lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .mem_access_completed_reg(mem_access_completed_reg),
        .mem_databus_ready(mem_databus_ready),
        .mem_dcache_data_strobe(mem_dcache_data_strobe));
endmodule

(* ORIG_REF_NAME = "carry_or" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_or_4
   (icache_data_strobe,
    word_is_valid,
    A__0,
    lopt,
    lopt_1,
    lopt_2);
  output icache_data_strobe;
  input word_is_valid;
  input A__0;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire A__0;
  wire icache_data_strobe;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire word_is_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_7 MUXCY_I
       (.A__0(A__0),
        .icache_data_strobe(icache_data_strobe),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .word_is_valid(word_is_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator
   (mem_tag_hit_without_parity,
    S,
    \Comp_Carry_Chain[1].carry_sel_reg ,
    \Comp_Carry_Chain[2].carry_sel_reg ,
    \Comp_Carry_Chain[3].carry_sel_reg ,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8);
  output mem_tag_hit_without_parity;
  input S;
  input \Comp_Carry_Chain[1].carry_sel_reg ;
  input \Comp_Carry_Chain[2].carry_sel_reg ;
  input \Comp_Carry_Chain[3].carry_sel_reg ;
  input \Comp_Carry_Chain[4].carry_sel_reg ;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  input lopt_7;
  input lopt_8;

  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire S;
  wire carry_chain_1;
  wire carry_chain_2;
  wire carry_chain_3;
  wire carry_chain_4;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire \^lopt_8 ;
  wire lopt_9;
  wire mem_tag_hit_without_parity;

  assign \^lopt_7  = lopt_1;
  assign \^lopt_8  = lopt_2;
  assign lopt = \^lopt_6 ;
  assign lopt_10 = lopt_4;
  assign lopt_11 = lopt_5;
  assign lopt_13 = lopt_7;
  assign lopt_14 = lopt_8;
  assign lopt_3 = lopt_9;
  assign lopt_6 = lopt_12;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_137 \Comp_Carry_Chain[0].MUXCY_I 
       (.S(S),
        .carry_chain_4(carry_chain_4),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\Comp_Carry_Chain[1].carry_sel_reg ),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(\Comp_Carry_Chain[2].carry_sel_reg ),
        .lopt_6(\^lopt_4 ),
        .lopt_7(\^lopt_5 ),
        .lopt_8(\Comp_Carry_Chain[3].carry_sel_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_138 \Comp_Carry_Chain[1].MUXCY_I 
       (.\Comp_Carry_Chain[1].carry_sel_reg (\Comp_Carry_Chain[1].carry_sel_reg ),
        .carry_chain_3(carry_chain_3),
        .carry_chain_4(carry_chain_4),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_139 \Comp_Carry_Chain[2].MUXCY_I 
       (.\Comp_Carry_Chain[2].carry_sel_reg (\Comp_Carry_Chain[2].carry_sel_reg ),
        .carry_chain_2(carry_chain_2),
        .carry_chain_3(carry_chain_3),
        .lopt(\^lopt_2 ),
        .lopt_1(\^lopt_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_140 \Comp_Carry_Chain[3].MUXCY_I 
       (.\Comp_Carry_Chain[3].carry_sel_reg (\Comp_Carry_Chain[3].carry_sel_reg ),
        .carry_chain_1(carry_chain_1),
        .carry_chain_2(carry_chain_2),
        .lopt(\^lopt_4 ),
        .lopt_1(\^lopt_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_141 \Comp_Carry_Chain[4].MUXCY_I 
       (.\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg ),
        .carry_chain_1(carry_chain_1),
        .lopt(\^lopt_6 ),
        .lopt_1(\^lopt_7 ),
        .lopt_2(\^lopt_8 ),
        .lopt_3(lopt_9),
        .lopt_4(lopt_10),
        .lopt_5(lopt_11),
        .lopt_6(lopt_12),
        .lopt_7(lopt_13),
        .lopt_8(lopt_14),
        .mem_tag_hit_without_parity(mem_tag_hit_without_parity));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_131
   (mem_tag_miss_without_parity,
    mem_write_cache_miss,
    S,
    mem_valid_req_XX_reg,
    \Comp_Carry_Chain[1].carry_sel_reg_0 ,
    \Comp_Carry_Chain[2].carry_sel_reg_1 ,
    \Comp_Carry_Chain[3].carry_sel_reg_2 ,
    \Comp_Carry_Chain[4].carry_sel_reg ,
    mem_write_req_reg,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output mem_tag_miss_without_parity;
  output mem_write_cache_miss;
  input S;
  input mem_valid_req_XX_reg;
  input \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  input \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  input \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  input \Comp_Carry_Chain[4].carry_sel_reg ;
  input mem_write_req_reg;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire \Comp_Carry_Chain[1].carry_sel_reg_0 ;
  wire \Comp_Carry_Chain[2].carry_sel_reg_1 ;
  wire \Comp_Carry_Chain[3].carry_sel_reg_2 ;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire S;
  wire carry_chain_1;
  wire carry_chain_2;
  wire carry_chain_3;
  wire carry_chain_4;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire mem_tag_miss_without_parity;
  wire mem_valid_req_XX_reg;
  wire mem_write_cache_miss;
  wire mem_write_req_reg;

  assign \^lopt_4  = lopt_1;
  assign \^lopt_5  = lopt_2;
  assign lopt = \^lopt_3 ;
  assign lopt_3 = lopt_6;
  assign lopt_7 = lopt_4;
  assign lopt_8 = lopt_5;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_132 \Comp_Carry_Chain[0].MUXCY_I 
       (.S(S),
        .carry_chain_4(carry_chain_4),
        .lopt(\^lopt ),
        .lopt_1(\Comp_Carry_Chain[1].carry_sel_reg_0 ),
        .lopt_2(\^lopt_1 ),
        .lopt_3(\Comp_Carry_Chain[2].carry_sel_reg_1 ),
        .lopt_4(\^lopt_2 ),
        .lopt_5(\Comp_Carry_Chain[3].carry_sel_reg_2 ),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_133 \Comp_Carry_Chain[1].MUXCY_I 
       (.\Comp_Carry_Chain[1].carry_sel_reg_0 (\Comp_Carry_Chain[1].carry_sel_reg_0 ),
        .carry_chain_3(carry_chain_3),
        .carry_chain_4(carry_chain_4),
        .lopt(\^lopt ),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_134 \Comp_Carry_Chain[2].MUXCY_I 
       (.\Comp_Carry_Chain[2].carry_sel_reg_1 (\Comp_Carry_Chain[2].carry_sel_reg_1 ),
        .carry_chain_2(carry_chain_2),
        .carry_chain_3(carry_chain_3),
        .lopt(\^lopt_1 ),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_135 \Comp_Carry_Chain[3].MUXCY_I 
       (.\Comp_Carry_Chain[3].carry_sel_reg_2 (\Comp_Carry_Chain[3].carry_sel_reg_2 ),
        .carry_chain_1(carry_chain_1),
        .carry_chain_2(carry_chain_2),
        .lopt(\^lopt_2 ),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_136 \Comp_Carry_Chain[4].MUXCY_I 
       (.\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg ),
        .carry_chain_1(carry_chain_1),
        .lopt(\^lopt_3 ),
        .lopt_1(\^lopt_4 ),
        .lopt_2(\^lopt_5 ),
        .lopt_3(lopt_6),
        .lopt_4(lopt_7),
        .lopt_5(lopt_8),
        .mem_tag_miss_without_parity(mem_tag_miss_without_parity),
        .mem_valid_req_XX_reg(mem_valid_req_XX_reg),
        .mem_write_cache_miss(mem_write_cache_miss),
        .mem_write_req_reg(mem_write_req_reg));
endmodule

(* ORIG_REF_NAME = "comparator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator__parameterized2
   (Trace_ICache_Hit0,
    Carry_OUT,
    Read_Req,
    E,
    valid_addr_strobe_q,
    Carry_IN,
    icache_miss_hold,
    read_stream_valid_reg,
    read_victim_valid_reg,
    \cacheline_cnt_reg[1] ,
    valid_Req_XX_reg,
    Q,
    A,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output Trace_ICache_Hit0;
  output Carry_OUT;
  output Read_Req;
  output [0:0]E;
  input valid_addr_strobe_q;
  input Carry_IN;
  input icache_miss_hold;
  input read_stream_valid_reg;
  input read_victim_valid_reg;
  input [0:0]\cacheline_cnt_reg[1] ;
  input valid_Req_XX_reg;
  input [12:0]Q;
  input [0:13]A;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire [0:13]A;
  wire Carry_IN;
  wire Carry_OUT;
  wire \Comp_Carry_Chain[1].carry_sel_reg ;
  wire \Comp_Carry_Chain[2].carry_sel_reg ;
  wire \Comp_Carry_Chain[3].carry_sel_reg ;
  wire \Comp_Carry_Chain[4].carry_sel_reg ;
  wire [0:0]E;
  wire [12:0]Q;
  wire Read_Req;
  wire S;
  wire Trace_ICache_Hit0;
  wire [0:0]\cacheline_cnt_reg[1] ;
  wire carry_chain_1;
  wire carry_chain_2;
  wire carry_chain_3;
  wire carry_chain_4;
  wire carry_chain_5;
  wire icache_miss_hold;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire read_stream_valid_reg;
  wire read_victim_valid_reg;
  wire valid_Req_XX_reg;
  wire valid_addr_strobe_q;

  assign lopt = lopt_8;
  assign lopt_10 = lopt_2;
  assign lopt_12 = lopt_4;
  assign lopt_13 = lopt_5;
  assign lopt_3 = lopt_11;
  assign lopt_9 = lopt_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_8 \Comp_Carry_Chain[0].MUXCY_I 
       (.S(S),
        .carry_chain_4(carry_chain_4),
        .carry_chain_5(carry_chain_5),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_9 \Comp_Carry_Chain[1].MUXCY_I 
       (.\Comp_Carry_Chain[1].carry_sel_reg (\Comp_Carry_Chain[1].carry_sel_reg ),
        .carry_chain_3(carry_chain_3),
        .carry_chain_4(carry_chain_4),
        .lopt(\^lopt_2 ),
        .lopt_1(\^lopt_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_10 \Comp_Carry_Chain[2].MUXCY_I 
       (.\Comp_Carry_Chain[2].carry_sel_reg (\Comp_Carry_Chain[2].carry_sel_reg ),
        .carry_chain_2(carry_chain_2),
        .carry_chain_3(carry_chain_3),
        .lopt(\^lopt_4 ),
        .lopt_1(\^lopt_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_11 \Comp_Carry_Chain[3].MUXCY_I 
       (.\Comp_Carry_Chain[3].carry_sel_reg (\Comp_Carry_Chain[3].carry_sel_reg ),
        .carry_chain_1(carry_chain_1),
        .carry_chain_2(carry_chain_2),
        .lopt(lopt_6),
        .lopt_1(lopt_7),
        .lopt_2(\Comp_Carry_Chain[4].carry_sel_reg ),
        .lopt_3(lopt_8),
        .lopt_4(lopt_9),
        .lopt_5(lopt_10),
        .lopt_6(lopt_11),
        .lopt_7(lopt_12),
        .lopt_8(lopt_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_12 \Comp_Carry_Chain[4].MUXCY_I 
       (.Carry_IN(Carry_IN),
        .Carry_OUT(Carry_OUT),
        .\Comp_Carry_Chain[4].carry_sel_reg (\Comp_Carry_Chain[4].carry_sel_reg ),
        .E(E),
        .Read_Req(Read_Req),
        .Trace_ICache_Hit0(Trace_ICache_Hit0),
        .\cacheline_cnt_reg[1] (\cacheline_cnt_reg[1] ),
        .carry_chain_1(carry_chain_1),
        .icache_miss_hold(icache_miss_hold),
        .lopt(lopt_6),
        .lopt_1(lopt_7),
        .read_stream_valid_reg(read_stream_valid_reg),
        .read_victim_valid_reg(read_victim_valid_reg),
        .valid_Req_XX_reg(valid_Req_XX_reg),
        .valid_addr_strobe_q(valid_addr_strobe_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_13 \Using_Extra_Carry.MUXCY_EXTRA_I 
       (.Carry_IN(Carry_IN),
        .carry_chain_5(carry_chain_5),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(S),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(\Comp_Carry_Chain[1].carry_sel_reg ),
        .lopt_6(\^lopt_4 ),
        .lopt_7(\^lopt_5 ),
        .lopt_8(\Comp_Carry_Chain[2].carry_sel_reg ));
  LUT5 #(
    .INIT(32'h90000090)) 
    carry_sel0
       (.I0(Q[12]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(A[2]),
        .I4(Q[11]),
        .O(\Comp_Carry_Chain[4].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \carry_sel0_inferred__0/i_ 
       (.I0(Q[9]),
        .I1(A[4]),
        .I2(Q[10]),
        .I3(A[3]),
        .I4(A[5]),
        .I5(Q[8]),
        .O(\Comp_Carry_Chain[3].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \carry_sel0_inferred__1/i_ 
       (.I0(Q[6]),
        .I1(A[7]),
        .I2(Q[7]),
        .I3(A[6]),
        .I4(A[8]),
        .I5(Q[5]),
        .O(\Comp_Carry_Chain[2].carry_sel_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \carry_sel0_inferred__2/i_ 
       (.I0(Q[3]),
        .I1(A[10]),
        .I2(Q[4]),
        .I3(A[9]),
        .I4(A[11]),
        .I5(Q[2]),
        .O(\Comp_Carry_Chain[1].carry_sel_reg ));
  LUT4 #(
    .INIT(16'h9009)) 
    \carry_sel0_inferred__3/i_ 
       (.I0(A[12]),
        .I1(Q[1]),
        .I2(A[13]),
        .I3(Q[0]),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exception_registers_gti
   (DI,
    \LOCKSTEP_Out_reg[2944] ,
    \LOCKSTEP_Out_reg[2943] ,
    \LOCKSTEP_Out_reg[2942] ,
    \LOCKSTEP_Out_reg[2941] ,
    \LOCKSTEP_Out_reg[2940] ,
    \LOCKSTEP_Out_reg[2939] ,
    \LOCKSTEP_Out_reg[2938] ,
    \LOCKSTEP_Out_reg[2937] ,
    \LOCKSTEP_Out_reg[2936] ,
    \LOCKSTEP_Out_reg[2935] ,
    \LOCKSTEP_Out_reg[2934] ,
    \LOCKSTEP_Out_reg[2933] ,
    \LOCKSTEP_Out_reg[2932] ,
    \LOCKSTEP_Out_reg[2931] ,
    \LOCKSTEP_Out_reg[2930] ,
    \LOCKSTEP_Out_reg[2929] ,
    \LOCKSTEP_Out_reg[2928] ,
    \LOCKSTEP_Out_reg[2927] ,
    \LOCKSTEP_Out_reg[2926] ,
    \LOCKSTEP_Out_reg[2925] ,
    \LOCKSTEP_Out_reg[2924] ,
    \LOCKSTEP_Out_reg[2923] ,
    \LOCKSTEP_Out_reg[2922] ,
    \LOCKSTEP_Out_reg[2921] ,
    \LOCKSTEP_Out_reg[2920] ,
    \LOCKSTEP_Out_reg[2919] ,
    \LOCKSTEP_Out_reg[2918] ,
    \LOCKSTEP_Out_reg[2917] ,
    \LOCKSTEP_Out_reg[2916] ,
    \LOCKSTEP_Out_reg[2915] ,
    \LOCKSTEP_Out_reg[2914] ,
    \LOCKSTEP_Out_reg[3007] ,
    \data_rd_reg_reg[16] ,
    \wb_exception_kind_i_reg[28] ,
    \mem_pc_i_reg[0] ,
    MEM_WB_Sel_Mem_PC,
    MEM_PipeRun,
    Clk,
    I1_0,
    WB_GPR_Wr_Dbg,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    read_register_MSR_1_reg,
    \wb_MSR_i_reg[24] ,
    wb_exception_i_reg,
    WB_Byte_Access,
    wb_read_msb_doublet_sel_reg,
    Q,
    wb_read_msb_doublet_sel_reg_0,
    wb_read_msb_doublet_sel_reg_1,
    wb_read_msb_doublet_sel_reg_2,
    \wb_read_lsb_sel_reg[1] ,
    \wb_read_lsb_sel_reg[1]_0 ,
    \wb_read_lsb_sel_reg[1]_1 ,
    \wb_read_lsb_sel_reg[1]_2 ,
    \wb_read_lsb_sel_reg[1]_3 ,
    \wb_read_lsb_sel_reg[1]_4 ,
    \wb_read_lsb_sel_reg[1]_5 ,
    \wb_read_lsb_sel_reg[1]_6 ,
    wb_read_msb_doublet_sel_reg_3,
    wb_read_msb_doublet_sel_reg_4,
    wb_read_msb_doublet_sel_reg_5,
    wb_read_msb_doublet_sel_reg_6);
  output DI;
  output \LOCKSTEP_Out_reg[2944] ;
  output \LOCKSTEP_Out_reg[2943] ;
  output \LOCKSTEP_Out_reg[2942] ;
  output \LOCKSTEP_Out_reg[2941] ;
  output \LOCKSTEP_Out_reg[2940] ;
  output \LOCKSTEP_Out_reg[2939] ;
  output \LOCKSTEP_Out_reg[2938] ;
  output \LOCKSTEP_Out_reg[2937] ;
  output \LOCKSTEP_Out_reg[2936] ;
  output \LOCKSTEP_Out_reg[2935] ;
  output \LOCKSTEP_Out_reg[2934] ;
  output \LOCKSTEP_Out_reg[2933] ;
  output \LOCKSTEP_Out_reg[2932] ;
  output \LOCKSTEP_Out_reg[2931] ;
  output \LOCKSTEP_Out_reg[2930] ;
  output \LOCKSTEP_Out_reg[2929] ;
  output \LOCKSTEP_Out_reg[2928] ;
  output \LOCKSTEP_Out_reg[2927] ;
  output \LOCKSTEP_Out_reg[2926] ;
  output \LOCKSTEP_Out_reg[2925] ;
  output \LOCKSTEP_Out_reg[2924] ;
  output \LOCKSTEP_Out_reg[2923] ;
  output \LOCKSTEP_Out_reg[2922] ;
  output \LOCKSTEP_Out_reg[2921] ;
  output \LOCKSTEP_Out_reg[2920] ;
  output \LOCKSTEP_Out_reg[2919] ;
  output \LOCKSTEP_Out_reg[2918] ;
  output \LOCKSTEP_Out_reg[2917] ;
  output \LOCKSTEP_Out_reg[2916] ;
  output \LOCKSTEP_Out_reg[2915] ;
  output [16:0]\LOCKSTEP_Out_reg[2914] ;
  output [15:0]\LOCKSTEP_Out_reg[3007] ;
  output [15:0]\data_rd_reg_reg[16] ;
  input [0:0]\wb_exception_kind_i_reg[28] ;
  input [31:0]\mem_pc_i_reg[0] ;
  input MEM_WB_Sel_Mem_PC;
  input MEM_PipeRun;
  input Clk;
  input I1_0;
  input WB_GPR_Wr_Dbg;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input read_register_MSR_1_reg;
  input [4:0]\wb_MSR_i_reg[24] ;
  input wb_exception_i_reg;
  input WB_Byte_Access;
  input wb_read_msb_doublet_sel_reg;
  input [15:0]Q;
  input wb_read_msb_doublet_sel_reg_0;
  input wb_read_msb_doublet_sel_reg_1;
  input wb_read_msb_doublet_sel_reg_2;
  input \wb_read_lsb_sel_reg[1] ;
  input \wb_read_lsb_sel_reg[1]_0 ;
  input \wb_read_lsb_sel_reg[1]_1 ;
  input \wb_read_lsb_sel_reg[1]_2 ;
  input \wb_read_lsb_sel_reg[1]_3 ;
  input \wb_read_lsb_sel_reg[1]_4 ;
  input \wb_read_lsb_sel_reg[1]_5 ;
  input \wb_read_lsb_sel_reg[1]_6 ;
  input wb_read_msb_doublet_sel_reg_3;
  input wb_read_msb_doublet_sel_reg_4;
  input wb_read_msb_doublet_sel_reg_5;
  input wb_read_msb_doublet_sel_reg_6;

  wire Clk;
  wire DI;
  wire I1_0;
  wire [16:0]\LOCKSTEP_Out_reg[2914] ;
  wire \LOCKSTEP_Out_reg[2915] ;
  wire \LOCKSTEP_Out_reg[2916] ;
  wire \LOCKSTEP_Out_reg[2917] ;
  wire \LOCKSTEP_Out_reg[2918] ;
  wire \LOCKSTEP_Out_reg[2919] ;
  wire \LOCKSTEP_Out_reg[2920] ;
  wire \LOCKSTEP_Out_reg[2921] ;
  wire \LOCKSTEP_Out_reg[2922] ;
  wire \LOCKSTEP_Out_reg[2923] ;
  wire \LOCKSTEP_Out_reg[2924] ;
  wire \LOCKSTEP_Out_reg[2925] ;
  wire \LOCKSTEP_Out_reg[2926] ;
  wire \LOCKSTEP_Out_reg[2927] ;
  wire \LOCKSTEP_Out_reg[2928] ;
  wire \LOCKSTEP_Out_reg[2929] ;
  wire \LOCKSTEP_Out_reg[2930] ;
  wire \LOCKSTEP_Out_reg[2931] ;
  wire \LOCKSTEP_Out_reg[2932] ;
  wire \LOCKSTEP_Out_reg[2933] ;
  wire \LOCKSTEP_Out_reg[2934] ;
  wire \LOCKSTEP_Out_reg[2935] ;
  wire \LOCKSTEP_Out_reg[2936] ;
  wire \LOCKSTEP_Out_reg[2937] ;
  wire \LOCKSTEP_Out_reg[2938] ;
  wire \LOCKSTEP_Out_reg[2939] ;
  wire \LOCKSTEP_Out_reg[2940] ;
  wire \LOCKSTEP_Out_reg[2941] ;
  wire \LOCKSTEP_Out_reg[2942] ;
  wire \LOCKSTEP_Out_reg[2943] ;
  wire \LOCKSTEP_Out_reg[2944] ;
  wire [15:0]\LOCKSTEP_Out_reg[3007] ;
  wire MEM_PipeRun;
  wire MEM_WB_Sel_Mem_PC;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire [15:0]Q;
  wire WB_Byte_Access;
  wire WB_GPR_Wr_Dbg;
  wire addr_AddSub_0;
  wire addr_AddSub_1;
  wire addr_AddSub_10;
  wire addr_AddSub_11;
  wire addr_AddSub_12;
  wire addr_AddSub_13;
  wire addr_AddSub_14;
  wire addr_AddSub_15;
  wire addr_AddSub_16;
  wire addr_AddSub_17;
  wire addr_AddSub_18;
  wire addr_AddSub_19;
  wire addr_AddSub_2;
  wire addr_AddSub_20;
  wire addr_AddSub_21;
  wire addr_AddSub_22;
  wire addr_AddSub_23;
  wire addr_AddSub_24;
  wire addr_AddSub_25;
  wire addr_AddSub_26;
  wire addr_AddSub_27;
  wire addr_AddSub_28;
  wire addr_AddSub_29;
  wire addr_AddSub_3;
  wire addr_AddSub_30;
  wire addr_AddSub_31;
  wire addr_AddSub_4;
  wire addr_AddSub_5;
  wire addr_AddSub_6;
  wire addr_AddSub_7;
  wire addr_AddSub_8;
  wire addr_AddSub_9;
  wire carry_0;
  wire carry_1;
  wire carry_10;
  wire carry_11;
  wire carry_12;
  wire carry_13;
  wire carry_14;
  wire carry_15;
  wire carry_16;
  wire carry_17;
  wire carry_18;
  wire carry_19;
  wire carry_2;
  wire carry_20;
  wire carry_21;
  wire carry_22;
  wire carry_23;
  wire carry_24;
  wire carry_25;
  wire carry_26;
  wire carry_27;
  wire carry_28;
  wire carry_29;
  wire carry_3;
  wire carry_30;
  wire carry_31;
  wire carry_4;
  wire carry_5;
  wire carry_6;
  wire carry_7;
  wire carry_8;
  wire carry_9;
  wire [15:0]\data_rd_reg_reg[16] ;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_20;
  wire lopt_21;
  wire lopt_22;
  wire lopt_23;
  wire lopt_24;
  wire lopt_25;
  wire lopt_26;
  wire lopt_27;
  wire lopt_28;
  wire lopt_29;
  wire lopt_3;
  wire lopt_30;
  wire lopt_31;
  wire lopt_32;
  wire lopt_33;
  wire lopt_34;
  wire lopt_35;
  wire lopt_36;
  wire lopt_37;
  wire lopt_38;
  wire lopt_39;
  wire lopt_4;
  wire lopt_40;
  wire lopt_41;
  wire lopt_42;
  wire lopt_43;
  wire lopt_44;
  wire lopt_45;
  wire lopt_46;
  wire lopt_47;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [31:0]\mem_pc_i_reg[0] ;
  wire read_register_MSR_1_reg;
  wire [4:0]\wb_MSR_i_reg[24] ;
  wire wb_PC_II_0;
  wire wb_PC_II_1;
  wire wb_PC_II_10;
  wire wb_PC_II_11;
  wire wb_PC_II_12;
  wire wb_PC_II_13;
  wire wb_PC_II_14;
  wire wb_PC_II_15;
  wire wb_PC_II_16;
  wire wb_PC_II_17;
  wire wb_PC_II_18;
  wire wb_PC_II_19;
  wire wb_PC_II_2;
  wire wb_PC_II_20;
  wire wb_PC_II_21;
  wire wb_PC_II_22;
  wire wb_PC_II_23;
  wire wb_PC_II_24;
  wire wb_PC_II_25;
  wire wb_PC_II_26;
  wire wb_PC_II_27;
  wire wb_PC_II_28;
  wire wb_PC_II_29;
  wire wb_PC_II_3;
  wire wb_PC_II_30;
  wire wb_PC_II_31;
  wire wb_PC_II_4;
  wire wb_PC_II_5;
  wire wb_PC_II_6;
  wire wb_PC_II_7;
  wire wb_PC_II_8;
  wire wb_PC_II_9;
  wire wb_exception_i_reg;
  wire [0:0]\wb_exception_kind_i_reg[28] ;
  wire \wb_read_lsb_sel_reg[1] ;
  wire \wb_read_lsb_sel_reg[1]_0 ;
  wire \wb_read_lsb_sel_reg[1]_1 ;
  wire \wb_read_lsb_sel_reg[1]_2 ;
  wire \wb_read_lsb_sel_reg[1]_3 ;
  wire \wb_read_lsb_sel_reg[1]_4 ;
  wire \wb_read_lsb_sel_reg[1]_5 ;
  wire \wb_read_lsb_sel_reg[1]_6 ;
  wire wb_read_msb_doublet_sel_reg;
  wire wb_read_msb_doublet_sel_reg_0;
  wire wb_read_msb_doublet_sel_reg_1;
  wire wb_read_msb_doublet_sel_reg_2;
  wire wb_read_msb_doublet_sel_reg_3;
  wire wb_read_msb_doublet_sel_reg_4;
  wire wb_read_msb_doublet_sel_reg_5;
  wire wb_read_msb_doublet_sel_reg_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_509 CarryIn_MUXCY
       (.CI(carry_0),
        .lopt(lopt),
        .lopt_1(DI),
        .lopt_10(lopt_4),
        .lopt_11(lopt_5),
        .lopt_2(addr_AddSub_0),
        .lopt_3(lopt_1),
        .lopt_4(\LOCKSTEP_Out_reg[2944] ),
        .lopt_5(addr_AddSub_1),
        .lopt_6(lopt_2),
        .lopt_7(\LOCKSTEP_Out_reg[2943] ),
        .lopt_8(addr_AddSub_2),
        .lopt_9(lopt_3),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5 \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2914] [16]),
        .addr_AddSub_31(addr_AddSub_31),
        .\mem_pc_i_reg[0] (\mem_pc_i_reg[0] [31]),
        .wb_PC_II_31(wb_PC_II_31),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_510 \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I 
       (.LO(carry_31),
        .\LOCKSTEP_Out_reg[3007] (\LOCKSTEP_Out_reg[3007] [15]),
        .addr_AddSub_31(addr_AddSub_31));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2914] (\LOCKSTEP_Out_reg[2914] [16]),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_31(wb_PC_II_31));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_511 \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_21),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2924] ),
        .\mem_pc_i_reg[10] (\mem_pc_i_reg[0] [21]),
        .wb_PC_II_21(wb_PC_II_21),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_512 \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I 
       (.LO(carry_22),
        .\LOCKSTEP_Out_reg[3017] (\LOCKSTEP_Out_reg[3007] [5]),
        .S(addr_AddSub_21),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2924] ),
        .\Using_FPGA.Native_0 (carry_21),
        .lopt(lopt_31),
        .lopt_1(lopt_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_513 \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2924] (\LOCKSTEP_Out_reg[2924] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_21(wb_PC_II_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_514 \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_20),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2925] ),
        .\mem_pc_i_reg[11] (\mem_pc_i_reg[0] [20]),
        .wb_PC_II_20(wb_PC_II_20),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_515 \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I 
       (.LO(carry_21),
        .\LOCKSTEP_Out_reg[3018] (\LOCKSTEP_Out_reg[3007] [4]),
        .S(addr_AddSub_20),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2925] ),
        .\Using_FPGA.Native_0 (carry_20),
        .lopt(lopt_30),
        .lopt_1(lopt_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_516 \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2925] (\LOCKSTEP_Out_reg[2925] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_20(wb_PC_II_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_517 \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_19),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2926] ),
        .\mem_pc_i_reg[12] (\mem_pc_i_reg[0] [19]),
        .wb_PC_II_19(wb_PC_II_19),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_518 \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I 
       (.LO(carry_20),
        .\LOCKSTEP_Out_reg[3019] (\LOCKSTEP_Out_reg[3007] [3]),
        .S(addr_AddSub_19),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2926] ),
        .\Using_FPGA.Native_0 (carry_19),
        .lopt(lopt_30),
        .lopt_1(\LOCKSTEP_Out_reg[2925] ),
        .lopt_10(lopt_34),
        .lopt_11(lopt_35),
        .lopt_2(addr_AddSub_20),
        .lopt_3(lopt_31),
        .lopt_4(\LOCKSTEP_Out_reg[2924] ),
        .lopt_5(addr_AddSub_21),
        .lopt_6(lopt_32),
        .lopt_7(\LOCKSTEP_Out_reg[2923] ),
        .lopt_8(addr_AddSub_22),
        .lopt_9(lopt_33));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_519 \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2926] (\LOCKSTEP_Out_reg[2926] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_19(wb_PC_II_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_520 \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_18),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2927] ),
        .\mem_pc_i_reg[13] (\mem_pc_i_reg[0] [18]),
        .wb_PC_II_18(wb_PC_II_18),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_521 \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I 
       (.LO(carry_19),
        .\LOCKSTEP_Out_reg[3020] (\LOCKSTEP_Out_reg[3007] [2]),
        .S(addr_AddSub_18),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2927] ),
        .\Using_FPGA.Native_0 (carry_18),
        .lopt(lopt_26),
        .lopt_1(lopt_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_522 \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2927] (\LOCKSTEP_Out_reg[2927] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_18(wb_PC_II_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_523 \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_17),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2928] ),
        .\mem_pc_i_reg[14] (\mem_pc_i_reg[0] [17]),
        .wb_PC_II_17(wb_PC_II_17),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_524 \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I 
       (.LO(carry_18),
        .\LOCKSTEP_Out_reg[3021] (\LOCKSTEP_Out_reg[3007] [1]),
        .S(addr_AddSub_17),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2928] ),
        .\Using_FPGA.Native_0 (carry_17),
        .lopt(lopt_25),
        .lopt_1(lopt_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_525 \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2928] (\LOCKSTEP_Out_reg[2928] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_17(wb_PC_II_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_526 \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_16),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2929] ),
        .\mem_pc_i_reg[15] (\mem_pc_i_reg[0] [16]),
        .wb_PC_II_16(wb_PC_II_16),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_527 \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I 
       (.LO(carry_17),
        .\LOCKSTEP_Out_reg[3022] (\LOCKSTEP_Out_reg[3007] [0]),
        .S(addr_AddSub_16),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2929] ),
        .\Using_FPGA.Native_0 (carry_16),
        .lopt(lopt_24),
        .lopt_1(lopt_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_528 \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2929] (\LOCKSTEP_Out_reg[2929] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_16(wb_PC_II_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_529 \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2930] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_15),
        .\mem_pc_i_reg[16] (\mem_pc_i_reg[0] [15]),
        .wb_PC_II_15(wb_PC_II_15),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_530 \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2930] ),
        .LO(carry_16),
        .\LOCKSTEP_Out_reg[3023] (\LOCKSTEP_Out_reg[2914] [15]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[15]),
        .S(addr_AddSub_15),
        .\Using_FPGA.Native (carry_15),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[16] (\data_rd_reg_reg[16] [15]),
        .lopt(lopt_24),
        .lopt_1(\LOCKSTEP_Out_reg[2929] ),
        .lopt_10(lopt_28),
        .lopt_11(lopt_29),
        .lopt_2(addr_AddSub_16),
        .lopt_3(lopt_25),
        .lopt_4(\LOCKSTEP_Out_reg[2928] ),
        .lopt_5(addr_AddSub_17),
        .lopt_6(lopt_26),
        .lopt_7(\LOCKSTEP_Out_reg[2927] ),
        .lopt_8(addr_AddSub_18),
        .lopt_9(lopt_27),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_531 \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2930] (\LOCKSTEP_Out_reg[2930] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_15(wb_PC_II_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_532 \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2931] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_14),
        .\mem_pc_i_reg[17] (\mem_pc_i_reg[0] [14]),
        .wb_PC_II_14(wb_PC_II_14),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_533 \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2931] ),
        .LO(carry_15),
        .\LOCKSTEP_Out_reg[3024] (\LOCKSTEP_Out_reg[2914] [14]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[14]),
        .S(addr_AddSub_14),
        .\Using_FPGA.Native (carry_14),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[17] (\data_rd_reg_reg[16] [14]),
        .lopt(lopt_20),
        .lopt_1(lopt_23),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_534 \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2931] (\LOCKSTEP_Out_reg[2931] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_14(wb_PC_II_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_535 \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2932] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_13),
        .\mem_pc_i_reg[18] (\mem_pc_i_reg[0] [13]),
        .wb_PC_II_13(wb_PC_II_13),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_536 \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2932] ),
        .LO(carry_14),
        .\LOCKSTEP_Out_reg[3025] (\LOCKSTEP_Out_reg[2914] [13]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[13]),
        .S(addr_AddSub_13),
        .\Using_FPGA.Native (carry_13),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[18] (\data_rd_reg_reg[16] [13]),
        .lopt(lopt_19),
        .lopt_1(lopt_22),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_537 \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2932] (\LOCKSTEP_Out_reg[2932] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_13(wb_PC_II_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_538 \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2933] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_12),
        .\mem_pc_i_reg[19] (\mem_pc_i_reg[0] [12]),
        .wb_PC_II_12(wb_PC_II_12),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_539 \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2933] ),
        .LO(carry_13),
        .\LOCKSTEP_Out_reg[3026] (\LOCKSTEP_Out_reg[2914] [12]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[12]),
        .S(addr_AddSub_12),
        .\Using_FPGA.Native (carry_12),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[19] (\data_rd_reg_reg[16] [12]),
        .lopt(lopt_18),
        .lopt_1(lopt_21),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_540 \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2933] (\LOCKSTEP_Out_reg[2933] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_12(wb_PC_II_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_541 \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_30),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2915] ),
        .\mem_pc_i_reg[1] (\mem_pc_i_reg[0] [30]),
        .wb_PC_II_30(wb_PC_II_30),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_542 \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I 
       (.LO(carry_31),
        .\LOCKSTEP_Out_reg[3008] (\LOCKSTEP_Out_reg[3007] [14]),
        .S(addr_AddSub_30),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2915] ),
        .\Using_FPGA.Native_0 (carry_30),
        .lopt(lopt_44),
        .lopt_1(lopt_47));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_543 \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2915] (\LOCKSTEP_Out_reg[2915] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_30(wb_PC_II_30));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_544 \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2934] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_11),
        .\mem_pc_i_reg[20] (\mem_pc_i_reg[0] [11]),
        .wb_PC_II_11(wb_PC_II_11),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_545 \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2934] ),
        .LO(carry_12),
        .\LOCKSTEP_Out_reg[3027] (\LOCKSTEP_Out_reg[2914] [11]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[11]),
        .S(addr_AddSub_11),
        .\Using_FPGA.Native (carry_11),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[20] (\data_rd_reg_reg[16] [11]),
        .lopt(lopt_18),
        .lopt_1(\LOCKSTEP_Out_reg[2933] ),
        .lopt_10(lopt_22),
        .lopt_11(lopt_23),
        .lopt_2(addr_AddSub_12),
        .lopt_3(lopt_19),
        .lopt_4(\LOCKSTEP_Out_reg[2932] ),
        .lopt_5(addr_AddSub_13),
        .lopt_6(lopt_20),
        .lopt_7(\LOCKSTEP_Out_reg[2931] ),
        .lopt_8(addr_AddSub_14),
        .lopt_9(lopt_21),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_546 \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2934] (\LOCKSTEP_Out_reg[2934] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_11(wb_PC_II_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_547 \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2935] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_10),
        .\mem_pc_i_reg[21] (\mem_pc_i_reg[0] [10]),
        .wb_PC_II_10(wb_PC_II_10),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_548 \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2935] ),
        .LO(carry_11),
        .\LOCKSTEP_Out_reg[3028] (\LOCKSTEP_Out_reg[2914] [10]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[10]),
        .S(addr_AddSub_10),
        .\Using_FPGA.Native (carry_10),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[21] (\data_rd_reg_reg[16] [10]),
        .lopt(lopt_14),
        .lopt_1(lopt_17),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_549 \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2935] (\LOCKSTEP_Out_reg[2935] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_10(wb_PC_II_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_550 \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2936] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_9),
        .\mem_pc_i_reg[22] (\mem_pc_i_reg[0] [9]),
        .wb_PC_II_9(wb_PC_II_9),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_551 \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2936] ),
        .LO(carry_10),
        .\LOCKSTEP_Out_reg[3029] (\LOCKSTEP_Out_reg[2914] [9]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[9]),
        .S(addr_AddSub_9),
        .\Using_FPGA.Native (carry_9),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[22] (\data_rd_reg_reg[16] [9]),
        .lopt(lopt_13),
        .lopt_1(lopt_16),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_552 \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2936] (\LOCKSTEP_Out_reg[2936] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_9(wb_PC_II_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_553 \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2937] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_8),
        .\mem_pc_i_reg[23] (\mem_pc_i_reg[0] [8]),
        .wb_PC_II_8(wb_PC_II_8),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_554 \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2937] ),
        .LO(carry_9),
        .\LOCKSTEP_Out_reg[3030] (\LOCKSTEP_Out_reg[2914] [8]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[8]),
        .S(addr_AddSub_8),
        .\Using_FPGA.Native (carry_8),
        .WB_Byte_Access(WB_Byte_Access),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[23] (\data_rd_reg_reg[16] [8]),
        .lopt(lopt_12),
        .lopt_1(lopt_15),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .wb_read_msb_doublet_sel_reg(wb_read_msb_doublet_sel_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_555 \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2937] (\LOCKSTEP_Out_reg[2937] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_8(wb_PC_II_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_556 \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2938] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_7),
        .\mem_pc_i_reg[24] (\mem_pc_i_reg[0] [7]),
        .wb_PC_II_7(wb_PC_II_7),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_557 \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2938] ),
        .LO(carry_8),
        .\LOCKSTEP_Out_reg[3031] (\LOCKSTEP_Out_reg[2914] [7]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[7]),
        .S(addr_AddSub_7),
        .\Using_FPGA.Native (carry_7),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[24] (\data_rd_reg_reg[16] [7]),
        .lopt(lopt_12),
        .lopt_1(\LOCKSTEP_Out_reg[2937] ),
        .lopt_10(lopt_16),
        .lopt_11(lopt_17),
        .lopt_2(addr_AddSub_8),
        .lopt_3(lopt_13),
        .lopt_4(\LOCKSTEP_Out_reg[2936] ),
        .lopt_5(addr_AddSub_9),
        .lopt_6(lopt_14),
        .lopt_7(\LOCKSTEP_Out_reg[2935] ),
        .lopt_8(addr_AddSub_10),
        .lopt_9(lopt_15),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[24] (\wb_MSR_i_reg[24] [4]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_558 \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2938] (\LOCKSTEP_Out_reg[2938] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_7(wb_PC_II_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_559 \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2939] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_6),
        .\mem_pc_i_reg[25] (\mem_pc_i_reg[0] [6]),
        .wb_PC_II_6(wb_PC_II_6),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_560 \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2939] ),
        .LO(carry_7),
        .\LOCKSTEP_Out_reg[3032] (\LOCKSTEP_Out_reg[2914] [6]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[6]),
        .S(addr_AddSub_6),
        .\Using_FPGA.Native (carry_6),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[25] (\data_rd_reg_reg[16] [6]),
        .lopt(lopt_8),
        .lopt_1(lopt_11),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_561 \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2939] (\LOCKSTEP_Out_reg[2939] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_6(wb_PC_II_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_562 \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2940] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_5),
        .\mem_pc_i_reg[26] (\mem_pc_i_reg[0] [5]),
        .wb_PC_II_5(wb_PC_II_5),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_563 \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2940] ),
        .LO(carry_6),
        .\LOCKSTEP_Out_reg[3033] (\LOCKSTEP_Out_reg[2914] [5]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[5]),
        .S(addr_AddSub_5),
        .\Using_FPGA.Native (carry_5),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[26] (\data_rd_reg_reg[16] [5]),
        .lopt(lopt_7),
        .lopt_1(lopt_10),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[26] (\wb_MSR_i_reg[24] [3]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_564 \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2940] (\LOCKSTEP_Out_reg[2940] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_5(wb_PC_II_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_565 \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2941] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_4),
        .\mem_pc_i_reg[27] (\mem_pc_i_reg[0] [4]),
        .wb_PC_II_4(wb_PC_II_4),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_566 \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2941] ),
        .LO(carry_5),
        .\LOCKSTEP_Out_reg[3034] (\LOCKSTEP_Out_reg[2914] [4]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[4]),
        .S(addr_AddSub_4),
        .\Using_FPGA.Native (carry_4),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[27] (\data_rd_reg_reg[16] [4]),
        .lopt(lopt_6),
        .lopt_1(lopt_9),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_567 \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2941] (\LOCKSTEP_Out_reg[2941] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_4(wb_PC_II_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_568 \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2942] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_3),
        .\mem_pc_i_reg[28] (\mem_pc_i_reg[0] [3]),
        .wb_PC_II_3(wb_PC_II_3),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_569 \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2942] ),
        .LO(carry_4),
        .\LOCKSTEP_Out_reg[3035] (\LOCKSTEP_Out_reg[2914] [3]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[3]),
        .S(addr_AddSub_3),
        .\Using_FPGA.Native (carry_3),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[28] (\data_rd_reg_reg[16] [3]),
        .lopt(lopt_6),
        .lopt_1(\LOCKSTEP_Out_reg[2941] ),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_2(addr_AddSub_4),
        .lopt_3(lopt_7),
        .lopt_4(\LOCKSTEP_Out_reg[2940] ),
        .lopt_5(addr_AddSub_5),
        .lopt_6(lopt_8),
        .lopt_7(\LOCKSTEP_Out_reg[2939] ),
        .lopt_8(addr_AddSub_6),
        .lopt_9(lopt_9),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[28] (\wb_MSR_i_reg[24] [2]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_570 \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2942] (\LOCKSTEP_Out_reg[2942] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_3(wb_PC_II_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_571 \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2943] ),
        .I1_0(I1_0),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_2),
        .\mem_pc_i_reg[29] (\mem_pc_i_reg[0] [2]),
        .wb_PC_II_2(wb_PC_II_2),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_572 \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2943] ),
        .LO(carry_3),
        .\LOCKSTEP_Out_reg[3036] (\LOCKSTEP_Out_reg[2914] [2]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[2]),
        .S(addr_AddSub_2),
        .\Using_FPGA.Native (carry_2),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[29] (\data_rd_reg_reg[16] [2]),
        .lopt(lopt_2),
        .lopt_1(lopt_5),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[29] (\wb_MSR_i_reg[24] [1]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_573 \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2943] (\LOCKSTEP_Out_reg[2943] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_2(wb_PC_II_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_574 \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_29),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2916] ),
        .\mem_pc_i_reg[2] (\mem_pc_i_reg[0] [29]),
        .wb_PC_II_29(wb_PC_II_29),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_575 \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I 
       (.LO(carry_30),
        .\LOCKSTEP_Out_reg[3009] (\LOCKSTEP_Out_reg[3007] [13]),
        .S(addr_AddSub_29),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2916] ),
        .\Using_FPGA.Native_0 (carry_29),
        .lopt(lopt_43),
        .lopt_1(lopt_46));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_576 \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2916] (\LOCKSTEP_Out_reg[2916] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_29(wb_PC_II_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_577 \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB 
       (.DI(\LOCKSTEP_Out_reg[2944] ),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_1),
        .\mem_pc_i_reg[30] (\mem_pc_i_reg[0] [1]),
        .wb_PC_II_1(wb_PC_II_1),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_578 \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I 
       (.DI(\LOCKSTEP_Out_reg[2944] ),
        .LO(carry_2),
        .\LOCKSTEP_Out_reg[3037] (\LOCKSTEP_Out_reg[2914] [1]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[1]),
        .S(addr_AddSub_1),
        .\Using_FPGA.Native (carry_1),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[30] (\data_rd_reg_reg[16] [1]),
        .lopt(lopt_1),
        .lopt_1(lopt_4),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .\wb_MSR_i_reg[30] (\wb_MSR_i_reg[24] [0]),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_579 \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2944] (\LOCKSTEP_Out_reg[2944] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_1(wb_PC_II_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_580 \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB 
       (.DI(DI),
        .MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_0),
        .\mem_pc_i_reg[31] (\mem_pc_i_reg[0] [0]),
        .wb_PC_II_0(wb_PC_II_0),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_581 \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I 
       (.CI(carry_0),
        .DI(DI),
        .LO(carry_1),
        .\LOCKSTEP_Out_reg[3038] (\LOCKSTEP_Out_reg[2914] [0]),
        .\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg (\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(Q[0]),
        .S(addr_AddSub_0),
        .WB_GPR_Wr_Dbg(WB_GPR_Wr_Dbg),
        .\data_rd_reg_reg[31] (\data_rd_reg_reg[16] [0]),
        .lopt(lopt),
        .lopt_1(lopt_3),
        .read_register_MSR_1_reg(read_register_MSR_1_reg),
        .wb_exception_i_reg(wb_exception_i_reg),
        .\wb_read_lsb_sel_reg[1] (\wb_read_lsb_sel_reg[1]_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_582 \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE 
       (.Clk(Clk),
        .DI(DI),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_0(wb_PC_II_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_583 \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_28),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2917] ),
        .\mem_pc_i_reg[3] (\mem_pc_i_reg[0] [28]),
        .wb_PC_II_28(wb_PC_II_28),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_584 \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I 
       (.LO(carry_29),
        .\LOCKSTEP_Out_reg[3010] (\LOCKSTEP_Out_reg[3007] [12]),
        .S(addr_AddSub_28),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2917] ),
        .\Using_FPGA.Native_0 (carry_28),
        .lopt(lopt_42),
        .lopt_1(lopt_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_585 \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2917] (\LOCKSTEP_Out_reg[2917] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_28(wb_PC_II_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_586 \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_27),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2918] ),
        .\mem_pc_i_reg[4] (\mem_pc_i_reg[0] [27]),
        .wb_PC_II_27(wb_PC_II_27),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_587 \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I 
       (.LO(carry_28),
        .\LOCKSTEP_Out_reg[3011] (\LOCKSTEP_Out_reg[3007] [11]),
        .S(addr_AddSub_27),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2918] ),
        .\Using_FPGA.Native_0 (carry_27),
        .lopt(lopt_42),
        .lopt_1(\LOCKSTEP_Out_reg[2917] ),
        .lopt_10(lopt_46),
        .lopt_11(lopt_47),
        .lopt_2(addr_AddSub_28),
        .lopt_3(lopt_43),
        .lopt_4(\LOCKSTEP_Out_reg[2916] ),
        .lopt_5(addr_AddSub_29),
        .lopt_6(lopt_44),
        .lopt_7(\LOCKSTEP_Out_reg[2915] ),
        .lopt_8(addr_AddSub_30),
        .lopt_9(lopt_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_588 \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2918] (\LOCKSTEP_Out_reg[2918] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_27(wb_PC_II_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_589 \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_26),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2919] ),
        .\mem_pc_i_reg[5] (\mem_pc_i_reg[0] [26]),
        .wb_PC_II_26(wb_PC_II_26),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_590 \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I 
       (.LO(carry_27),
        .\LOCKSTEP_Out_reg[3012] (\LOCKSTEP_Out_reg[3007] [10]),
        .S(addr_AddSub_26),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2919] ),
        .\Using_FPGA.Native_0 (carry_26),
        .lopt(lopt_38),
        .lopt_1(lopt_41));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_591 \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2919] (\LOCKSTEP_Out_reg[2919] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_26(wb_PC_II_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_592 \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_25),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2920] ),
        .\mem_pc_i_reg[6] (\mem_pc_i_reg[0] [25]),
        .wb_PC_II_25(wb_PC_II_25),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_593 \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I 
       (.LO(carry_26),
        .\LOCKSTEP_Out_reg[3013] (\LOCKSTEP_Out_reg[3007] [9]),
        .S(addr_AddSub_25),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2920] ),
        .\Using_FPGA.Native_0 (carry_25),
        .lopt(lopt_37),
        .lopt_1(lopt_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_594 \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2920] (\LOCKSTEP_Out_reg[2920] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_25(wb_PC_II_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_595 \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_24),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2921] ),
        .\mem_pc_i_reg[7] (\mem_pc_i_reg[0] [24]),
        .wb_PC_II_24(wb_PC_II_24),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_596 \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I 
       (.LO(carry_25),
        .\LOCKSTEP_Out_reg[3014] (\LOCKSTEP_Out_reg[3007] [8]),
        .S(addr_AddSub_24),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2921] ),
        .\Using_FPGA.Native_0 (carry_24),
        .lopt(lopt_36),
        .lopt_1(lopt_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_597 \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2921] (\LOCKSTEP_Out_reg[2921] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_24(wb_PC_II_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_598 \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_23),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2922] ),
        .\mem_pc_i_reg[8] (\mem_pc_i_reg[0] [23]),
        .wb_PC_II_23(wb_PC_II_23),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_599 \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I 
       (.LO(carry_24),
        .\LOCKSTEP_Out_reg[3015] (\LOCKSTEP_Out_reg[3007] [7]),
        .S(addr_AddSub_23),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2922] ),
        .\Using_FPGA.Native_0 (carry_23),
        .lopt(lopt_36),
        .lopt_1(\LOCKSTEP_Out_reg[2921] ),
        .lopt_10(lopt_40),
        .lopt_11(lopt_41),
        .lopt_2(addr_AddSub_24),
        .lopt_3(lopt_37),
        .lopt_4(\LOCKSTEP_Out_reg[2920] ),
        .lopt_5(addr_AddSub_25),
        .lopt_6(lopt_38),
        .lopt_7(\LOCKSTEP_Out_reg[2919] ),
        .lopt_8(addr_AddSub_26),
        .lopt_9(lopt_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_600 \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2922] (\LOCKSTEP_Out_reg[2922] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_23(wb_PC_II_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_LUT6_2__parameterized5_601 \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB 
       (.MEM_WB_Sel_Mem_PC(MEM_WB_Sel_Mem_PC),
        .S(addr_AddSub_22),
        .\Using_FPGA.Native_0 (\LOCKSTEP_Out_reg[2923] ),
        .\mem_pc_i_reg[9] (\mem_pc_i_reg[0] [22]),
        .wb_PC_II_22(wb_PC_II_22),
        .\wb_exception_kind_i_reg[28] (\wb_exception_kind_i_reg[28] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_XORCY_602 \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I 
       (.CI(carry_22),
        .LO(carry_23),
        .\LOCKSTEP_Out_reg[3016] (\LOCKSTEP_Out_reg[3007] [6]),
        .S(addr_AddSub_22),
        .\Using_FPGA.Native (\LOCKSTEP_Out_reg[2923] ),
        .lopt(lopt_32),
        .lopt_1(lopt_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDE_603 \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE 
       (.Clk(Clk),
        .\LOCKSTEP_Out_reg[2923] (\LOCKSTEP_Out_reg[2923] ),
        .MEM_PipeRun(MEM_PipeRun),
        .wb_PC_II_22(wb_PC_II_22));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_instr_mux
   (ib_data,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    \Using_FPGA.Native_3 ,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    \Using_FPGA.Native_13 ,
    \Using_FPGA.Native_14 ,
    \Using_FPGA.Native_15 ,
    \Using_FPGA.Native_16 ,
    \Using_FPGA.Native_17 ,
    LOCKSTEP_Master_Out,
    \Use_XX_Accesses.xx_data_reg[0] ,
    DATA_OUTA,
    A__0,
    IReady,
    Instr);
  output [0:31]ib_data;
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output \Using_FPGA.Native_3 ;
  output \Using_FPGA.Native_4 ;
  output \Using_FPGA.Native_5 ;
  output \Using_FPGA.Native_6 ;
  output \Using_FPGA.Native_7 ;
  output \Using_FPGA.Native_8 ;
  output \Using_FPGA.Native_9 ;
  output \Using_FPGA.Native_10 ;
  output \Using_FPGA.Native_11 ;
  output \Using_FPGA.Native_12 ;
  output \Using_FPGA.Native_13 ;
  output \Using_FPGA.Native_14 ;
  output \Using_FPGA.Native_15 ;
  output \Using_FPGA.Native_16 ;
  output \Using_FPGA.Native_17 ;
  input [32:0]LOCKSTEP_Master_Out;
  input [31:0]\Use_XX_Accesses.xx_data_reg[0] ;
  input [0:31]DATA_OUTA;
  input A__0;
  input IReady;
  input [0:31]Instr;

  wire A__0;
  wire [0:31]DATA_OUTA;
  wire [31:11]IB_data10_out;
  wire [31:11]IB_data11_out;
  wire [28:28]IB_data2;
  wire IReady;
  wire [0:31]Instr;
  wire [32:0]LOCKSTEP_Master_Out;
  wire [31:0]\Use_XX_Accesses.xx_data_reg[0] ;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire \Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_14 ;
  wire \Using_FPGA.Native_15 ;
  wire \Using_FPGA.Native_16 ;
  wire \Using_FPGA.Native_17 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire [0:31]ib_data;

  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [0]),
        .I1(DATA_OUTA[31]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[31]),
        .O(\Using_FPGA.Native ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__0 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [1]),
        .I1(DATA_OUTA[30]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[30]),
        .O(\Using_FPGA.Native_0 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__1 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [2]),
        .I1(DATA_OUTA[29]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[29]),
        .O(\Using_FPGA.Native_1 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__10 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [21]),
        .I1(DATA_OUTA[10]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[10]),
        .O(\Using_FPGA.Native_10 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__11 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [22]),
        .I1(DATA_OUTA[9]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[9]),
        .O(\Using_FPGA.Native_11 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__12 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [23]),
        .I1(DATA_OUTA[8]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[8]),
        .O(\Using_FPGA.Native_12 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__13 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [24]),
        .I1(DATA_OUTA[7]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[7]),
        .O(\Using_FPGA.Native_13 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__14 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [25]),
        .I1(DATA_OUTA[6]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[6]),
        .O(\Using_FPGA.Native_14 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__15 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [26]),
        .I1(DATA_OUTA[5]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[5]),
        .O(\Using_FPGA.Native_15 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__16 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [27]),
        .I1(DATA_OUTA[4]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[4]),
        .O(\Using_FPGA.Native_16 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__17 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [29]),
        .I1(DATA_OUTA[2]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[2]),
        .O(\Using_FPGA.Native_17 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__2 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [3]),
        .I1(DATA_OUTA[28]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[28]),
        .O(\Using_FPGA.Native_2 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__3 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [4]),
        .I1(DATA_OUTA[27]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[27]),
        .O(\Using_FPGA.Native_3 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__4 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [5]),
        .I1(DATA_OUTA[26]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[26]),
        .O(\Using_FPGA.Native_4 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__5 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [6]),
        .I1(DATA_OUTA[25]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[25]),
        .O(\Using_FPGA.Native_5 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__6 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [7]),
        .I1(DATA_OUTA[24]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[24]),
        .O(\Using_FPGA.Native_6 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__7 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [8]),
        .I1(DATA_OUTA[23]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[23]),
        .O(\Using_FPGA.Native_7 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__8 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [9]),
        .I1(DATA_OUTA[22]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[22]),
        .O(\Using_FPGA.Native_8 ));
  LUT6 #(
    .INIT(64'h0000FFAC000000AC)) 
    \Using_FPGA.Native_i_3__9 
       (.I0(\Use_XX_Accesses.xx_data_reg[0] [10]),
        .I1(DATA_OUTA[21]),
        .I2(A__0),
        .I3(IReady),
        .I4(LOCKSTEP_Master_Out[32]),
        .I5(Instr[21]),
        .O(\Using_FPGA.Native_9 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][0]_srl4_i_1 
       (.I0(IB_data11_out[31]),
        .I1(IB_data10_out[31]),
        .I2(A__0),
        .I3(DATA_OUTA[0]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [31]),
        .I5(IB_data2),
        .O(ib_data[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][0]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[31]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][0]_srl4_i_3 
       (.I0(Instr[0]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[31]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][10]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[21]),
        .I2(\Using_FPGA.Native_10 ),
        .O(ib_data[10]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][1]_srl4_i_1 
       (.I0(IB_data11_out[30]),
        .I1(IB_data10_out[30]),
        .I2(A__0),
        .I3(DATA_OUTA[1]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [30]),
        .I5(IB_data2),
        .O(ib_data[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][1]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[30]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][1]_srl4_i_3 
       (.I0(Instr[1]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[30]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][21]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[10]),
        .I2(\Using_FPGA.Native_9 ),
        .O(ib_data[21]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][22]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[9]),
        .I2(\Using_FPGA.Native_8 ),
        .O(ib_data[22]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][23]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[8]),
        .I2(\Using_FPGA.Native_7 ),
        .O(ib_data[23]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][24]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[7]),
        .I2(\Using_FPGA.Native_6 ),
        .O(ib_data[24]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][25]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[6]),
        .I2(\Using_FPGA.Native_5 ),
        .O(ib_data[25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][26]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[5]),
        .I2(\Using_FPGA.Native_4 ),
        .O(ib_data[26]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][27]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[4]),
        .I2(\Using_FPGA.Native_3 ),
        .O(ib_data[27]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][28]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[3]),
        .I2(\Using_FPGA.Native_2 ),
        .O(ib_data[28]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][29]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[2]),
        .I2(\Using_FPGA.Native_1 ),
        .O(ib_data[29]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][2]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[29]),
        .I2(\Using_FPGA.Native_17 ),
        .O(ib_data[2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][30]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[1]),
        .I2(\Using_FPGA.Native_0 ),
        .O(ib_data[30]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][31]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[0]),
        .I2(\Using_FPGA.Native ),
        .O(ib_data[31]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][33]_srl4_i_1 
       (.I0(IB_data11_out[20]),
        .I1(IB_data10_out[20]),
        .I2(A__0),
        .I3(DATA_OUTA[11]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [20]),
        .I5(IB_data2),
        .O(ib_data[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][33]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[20]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][33]_srl4_i_3 
       (.I0(Instr[11]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[20]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][34]_srl4_i_1 
       (.I0(IB_data11_out[19]),
        .I1(IB_data10_out[19]),
        .I2(A__0),
        .I3(DATA_OUTA[12]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [19]),
        .I5(IB_data2),
        .O(ib_data[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][34]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[19]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][34]_srl4_i_3 
       (.I0(Instr[12]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[19]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][35]_srl4_i_1 
       (.I0(IB_data11_out[18]),
        .I1(IB_data10_out[18]),
        .I2(A__0),
        .I3(DATA_OUTA[13]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [18]),
        .I5(IB_data2),
        .O(ib_data[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][35]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[18]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][35]_srl4_i_3 
       (.I0(Instr[13]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[18]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][36]_srl4_i_1 
       (.I0(IB_data11_out[17]),
        .I1(IB_data10_out[17]),
        .I2(A__0),
        .I3(DATA_OUTA[14]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [17]),
        .I5(IB_data2),
        .O(ib_data[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][36]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[17]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][36]_srl4_i_3 
       (.I0(Instr[14]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[17]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][37]_srl4_i_1 
       (.I0(IB_data11_out[16]),
        .I1(IB_data10_out[16]),
        .I2(A__0),
        .I3(DATA_OUTA[15]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [16]),
        .I5(IB_data2),
        .O(ib_data[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][37]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[16]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][37]_srl4_i_3 
       (.I0(Instr[15]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[16]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][38]_srl4_i_1 
       (.I0(IB_data11_out[15]),
        .I1(IB_data10_out[15]),
        .I2(A__0),
        .I3(DATA_OUTA[16]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [15]),
        .I5(IB_data2),
        .O(ib_data[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][38]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[15]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][38]_srl4_i_3 
       (.I0(Instr[16]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[15]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][39]_srl4_i_1 
       (.I0(IB_data11_out[14]),
        .I1(IB_data10_out[14]),
        .I2(A__0),
        .I3(DATA_OUTA[17]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [14]),
        .I5(IB_data2),
        .O(ib_data[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][39]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[14]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][39]_srl4_i_3 
       (.I0(Instr[17]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[14]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][3]_srl4_i_1 
       (.I0(IB_data11_out[28]),
        .I1(IB_data10_out[28]),
        .I2(A__0),
        .I3(DATA_OUTA[3]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [28]),
        .I5(IB_data2),
        .O(ib_data[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][3]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[28]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][3]_srl4_i_3 
       (.I0(Instr[3]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[28]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][40]_srl4_i_1 
       (.I0(IB_data11_out[13]),
        .I1(IB_data10_out[13]),
        .I2(A__0),
        .I3(DATA_OUTA[18]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [13]),
        .I5(IB_data2),
        .O(ib_data[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][40]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[13]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][40]_srl4_i_3 
       (.I0(Instr[18]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[13]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][41]_srl4_i_1 
       (.I0(IB_data11_out[12]),
        .I1(IB_data10_out[12]),
        .I2(A__0),
        .I3(DATA_OUTA[19]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [12]),
        .I5(IB_data2),
        .O(ib_data[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][41]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[12]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][41]_srl4_i_3 
       (.I0(Instr[19]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[12]));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFEEFEE)) 
    \ibuffer_reg[3][42]_srl4_i_1 
       (.I0(IB_data11_out[11]),
        .I1(IB_data10_out[11]),
        .I2(A__0),
        .I3(DATA_OUTA[20]),
        .I4(\Use_XX_Accesses.xx_data_reg[0] [11]),
        .I5(IB_data2),
        .O(ib_data[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \ibuffer_reg[3][42]_srl4_i_2 
       (.I0(LOCKSTEP_Master_Out[11]),
        .I1(LOCKSTEP_Master_Out[32]),
        .O(IB_data11_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ibuffer_reg[3][42]_srl4_i_3 
       (.I0(Instr[20]),
        .I1(LOCKSTEP_Master_Out[32]),
        .I2(IReady),
        .O(IB_data10_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ibuffer_reg[3][42]_srl4_i_4 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(IReady),
        .O(IB_data2));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][4]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[27]),
        .I2(\Using_FPGA.Native_16 ),
        .O(ib_data[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][5]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[26]),
        .I2(\Using_FPGA.Native_15 ),
        .O(ib_data[5]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][6]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[25]),
        .I2(\Using_FPGA.Native_14 ),
        .O(ib_data[6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][7]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[24]),
        .I2(\Using_FPGA.Native_13 ),
        .O(ib_data[7]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][8]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[23]),
        .I2(\Using_FPGA.Native_12 ),
        .O(ib_data[8]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ibuffer_reg[3][9]_srl4_i_1 
       (.I0(LOCKSTEP_Master_Out[32]),
        .I1(LOCKSTEP_Master_Out[22]),
        .I2(\Using_FPGA.Native_11 ),
        .O(ib_data[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jump_logic
   (ex_jump,
    EX_Op1_CMP_Equal,
    EX_Op1_CMP_Equal_n,
    ex_Take_Intr_or_Exc_reg,
    I5,
    of_read_imm_reg_ii_reg,
    \Using_FPGA.Native ,
    ex_delayslot_Instr0,
    keep_jump_taken_with_ds_reg,
    \if_pc_reg[0] ,
    ex_jump_hold_reg,
    D,
    if_missed_fetch_reg,
    mem_jump_taken_reg,
    valid_Req_reg,
    \Not_Using_TLBS.instr_Addr_1_reg[0] ,
    valid_Req_XX_reg,
    EX_Op1_Zero,
    \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ,
    sync_reset,
    of_pause_reg,
    ex_op1_cmp_eq,
    Clk,
    ex_op1_cmp_eq_n5_out,
    \Using_FPGA.Native_0 ,
    ex_op1_cmp_eq1,
    use_Reg_Neg_DI1_out,
    force_Val10_out,
    use_Reg_Neg_S3_out,
    force12_out,
    of_Take_Interrupt,
    ex_Take_Intr_or_Exc_reg_0,
    Q,
    wb_exception_i_reg,
    out,
    ex_jump_nodelay_reg,
    ex_jump_hold_reg_0,
    ex_branch_with_delayslot,
    of_valid,
    keep_jump_taken_with_ds,
    \Using_FPGA.Native_1 ,
    ex_jump_hold,
    ex_branch_with_delayslot_reg,
    \EX_Op2_reg[0] ,
    O56_out,
    \if_pc_reg[1] ,
    \if_pc_reg[2] ,
    \if_pc_reg[3] ,
    \if_pc_reg[4] ,
    \if_pc_reg[5] ,
    \if_pc_reg[6] ,
    \if_pc_reg[7] ,
    \if_pc_reg[8] ,
    \if_pc_reg[9] ,
    \if_pc_reg[10] ,
    \if_pc_reg[11] ,
    \if_pc_reg[12] ,
    \if_pc_reg[13] ,
    \if_pc_reg[14] ,
    \if_pc_reg[15] ,
    \if_pc_reg[16] ,
    \if_pc_reg[17] ,
    \if_pc_reg[18] ,
    \if_pc_reg[19] ,
    \if_pc_reg[20] ,
    \if_pc_reg[21] ,
    \if_pc_reg[22] ,
    \if_pc_reg[23] ,
    \if_pc_reg[24] ,
    \if_pc_reg[25] ,
    \if_pc_reg[26] ,
    \if_pc_reg[27] ,
    \if_pc_reg[28] ,
    O,
    \if_pc_reg[30] ,
    ex_mbar_stall_no_sleep_1,
    ex_first_cycle,
    ex_mbar_decode,
    ex_mbar_sleep,
    if_missed_fetch,
    ib_Ready_MMU,
    LOCKSTEP_Master_Out,
    \wb_MSR_i_reg[26] ,
    icache_data_strobe,
    valid_Req,
    \Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ,
    valid_Req_XX_reg_0,
    \EX_Branch_CMP_Op1_reg[0] ,
    lopt,
    lopt_1,
    lopt_2);
  output ex_jump;
  output EX_Op1_CMP_Equal;
  output EX_Op1_CMP_Equal_n;
  output ex_Take_Intr_or_Exc_reg;
  output I5;
  output of_read_imm_reg_ii_reg;
  output \Using_FPGA.Native ;
  output ex_delayslot_Instr0;
  output keep_jump_taken_with_ds_reg;
  output [0:0]\if_pc_reg[0] ;
  output ex_jump_hold_reg;
  output [31:0]D;
  output if_missed_fetch_reg;
  output mem_jump_taken_reg;
  output valid_Req_reg;
  output [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  output valid_Req_XX_reg;
  input EX_Op1_Zero;
  input \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  input sync_reset;
  input of_pause_reg;
  input ex_op1_cmp_eq;
  input Clk;
  input ex_op1_cmp_eq_n5_out;
  input \Using_FPGA.Native_0 ;
  input ex_op1_cmp_eq1;
  input use_Reg_Neg_DI1_out;
  input force_Val10_out;
  input use_Reg_Neg_S3_out;
  input force12_out;
  input of_Take_Interrupt;
  input ex_Take_Intr_or_Exc_reg_0;
  input [2:0]Q;
  input wb_exception_i_reg;
  input out;
  input ex_jump_nodelay_reg;
  input ex_jump_hold_reg_0;
  input ex_branch_with_delayslot;
  input of_valid;
  input keep_jump_taken_with_ds;
  input \Using_FPGA.Native_1 ;
  input ex_jump_hold;
  input ex_branch_with_delayslot_reg;
  input [31:0]\EX_Op2_reg[0] ;
  input O56_out;
  input \if_pc_reg[1] ;
  input \if_pc_reg[2] ;
  input \if_pc_reg[3] ;
  input \if_pc_reg[4] ;
  input \if_pc_reg[5] ;
  input \if_pc_reg[6] ;
  input \if_pc_reg[7] ;
  input \if_pc_reg[8] ;
  input \if_pc_reg[9] ;
  input \if_pc_reg[10] ;
  input \if_pc_reg[11] ;
  input \if_pc_reg[12] ;
  input \if_pc_reg[13] ;
  input \if_pc_reg[14] ;
  input \if_pc_reg[15] ;
  input \if_pc_reg[16] ;
  input \if_pc_reg[17] ;
  input \if_pc_reg[18] ;
  input \if_pc_reg[19] ;
  input \if_pc_reg[20] ;
  input \if_pc_reg[21] ;
  input \if_pc_reg[22] ;
  input \if_pc_reg[23] ;
  input \if_pc_reg[24] ;
  input \if_pc_reg[25] ;
  input \if_pc_reg[26] ;
  input \if_pc_reg[27] ;
  input \if_pc_reg[28] ;
  input O;
  input [1:0]\if_pc_reg[30] ;
  input ex_mbar_stall_no_sleep_1;
  input ex_first_cycle;
  input ex_mbar_decode;
  input ex_mbar_sleep;
  input if_missed_fetch;
  input ib_Ready_MMU;
  input [0:0]LOCKSTEP_Master_Out;
  input [0:0]\wb_MSR_i_reg[26] ;
  input icache_data_strobe;
  input valid_Req;
  input [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  input valid_Req_XX_reg_0;
  input [0:0]\EX_Branch_CMP_Op1_reg[0] ;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire Clk;
  wire [31:0]D;
  wire DI;
  wire [0:0]\EX_Branch_CMP_Op1_reg[0] ;
  wire EX_Op1_CMP_Equal;
  wire EX_Op1_CMP_Equal_n;
  wire EX_Op1_Zero;
  wire [31:0]\EX_Op2_reg[0] ;
  wire I5;
  wire [0:0]LOCKSTEP_Master_Out;
  wire MUXCY_JUMP_CARRY6_n_42;
  wire [29:0]\Not_Using_TLBS.instr_Addr_1_reg[0] ;
  wire [29:0]\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ;
  wire O;
  wire O56_out;
  wire \Performance_Debug_Control.ex_dbg_pc_hit_i_reg ;
  wire [2:0]Q;
  wire S;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire ex_Take_Intr_or_Exc_reg;
  wire ex_Take_Intr_or_Exc_reg_0;
  wire ex_branch_with_delayslot;
  wire ex_branch_with_delayslot_reg;
  wire ex_delayslot_Instr0;
  wire ex_first_cycle;
  wire ex_jump;
  wire ex_jump_hold;
  wire ex_jump_hold_reg;
  wire ex_jump_hold_reg_0;
  wire ex_jump_nodelay_reg;
  wire ex_jump_q;
  wire ex_jump_wanted;
  wire ex_mbar_decode;
  wire ex_mbar_sleep;
  wire ex_mbar_stall_no_sleep_1;
  wire ex_op1_cmp_eq;
  wire ex_op1_cmp_eq1;
  wire ex_op1_cmp_eq_n5_out;
  wire force12_out;
  wire force1_reg_n_0;
  wire force2;
  wire force_Val10_out;
  wire force_Val1_reg_n_0;
  wire force_Val2_N;
  wire ib_Ready_MMU;
  wire icache_data_strobe;
  wire if_missed_fetch;
  wire if_missed_fetch_reg;
  wire [0:0]\if_pc_reg[0] ;
  wire \if_pc_reg[10] ;
  wire \if_pc_reg[11] ;
  wire \if_pc_reg[12] ;
  wire \if_pc_reg[13] ;
  wire \if_pc_reg[14] ;
  wire \if_pc_reg[15] ;
  wire \if_pc_reg[16] ;
  wire \if_pc_reg[17] ;
  wire \if_pc_reg[18] ;
  wire \if_pc_reg[19] ;
  wire \if_pc_reg[1] ;
  wire \if_pc_reg[20] ;
  wire \if_pc_reg[21] ;
  wire \if_pc_reg[22] ;
  wire \if_pc_reg[23] ;
  wire \if_pc_reg[24] ;
  wire \if_pc_reg[25] ;
  wire \if_pc_reg[26] ;
  wire \if_pc_reg[27] ;
  wire \if_pc_reg[28] ;
  wire \if_pc_reg[2] ;
  wire [1:0]\if_pc_reg[30] ;
  wire \if_pc_reg[3] ;
  wire \if_pc_reg[4] ;
  wire \if_pc_reg[5] ;
  wire \if_pc_reg[6] ;
  wire \if_pc_reg[7] ;
  wire \if_pc_reg[8] ;
  wire \if_pc_reg[9] ;
  wire jump_carry1;
  wire jump_carry2;
  wire jump_carry4;
  wire jump_carry5;
  wire keep_jump_taken_with_ds;
  wire keep_jump_taken_with_ds_reg;
  wire lopt;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire mem_jump_taken_reg;
  (* DIRECT_ENABLE *) wire of_PipeRun_for_ce;
  wire of_Take_Interrupt;
  wire of_read_imm_reg_ii_reg;
  wire of_valid;
  wire out;
  (* DIRECT_RESET *) wire reset_bool_for_rst;
  wire use_Reg_Neg_DI1_out;
  wire use_Reg_Neg_DI_reg_n_0;
  wire use_Reg_Neg_S3_out;
  wire use_Reg_Neg_S_reg_n_0;
  wire valid_Req;
  wire valid_Req_XX_reg;
  wire valid_Req_XX_reg_0;
  wire valid_Req_reg;
  wire [0:0]\wb_MSR_i_reg[26] ;
  wire wb_exception_i_reg;

  assign lopt_1 = DI;
  assign lopt_2 = S;
  assign of_PipeRun_for_ce = of_pause_reg;
  assign reset_bool_for_rst = sync_reset;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_284 MUXCY_JUMP_CARRY
       (.DI(DI),
        .EX_Op1_Zero(EX_Op1_Zero),
        .S(S),
        .jump_carry1(jump_carry1),
        .lopt(lopt));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_285 MUXCY_JUMP_CARRY2
       (.ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc_reg_0),
        .force2(force2),
        .force_Val2_N(force_Val2_N),
        .jump_carry1(jump_carry1),
        .jump_carry2(jump_carry2),
        .lopt(\^lopt_1 ),
        .lopt_1(\^lopt_2 ),
        .lopt_2(\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_286 MUXCY_JUMP_CARRY3
       (.\Performance_Debug_Control.ex_dbg_pc_hit_i_reg (\Performance_Debug_Control.ex_dbg_pc_hit_i_reg ),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .ex_branch_with_delayslot(ex_branch_with_delayslot),
        .ex_jump_hold_reg(ex_jump_hold_reg_0),
        .ex_jump_wanted(ex_jump_wanted),
        .jump_carry2(jump_carry2),
        .lopt(\^lopt_1 ),
        .lopt_1(\^lopt_2 ),
        .of_valid(of_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_287 MUXCY_JUMP_CARRY4
       (.ex_branch_with_delayslot(ex_branch_with_delayslot),
        .ex_jump_q(ex_jump_q),
        .ex_jump_wanted(ex_jump_wanted),
        .jump_carry4(jump_carry4),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .of_valid(of_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_288 MUXCY_JUMP_CARRY5
       (.jump_carry4(jump_carry4),
        .jump_carry5(jump_carry5),
        .lopt(lopt_6),
        .lopt_1(lopt_7),
        .lopt_2(lopt_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_MUXCY_289 MUXCY_JUMP_CARRY6
       (.D(D),
        .\EX_Op2_reg[0] (\EX_Op2_reg[0] ),
        .I5(I5),
        .LOCKSTEP_Master_Out(LOCKSTEP_Master_Out),
        .\Not_Using_TLBS.instr_Addr_1_reg[0] (\Not_Using_TLBS.instr_Addr_1_reg[0] ),
        .\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] (\Not_Using_TLBS.last_Valid_Instr_Addr_reg[0] ),
        .O(O),
        .O56_out(O56_out),
        .Q(Q),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .ex_Take_Intr_or_Exc_reg(ex_Take_Intr_or_Exc_reg),
        .ex_Take_Intr_or_Exc_reg_0(ex_Take_Intr_or_Exc_reg_0),
        .ex_branch_with_delayslot(ex_branch_with_delayslot),
        .ex_branch_with_delayslot_reg(ex_branch_with_delayslot_reg),
        .ex_delayslot_Instr0(ex_delayslot_Instr0),
        .ex_first_cycle(ex_first_cycle),
        .ex_jump_hold(ex_jump_hold),
        .ex_jump_hold_reg(ex_jump_hold_reg),
        .ex_jump_nodelay_reg(ex_jump_nodelay_reg),
        .ex_jump_q(ex_jump_q),
        .ex_jump_q_reg(ex_jump),
        .ex_jump_q_reg_0(MUXCY_JUMP_CARRY6_n_42),
        .ex_mbar_decode(ex_mbar_decode),
        .ex_mbar_sleep(ex_mbar_sleep),
        .ex_mbar_stall_no_sleep_1(ex_mbar_stall_no_sleep_1),
        .ib_Ready_MMU(ib_Ready_MMU),
        .icache_data_strobe(icache_data_strobe),
        .if_missed_fetch(if_missed_fetch),
        .if_missed_fetch_reg(if_missed_fetch_reg),
        .\if_pc_reg[0] (\if_pc_reg[0] ),
        .\if_pc_reg[10] (\if_pc_reg[10] ),
        .\if_pc_reg[11] (\if_pc_reg[11] ),
        .\if_pc_reg[12] (\if_pc_reg[12] ),
        .\if_pc_reg[13] (\if_pc_reg[13] ),
        .\if_pc_reg[14] (\if_pc_reg[14] ),
        .\if_pc_reg[15] (\if_pc_reg[15] ),
        .\if_pc_reg[16] (\if_pc_reg[16] ),
        .\if_pc_reg[17] (\if_pc_reg[17] ),
        .\if_pc_reg[18] (\if_pc_reg[18] ),
        .\if_pc_reg[19] (\if_pc_reg[19] ),
        .\if_pc_reg[1] (\if_pc_reg[1] ),
        .\if_pc_reg[20] (\if_pc_reg[20] ),
        .\if_pc_reg[21] (\if_pc_reg[21] ),
        .\if_pc_reg[22] (\if_pc_reg[22] ),
        .\if_pc_reg[23] (\if_pc_reg[23] ),
        .\if_pc_reg[24] (\if_pc_reg[24] ),
        .\if_pc_reg[25] (\if_pc_reg[25] ),
        .\if_pc_reg[26] (\if_pc_reg[26] ),
        .\if_pc_reg[27] (\if_pc_reg[27] ),
        .\if_pc_reg[28] (\if_pc_reg[28] ),
        .\if_pc_reg[2] (\if_pc_reg[2] ),
        .\if_pc_reg[30] (\if_pc_reg[30] ),
        .\if_pc_reg[3] (\if_pc_reg[3] ),
        .\if_pc_reg[4] (\if_pc_reg[4] ),
        .\if_pc_reg[5] (\if_pc_reg[5] ),
        .\if_pc_reg[6] (\if_pc_reg[6] ),
        .\if_pc_reg[7] (\if_pc_reg[7] ),
        .\if_pc_reg[8] (\if_pc_reg[8] ),
        .\if_pc_reg[9] (\if_pc_reg[9] ),
        .jump_carry5(jump_carry5),
        .keep_jump_taken_with_ds(keep_jump_taken_with_ds),
        .keep_jump_taken_with_ds_reg(keep_jump_taken_with_ds_reg),
        .mem_jump_taken_reg(mem_jump_taken_reg),
        .of_Take_Interrupt(of_Take_Interrupt),
        .of_pause_reg(of_PipeRun_for_ce),
        .of_read_imm_reg_ii_reg(of_read_imm_reg_ii_reg),
        .sync_reset(reset_bool_for_rst),
        .valid_Req(valid_Req),
        .valid_Req_XX_reg(valid_Req_XX_reg),
        .valid_Req_XX_reg_0(valid_Req_XX_reg_0),
        .valid_Req_reg(valid_Req_reg),
        .\wb_MSR_i_reg[26] (\wb_MSR_i_reg[26] ),
        .wb_exception_i_reg(wb_exception_i_reg));
  FDRE ex_jump_q_reg
       (.C(Clk),
        .CE(1'b1),
        .D(MUXCY_JUMP_CARRY6_n_42),
        .Q(ex_jump_q),
        .R(1'b0));
  FDRE ex_op1_cmp_eq_n_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_op1_cmp_eq_n5_out),
        .Q(EX_Op1_CMP_Equal_n),
        .R(reset_bool_for_rst));
  FDSE ex_op1_cmp_eq_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_op1_cmp_eq),
        .Q(EX_Op1_CMP_Equal),
        .S(reset_bool_for_rst));
  FDRE force1_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(force12_out),
        .Q(force1_reg_n_0),
        .R(reset_bool_for_rst));
  FDRE force2_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(ex_op1_cmp_eq1),
        .Q(force2),
        .R(reset_bool_for_rst));
  LUT3 #(
    .INIT(8'hA6)) 
    force_DI1
       (.I0(force_Val1_reg_n_0),
        .I1(use_Reg_Neg_DI_reg_n_0),
        .I2(\EX_Branch_CMP_Op1_reg[0] ),
        .O(DI));
  FDRE force_Val1_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(force_Val10_out),
        .Q(force_Val1_reg_n_0),
        .R(reset_bool_for_rst));
  FDSE force_Val2_N_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(\Using_FPGA.Native_0 ),
        .Q(force_Val2_N),
        .S(reset_bool_for_rst));
  LUT3 #(
    .INIT(8'hA6)) 
    force_jump1
       (.I0(force1_reg_n_0),
        .I1(use_Reg_Neg_S_reg_n_0),
        .I2(\EX_Branch_CMP_Op1_reg[0] ),
        .O(S));
  FDRE use_Reg_Neg_DI_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(use_Reg_Neg_DI1_out),
        .Q(use_Reg_Neg_DI_reg_n_0),
        .R(reset_bool_for_rst));
  FDRE use_Reg_Neg_S_reg
       (.C(Clk),
        .CE(of_PipeRun_for_ce),
        .D(use_Reg_Neg_S3_out),
        .Q(use_Reg_Neg_S_reg_n_0),
        .R(reset_bool_for_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit
   (out,
    reset_temp__0,
    Clk);
  output [0:0]out;
  input reset_temp__0;
  input Clk;

  wire Clk;
  wire reset_temp__0;
  (* async_reg = "true" *) wire [1:2]sync;

  assign out[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(reset_temp__0),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_0
   (out,
    SR,
    Wakeup,
    Clk);
  output [0:0]out;
  input [0:0]SR;
  input [0:0]Wakeup;
  input Clk;

  wire Clk;
  wire [0:0]SR;
  wire [0:0]Wakeup;
  (* async_reg = "true" *) wire [1:2]sync;

  assign out[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Wakeup),
        .Q(sync[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_1
   (out,
    SR,
    Wakeup,
    Clk);
  output [0:0]out;
  input [0:0]SR;
  input [0:0]Wakeup;
  input Clk;

  wire Clk;
  wire [0:0]SR;
  wire [0:0]Wakeup;
  (* async_reg = "true" *) wire [1:2]sync;

  assign out[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Wakeup),
        .Q(sync[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228
   (sample_synced,
    p_93_out,
    Q,
    sync_reset,
    D,
    Clk);
  output [0:0]sample_synced;
  output p_93_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]D;
  input Clk;

  wire Clk;
  wire [0:0]D;
  wire [0:0]Q;
  wire p_93_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.normal_stop_cmd_i_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_93_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(D),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229
   (sample_synced,
    p_90_out,
    Q,
    sync_reset,
    \Serial_Dbg_Intf.force_stop_TClk_reg ,
    Clk);
  output [0:0]sample_synced;
  output p_90_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.force_stop_TClk_reg ;
  input Clk;

  wire Clk;
  wire [0:0]Q;
  wire [0:0]\Serial_Dbg_Intf.force_stop_TClk_reg ;
  wire p_90_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.force_stop_cmd_i_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_90_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.force_stop_TClk_reg ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230
   (sample_synced,
    p_87_out,
    Q,
    sync_reset,
    \Serial_Dbg_Intf.single_Step_TClk_reg ,
    Clk);
  output [0:0]sample_synced;
  output p_87_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.single_Step_TClk_reg ;
  input Clk;

  wire Clk;
  wire [0:0]Q;
  wire [0:0]\Serial_Dbg_Intf.single_Step_TClk_reg ;
  wire p_87_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.start_single_cmd_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_87_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.single_Step_TClk_reg ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231
   (sample_synced,
    p_85_out,
    Q,
    sync_reset,
    \Serial_Dbg_Intf.command_reg_reg[0] ,
    Clk);
  output [0:0]sample_synced;
  output p_85_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.command_reg_reg[0] ;
  input Clk;

  wire Clk;
  wire [0:0]Q;
  wire [0:0]\Serial_Dbg_Intf.command_reg_reg[0] ;
  wire p_85_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.read_register_MSR_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_85_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.command_reg_reg[0] ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232
   (sample_synced,
    p_82_out,
    Q,
    sync_reset,
    \Serial_Dbg_Intf.command_reg_reg[1] ,
    Clk);
  output [0:0]sample_synced;
  output p_82_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.command_reg_reg[1] ;
  input Clk;

  wire Clk;
  wire [0:0]Q;
  wire [0:0]\Serial_Dbg_Intf.command_reg_reg[1] ;
  wire p_82_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.read_register_PC_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_82_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.command_reg_reg[1] ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233
   (sample_synced,
    \Serial_Dbg_Intf.trig_in_1_reg ,
    p_11_out,
    sync_reset,
    \Synchronize.use_sync_reset.sync_reg[2]_0 ,
    Q,
    Dbg_Trig_In,
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg ,
    Clk);
  output [0:0]sample_synced;
  output \Serial_Dbg_Intf.trig_in_1_reg ;
  output p_11_out;
  input sync_reset;
  input [2:0]\Synchronize.use_sync_reset.sync_reg[2]_0 ;
  input [3:0]Q;
  input [0:0]Dbg_Trig_In;
  input [0:0]\Serial_Dbg_Intf.continue_from_brk_TClk_reg ;
  input Clk;

  wire Clk;
  wire [0:0]Dbg_Trig_In;
  wire [3:0]Q;
  wire [0:0]\Serial_Dbg_Intf.continue_from_brk_TClk_reg ;
  wire \Serial_Dbg_Intf.trig_in_1_i_2_n_0 ;
  wire \Serial_Dbg_Intf.trig_in_1_reg ;
  wire [2:0]\Synchronize.use_sync_reset.sync_reg[2]_0 ;
  wire p_11_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT4 #(
    .INIT(16'h4F44)) 
    \Serial_Dbg_Intf.continue_from_brk_i_1 
       (.I0(Q[2]),
        .I1(sync[2]),
        .I2(Q[1]),
        .I3(\Synchronize.use_sync_reset.sync_reg[2]_0 [1]),
        .O(p_11_out));
  LUT4 #(
    .INIT(16'h2202)) 
    \Serial_Dbg_Intf.trig_in_1_i_1 
       (.I0(\Serial_Dbg_Intf.trig_in_1_i_2_n_0 ),
        .I1(sync_reset),
        .I2(\Synchronize.use_sync_reset.sync_reg[2]_0 [0]),
        .I3(Q[0]),
        .O(\Serial_Dbg_Intf.trig_in_1_reg ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \Serial_Dbg_Intf.trig_in_1_i_2 
       (.I0(sync[2]),
        .I1(Q[2]),
        .I2(\Synchronize.use_sync_reset.sync_reg[2]_0 [2]),
        .I3(Q[3]),
        .I4(Dbg_Trig_In),
        .O(\Serial_Dbg_Intf.trig_in_1_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.continue_from_brk_TClk_reg ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234
   (sample_synced,
    p_75_out,
    Q,
    sync_reset,
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ,
    Clk);
  output [0:0]sample_synced;
  output p_75_out;
  input [0:0]Q;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ;
  input Clk;

  wire Clk;
  wire [0:0]Q;
  wire [0:0]\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ;
  wire p_75_out;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT2 #(
    .INIT(4'h2)) 
    \Serial_Dbg_Intf.if_debug_ready_i_i_1 
       (.I0(sync[2]),
        .I1(Q),
        .O(p_75_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235
   (sample_synced,
    \Serial_Dbg_Intf.trig_ack_out_1_reg ,
    Dbg_Trig_Ack_Out,
    sync_reset,
    Q,
    Dbg_Trig_Out,
    Clk);
  output [0:0]sample_synced;
  output \Serial_Dbg_Intf.trig_ack_out_1_reg ;
  input [0:0]Dbg_Trig_Ack_Out;
  input sync_reset;
  input [0:0]Q;
  input [0:0]Dbg_Trig_Out;
  input Clk;

  wire Clk;
  wire [0:0]Dbg_Trig_Ack_Out;
  wire [0:0]Dbg_Trig_Out;
  wire [0:0]Q;
  wire \Serial_Dbg_Intf.trig_ack_out_1_reg ;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  LUT4 #(
    .INIT(16'h2302)) 
    \Serial_Dbg_Intf.trig_ack_out_1_i_1 
       (.I0(Dbg_Trig_Ack_Out),
        .I1(sync_reset),
        .I2(Q),
        .I3(sync[2]),
        .O(\Serial_Dbg_Intf.trig_ack_out_1_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Dbg_Trig_Out),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236
   (sample_synced,
    sync_reset,
    Dbg_Trig_Ack_In,
    Clk);
  output [0:0]sample_synced;
  input sync_reset;
  input [0:0]Dbg_Trig_Ack_In;
  input Clk;

  wire Clk;
  wire [0:0]Dbg_Trig_Ack_In;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(Dbg_Trig_Ack_In),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237
   (sample_synced,
    sync_reset,
    \Serial_Dbg_Intf.control_reg_reg[3] ,
    Clk);
  output [0:0]sample_synced;
  input sync_reset;
  input [0:0]\Serial_Dbg_Intf.control_reg_reg[3] ;
  input Clk;

  wire Clk;
  wire [0:0]\Serial_Dbg_Intf.control_reg_reg[3] ;
  (* async_reg = "true" *) wire [1:2]sync;
  wire sync_reset;

  assign sample_synced[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[1] 
       (.C(Clk),
        .CE(1'b1),
        .D(\Serial_Dbg_Intf.control_reg_reg[3] ),
        .Q(sync[1]),
        .R(sync_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Synchronize.use_sync_reset.sync_reg[2] 
       (.C(Clk),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1
   (external_interrupt,
    Interrupt,
    Clk);
  output external_interrupt;
  input Interrupt;
  input Clk;

  wire Clk;
  wire Interrupt;
  wire external_interrupt;

  FDRE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_sync_reset.sync_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Interrupt),
        .Q(external_interrupt),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_205
   (dbg_continue_i_reg,
    sync_reset,
    LOCKSTEP_Master_Out,
    Clk,
    \Performance_Debug_Control.dbg_stop_i_reg ,
    \Serial_Dbg_Intf.normal_stop_cmd_i_reg ,
    \Serial_Dbg_Intf.if_debug_ready_i_reg ,
    of_pause);
  output dbg_continue_i_reg;
  input sync_reset;
  input [1:0]LOCKSTEP_Master_Out;
  input Clk;
  input \Performance_Debug_Control.dbg_stop_i_reg ;
  input \Serial_Dbg_Intf.normal_stop_cmd_i_reg ;
  input \Serial_Dbg_Intf.if_debug_ready_i_reg ;
  input of_pause;

  wire Clk;
  wire [1:0]LOCKSTEP_Master_Out;
  wire \Performance_Debug_Control.dbg_stop_i_reg ;
  wire \Serial_Dbg_Intf.if_debug_ready_i_reg ;
  wire \Serial_Dbg_Intf.normal_stop_cmd_i_reg ;
  wire dbg_continue_i_reg;
  wire dbg_wakeup_synced;
  wire of_pause;
  wire sync_reset;

  FDRE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_sync_reset.sync_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(LOCKSTEP_Master_Out[1]),
        .Q(dbg_wakeup_synced),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    dbg_continue_i_i_1
       (.I0(\Performance_Debug_Control.dbg_stop_i_reg ),
        .I1(dbg_wakeup_synced),
        .I2(\Serial_Dbg_Intf.normal_stop_cmd_i_reg ),
        .I3(\Serial_Dbg_Intf.if_debug_ready_i_reg ),
        .I4(of_pause),
        .I5(LOCKSTEP_Master_Out[0]),
        .O(dbg_continue_i_reg));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_210
   (trig_ack_in_0_synced,
    trig_in_0_reg,
    sync_reset,
    Dbg_Trig_Ack_In,
    Clk,
    Dbg_Trig_In,
    D,
    mb_halted_1,
    trig_ack_in_0_synced_1);
  output trig_ack_in_0_synced;
  output trig_in_0_reg;
  input sync_reset;
  input [0:0]Dbg_Trig_Ack_In;
  input Clk;
  input [0:0]Dbg_Trig_In;
  input [0:0]D;
  input mb_halted_1;
  input trig_ack_in_0_synced_1;

  wire Clk;
  wire [0:0]D;
  wire [0:0]Dbg_Trig_Ack_In;
  wire [0:0]Dbg_Trig_In;
  wire mb_halted_1;
  wire sync_reset;
  wire trig_ack_in_0_synced;
  wire trig_ack_in_0_synced_1;
  wire trig_in_0_reg;

  FDRE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_sync_reset.sync_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Dbg_Trig_Ack_In),
        .Q(trig_ack_in_0_synced),
        .R(sync_reset));
  LUT6 #(
    .INIT(64'h00AE00AE000000AE)) 
    trig_in_0_i_1
       (.I0(Dbg_Trig_In),
        .I1(D),
        .I2(mb_halted_1),
        .I3(sync_reset),
        .I4(trig_ack_in_0_synced),
        .I5(trig_ack_in_0_synced_1),
        .O(trig_in_0_reg));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized1_211
   (trig_out_0_synced,
    \Performance_Debug_Control.trig_ack_out_0_reg ,
    \Performance_Debug_Control.dbg_stop_i_reg ,
    sync_reset,
    Dbg_Trig_Out,
    Clk,
    Dbg_Trig_Ack_Out,
    trig_out_0_synced_1,
    \Performance_Debug_Control.dbg_stop_i_reg_0 ,
    Dbg_Stop,
    dbg_stop_1,
    D,
    dbg_stop_i);
  output trig_out_0_synced;
  output \Performance_Debug_Control.trig_ack_out_0_reg ;
  output \Performance_Debug_Control.dbg_stop_i_reg ;
  input sync_reset;
  input [0:0]Dbg_Trig_Out;
  input Clk;
  input [0:0]Dbg_Trig_Ack_Out;
  input trig_out_0_synced_1;
  input \Performance_Debug_Control.dbg_stop_i_reg_0 ;
  input Dbg_Stop;
  input dbg_stop_1;
  input [0:0]D;
  input dbg_stop_i;

  wire Clk;
  wire [0:0]D;
  wire Dbg_Stop;
  wire [0:0]Dbg_Trig_Ack_Out;
  wire [0:0]Dbg_Trig_Out;
  wire \Performance_Debug_Control.dbg_stop_i_reg ;
  wire \Performance_Debug_Control.dbg_stop_i_reg_0 ;
  wire \Performance_Debug_Control.trig_ack_out_0_reg ;
  wire dbg_stop_1;
  wire dbg_stop_i;
  wire p_48_out;
  wire sync_reset;
  wire trig_out_0_synced;
  wire trig_out_0_synced_1;

  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \Performance_Debug_Control.dbg_stop_i_i_1 
       (.I0(\Performance_Debug_Control.dbg_stop_i_reg_0 ),
        .I1(Dbg_Stop),
        .I2(dbg_stop_1),
        .I3(D),
        .I4(p_48_out),
        .I5(dbg_stop_i),
        .O(\Performance_Debug_Control.dbg_stop_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Performance_Debug_Control.dbg_stop_i_i_2 
       (.I0(trig_out_0_synced),
        .I1(trig_out_0_synced_1),
        .O(p_48_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2302)) 
    \Performance_Debug_Control.trig_ack_out_0_i_1 
       (.I0(Dbg_Trig_Ack_Out),
        .I1(sync_reset),
        .I2(trig_out_0_synced_1),
        .I3(trig_out_0_synced),
        .O(\Performance_Debug_Control.trig_ack_out_0_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_sync_reset.sync_reg 
       (.C(Clk),
        .CE(1'b1),
        .D(Dbg_Trig_Out),
        .Q(trig_out_0_synced),
        .R(sync_reset));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4
   (D,
    dbg_brki_hit,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input dbg_brki_hit;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;
  wire dbg_brki_hit;

  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_i_1 ),
        .D(dbg_brki_hit),
        .Q(D));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_206
   (D,
    \Single_Synchronize.use_async_reset.sync_reg_0 ,
    Pause,
    Dbg_Clk,
    Scan_En,
    Scan_Reset_Sel,
    Scan_Reset);
  output [0:0]D;
  output \Single_Synchronize.use_async_reset.sync_reg_0 ;
  input Pause;
  input Dbg_Clk;
  input Scan_En;
  input Scan_Reset_Sel;
  input Scan_Reset;

  wire [0:0]D;
  wire Dbg_Clk;
  wire Pause;
  wire Scan_En;
  wire Scan_Reset;
  wire Scan_Reset_Sel;
  wire \Single_Synchronize.use_async_reset.sync_reg_0 ;

  LUT3 #(
    .INIT(8'h40)) 
    \Single_Synchronize.use_async_reset.sync_i_1 
       (.I0(Scan_En),
        .I1(Scan_Reset_Sel),
        .I2(Scan_Reset),
        .O(\Single_Synchronize.use_async_reset.sync_reg_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_reg_0 ),
        .D(Pause),
        .Q(D));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_207
   (D,
    running_clock,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input running_clock;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;
  wire running_clock;

  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_i_1 ),
        .D(running_clock),
        .Q(D));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_208
   (D,
    Sleep,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input Sleep;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;
  wire Sleep;

  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_i_1 ),
        .D(Sleep),
        .Q(D));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_209
   (D,
    \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;

  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_i_1 ),
        .D(\Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg ),
        .Q(D));
endmodule

(* ORIG_REF_NAME = "mb_sync_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238
   (D,
    dbg_hit,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input [0:0]dbg_hit;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;
  wire [0:0]dbg_hit;

  FDCE #(
    .INIT(1'b0)) 
    \Single_Synchronize.use_async_reset.sync_reg 
       (.C(Dbg_Clk),
        .CE(1'b1),
        .CLR(\Single_Synchronize.use_async_reset.sync_i_1 ),
        .D(dbg_hit),
        .Q(D));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec
   (D,
    dbg_hit,
    Dbg_Clk,
    \Single_Synchronize.use_async_reset.sync_i_1 );
  output [0:0]D;
  input [0:0]dbg_hit;
  input Dbg_Clk;
  input \Single_Synchronize.use_async_reset.sync_i_1 ;

  wire [0:0]D;
  wire Dbg_Clk;
  wire \Single_Synchronize.use_async_reset.sync_i_1 ;
  wire [0:0]dbg_hit;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit__parameterized4_238 \sync_bits[0].sync_bit 
       (.D(D),
        .Dbg_Clk(Dbg_Clk),
        .\Single_Synchronize.use_async_reset.sync_i_1 (\Single_Synchronize.use_async_reset.sync_i_1 ),
        .dbg_hit(dbg_hit));
endmodule

(* ORIG_REF_NAME = "mb_sync_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_vec__parameterized1
   (sample_synced,
    \Serial_Dbg_Intf.trig_in_1_reg ,
    p_11_out,
    \Serial_Dbg_Intf.trig_ack_out_1_reg ,
    p_87_out,
    p_90_out,
    p_75_out,
    p_85_out,
    p_82_out,
    p_93_out,
    sync_reset,
    Q,
    Dbg_Trig_Ack_Out,
    Dbg_Trig_In,
    D,
    Clk,
    \Serial_Dbg_Intf.force_stop_TClk_reg ,
    \Serial_Dbg_Intf.single_Step_TClk_reg ,
    \Serial_Dbg_Intf.command_reg_reg[0] ,
    \Serial_Dbg_Intf.continue_from_brk_TClk_reg ,
    \Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ,
    Dbg_Trig_Out,
    Dbg_Trig_Ack_In,
    \Serial_Dbg_Intf.control_reg_reg[3] );
  output [0:9]sample_synced;
  output \Serial_Dbg_Intf.trig_in_1_reg ;
  output p_11_out;
  output \Serial_Dbg_Intf.trig_ack_out_1_reg ;
  output p_87_out;
  output p_90_out;
  output p_75_out;
  output p_85_out;
  output p_82_out;
  output p_93_out;
  input sync_reset;
  input [8:0]Q;
  input [0:0]Dbg_Trig_Ack_Out;
  input [0:0]Dbg_Trig_In;
  input [0:0]D;
  input Clk;
  input [0:0]\Serial_Dbg_Intf.force_stop_TClk_reg ;
  input [0:0]\Serial_Dbg_Intf.single_Step_TClk_reg ;
  input [1:0]\Serial_Dbg_Intf.command_reg_reg[0] ;
  input [0:0]\Serial_Dbg_Intf.continue_from_brk_TClk_reg ;
  input [0:0]\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ;
  input [0:0]Dbg_Trig_Out;
  input [0:0]Dbg_Trig_Ack_In;
  input [0:0]\Serial_Dbg_Intf.control_reg_reg[3] ;

  wire Clk;
  wire [0:0]D;
  wire [0:0]Dbg_Trig_Ack_In;
  wire [0:0]Dbg_Trig_Ack_Out;
  wire [0:0]Dbg_Trig_In;
  wire [0:0]Dbg_Trig_Out;
  wire [8:0]Q;
  wire [0:0]\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ;
  wire [1:0]\Serial_Dbg_Intf.command_reg_reg[0] ;
  wire [0:0]\Serial_Dbg_Intf.continue_from_brk_TClk_reg ;
  wire [0:0]\Serial_Dbg_Intf.control_reg_reg[3] ;
  wire [0:0]\Serial_Dbg_Intf.force_stop_TClk_reg ;
  wire [0:0]\Serial_Dbg_Intf.single_Step_TClk_reg ;
  wire \Serial_Dbg_Intf.trig_ack_out_1_reg ;
  wire \Serial_Dbg_Intf.trig_in_1_reg ;
  wire p_11_out;
  wire p_75_out;
  wire p_82_out;
  wire p_85_out;
  wire p_87_out;
  wire p_90_out;
  wire p_93_out;
  wire [0:9]sample_synced;
  wire sync_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_228 \sync_bits[0].sync_bit 
       (.Clk(Clk),
        .D(D),
        .Q(Q[8]),
        .p_93_out(p_93_out),
        .sample_synced(sample_synced[0]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_229 \sync_bits[1].sync_bit 
       (.Clk(Clk),
        .Q(Q[7]),
        .\Serial_Dbg_Intf.force_stop_TClk_reg (\Serial_Dbg_Intf.force_stop_TClk_reg ),
        .p_90_out(p_90_out),
        .sample_synced(sample_synced[1]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_230 \sync_bits[2].sync_bit 
       (.Clk(Clk),
        .Q(Q[6]),
        .\Serial_Dbg_Intf.single_Step_TClk_reg (\Serial_Dbg_Intf.single_Step_TClk_reg ),
        .p_87_out(p_87_out),
        .sample_synced(sample_synced[2]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_231 \sync_bits[3].sync_bit 
       (.Clk(Clk),
        .Q(Q[5]),
        .\Serial_Dbg_Intf.command_reg_reg[0] (\Serial_Dbg_Intf.command_reg_reg[0] [1]),
        .p_85_out(p_85_out),
        .sample_synced(sample_synced[3]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_232 \sync_bits[4].sync_bit 
       (.Clk(Clk),
        .Q(Q[4]),
        .\Serial_Dbg_Intf.command_reg_reg[1] (\Serial_Dbg_Intf.command_reg_reg[0] [0]),
        .p_82_out(p_82_out),
        .sample_synced(sample_synced[4]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_233 \sync_bits[5].sync_bit 
       (.Clk(Clk),
        .Dbg_Trig_In(Dbg_Trig_In),
        .Q({Q[6],Q[3],Q[1:0]}),
        .\Serial_Dbg_Intf.continue_from_brk_TClk_reg (\Serial_Dbg_Intf.continue_from_brk_TClk_reg ),
        .\Serial_Dbg_Intf.trig_in_1_reg (\Serial_Dbg_Intf.trig_in_1_reg ),
        .\Synchronize.use_sync_reset.sync_reg[2]_0 ({sample_synced[2],sample_synced[7],sample_synced[8]}),
        .p_11_out(p_11_out),
        .sample_synced(sample_synced[5]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_234 \sync_bits[6].sync_bit 
       (.Clk(Clk),
        .Q(Q[2]),
        .\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg (\Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg ),
        .p_75_out(p_75_out),
        .sample_synced(sample_synced[6]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_235 \sync_bits[7].sync_bit 
       (.Clk(Clk),
        .Dbg_Trig_Ack_Out(Dbg_Trig_Ack_Out),
        .Dbg_Trig_Out(Dbg_Trig_Out),
        .Q(Q[1]),
        .\Serial_Dbg_Intf.trig_ack_out_1_reg (\Serial_Dbg_Intf.trig_ack_out_1_reg ),
        .sample_synced(sample_synced[7]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_236 \sync_bits[8].sync_bit 
       (.Clk(Clk),
        .Dbg_Trig_Ack_In(Dbg_Trig_Ack_In),
        .sample_synced(sample_synced[8]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mb_sync_bit_237 \sync_bits[9].sync_bit 
       (.Clk(Clk),
        .\Serial_Dbg_Intf.control_reg_reg[3] (\Serial_Dbg_Intf.control_reg_reg[3] ),
        .sample_synced(sample_synced[9]),
        .sync_reset(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_msr_reg_gti
   (D,
    \WB_MEM_Result_reg[30] ,
    ex_MSR,
    \Using_FPGA.Native ,
    \Using_FPGA.Native_0 ,
    of_MSR,
    \Using_FPGA.Native_1 ,
    \Using_FPGA.Native_2 ,
    MEM_Fwd,
    \LOCKSTEP_Out_reg[2991] ,
    sync_reset,
    \Using_FPGA.Native_3 ,
    Clk,
    \Using_FPGA.Native_4 ,
    \Using_FPGA.Native_5 ,
    \Using_FPGA.Native_6 ,
    \Using_FPGA.Native_7 ,
    \Using_FPGA.Native_8 ,
    \Using_FPGA.Native_9 ,
    \Using_FPGA.Native_10 ,
    \Using_FPGA.Native_11 ,
    \Using_FPGA.Native_12 ,
    wb_MSR_Clear_IE,
    \EX_Op1_reg[24] ,
    ex_MTS_MSR,
    EX_PipeRun,
    MEM_Sel_MSR,
    mem_ex_result,
    WB_PipeRun,
    \Using_FPGA.Native_13 );
  output [3:0]D;
  output \WB_MEM_Result_reg[30] ;
  output [0:0]ex_MSR;
  output \Using_FPGA.Native ;
  output \Using_FPGA.Native_0 ;
  output [1:0]of_MSR;
  output \Using_FPGA.Native_1 ;
  output \Using_FPGA.Native_2 ;
  output [5:0]MEM_Fwd;
  output [4:0]\LOCKSTEP_Out_reg[2991] ;
  input sync_reset;
  input \Using_FPGA.Native_3 ;
  input Clk;
  input \Using_FPGA.Native_4 ;
  input \Using_FPGA.Native_5 ;
  input \Using_FPGA.Native_6 ;
  input \Using_FPGA.Native_7 ;
  input \Using_FPGA.Native_8 ;
  input \Using_FPGA.Native_9 ;
  input \Using_FPGA.Native_10 ;
  input \Using_FPGA.Native_11 ;
  input \Using_FPGA.Native_12 ;
  input wb_MSR_Clear_IE;
  input [1:0]\EX_Op1_reg[24] ;
  input ex_MTS_MSR;
  input EX_PipeRun;
  input MEM_Sel_MSR;
  input [5:0]mem_ex_result;
  input WB_PipeRun;
  input [0:0]\Using_FPGA.Native_13 ;

  wire Clk;
  wire [3:0]D;
  wire [1:0]\EX_Op1_reg[24] ;
  wire EX_PipeRun;
  wire [4:0]\LOCKSTEP_Out_reg[2991] ;
  wire [5:0]MEM_Fwd;
  wire \MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1 ;
  wire \MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1 ;
  wire MEM_Sel_MSR;
  wire \Using_FPGA.Native ;
  wire \Using_FPGA.Native_0 ;
  wire \Using_FPGA.Native_1 ;
  wire \Using_FPGA.Native_10 ;
  wire \Using_FPGA.Native_11 ;
  wire \Using_FPGA.Native_12 ;
  wire [0:0]\Using_FPGA.Native_13 ;
  wire \Using_FPGA.Native_2 ;
  wire \Using_FPGA.Native_3 ;
  wire \Using_FPGA.Native_4 ;
  wire \Using_FPGA.Native_5 ;
  wire \Using_FPGA.Native_6 ;
  wire \Using_FPGA.Native_7 ;
  wire \Using_FPGA.Native_8 ;
  wire \Using_FPGA.Native_9 ;
  wire \WB_MEM_Result_reg[30] ;
  wire WB_PipeRun;
  wire [0:0]ex_MSR;
  wire ex_MTS_MSR;
  wire [5:0]mem_ex_result;
  wire [1:0]of_MSR;
  wire sync_reset;
  wire wb_MSR_Clear_IE;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_497 \MEM_MSR_Bits[24].Using_FDR.MSR_I 
       (.Clk(Clk),
        .D(D[3]),
        .\EX_Op1_reg[24] (\EX_Op1_reg[24] [1]),
        .EX_PipeRun(EX_PipeRun),
        .MEM_Fwd(MEM_Fwd[4]),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native_0 (\MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_3 ),
        .ex_MSR(ex_MSR),
        .ex_MTS_MSR(ex_MTS_MSR),
        .mem_ex_result(mem_ex_result[4]),
        .sync_reset(sync_reset),
        .wb_MSR_Clear_IE(wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_498 \MEM_MSR_Bits[26].Using_FDR.MSR_I 
       (.Clk(Clk),
        .D(D[2]),
        .\EX_Op1_reg[26] (\EX_Op1_reg[24] [0]),
        .EX_PipeRun(EX_PipeRun),
        .MEM_Fwd(MEM_Fwd[3]),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native_0 (\MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_4 ),
        .\Using_FPGA.Native_2 (\Using_FPGA.Native ),
        .ex_MTS_MSR(ex_MTS_MSR),
        .mem_ex_result(mem_ex_result[3]),
        .sync_reset(sync_reset),
        .wb_MSR_Clear_IE(wb_MSR_Clear_IE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_499 \MEM_MSR_Bits[28].Using_FDR.MSR_I 
       (.Clk(Clk),
        .D(D[1]),
        .MEM_Fwd(MEM_Fwd[2]),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_5 ),
        .mem_ex_result(mem_ex_result[2]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_500 \MEM_MSR_Bits[29].Using_FDR.MSR_I 
       (.Clk(Clk),
        .D(D[0]),
        .MEM_Fwd({MEM_Fwd[5],MEM_Fwd[1]}),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_6 ),
        .mem_ex_result({mem_ex_result[5],mem_ex_result[1]}),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_501 \MEM_MSR_Bits[30].Using_FDR.MSR_I 
       (.Clk(Clk),
        .MEM_Fwd(MEM_Fwd[0]),
        .MEM_Sel_MSR(MEM_Sel_MSR),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_7 ),
        .\WB_MEM_Result_reg[30] (\WB_MEM_Result_reg[30] ),
        .mem_ex_result(mem_ex_result[0]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_502 \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\MEM_MSR_Bits[24].Using_FDR.MSR_I_n_1 ),
        .ex_MSR(ex_MSR),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_503 \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native ),
        .\Using_FPGA.Native_1 (\MEM_MSR_Bits[26].Using_FDR.MSR_I_n_1 ),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_504 \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_0 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_8 ),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_505 \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_9 ),
        .of_MSR(of_MSR[1]),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_506 \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_1 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_10 ),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_507 \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_2 ),
        .\Using_FPGA.Native_1 (\Using_FPGA.Native_11 ),
        .sync_reset(sync_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MB_FDR_508 \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I 
       (.Clk(Clk),
        .\Using_FPGA.Native_0 (\Using_FPGA.Native_12 ),
        .of_MSR(of_MSR[0]),
        .sync_reset(sync_reset));
  FDRE \wb_MSR_i_reg[24] 
       (.C(Clk),
        .CE(WB_PipeRun),
        .D(D[3]),
        .Q(\LOCKSTEP_Out_reg[2991] [4]),
        .R(sync_reset));
  FDRE \wb_MSR_i_reg[26] 
       (.C(Clk),
        .CE(WB_PipeRun),
        .D(D[2]),
        .Q(\LOCKSTEP_Out_reg[2991] [3]),
        .R(sync_reset));
  FDRE \wb_MSR_i_reg[28] 
       (.C(Clk),
        .CE(WB_PipeRun),
        .D(D[1]),
        .Q(\LOCKSTEP_Out_reg[2991] [2]),
        .R(sync_reset));
  FDRE \wb_MSR_i_reg[29] 
       (.C(Clk),
        .CE(WB_PipeRun),
        .D(D[0]),
        .Q(\LOCKSTEP_Out_reg[2991] [1]),
        .R(sync_reset));
  FDRE \wb_MSR_i_reg[30] 
       (.C(Clk),
        .CE(WB_PipeRun),
        .D(\Using_FPGA.Native_13 ),
        .Q(\LOCKSTEP_Out_reg[2991] [0]),
        .R(sync_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_read_data_mux
   (wb_databus_read_data,
    Q,
    wb_dcache_valid_read_data,
    \WB_DAXI_Read_Data_reg[0] ,
    wb_dext_Data_Strobe);
  output [0:31]wb_databus_read_data;
  input [31:0]Q;
  input [0:31]wb_dcache_valid_read_data;
  input [31:0]\WB_DAXI_Read_Data_reg[0] ;
  input wb_dext_Data_Strobe;

  wire [31:0]Q;
  wire [31:0]\WB_DAXI_Read_Data_reg[0] ;
  wire [0:31]wb_databus_read_data;
  wire [0:31]wb_dcache_valid_read_data;
  wire wb_dext_Data_Strobe;

  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[0]_INST_0_i_2 
       (.I0(Q[31]),
        .I1(wb_dcache_valid_read_data[0]),
        .I2(\WB_DAXI_Read_Data_reg[0] [31]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[0]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[10]_INST_0_i_2 
       (.I0(Q[21]),
        .I1(wb_dcache_valid_read_data[10]),
        .I2(\WB_DAXI_Read_Data_reg[0] [21]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[10]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[11]_INST_0_i_2 
       (.I0(Q[20]),
        .I1(wb_dcache_valid_read_data[11]),
        .I2(\WB_DAXI_Read_Data_reg[0] [20]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[11]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[12]_INST_0_i_2 
       (.I0(Q[19]),
        .I1(wb_dcache_valid_read_data[12]),
        .I2(\WB_DAXI_Read_Data_reg[0] [19]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[12]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[13]_INST_0_i_2 
       (.I0(Q[18]),
        .I1(wb_dcache_valid_read_data[13]),
        .I2(\WB_DAXI_Read_Data_reg[0] [18]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[13]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[14]_INST_0_i_2 
       (.I0(Q[17]),
        .I1(wb_dcache_valid_read_data[14]),
        .I2(\WB_DAXI_Read_Data_reg[0] [17]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[14]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[15]_INST_0_i_2 
       (.I0(Q[16]),
        .I1(wb_dcache_valid_read_data[15]),
        .I2(\WB_DAXI_Read_Data_reg[0] [16]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[15]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[16]_INST_0_i_2 
       (.I0(Q[7]),
        .I1(wb_dcache_valid_read_data[24]),
        .I2(\WB_DAXI_Read_Data_reg[0] [7]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[24]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[16]_INST_0_i_3 
       (.I0(Q[15]),
        .I1(wb_dcache_valid_read_data[16]),
        .I2(\WB_DAXI_Read_Data_reg[0] [15]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[16]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[17]_INST_0_i_2 
       (.I0(Q[6]),
        .I1(wb_dcache_valid_read_data[25]),
        .I2(\WB_DAXI_Read_Data_reg[0] [6]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[25]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[17]_INST_0_i_3 
       (.I0(Q[14]),
        .I1(wb_dcache_valid_read_data[17]),
        .I2(\WB_DAXI_Read_Data_reg[0] [14]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[17]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[18]_INST_0_i_2 
       (.I0(Q[5]),
        .I1(wb_dcache_valid_read_data[26]),
        .I2(\WB_DAXI_Read_Data_reg[0] [5]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[26]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[18]_INST_0_i_3 
       (.I0(Q[13]),
        .I1(wb_dcache_valid_read_data[18]),
        .I2(\WB_DAXI_Read_Data_reg[0] [13]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[18]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[19]_INST_0_i_2 
       (.I0(Q[4]),
        .I1(wb_dcache_valid_read_data[27]),
        .I2(\WB_DAXI_Read_Data_reg[0] [4]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[27]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[19]_INST_0_i_3 
       (.I0(Q[12]),
        .I1(wb_dcache_valid_read_data[19]),
        .I2(\WB_DAXI_Read_Data_reg[0] [12]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[19]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[1]_INST_0_i_2 
       (.I0(Q[30]),
        .I1(wb_dcache_valid_read_data[1]),
        .I2(\WB_DAXI_Read_Data_reg[0] [30]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[1]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[20]_INST_0_i_2 
       (.I0(Q[3]),
        .I1(wb_dcache_valid_read_data[28]),
        .I2(\WB_DAXI_Read_Data_reg[0] [3]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[28]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[20]_INST_0_i_3 
       (.I0(Q[11]),
        .I1(wb_dcache_valid_read_data[20]),
        .I2(\WB_DAXI_Read_Data_reg[0] [11]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[20]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[21]_INST_0_i_2 
       (.I0(Q[2]),
        .I1(wb_dcache_valid_read_data[29]),
        .I2(\WB_DAXI_Read_Data_reg[0] [2]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[29]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[21]_INST_0_i_3 
       (.I0(Q[10]),
        .I1(wb_dcache_valid_read_data[21]),
        .I2(\WB_DAXI_Read_Data_reg[0] [10]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[21]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[22]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(wb_dcache_valid_read_data[30]),
        .I2(\WB_DAXI_Read_Data_reg[0] [1]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[30]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[22]_INST_0_i_3 
       (.I0(Q[9]),
        .I1(wb_dcache_valid_read_data[22]),
        .I2(\WB_DAXI_Read_Data_reg[0] [9]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[22]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[23]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(wb_dcache_valid_read_data[31]),
        .I2(\WB_DAXI_Read_Data_reg[0] [0]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[31]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[23]_INST_0_i_3 
       (.I0(Q[8]),
        .I1(wb_dcache_valid_read_data[23]),
        .I2(\WB_DAXI_Read_Data_reg[0] [8]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[23]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[2]_INST_0_i_2 
       (.I0(Q[29]),
        .I1(wb_dcache_valid_read_data[2]),
        .I2(\WB_DAXI_Read_Data_reg[0] [29]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[2]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[3]_INST_0_i_2 
       (.I0(Q[28]),
        .I1(wb_dcache_valid_read_data[3]),
        .I2(\WB_DAXI_Read_Data_reg[0] [28]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[3]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[4]_INST_0_i_2 
       (.I0(Q[27]),
        .I1(wb_dcache_valid_read_data[4]),
        .I2(\WB_DAXI_Read_Data_reg[0] [27]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[4]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[5]_INST_0_i_2 
       (.I0(Q[26]),
        .I1(wb_dcache_valid_read_data[5]),
        .I2(\WB_DAXI_Read_Data_reg[0] [26]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[6]_INST_0_i_2 
       (.I0(Q[25]),
        .I1(wb_dcache_valid_read_data[6]),
        .I2(\WB_DAXI_Read_Data_reg[0] [25]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[6]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[7]_INST_0_i_2 
       (.I0(Q[24]),
        .I1(wb_dcache_valid_read_data[7]),
        .I2(\WB_DAXI_Read_Data_reg[0] [24]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[7]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[8]_INST_0_i_2 
       (.I0(Q[23]),
        .I1(wb_dcache_valid_read_data[8]),
        .I2(\WB_DAXI_Read_Data_reg[0] [23]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[8]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Trace_New_Reg_Value[9]_INST_0_i_2 
       (.I0(Q[22]),
        .I1(wb_dcache_valid_read_data[9]),
        .I2(\WB_DAXI_Read_Data_reg[0] [22]),
        .I3(wb_dext_Data_Strobe),
        .O(wb_databus_read_data[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
