Information: Updating design information... (UID-85)
Warning: Design 'CPU' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Thu Oct 27 17:04:08 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: U_CU/execute_sig_d2_reg[IMM_SEL]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CU/execute_sig_d2_reg[IMM_SEL]/CK (DFFRS_X2)          0.00 #     0.00 r
  U_CU/execute_sig_d2_reg[IMM_SEL]/Q (DFFRS_X2)           0.09       0.09 f
  U_CU/CTRL_WORD[IMM_SEL] (CU)                            0.00       0.09 f
  U_DATAPATH/CTRL_WORD[IMM_SEL] (DATAPATH)                0.00       0.09 f
  U_DATAPATH/U35/Z (MUX2_X1)                              0.08       0.18 r
  U_DATAPATH/U_ALU/B[1] (ALU_DATA_W32)                    0.00       0.18 r
  U_DATAPATH/U_ALU/U268/Z (BUF_X1)                        0.07       0.24 r
  U_DATAPATH/U_ALU/add_125/B[1] (ALU_DATA_W32_DW01_add_2)
                                                          0.00       0.24 r
  U_DATAPATH/U_ALU/add_125/U107/ZN (NOR2_X1)              0.05       0.29 f
  U_DATAPATH/U_ALU/add_125/U81/ZN (OAI21_X1)              0.05       0.34 r
  U_DATAPATH/U_ALU/add_125/U93/ZN (AOI21_X1)              0.04       0.37 f
  U_DATAPATH/U_ALU/add_125/U89/ZN (NOR2_X1)               0.04       0.42 r
  U_DATAPATH/U_ALU/add_125/U87/ZN (OAI21_X1)              0.03       0.45 f
  U_DATAPATH/U_ALU/add_125/U22/ZN (AND3_X1)               0.05       0.49 f
  U_DATAPATH/U_ALU/add_125/U45/ZN (OAI211_X1)             0.05       0.54 r
  U_DATAPATH/U_ALU/add_125/U44/ZN (NAND2_X1)              0.04       0.58 f
  U_DATAPATH/U_ALU/add_125/U19/ZN (OAI211_X1)             0.05       0.62 r
  U_DATAPATH/U_ALU/add_125/U30/ZN (NAND2_X1)              0.03       0.66 f
  U_DATAPATH/U_ALU/add_125/U29/ZN (OAI21_X1)              0.04       0.70 r
  U_DATAPATH/U_ALU/add_125/U28/ZN (NAND2_X1)              0.03       0.73 f
  U_DATAPATH/U_ALU/add_125/U27/ZN (OAI21_X1)              0.04       0.77 r
  U_DATAPATH/U_ALU/add_125/U25/ZN (NAND2_X1)              0.03       0.80 f
  U_DATAPATH/U_ALU/add_125/U23/ZN (AND2_X1)               0.04       0.84 f
  U_DATAPATH/U_ALU/add_125/U24/ZN (OAI21_X1)              0.04       0.89 r
  U_DATAPATH/U_ALU/add_125/U101/ZN (AOI21_X1)             0.03       0.92 f
  U_DATAPATH/U_ALU/add_125/U119/ZN (XNOR2_X1)             0.06       0.98 f
  U_DATAPATH/U_ALU/add_125/SUM[31] (ALU_DATA_W32_DW01_add_2)
                                                          0.00       0.98 f
  U_DATAPATH/U_ALU/U109/ZN (NAND2_X1)                     0.03       1.01 r
  U_DATAPATH/U_ALU/U106/ZN (NAND4_X1)                     0.05       1.06 f
  U_DATAPATH/U_ALU/RES[31] (ALU_DATA_W32)                 0.00       1.06 f
  U_DATAPATH/U_ALU_OUT_REG_EM/DIN[31] (REG_PIPO_32_00000000_00000000_5)
                                                          0.00       1.06 f
  U_DATAPATH/U_ALU_OUT_REG_EM/U17/ZN (NAND2_X1)           0.03       1.09 r
  U_DATAPATH/U_ALU_OUT_REG_EM/U15/ZN (NAND2_X1)           0.03       1.12 f
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/D (DFFR_X1)
                                                          0.01       1.13 f
  data arrival time                                                  1.13

  clock CLK (rise edge)                                   1.17       1.17
  clock network delay (ideal)                             0.00       1.17
  U_DATAPATH/U_ALU_OUT_REG_EM/reg_mem_reg[31]/CK (DFFR_X1)
                                                          0.00       1.17 r
  library setup time                                     -0.04       1.13
  data required time                                                 1.13
  --------------------------------------------------------------------------
  data required time                                                 1.13
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
