/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  reg [3:0] _06_;
  wire [2:0] _07_;
  wire [4:0] _08_;
  wire [4:0] _09_;
  wire [25:0] _10_;
  reg [10:0] _11_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [14:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_13z ? celloutsig_0_7z : celloutsig_0_4z;
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_2z : in_data[5];
  assign celloutsig_0_55z = celloutsig_0_54z ? celloutsig_0_4z : celloutsig_0_17z;
  assign celloutsig_0_6z = in_data[49] ? celloutsig_0_0z[0] : celloutsig_0_2z;
  assign celloutsig_1_16z = celloutsig_1_12z ? _00_ : celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_9z ? celloutsig_0_2z : celloutsig_0_11z;
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[164]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z | _02_) & (_02_ | _02_));
  assign celloutsig_1_9z = ~((celloutsig_1_6z[19] | celloutsig_1_3z) & (celloutsig_1_6z[16] | celloutsig_1_3z));
  assign celloutsig_1_10z = ~((_03_ | celloutsig_1_6z[20]) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_12z = ~((celloutsig_1_7z | celloutsig_1_3z) & (celloutsig_1_10z | _02_));
  assign celloutsig_1_18z = ~((celloutsig_1_13z | celloutsig_1_10z) & (celloutsig_1_7z | celloutsig_1_17z));
  assign celloutsig_0_10z = ~((celloutsig_0_8z | celloutsig_0_6z) & (celloutsig_0_3z[2] | celloutsig_0_6z));
  assign celloutsig_0_22z = ~((celloutsig_0_10z | celloutsig_0_8z) & (celloutsig_0_1z | celloutsig_0_4z));
  assign celloutsig_0_33z = celloutsig_0_30z | ~(celloutsig_0_4z);
  assign celloutsig_0_38z = celloutsig_0_17z | ~(celloutsig_0_15z);
  assign celloutsig_0_4z = in_data[71] | ~(celloutsig_0_3z[3]);
  assign celloutsig_1_7z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_1_11z = celloutsig_1_5z | ~(_04_);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_17z = celloutsig_0_2z | ~(celloutsig_0_15z);
  reg [2:0] _33_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 3'h0;
    else _33_ <= { in_data[127], celloutsig_1_0z, celloutsig_1_0z };
  assign { _07_[2], _03_, _02_ } = _33_;
  reg [4:0] _34_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 5'h00;
    else _34_ <= { in_data[128], _07_[2], _03_, _02_, celloutsig_1_0z };
  assign { _08_[4:2], _04_, _00_ } = _34_;
  reg [4:0] _35_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _35_ <= 5'h00;
    else _35_ <= { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_11z };
  assign { _09_[4], _01_, _09_[2:0] } = _35_;
  reg [25:0] _36_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _36_ <= 26'h0000000;
    else _36_ <= { in_data[57:48], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_17z };
  assign { _10_[25:20], _05_, _10_[15:0] } = _36_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_12z[2:0], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_10z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= _05_;
  assign celloutsig_1_15z = { celloutsig_1_6z[16:11], celloutsig_1_3z, _07_[2], _03_, _02_, celloutsig_1_2z, celloutsig_1_12z } & { _03_, _02_, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_30z = | { celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_43z = | { celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_7z = | { in_data[26:25], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_11z = | { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_16z = | { celloutsig_0_3z[4:2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_19z = | { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_20z = | { celloutsig_0_5z, celloutsig_0_6z, _09_[4], _01_, _09_[2:0] };
  assign celloutsig_0_25z = | { celloutsig_0_0z[2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[158] & in_data[162];
  assign celloutsig_1_14z = celloutsig_1_12z & in_data[117];
  assign celloutsig_0_8z = celloutsig_0_4z & in_data[89];
  assign celloutsig_0_2z = celloutsig_0_1z & in_data[1];
  assign celloutsig_0_40z = ^ { celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_57z = ^ { celloutsig_0_55z, celloutsig_0_42z, celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_45z };
  assign celloutsig_1_13z = ^ { _08_[4:2], _04_, celloutsig_1_7z };
  assign celloutsig_1_17z = ^ { celloutsig_1_6z[18:3], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_15z = ^ { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_6z[12:6], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_18z } >> { celloutsig_1_15z[7:0], celloutsig_1_13z, _07_[2], _03_, _02_, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[49:47] <<< in_data[8:6];
  assign celloutsig_0_35z = { in_data[22], celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_31z } <<< { _06_, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_42z = celloutsig_0_35z[10:7] <<< { celloutsig_0_33z, celloutsig_0_38z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_6z = in_data[189:168] <<< { celloutsig_1_5z, _07_[2], _03_, _02_, _08_[4:2], _04_, _00_, celloutsig_1_2z, celloutsig_1_0z, _08_[4:2], _04_, _00_, celloutsig_1_2z, _08_[4:2], _04_, _00_ };
  assign celloutsig_0_12z = in_data[35:31] <<< { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_3z[4:3], celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z } <<< { celloutsig_0_12z[4:3], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_31z = ~((celloutsig_0_2z & celloutsig_0_1z) | _11_[3]);
  assign celloutsig_0_45z = ~((celloutsig_0_20z & celloutsig_0_13z) | celloutsig_0_2z);
  assign celloutsig_0_46z = ~((celloutsig_0_9z & celloutsig_0_19z) | _11_[6]);
  assign celloutsig_0_58z = ~((celloutsig_0_41z & celloutsig_0_39z) | celloutsig_0_46z);
  assign celloutsig_0_32z = ~((_10_[7] & celloutsig_0_3z[2]) | (celloutsig_0_25z & _06_[0]));
  assign celloutsig_0_41z = ~((_06_[0] & celloutsig_0_40z) | (celloutsig_0_14z & celloutsig_0_1z));
  assign celloutsig_0_54z = ~((celloutsig_0_43z & celloutsig_0_15z) | (celloutsig_0_22z & celloutsig_0_30z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & in_data[175]) | (celloutsig_1_2z & in_data[175]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] & celloutsig_0_0z[2]) | (celloutsig_0_0z[0] & celloutsig_0_0z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z[0] & celloutsig_0_11z) | (celloutsig_0_12z[0] & celloutsig_0_3z[2]));
  assign celloutsig_0_23z = ~((celloutsig_0_13z & celloutsig_0_12z[4]) | (celloutsig_0_21z[2] & celloutsig_0_15z));
  assign celloutsig_0_27z = ~((celloutsig_0_19z & celloutsig_0_21z[1]) | (celloutsig_0_1z & celloutsig_0_4z));
  assign _07_[1:0] = { _03_, _02_ };
  assign _08_[1:0] = { _04_, _00_ };
  assign _09_[3] = _01_;
  assign _10_[19:16] = _05_;
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
