
Tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f98  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800317c  0800317c  0001317c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003264  08003264  0002016c  2**0
                  CONTENTS
  4 .ARM          00000000  08003264  08003264  0002016c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003264  08003264  0002016c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003264  08003264  00013264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003268  08003268  00013268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000016c  20000000  0800326c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000016c  080033d8  0002016c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  080033d8  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e3da  00000000  00000000  00020195  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002699  00000000  00000000  0002e56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007c0  00000000  00000000  00030c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b8  00000000  00000000  000313c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a144  00000000  00000000  00031a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000090ea  00000000  00000000  0004bbc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007cc3f  00000000  00000000  00054cae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d18ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024a0  00000000  00000000  000d1968  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000016c 	.word	0x2000016c
 8000200:	00000000 	.word	0x00000000
 8000204:	08003164 	.word	0x08003164

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000170 	.word	0x20000170
 8000220:	08003164 	.word	0x08003164

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <HAL_Init+0x28>)
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 f929 	bl	800048c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f001 fd0c 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f933 	bl	80004da <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 f909 	bl	80004a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000104 	.word	0x20000104
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	2000019c 	.word	0x2000019c

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	2000019c 	.word	0x2000019c

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f003 0307 	and.w	r3, r3, #7
 800033a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800033c:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 800033e:	68db      	ldr	r3, [r3, #12]
 8000340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000342:	68ba      	ldr	r2, [r7, #8]
 8000344:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000348:	4013      	ands	r3, r2
 800034a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800035e:	4a04      	ldr	r2, [pc, #16]	; (8000370 <NVIC_SetPriorityGrouping+0x44>)
 8000360:	68bb      	ldr	r3, [r7, #8]
 8000362:	60d3      	str	r3, [r2, #12]
}
 8000364:	bf00      	nop
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	bc80      	pop	{r7}
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000378:	4b04      	ldr	r3, [pc, #16]	; (800038c <NVIC_GetPriorityGrouping+0x18>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	0a1b      	lsrs	r3, r3, #8
 800037e:	f003 0307 	and.w	r3, r3, #7
}
 8000382:	4618      	mov	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00

08000390 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	6039      	str	r1, [r7, #0]
 800039a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800039c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	da0b      	bge.n	80003bc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	b2da      	uxtb	r2, r3
 80003a8:	490c      	ldr	r1, [pc, #48]	; (80003dc <NVIC_SetPriority+0x4c>)
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	f003 030f 	and.w	r3, r3, #15
 80003b0:	3b04      	subs	r3, #4
 80003b2:	0112      	lsls	r2, r2, #4
 80003b4:	b2d2      	uxtb	r2, r2
 80003b6:	440b      	add	r3, r1
 80003b8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003ba:	e009      	b.n	80003d0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	b2da      	uxtb	r2, r3
 80003c0:	4907      	ldr	r1, [pc, #28]	; (80003e0 <NVIC_SetPriority+0x50>)
 80003c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c6:	0112      	lsls	r2, r2, #4
 80003c8:	b2d2      	uxtb	r2, r2
 80003ca:	440b      	add	r3, r1
 80003cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80003d0:	bf00      	nop
 80003d2:	370c      	adds	r7, #12
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bc80      	pop	{r7}
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	e000e100 	.word	0xe000e100

080003e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b089      	sub	sp, #36	; 0x24
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	60f8      	str	r0, [r7, #12]
 80003ec:	60b9      	str	r1, [r7, #8]
 80003ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	f003 0307 	and.w	r3, r3, #7
 80003f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003f8:	69fb      	ldr	r3, [r7, #28]
 80003fa:	f1c3 0307 	rsb	r3, r3, #7
 80003fe:	2b04      	cmp	r3, #4
 8000400:	bf28      	it	cs
 8000402:	2304      	movcs	r3, #4
 8000404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000406:	69fb      	ldr	r3, [r7, #28]
 8000408:	3304      	adds	r3, #4
 800040a:	2b06      	cmp	r3, #6
 800040c:	d902      	bls.n	8000414 <NVIC_EncodePriority+0x30>
 800040e:	69fb      	ldr	r3, [r7, #28]
 8000410:	3b03      	subs	r3, #3
 8000412:	e000      	b.n	8000416 <NVIC_EncodePriority+0x32>
 8000414:	2300      	movs	r3, #0
 8000416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000418:	f04f 32ff 	mov.w	r2, #4294967295
 800041c:	69bb      	ldr	r3, [r7, #24]
 800041e:	fa02 f303 	lsl.w	r3, r2, r3
 8000422:	43da      	mvns	r2, r3
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	401a      	ands	r2, r3
 8000428:	697b      	ldr	r3, [r7, #20]
 800042a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800042c:	f04f 31ff 	mov.w	r1, #4294967295
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	fa01 f303 	lsl.w	r3, r1, r3
 8000436:	43d9      	mvns	r1, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800043c:	4313      	orrs	r3, r2
         );
}
 800043e:	4618      	mov	r0, r3
 8000440:	3724      	adds	r7, #36	; 0x24
 8000442:	46bd      	mov	sp, r7
 8000444:	bc80      	pop	{r7}
 8000446:	4770      	bx	lr

08000448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b082      	sub	sp, #8
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	3b01      	subs	r3, #1
 8000454:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000458:	d301      	bcc.n	800045e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800045a:	2301      	movs	r3, #1
 800045c:	e00f      	b.n	800047e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800045e:	4a0a      	ldr	r2, [pc, #40]	; (8000488 <SysTick_Config+0x40>)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	3b01      	subs	r3, #1
 8000464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000466:	210f      	movs	r1, #15
 8000468:	f04f 30ff 	mov.w	r0, #4294967295
 800046c:	f7ff ff90 	bl	8000390 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000470:	4b05      	ldr	r3, [pc, #20]	; (8000488 <SysTick_Config+0x40>)
 8000472:	2200      	movs	r2, #0
 8000474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000476:	4b04      	ldr	r3, [pc, #16]	; (8000488 <SysTick_Config+0x40>)
 8000478:	2207      	movs	r2, #7
 800047a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800047c:	2300      	movs	r3, #0
}
 800047e:	4618      	mov	r0, r3
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	e000e010 	.word	0xe000e010

0800048c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff ff49 	bl	800032c <NVIC_SetPriorityGrouping>
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b086      	sub	sp, #24
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	4603      	mov	r3, r0
 80004aa:	60b9      	str	r1, [r7, #8]
 80004ac:	607a      	str	r2, [r7, #4]
 80004ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80004b4:	f7ff ff5e 	bl	8000374 <NVIC_GetPriorityGrouping>
 80004b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	6978      	ldr	r0, [r7, #20]
 80004c0:	f7ff ff90 	bl	80003e4 <NVIC_EncodePriority>
 80004c4:	4602      	mov	r2, r0
 80004c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80004ca:	4611      	mov	r1, r2
 80004cc:	4618      	mov	r0, r3
 80004ce:	f7ff ff5f 	bl	8000390 <NVIC_SetPriority>
}
 80004d2:	bf00      	nop
 80004d4:	3718      	adds	r7, #24
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004da:	b580      	push	{r7, lr}
 80004dc:	b082      	sub	sp, #8
 80004de:	af00      	add	r7, sp, #0
 80004e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f7ff ffb0 	bl	8000448 <SysTick_Config>
 80004e8:	4603      	mov	r3, r0
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
	...

080004f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b086      	sub	sp, #24
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80004fc:	2300      	movs	r3, #0
 80004fe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	f003 0301 	and.w	r3, r3, #1
 8000508:	2b00      	cmp	r3, #0
 800050a:	f000 8087 	beq.w	800061c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800050e:	4b92      	ldr	r3, [pc, #584]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 030c 	and.w	r3, r3, #12
 8000516:	2b04      	cmp	r3, #4
 8000518:	d00c      	beq.n	8000534 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800051a:	4b8f      	ldr	r3, [pc, #572]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800051c:	685b      	ldr	r3, [r3, #4]
 800051e:	f003 030c 	and.w	r3, r3, #12
 8000522:	2b08      	cmp	r3, #8
 8000524:	d112      	bne.n	800054c <HAL_RCC_OscConfig+0x58>
 8000526:	4b8c      	ldr	r3, [pc, #560]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800052e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000532:	d10b      	bne.n	800054c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000534:	4b88      	ldr	r3, [pc, #544]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800053c:	2b00      	cmp	r3, #0
 800053e:	d06c      	beq.n	800061a <HAL_RCC_OscConfig+0x126>
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	685b      	ldr	r3, [r3, #4]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d168      	bne.n	800061a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8000548:	2301      	movs	r3, #1
 800054a:	e22d      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	685b      	ldr	r3, [r3, #4]
 8000550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000554:	d106      	bne.n	8000564 <HAL_RCC_OscConfig+0x70>
 8000556:	4b80      	ldr	r3, [pc, #512]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a7f      	ldr	r2, [pc, #508]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800055c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000560:	6013      	str	r3, [r2, #0]
 8000562:	e02e      	b.n	80005c2 <HAL_RCC_OscConfig+0xce>
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	685b      	ldr	r3, [r3, #4]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d10c      	bne.n	8000586 <HAL_RCC_OscConfig+0x92>
 800056c:	4b7a      	ldr	r3, [pc, #488]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4a79      	ldr	r2, [pc, #484]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000576:	6013      	str	r3, [r2, #0]
 8000578:	4b77      	ldr	r3, [pc, #476]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a76      	ldr	r2, [pc, #472]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800057e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	e01d      	b.n	80005c2 <HAL_RCC_OscConfig+0xce>
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	685b      	ldr	r3, [r3, #4]
 800058a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800058e:	d10c      	bne.n	80005aa <HAL_RCC_OscConfig+0xb6>
 8000590:	4b71      	ldr	r3, [pc, #452]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a70      	ldr	r2, [pc, #448]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000596:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800059a:	6013      	str	r3, [r2, #0]
 800059c:	4b6e      	ldr	r3, [pc, #440]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a6d      	ldr	r2, [pc, #436]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	e00b      	b.n	80005c2 <HAL_RCC_OscConfig+0xce>
 80005aa:	4b6b      	ldr	r3, [pc, #428]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a6a      	ldr	r2, [pc, #424]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005b4:	6013      	str	r3, [r2, #0]
 80005b6:	4b68      	ldr	r3, [pc, #416]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a67      	ldr	r2, [pc, #412]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005c0:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d013      	beq.n	80005f2 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80005ca:	f7ff fe83 	bl	80002d4 <HAL_GetTick>
 80005ce:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005d0:	e008      	b.n	80005e4 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005d2:	f7ff fe7f 	bl	80002d4 <HAL_GetTick>
 80005d6:	4602      	mov	r2, r0
 80005d8:	693b      	ldr	r3, [r7, #16]
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	2b64      	cmp	r3, #100	; 0x64
 80005de:	d901      	bls.n	80005e4 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80005e0:	2303      	movs	r3, #3
 80005e2:	e1e1      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005e4:	4b5c      	ldr	r3, [pc, #368]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0f0      	beq.n	80005d2 <HAL_RCC_OscConfig+0xde>
 80005f0:	e014      	b.n	800061c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80005f2:	f7ff fe6f 	bl	80002d4 <HAL_GetTick>
 80005f6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005f8:	e008      	b.n	800060c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005fa:	f7ff fe6b 	bl	80002d4 <HAL_GetTick>
 80005fe:	4602      	mov	r2, r0
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	1ad3      	subs	r3, r2, r3
 8000604:	2b64      	cmp	r3, #100	; 0x64
 8000606:	d901      	bls.n	800060c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8000608:	2303      	movs	r3, #3
 800060a:	e1cd      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800060c:	4b52      	ldr	r3, [pc, #328]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000614:	2b00      	cmp	r3, #0
 8000616:	d1f0      	bne.n	80005fa <HAL_RCC_OscConfig+0x106>
 8000618:	e000      	b.n	800061c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800061a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f003 0302 	and.w	r3, r3, #2
 8000624:	2b00      	cmp	r3, #0
 8000626:	d063      	beq.n	80006f0 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000628:	4b4b      	ldr	r3, [pc, #300]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	f003 030c 	and.w	r3, r3, #12
 8000630:	2b00      	cmp	r3, #0
 8000632:	d00b      	beq.n	800064c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000634:	4b48      	ldr	r3, [pc, #288]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	f003 030c 	and.w	r3, r3, #12
 800063c:	2b08      	cmp	r3, #8
 800063e:	d11c      	bne.n	800067a <HAL_RCC_OscConfig+0x186>
 8000640:	4b45      	ldr	r3, [pc, #276]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000648:	2b00      	cmp	r3, #0
 800064a:	d116      	bne.n	800067a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800064c:	4b42      	ldr	r3, [pc, #264]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f003 0302 	and.w	r3, r3, #2
 8000654:	2b00      	cmp	r3, #0
 8000656:	d005      	beq.n	8000664 <HAL_RCC_OscConfig+0x170>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	691b      	ldr	r3, [r3, #16]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d001      	beq.n	8000664 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000660:	2301      	movs	r3, #1
 8000662:	e1a1      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000664:	4b3c      	ldr	r3, [pc, #240]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	695b      	ldr	r3, [r3, #20]
 8000670:	00db      	lsls	r3, r3, #3
 8000672:	4939      	ldr	r1, [pc, #228]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000674:	4313      	orrs	r3, r2
 8000676:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000678:	e03a      	b.n	80006f0 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	691b      	ldr	r3, [r3, #16]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d020      	beq.n	80006c4 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000682:	4b36      	ldr	r3, [pc, #216]	; (800075c <HAL_RCC_OscConfig+0x268>)
 8000684:	2201      	movs	r2, #1
 8000686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000688:	f7ff fe24 	bl	80002d4 <HAL_GetTick>
 800068c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800068e:	e008      	b.n	80006a2 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000690:	f7ff fe20 	bl	80002d4 <HAL_GetTick>
 8000694:	4602      	mov	r2, r0
 8000696:	693b      	ldr	r3, [r7, #16]
 8000698:	1ad3      	subs	r3, r2, r3
 800069a:	2b02      	cmp	r3, #2
 800069c:	d901      	bls.n	80006a2 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800069e:	2303      	movs	r3, #3
 80006a0:	e182      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006a2:	4b2d      	ldr	r3, [pc, #180]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	f003 0302 	and.w	r3, r3, #2
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d0f0      	beq.n	8000690 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006ae:	4b2a      	ldr	r3, [pc, #168]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	695b      	ldr	r3, [r3, #20]
 80006ba:	00db      	lsls	r3, r3, #3
 80006bc:	4926      	ldr	r1, [pc, #152]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80006be:	4313      	orrs	r3, r2
 80006c0:	600b      	str	r3, [r1, #0]
 80006c2:	e015      	b.n	80006f0 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80006c4:	4b25      	ldr	r3, [pc, #148]	; (800075c <HAL_RCC_OscConfig+0x268>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80006ca:	f7ff fe03 	bl	80002d4 <HAL_GetTick>
 80006ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006d0:	e008      	b.n	80006e4 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006d2:	f7ff fdff 	bl	80002d4 <HAL_GetTick>
 80006d6:	4602      	mov	r2, r0
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	1ad3      	subs	r3, r2, r3
 80006dc:	2b02      	cmp	r3, #2
 80006de:	d901      	bls.n	80006e4 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80006e0:	2303      	movs	r3, #3
 80006e2:	e161      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006e4:	4b1c      	ldr	r3, [pc, #112]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f003 0302 	and.w	r3, r3, #2
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d1f0      	bne.n	80006d2 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d039      	beq.n	8000770 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d019      	beq.n	8000738 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000704:	4b16      	ldr	r3, [pc, #88]	; (8000760 <HAL_RCC_OscConfig+0x26c>)
 8000706:	2201      	movs	r2, #1
 8000708:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800070a:	f7ff fde3 	bl	80002d4 <HAL_GetTick>
 800070e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000710:	e008      	b.n	8000724 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000712:	f7ff fddf 	bl	80002d4 <HAL_GetTick>
 8000716:	4602      	mov	r2, r0
 8000718:	693b      	ldr	r3, [r7, #16]
 800071a:	1ad3      	subs	r3, r2, r3
 800071c:	2b02      	cmp	r3, #2
 800071e:	d901      	bls.n	8000724 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000720:	2303      	movs	r3, #3
 8000722:	e141      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <HAL_RCC_OscConfig+0x264>)
 8000726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000728:	f003 0302 	and.w	r3, r3, #2
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0f0      	beq.n	8000712 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000730:	2001      	movs	r0, #1
 8000732:	f000 fab1 	bl	8000c98 <RCC_Delay>
 8000736:	e01b      	b.n	8000770 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000738:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_RCC_OscConfig+0x26c>)
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800073e:	f7ff fdc9 	bl	80002d4 <HAL_GetTick>
 8000742:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000744:	e00e      	b.n	8000764 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000746:	f7ff fdc5 	bl	80002d4 <HAL_GetTick>
 800074a:	4602      	mov	r2, r0
 800074c:	693b      	ldr	r3, [r7, #16]
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	2b02      	cmp	r3, #2
 8000752:	d907      	bls.n	8000764 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000754:	2303      	movs	r3, #3
 8000756:	e127      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
 8000758:	40021000 	.word	0x40021000
 800075c:	42420000 	.word	0x42420000
 8000760:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000764:	4b92      	ldr	r3, [pc, #584]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000768:	f003 0302 	and.w	r3, r3, #2
 800076c:	2b00      	cmp	r3, #0
 800076e:	d1ea      	bne.n	8000746 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f003 0304 	and.w	r3, r3, #4
 8000778:	2b00      	cmp	r3, #0
 800077a:	f000 80a6 	beq.w	80008ca <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800077e:	2300      	movs	r3, #0
 8000780:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000782:	4b8b      	ldr	r3, [pc, #556]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000784:	69db      	ldr	r3, [r3, #28]
 8000786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d10d      	bne.n	80007aa <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800078e:	4b88      	ldr	r3, [pc, #544]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000790:	69db      	ldr	r3, [r3, #28]
 8000792:	4a87      	ldr	r2, [pc, #540]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000798:	61d3      	str	r3, [r2, #28]
 800079a:	4b85      	ldr	r3, [pc, #532]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800079c:	69db      	ldr	r3, [r3, #28]
 800079e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80007a6:	2301      	movs	r3, #1
 80007a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007aa:	4b82      	ldr	r3, [pc, #520]	; (80009b4 <HAL_RCC_OscConfig+0x4c0>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d118      	bne.n	80007e8 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80007b6:	4b7f      	ldr	r3, [pc, #508]	; (80009b4 <HAL_RCC_OscConfig+0x4c0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a7e      	ldr	r2, [pc, #504]	; (80009b4 <HAL_RCC_OscConfig+0x4c0>)
 80007bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80007c2:	f7ff fd87 	bl	80002d4 <HAL_GetTick>
 80007c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007c8:	e008      	b.n	80007dc <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80007ca:	f7ff fd83 	bl	80002d4 <HAL_GetTick>
 80007ce:	4602      	mov	r2, r0
 80007d0:	693b      	ldr	r3, [r7, #16]
 80007d2:	1ad3      	subs	r3, r2, r3
 80007d4:	2b64      	cmp	r3, #100	; 0x64
 80007d6:	d901      	bls.n	80007dc <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80007d8:	2303      	movs	r3, #3
 80007da:	e0e5      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007dc:	4b75      	ldr	r3, [pc, #468]	; (80009b4 <HAL_RCC_OscConfig+0x4c0>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d0f0      	beq.n	80007ca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d106      	bne.n	80007fe <HAL_RCC_OscConfig+0x30a>
 80007f0:	4b6f      	ldr	r3, [pc, #444]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80007f2:	6a1b      	ldr	r3, [r3, #32]
 80007f4:	4a6e      	ldr	r2, [pc, #440]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80007f6:	f043 0301 	orr.w	r3, r3, #1
 80007fa:	6213      	str	r3, [r2, #32]
 80007fc:	e02d      	b.n	800085a <HAL_RCC_OscConfig+0x366>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10c      	bne.n	8000820 <HAL_RCC_OscConfig+0x32c>
 8000806:	4b6a      	ldr	r3, [pc, #424]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000808:	6a1b      	ldr	r3, [r3, #32]
 800080a:	4a69      	ldr	r2, [pc, #420]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800080c:	f023 0301 	bic.w	r3, r3, #1
 8000810:	6213      	str	r3, [r2, #32]
 8000812:	4b67      	ldr	r3, [pc, #412]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000814:	6a1b      	ldr	r3, [r3, #32]
 8000816:	4a66      	ldr	r2, [pc, #408]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000818:	f023 0304 	bic.w	r3, r3, #4
 800081c:	6213      	str	r3, [r2, #32]
 800081e:	e01c      	b.n	800085a <HAL_RCC_OscConfig+0x366>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	2b05      	cmp	r3, #5
 8000826:	d10c      	bne.n	8000842 <HAL_RCC_OscConfig+0x34e>
 8000828:	4b61      	ldr	r3, [pc, #388]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800082a:	6a1b      	ldr	r3, [r3, #32]
 800082c:	4a60      	ldr	r2, [pc, #384]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800082e:	f043 0304 	orr.w	r3, r3, #4
 8000832:	6213      	str	r3, [r2, #32]
 8000834:	4b5e      	ldr	r3, [pc, #376]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000836:	6a1b      	ldr	r3, [r3, #32]
 8000838:	4a5d      	ldr	r2, [pc, #372]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800083a:	f043 0301 	orr.w	r3, r3, #1
 800083e:	6213      	str	r3, [r2, #32]
 8000840:	e00b      	b.n	800085a <HAL_RCC_OscConfig+0x366>
 8000842:	4b5b      	ldr	r3, [pc, #364]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000844:	6a1b      	ldr	r3, [r3, #32]
 8000846:	4a5a      	ldr	r2, [pc, #360]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000848:	f023 0301 	bic.w	r3, r3, #1
 800084c:	6213      	str	r3, [r2, #32]
 800084e:	4b58      	ldr	r3, [pc, #352]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000850:	6a1b      	ldr	r3, [r3, #32]
 8000852:	4a57      	ldr	r2, [pc, #348]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000854:	f023 0304 	bic.w	r3, r3, #4
 8000858:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	68db      	ldr	r3, [r3, #12]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d015      	beq.n	800088e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000862:	f7ff fd37 	bl	80002d4 <HAL_GetTick>
 8000866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000868:	e00a      	b.n	8000880 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800086a:	f7ff fd33 	bl	80002d4 <HAL_GetTick>
 800086e:	4602      	mov	r2, r0
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	f241 3288 	movw	r2, #5000	; 0x1388
 8000878:	4293      	cmp	r3, r2
 800087a:	d901      	bls.n	8000880 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800087c:	2303      	movs	r3, #3
 800087e:	e093      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000880:	4b4b      	ldr	r3, [pc, #300]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000882:	6a1b      	ldr	r3, [r3, #32]
 8000884:	f003 0302 	and.w	r3, r3, #2
 8000888:	2b00      	cmp	r3, #0
 800088a:	d0ee      	beq.n	800086a <HAL_RCC_OscConfig+0x376>
 800088c:	e014      	b.n	80008b8 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800088e:	f7ff fd21 	bl	80002d4 <HAL_GetTick>
 8000892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000894:	e00a      	b.n	80008ac <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000896:	f7ff fd1d 	bl	80002d4 <HAL_GetTick>
 800089a:	4602      	mov	r2, r0
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d901      	bls.n	80008ac <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 80008a8:	2303      	movs	r3, #3
 80008aa:	e07d      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008ac:	4b40      	ldr	r3, [pc, #256]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80008ae:	6a1b      	ldr	r3, [r3, #32]
 80008b0:	f003 0302 	and.w	r3, r3, #2
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d1ee      	bne.n	8000896 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80008b8:	7dfb      	ldrb	r3, [r7, #23]
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d105      	bne.n	80008ca <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80008be:	4b3c      	ldr	r3, [pc, #240]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80008c0:	69db      	ldr	r3, [r3, #28]
 80008c2:	4a3b      	ldr	r2, [pc, #236]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80008c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80008c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d069      	beq.n	80009a6 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008d2:	4b37      	ldr	r3, [pc, #220]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	f003 030c 	and.w	r3, r3, #12
 80008da:	2b08      	cmp	r3, #8
 80008dc:	d061      	beq.n	80009a2 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d146      	bne.n	8000974 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80008e6:	4b34      	ldr	r3, [pc, #208]	; (80009b8 <HAL_RCC_OscConfig+0x4c4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ec:	f7ff fcf2 	bl	80002d4 <HAL_GetTick>
 80008f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008f2:	e008      	b.n	8000906 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008f4:	f7ff fcee 	bl	80002d4 <HAL_GetTick>
 80008f8:	4602      	mov	r2, r0
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d901      	bls.n	8000906 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000902:	2303      	movs	r3, #3
 8000904:	e050      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000906:	4b2a      	ldr	r3, [pc, #168]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1f0      	bne.n	80008f4 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6a1b      	ldr	r3, [r3, #32]
 8000916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800091a:	d108      	bne.n	800092e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800091c:	4b24      	ldr	r3, [pc, #144]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	4921      	ldr	r1, [pc, #132]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 800092a:	4313      	orrs	r3, r2
 800092c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800092e:	4b20      	ldr	r3, [pc, #128]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	6a19      	ldr	r1, [r3, #32]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800093e:	430b      	orrs	r3, r1
 8000940:	491b      	ldr	r1, [pc, #108]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000942:	4313      	orrs	r3, r2
 8000944:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000946:	4b1c      	ldr	r3, [pc, #112]	; (80009b8 <HAL_RCC_OscConfig+0x4c4>)
 8000948:	2201      	movs	r2, #1
 800094a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800094c:	f7ff fcc2 	bl	80002d4 <HAL_GetTick>
 8000950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000952:	e008      	b.n	8000966 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000954:	f7ff fcbe 	bl	80002d4 <HAL_GetTick>
 8000958:	4602      	mov	r2, r0
 800095a:	693b      	ldr	r3, [r7, #16]
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	2b02      	cmp	r3, #2
 8000960:	d901      	bls.n	8000966 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000962:	2303      	movs	r3, #3
 8000964:	e020      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000966:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d0f0      	beq.n	8000954 <HAL_RCC_OscConfig+0x460>
 8000972:	e018      	b.n	80009a6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <HAL_RCC_OscConfig+0x4c4>)
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800097a:	f7ff fcab 	bl	80002d4 <HAL_GetTick>
 800097e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000980:	e008      	b.n	8000994 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000982:	f7ff fca7 	bl	80002d4 <HAL_GetTick>
 8000986:	4602      	mov	r2, r0
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	2b02      	cmp	r3, #2
 800098e:	d901      	bls.n	8000994 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000990:	2303      	movs	r3, #3
 8000992:	e009      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <HAL_RCC_OscConfig+0x4bc>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d1f0      	bne.n	8000982 <HAL_RCC_OscConfig+0x48e>
 80009a0:	e001      	b.n	80009a6 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e000      	b.n	80009a8 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40021000 	.word	0x40021000
 80009b4:	40007000 	.word	0x40007000
 80009b8:	42420060 	.word	0x42420060

080009bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009ca:	4b7e      	ldr	r3, [pc, #504]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f003 0307 	and.w	r3, r3, #7
 80009d2:	683a      	ldr	r2, [r7, #0]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d910      	bls.n	80009fa <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009d8:	4b7a      	ldr	r3, [pc, #488]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f023 0207 	bic.w	r2, r3, #7
 80009e0:	4978      	ldr	r1, [pc, #480]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80009e8:	4b76      	ldr	r3, [pc, #472]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f003 0307 	and.w	r3, r3, #7
 80009f0:	683a      	ldr	r2, [r7, #0]
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d001      	beq.n	80009fa <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e0e0      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d020      	beq.n	8000a48 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f003 0304 	and.w	r3, r3, #4
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d005      	beq.n	8000a1e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000a12:	4b6d      	ldr	r3, [pc, #436]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	4a6c      	ldr	r2, [pc, #432]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a18:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000a1c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	f003 0308 	and.w	r3, r3, #8
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d005      	beq.n	8000a36 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a2a:	4b67      	ldr	r3, [pc, #412]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	4a66      	ldr	r2, [pc, #408]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a30:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000a34:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a36:	4b64      	ldr	r3, [pc, #400]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	4961      	ldr	r1, [pc, #388]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a44:	4313      	orrs	r3, r2
 8000a46:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d06a      	beq.n	8000b2a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d107      	bne.n	8000a6c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a5c:	4b5a      	ldr	r3, [pc, #360]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d115      	bne.n	8000a94 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e0a7      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d107      	bne.n	8000a84 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a74:	4b54      	ldr	r3, [pc, #336]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d109      	bne.n	8000a94 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000a80:	2301      	movs	r3, #1
 8000a82:	e09b      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a84:	4b50      	ldr	r3, [pc, #320]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 0302 	and.w	r3, r3, #2
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d101      	bne.n	8000a94 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000a90:	2301      	movs	r3, #1
 8000a92:	e093      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a94:	4b4c      	ldr	r3, [pc, #304]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f023 0203 	bic.w	r2, r3, #3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	4949      	ldr	r1, [pc, #292]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000aa6:	f7ff fc15 	bl	80002d4 <HAL_GetTick>
 8000aaa:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d112      	bne.n	8000ada <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ab4:	e00a      	b.n	8000acc <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ab6:	f7ff fc0d 	bl	80002d4 <HAL_GetTick>
 8000aba:	4602      	mov	r2, r0
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	1ad3      	subs	r3, r2, r3
 8000ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d901      	bls.n	8000acc <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	e077      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000acc:	4b3e      	ldr	r3, [pc, #248]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f003 030c 	and.w	r3, r3, #12
 8000ad4:	2b04      	cmp	r3, #4
 8000ad6:	d1ee      	bne.n	8000ab6 <HAL_RCC_ClockConfig+0xfa>
 8000ad8:	e027      	b.n	8000b2a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d11d      	bne.n	8000b1e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ae2:	e00a      	b.n	8000afa <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ae4:	f7ff fbf6 	bl	80002d4 <HAL_GetTick>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d901      	bls.n	8000afa <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000af6:	2303      	movs	r3, #3
 8000af8:	e060      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000afa:	4b33      	ldr	r3, [pc, #204]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f003 030c 	and.w	r3, r3, #12
 8000b02:	2b08      	cmp	r3, #8
 8000b04:	d1ee      	bne.n	8000ae4 <HAL_RCC_ClockConfig+0x128>
 8000b06:	e010      	b.n	8000b2a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b08:	f7ff fbe4 	bl	80002d4 <HAL_GetTick>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e04e      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b1e:	4b2a      	ldr	r3, [pc, #168]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	f003 030c 	and.w	r3, r3, #12
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d1ee      	bne.n	8000b08 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b2a:	4b26      	ldr	r3, [pc, #152]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f003 0307 	and.w	r3, r3, #7
 8000b32:	683a      	ldr	r2, [r7, #0]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d210      	bcs.n	8000b5a <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b38:	4b22      	ldr	r3, [pc, #136]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f023 0207 	bic.w	r2, r3, #7
 8000b40:	4920      	ldr	r1, [pc, #128]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b48:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <HAL_RCC_ClockConfig+0x208>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	f003 0307 	and.w	r3, r3, #7
 8000b50:	683a      	ldr	r2, [r7, #0]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d001      	beq.n	8000b5a <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e030      	b.n	8000bbc <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d008      	beq.n	8000b78 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b66:	4b18      	ldr	r3, [pc, #96]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	68db      	ldr	r3, [r3, #12]
 8000b72:	4915      	ldr	r1, [pc, #84]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000b74:	4313      	orrs	r3, r2
 8000b76:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f003 0308 	and.w	r3, r3, #8
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d009      	beq.n	8000b98 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b84:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	691b      	ldr	r3, [r3, #16]
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	490d      	ldr	r1, [pc, #52]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000b94:	4313      	orrs	r3, r2
 8000b96:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b98:	f000 f81c 	bl	8000bd4 <HAL_RCC_GetSysClockFreq>
 8000b9c:	4601      	mov	r1, r0
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <HAL_RCC_ClockConfig+0x20c>)
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	091b      	lsrs	r3, r3, #4
 8000ba4:	f003 030f 	and.w	r3, r3, #15
 8000ba8:	4a08      	ldr	r2, [pc, #32]	; (8000bcc <HAL_RCC_ClockConfig+0x210>)
 8000baa:	5cd3      	ldrb	r3, [r2, r3]
 8000bac:	fa21 f303 	lsr.w	r3, r1, r3
 8000bb0:	4a07      	ldr	r2, [pc, #28]	; (8000bd0 <HAL_RCC_ClockConfig+0x214>)
 8000bb2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	f7ff fb4b 	bl	8000250 <HAL_InitTick>
  
  return HAL_OK;
 8000bba:	2300      	movs	r3, #0
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40022000 	.word	0x40022000
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	080031b4 	.word	0x080031b4
 8000bd0:	20000104 	.word	0x20000104

08000bd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000bd4:	b490      	push	{r4, r7}
 8000bd6:	b08a      	sub	sp, #40	; 0x28
 8000bd8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000bda:	4b2a      	ldr	r3, [pc, #168]	; (8000c84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000bdc:	1d3c      	adds	r4, r7, #4
 8000bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000be0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000be4:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000be6:	881b      	ldrh	r3, [r3, #0]
 8000be8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000bea:	2300      	movs	r3, #0
 8000bec:	61fb      	str	r3, [r7, #28]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61bb      	str	r3, [r7, #24]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000bfe:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000c04:	69fb      	ldr	r3, [r7, #28]
 8000c06:	f003 030c 	and.w	r3, r3, #12
 8000c0a:	2b04      	cmp	r3, #4
 8000c0c:	d002      	beq.n	8000c14 <HAL_RCC_GetSysClockFreq+0x40>
 8000c0e:	2b08      	cmp	r3, #8
 8000c10:	d003      	beq.n	8000c1a <HAL_RCC_GetSysClockFreq+0x46>
 8000c12:	e02d      	b.n	8000c70 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000c16:	623b      	str	r3, [r7, #32]
      break;
 8000c18:	e02d      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	0c9b      	lsrs	r3, r3, #18
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000c26:	4413      	add	r3, r2
 8000c28:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000c2c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d013      	beq.n	8000c60 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000c38:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	0c5b      	lsrs	r3, r3, #17
 8000c3e:	f003 0301 	and.w	r3, r3, #1
 8000c42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000c46:	4413      	add	r3, r2
 8000c48:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000c4c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	4a0f      	ldr	r2, [pc, #60]	; (8000c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000c52:	fb02 f203 	mul.w	r2, r2, r3
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000c5e:	e004      	b.n	8000c6a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	4a0c      	ldr	r2, [pc, #48]	; (8000c94 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000c64:	fb02 f303 	mul.w	r3, r2, r3
 8000c68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c6c:	623b      	str	r3, [r7, #32]
      break;
 8000c6e:	e002      	b.n	8000c76 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000c70:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000c72:	623b      	str	r3, [r7, #32]
      break;
 8000c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000c76:	6a3b      	ldr	r3, [r7, #32]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3728      	adds	r7, #40	; 0x28
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc90      	pop	{r4, r7}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	0800317c 	.word	0x0800317c
 8000c88:	0800318c 	.word	0x0800318c
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	007a1200 	.word	0x007a1200
 8000c94:	003d0900 	.word	0x003d0900

08000c98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000ca0:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <RCC_Delay+0x34>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a0a      	ldr	r2, [pc, #40]	; (8000cd0 <RCC_Delay+0x38>)
 8000ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8000caa:	0a5b      	lsrs	r3, r3, #9
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	fb02 f303 	mul.w	r3, r2, r3
 8000cb2:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000cb4:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	1e5a      	subs	r2, r3, #1
 8000cba:	60fa      	str	r2, [r7, #12]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1f9      	bne.n	8000cb4 <RCC_Delay+0x1c>
}
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000104 	.word	0x20000104
 8000cd0:	10624dd3 	.word	0x10624dd3

08000cd4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000cd4:	b490      	push	{r4, r7}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	0e1b      	lsrs	r3, r3, #24
 8000ce8:	4413      	add	r3, r2
 8000cea:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000cec:	6822      	ldr	r2, [r4, #0]
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	fa93 f3a3 	rbit	r3, r3
 8000cf8:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	fab3 f383 	clz	r3, r3
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	210f      	movs	r1, #15
 8000d04:	fa01 f303 	lsl.w	r3, r1, r3
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	fa93 f3a3 	rbit	r3, r3
 8000d16:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	fab3 f383 	clz	r3, r3
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	6879      	ldr	r1, [r7, #4]
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	4313      	orrs	r3, r2
 8000d28:	6023      	str	r3, [r4, #0]
}
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc90      	pop	{r4, r7}
 8000d32:	4770      	bx	lr

08000d34 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000d34:	b490      	push	{r4, r7}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	461a      	mov	r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	0e1b      	lsrs	r3, r3, #24
 8000d48:	4413      	add	r3, r2
 8000d4a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000d4c:	6822      	ldr	r2, [r4, #0]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	fa93 f3a3 	rbit	r3, r3
 8000d58:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	fab3 f383 	clz	r3, r3
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	2103      	movs	r1, #3
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	43db      	mvns	r3, r3
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	fa93 f3a3 	rbit	r3, r3
 8000d76:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	fab3 f383 	clz	r3, r3
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	fa01 f303 	lsl.w	r3, r1, r3
 8000d86:	4313      	orrs	r3, r2
 8000d88:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 8000d8a:	bf00      	nop
 8000d8c:	3720      	adds	r7, #32
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc90      	pop	{r4, r7}
 8000d92:	4770      	bx	lr

08000d94 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 8000d94:	b490      	push	{r4, r7}
 8000d96:	b088      	sub	sp, #32
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	461a      	mov	r2, r3
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	0e1b      	lsrs	r3, r3, #24
 8000da8:	4413      	add	r3, r2
 8000daa:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000dac:	6822      	ldr	r2, [r4, #0]
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	613b      	str	r3, [r7, #16]
  return(result);
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	fab3 f383 	clz	r3, r3
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	2104      	movs	r1, #4
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	401a      	ands	r2, r3
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	fa93 f3a3 	rbit	r3, r3
 8000dd6:	61bb      	str	r3, [r7, #24]
  return(result);
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	fab3 f383 	clz	r3, r3
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	fa01 f303 	lsl.w	r3, r1, r3
 8000de6:	4313      	orrs	r3, r2
 8000de8:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 8000dea:	bf00      	nop
 8000dec:	3720      	adds	r7, #32
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc90      	pop	{r4, r7}
 8000df2:	4770      	bx	lr

08000df4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	0a1b      	lsrs	r3, r3, #8
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	0a1b      	lsrs	r3, r3, #8
 8000e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	fa93 f3a3 	rbit	r3, r3
 8000e18:	613b      	str	r3, [r7, #16]
  return(result);
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	fab3 f383 	clz	r3, r3
 8000e20:	6879      	ldr	r1, [r7, #4]
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	431a      	orrs	r2, r3
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	60da      	str	r2, [r3, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	371c      	adds	r7, #28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bc80      	pop	{r7}
 8000e34:	4770      	bx	lr

08000e36 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b088      	sub	sp, #32
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	021b      	lsls	r3, r3, #8
 8000e46:	0c1b      	lsrs	r3, r3, #16
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	fa93 f3a3 	rbit	r3, r3
 8000e54:	60fb      	str	r3, [r7, #12]
  return(result);
 8000e56:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8000e58:	fab3 f383 	clz	r3, r3
 8000e5c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0U)
 8000e5e:	e040      	b.n	8000ee2 <LL_GPIO_Init+0xac>
  {
    /* skip if bit is not set */
    if ((pinmask & (1U << pinpos)) != 0U)
 8000e60:	2201      	movs	r2, #1
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	409a      	lsls	r2, r3
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d036      	beq.n	8000edc <LL_GPIO_Init+0xa6>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	2b07      	cmp	r3, #7
 8000e72:	d806      	bhi.n	8000e82 <LL_GPIO_Init+0x4c>
      {
        currentpin = (0x00000101U << pinpos);
 8000e74:	f240 1201 	movw	r2, #257	; 0x101
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	61bb      	str	r3, [r7, #24]
 8000e80:	e008      	b.n	8000e94 <LL_GPIO_Init+0x5e>
      }
      else
      {
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3b08      	subs	r3, #8
 8000e86:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e92:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	69b9      	ldr	r1, [r7, #24]
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f7ff ff19 	bl	8000cd4 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	69b9      	ldr	r1, [r7, #24]
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff ffa2 	bl	8000df4 <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	d003      	beq.n	8000ec0 <LL_GPIO_Init+0x8a>
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b09      	cmp	r3, #9
 8000ebe:	d10d      	bne.n	8000edc <LL_GPIO_Init+0xa6>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	69b9      	ldr	r1, [r7, #24]
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f7ff ff33 	bl	8000d34 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	69b9      	ldr	r1, [r7, #24]
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff ff5c 	bl	8000d94 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0U)
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d1b8      	bne.n	8000e60 <LL_GPIO_Init+0x2a>
  }
  return (SUCCESS);
 8000eee:	2301      	movs	r3, #1
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <LL_RCC_GetSysClkSource+0x14>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 030c 	and.w	r3, r3, #12
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	40021000 	.word	0x40021000

08000f10 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f14:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <LL_RCC_GetAHBPrescaler+0x14>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	40021000 	.word	0x40021000

08000f28 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f2c:	4b03      	ldr	r3, [pc, #12]	; (8000f3c <LL_RCC_GetAPB1Prescaler+0x14>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	40021000 	.word	0x40021000

08000f40 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <LL_RCC_GetAPB2Prescaler+0x14>)
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	40021000 	.word	0x40021000

08000f58 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f5c:	4b03      	ldr	r3, [pc, #12]	; (8000f6c <LL_RCC_PLL_GetMainSource+0x14>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr
 8000f6c:	40021000 	.word	0x40021000

08000f70 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8000f74:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000

08000f88 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8000f8c:	4b04      	ldr	r3, [pc, #16]	; (8000fa0 <LL_RCC_PLL_GetPrediv+0x18>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	0c5b      	lsrs	r3, r3, #17
 8000f92:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000fac:	f000 f820 	bl	8000ff0 <RCC_GetSystemClockFreq>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f83a 	bl	8001034 <RCC_GetHCLKClockFreq>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 f848 	bl	8001060 <RCC_GetPCLK1ClockFreq>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 f854 	bl	8001088 <RCC_GetPCLK2ClockFreq>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	60da      	str	r2, [r3, #12]
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000ffa:	f7ff ff7d 	bl	8000ef8 <LL_RCC_GetSysClkSource>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b04      	cmp	r3, #4
 8001002:	d006      	beq.n	8001012 <RCC_GetSystemClockFreq+0x22>
 8001004:	2b08      	cmp	r3, #8
 8001006:	d007      	beq.n	8001018 <RCC_GetSystemClockFreq+0x28>
 8001008:	2b00      	cmp	r3, #0
 800100a:	d109      	bne.n	8001020 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800100c:	4b08      	ldr	r3, [pc, #32]	; (8001030 <RCC_GetSystemClockFreq+0x40>)
 800100e:	607b      	str	r3, [r7, #4]
      break;
 8001010:	e009      	b.n	8001026 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001012:	4b07      	ldr	r3, [pc, #28]	; (8001030 <RCC_GetSystemClockFreq+0x40>)
 8001014:	607b      	str	r3, [r7, #4]
      break;
 8001016:	e006      	b.n	8001026 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001018:	f000 f84a 	bl	80010b0 <RCC_PLL_GetFreqDomain_SYS>
 800101c:	6078      	str	r0, [r7, #4]
      break;
 800101e:	e002      	b.n	8001026 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <RCC_GetSystemClockFreq+0x40>)
 8001022:	607b      	str	r3, [r7, #4]
      break;
 8001024:	bf00      	nop
  }

  return frequency;
 8001026:	687b      	ldr	r3, [r7, #4]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	007a1200 	.word	0x007a1200

08001034 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800103c:	f7ff ff68 	bl	8000f10 <LL_RCC_GetAHBPrescaler>
 8001040:	4603      	mov	r3, r0
 8001042:	091b      	lsrs	r3, r3, #4
 8001044:	f003 030f 	and.w	r3, r3, #15
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <RCC_GetHCLKClockFreq+0x28>)
 800104a:	5cd3      	ldrb	r3, [r2, r3]
 800104c:	461a      	mov	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	40d3      	lsrs	r3, r2
}
 8001052:	4618      	mov	r0, r3
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	080031b4 	.word	0x080031b4

08001060 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001068:	f7ff ff5e 	bl	8000f28 <LL_RCC_GetAPB1Prescaler>
 800106c:	4603      	mov	r3, r0
 800106e:	0a1b      	lsrs	r3, r3, #8
 8001070:	4a04      	ldr	r2, [pc, #16]	; (8001084 <RCC_GetPCLK1ClockFreq+0x24>)
 8001072:	5cd3      	ldrb	r3, [r2, r3]
 8001074:	461a      	mov	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	40d3      	lsrs	r3, r2
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	080031c4 	.word	0x080031c4

08001088 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001090:	f7ff ff56 	bl	8000f40 <LL_RCC_GetAPB2Prescaler>
 8001094:	4603      	mov	r3, r0
 8001096:	0adb      	lsrs	r3, r3, #11
 8001098:	4a04      	ldr	r2, [pc, #16]	; (80010ac <RCC_GetPCLK2ClockFreq+0x24>)
 800109a:	5cd3      	ldrb	r3, [r2, r3]
 800109c:	461a      	mov	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	40d3      	lsrs	r3, r2
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	080031c4 	.word	0x080031c4

080010b0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	2300      	movs	r3, #0
 80010bc:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 80010be:	f7ff ff4b 	bl	8000f58 <LL_RCC_PLL_GetMainSource>
 80010c2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <RCC_PLL_GetFreqDomain_SYS+0x22>
 80010ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ce:	d003      	beq.n	80010d8 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80010d0:	e00b      	b.n	80010ea <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80010d2:	4b0d      	ldr	r3, [pc, #52]	; (8001108 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80010d4:	607b      	str	r3, [r7, #4]
      break;
 80010d6:	e00b      	b.n	80010f0 <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 80010d8:	f7ff ff56 	bl	8000f88 <LL_RCC_PLL_GetPrediv>
 80010dc:	4603      	mov	r3, r0
 80010de:	3301      	adds	r3, #1
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80010e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010e6:	607b      	str	r3, [r7, #4]
      break;
 80010e8:	e002      	b.n	80010f0 <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 80010ea:	4b07      	ldr	r3, [pc, #28]	; (8001108 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80010ec:	607b      	str	r3, [r7, #4]
      break;
 80010ee:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 80010f0:	f7ff ff3e 	bl	8000f70 <LL_RCC_PLL_GetMultiplicator>
 80010f4:	4603      	mov	r3, r0
 80010f6:	0c9b      	lsrs	r3, r3, #18
 80010f8:	3302      	adds	r3, #2
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	fb02 f303 	mul.w	r3, r2, r3
}
 8001100:	4618      	mov	r0, r3
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	003d0900 	.word	0x003d0900
 800110c:	007a1200 	.word	0x007a1200

08001110 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001120:	2b40      	cmp	r3, #64	; 0x40
 8001122:	bf0c      	ite	eq
 8001124:	2301      	moveq	r3, #1
 8001126:	2300      	movne	r3, #0
 8001128:	b2db      	uxtb	r3, r3
}
 800112a:	4618      	mov	r0, r3
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr

08001134 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	b29b      	uxth	r3, r3
 8001142:	461a      	mov	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	611a      	str	r2, [r3, #16]
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr

08001152 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f7ff ffd5 	bl	8001110 <LL_SPI_IsEnabled>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d139      	bne.n	80011e0 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001174:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	6811      	ldr	r1, [r2, #0]
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	6852      	ldr	r2, [r2, #4]
 8001180:	4311      	orrs	r1, r2
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	6892      	ldr	r2, [r2, #8]
 8001186:	4311      	orrs	r1, r2
 8001188:	683a      	ldr	r2, [r7, #0]
 800118a:	68d2      	ldr	r2, [r2, #12]
 800118c:	4311      	orrs	r1, r2
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	6912      	ldr	r2, [r2, #16]
 8001192:	4311      	orrs	r1, r2
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	6952      	ldr	r2, [r2, #20]
 8001198:	4311      	orrs	r1, r2
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	6992      	ldr	r2, [r2, #24]
 800119e:	4311      	orrs	r1, r2
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	69d2      	ldr	r2, [r2, #28]
 80011a4:	4311      	orrs	r1, r2
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	6a12      	ldr	r2, [r2, #32]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	431a      	orrs	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f023 0204 	bic.w	r2, r3, #4
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	695b      	ldr	r3, [r3, #20]
 80011be:	0c1b      	lsrs	r3, r3, #16
 80011c0:	431a      	orrs	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011ce:	d105      	bne.n	80011dc <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d4:	4619      	mov	r1, r3
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff ffac 	bl	8001134 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80011dc:	2301      	movs	r3, #1
 80011de:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800120a:	bf0c      	ite	eq
 800120c:	2301      	moveq	r3, #1
 800120e:	2300      	movne	r3, #0
 8001210:	b2db      	uxtb	r3, r3
}
 8001212:	4618      	mov	r0, r3
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	431a      	orrs	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	611a      	str	r2, [r3, #16]
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr

08001240 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	615a      	str	r2, [r3, #20]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <LL_USART_SetBaudRate>:
  * @param  PeriphClk Peripheral Clock
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	60f8      	str	r0, [r7, #12]
 800126c:	60b9      	str	r1, [r7, #8]
 800126e:	607a      	str	r2, [r7, #4]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001270:	68ba      	ldr	r2, [r7, #8]
 8001272:	4613      	mov	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4413      	add	r3, r2
 8001278:	009a      	lsls	r2, r3, #2
 800127a:	441a      	add	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	fbb2 f3f3 	udiv	r3, r2, r3
 8001284:	4a25      	ldr	r2, [pc, #148]	; (800131c <LL_USART_SetBaudRate+0xb8>)
 8001286:	fba2 2303 	umull	r2, r3, r2, r3
 800128a:	095b      	lsrs	r3, r3, #5
 800128c:	b29b      	uxth	r3, r3
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	b299      	uxth	r1, r3
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	4613      	mov	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	4413      	add	r3, r2
 800129a:	009a      	lsls	r2, r3, #2
 800129c:	441a      	add	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80012a6:	4b1d      	ldr	r3, [pc, #116]	; (800131c <LL_USART_SetBaudRate+0xb8>)
 80012a8:	fba3 0302 	umull	r0, r3, r3, r2
 80012ac:	095b      	lsrs	r3, r3, #5
 80012ae:	2064      	movs	r0, #100	; 0x64
 80012b0:	fb00 f303 	mul.w	r3, r0, r3
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	3332      	adds	r3, #50	; 0x32
 80012ba:	4a18      	ldr	r2, [pc, #96]	; (800131c <LL_USART_SetBaudRate+0xb8>)
 80012bc:	fba2 2303 	umull	r2, r3, r2, r3
 80012c0:	095b      	lsrs	r3, r3, #5
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	440b      	add	r3, r1
 80012cc:	b299      	uxth	r1, r3
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	4613      	mov	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	009a      	lsls	r2, r3, #2
 80012d8:	441a      	add	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	fbb2 f2f3 	udiv	r2, r2, r3
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <LL_USART_SetBaudRate+0xb8>)
 80012e4:	fba3 0302 	umull	r0, r3, r3, r2
 80012e8:	095b      	lsrs	r3, r3, #5
 80012ea:	2064      	movs	r0, #100	; 0x64
 80012ec:	fb00 f303 	mul.w	r3, r0, r3
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	3332      	adds	r3, #50	; 0x32
 80012f6:	4a09      	ldr	r2, [pc, #36]	; (800131c <LL_USART_SetBaudRate+0xb8>)
 80012f8:	fba2 2303 	umull	r2, r3, r2, r3
 80012fc:	095b      	lsrs	r3, r3, #5
 80012fe:	b29b      	uxth	r3, r3
 8001300:	f003 030f 	and.w	r3, r3, #15
 8001304:	b29b      	uxth	r3, r3
 8001306:	440b      	add	r3, r1
 8001308:	b29b      	uxth	r3, r3
 800130a:	461a      	mov	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	609a      	str	r2, [r3, #8]
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	51eb851f 	.word	0x51eb851f

08001320 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800132a:	2300      	movs	r3, #0
 800132c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800132e:	2300      	movs	r3, #0
 8001330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001332:	6878      	ldr	r0, [r7, #4]
 8001334:	f7ff ff5f 	bl	80011f6 <LL_USART_IsEnabled>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d153      	bne.n	80013e6 <LL_USART_Init+0xc6>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001346:	f023 030c 	bic.w	r3, r3, #12
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	6851      	ldr	r1, [r2, #4]
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	68d2      	ldr	r2, [r2, #12]
 8001352:	4311      	orrs	r1, r2
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	6912      	ldr	r2, [r2, #16]
 8001358:	430a      	orrs	r2, r1
 800135a:	431a      	orrs	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	4619      	mov	r1, r3
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ff58 	bl	800121c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ff64 	bl	8001240 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fe11 	bl	8000fa4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a1a      	ldr	r2, [pc, #104]	; (80013f0 <LL_USART_Init+0xd0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d102      	bne.n	8001390 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	61bb      	str	r3, [r7, #24]
 800138e:	e01a      	b.n	80013c6 <LL_USART_Init+0xa6>
    }
    else if (USARTx == USART2)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a18      	ldr	r2, [pc, #96]	; (80013f4 <LL_USART_Init+0xd4>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d102      	bne.n	800139e <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	61bb      	str	r3, [r7, #24]
 800139c:	e013      	b.n	80013c6 <LL_USART_Init+0xa6>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <LL_USART_Init+0xd8>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d102      	bne.n	80013ac <LL_USART_Init+0x8c>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	61bb      	str	r3, [r7, #24]
 80013aa:	e00c      	b.n	80013c6 <LL_USART_Init+0xa6>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a13      	ldr	r2, [pc, #76]	; (80013fc <LL_USART_Init+0xdc>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d102      	bne.n	80013ba <LL_USART_Init+0x9a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	61bb      	str	r3, [r7, #24]
 80013b8:	e005      	b.n	80013c6 <LL_USART_Init+0xa6>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a10      	ldr	r2, [pc, #64]	; (8001400 <LL_USART_Init+0xe0>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d101      	bne.n	80013c6 <LL_USART_Init+0xa6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00c      	beq.n	80013e6 <LL_USART_Init+0xc6>
        && (USART_InitStruct->BaudRate != 0U))
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d008      	beq.n	80013e6 <LL_USART_Init+0xc6>
    {
      status = SUCCESS;
 80013d4:	2301      	movs	r3, #1
 80013d6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	69b9      	ldr	r1, [r7, #24]
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff ff3f 	bl	8001264 <LL_USART_SetBaudRate>
#endif /* USART_OverSampling_Feature */
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80013e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3720      	adds	r7, #32
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40013800 	.word	0x40013800
 80013f4:	40004400 	.word	0x40004400
 80013f8:	40004800 	.word	0x40004800
 80013fc:	40004c00 	.word	0x40004c00
 8001400:	40005000 	.word	0x40005000

08001404 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800140c:	4b08      	ldr	r3, [pc, #32]	; (8001430 <LL_APB2_GRP1_EnableClock+0x2c>)
 800140e:	699a      	ldr	r2, [r3, #24]
 8001410:	4907      	ldr	r1, [pc, #28]	; (8001430 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4313      	orrs	r3, r2
 8001416:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001418:	4b05      	ldr	r3, [pc, #20]	; (8001430 <LL_APB2_GRP1_EnableClock+0x2c>)
 800141a:	699a      	ldr	r2, [r3, #24]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4013      	ands	r3, r2
 8001420:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	bc80      	pop	{r7}
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000

08001434 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	b29a      	uxth	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	615a      	str	r2, [r3, #20]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
	...

08001454 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8001468:	2020      	movs	r0, #32
 800146a:	f7ff ffcb 	bl	8001404 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800146e:	2008      	movs	r0, #8
 8001470:	f7ff ffc8 	bl	8001404 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001474:	2004      	movs	r0, #4
 8001476:	f7ff ffc5 	bl	8001404 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12);
 800147a:	4914      	ldr	r1, [pc, #80]	; (80014cc <MX_GPIO_Init+0x78>)
 800147c:	4814      	ldr	r0, [pc, #80]	; (80014d0 <MX_GPIO_Init+0x7c>)
 800147e:	f7ff ffd9 	bl	8001434 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_2);
 8001482:	f240 4104 	movw	r1, #1028	; 0x404
 8001486:	4813      	ldr	r0, [pc, #76]	; (80014d4 <MX_GPIO_Init+0x80>)
 8001488:	f7ff ffd4 	bl	8001434 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800148c:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <MX_GPIO_Init+0x78>)
 800148e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001490:	2301      	movs	r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001494:	2302      	movs	r3, #2
 8001496:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	4619      	mov	r1, r3
 80014a0:	480b      	ldr	r0, [pc, #44]	; (80014d0 <MX_GPIO_Init+0x7c>)
 80014a2:	f7ff fcc8 	bl	8000e36 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80014a6:	f240 4304 	movw	r3, #1028	; 0x404
 80014aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80014ac:	2301      	movs	r3, #1
 80014ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014b0:	2302      	movs	r3, #2
 80014b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_GPIO_Init+0x80>)
 80014be:	f7ff fcba 	bl	8000e36 <LL_GPIO_Init>

}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	04100010 	.word	0x04100010
 80014d0:	40010c00 	.word	0x40010c00
 80014d4:	40011400 	.word	0x40011400

080014d8 <LL_SPI_Enable>:
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	70fb      	strb	r3, [r7, #3]
  SPIx->DR = TxData;
 8001502:	78fa      	ldrb	r2, [r7, #3]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	60da      	str	r2, [r3, #12]
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr

08001512 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001512:	b480      	push	{r7}
 8001514:	b083      	sub	sp, #12
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	f043 0220 	orr.w	r2, r3, #32
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	60da      	str	r2, [r3, #12]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	460b      	mov	r3, r1
 800153a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800153c:	78fa      	ldrb	r2, [r7, #3]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	605a      	str	r2, [r3, #4]
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr

0800154c <LL_GPIO_SetOutputPin>:
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	0a1b      	lsrs	r3, r3, #8
 800155a:	b29a      	uxth	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	611a      	str	r2, [r3, #16]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr

0800156a <LL_GPIO_ResetOutputPin>:
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	b29a      	uxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	615a      	str	r2, [r3, #20]
}
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr

08001588 <_write>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// ------------------------ printf  ------------------------ //
int _write(int file, char* pi, int len)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
	for(int i=0; i<len; i++)
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	e00d      	b.n	80015b6 <_write+0x2e>
	{
		LL_USART_TransmitData8(USART3, *(pi+i));
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	68ba      	ldr	r2, [r7, #8]
 800159e:	4413      	add	r3, r2
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4619      	mov	r1, r3
 80015a4:	4808      	ldr	r0, [pc, #32]	; (80015c8 <_write+0x40>)
 80015a6:	f7ff ffc3 	bl	8001530 <LL_USART_TransmitData8>
		HAL_Delay(1);
 80015aa:	2001      	movs	r0, #1
 80015ac:	f7fe fe9c 	bl	80002e8 <HAL_Delay>
	for(int i=0; i<len; i++)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	dbed      	blt.n	800159a <_write+0x12>
	}

	return len;
 80015be:	687b      	ldr	r3, [r7, #4]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	40004800 	.word	0x40004800

080015cc <max7219Init>:

// ------------------------ MAX7219   START ------------------------ //
// MAX7219 Initiallize
void max7219Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	max7219SendToAll(0x0B, 0x07);		// Scan Limit
 80015d0:	2107      	movs	r1, #7
 80015d2:	200b      	movs	r0, #11
 80015d4:	f000 f826 	bl	8001624 <max7219SendToAll>
	max7219SendToAll(0x09, 0x00);		// Decode Mode
 80015d8:	2100      	movs	r1, #0
 80015da:	2009      	movs	r0, #9
 80015dc:	f000 f822 	bl	8001624 <max7219SendToAll>
	max7219SendToAll(0x0C, 0x01);		// ShutDown Register (Normal Operation)
 80015e0:	2101      	movs	r1, #1
 80015e2:	200c      	movs	r0, #12
 80015e4:	f000 f81e 	bl	8001624 <max7219SendToAll>
	max7219SendToAll(0x0A, 0x00);		// Intensity (0x00 ~ 0x0F)
 80015e8:	2100      	movs	r1, #0
 80015ea:	200a      	movs	r0, #10
 80015ec:	f000 f81a 	bl	8001624 <max7219SendToAll>
	max7219SendToAll(0x0F, 0x00);		// Display (Turns all LED on)
 80015f0:	2100      	movs	r1, #0
 80015f2:	200f      	movs	r0, #15
 80015f4:	f000 f816 	bl	8001624 <max7219SendToAll>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}

080015fc <max7219Clear>:

// MAX7219 Clear
void max7219Clear(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
	for(int i=1; i<9; i++)		max7219SendToAll(i, 0);
 8001602:	2301      	movs	r3, #1
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	e006      	b.n	8001616 <max7219Clear+0x1a>
 8001608:	2100      	movs	r1, #0
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 f80a 	bl	8001624 <max7219SendToAll>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3301      	adds	r3, #1
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2b08      	cmp	r3, #8
 800161a:	ddf5      	ble.n	8001608 <max7219Clear+0xc>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <max7219SendToAll>:
	CS_HIGH;
}

// MAX7219 Send Data (Multi shot :  4)
void max7219SendToAll(uint8_t ADDR, uint8_t data)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	460a      	mov	r2, r1
 800162e:	71fb      	strb	r3, [r7, #7]
 8001630:	4613      	mov	r3, r2
 8001632:	71bb      	strb	r3, [r7, #6]
	CS_LOW;
 8001634:	490f      	ldr	r1, [pc, #60]	; (8001674 <max7219SendToAll+0x50>)
 8001636:	4810      	ldr	r0, [pc, #64]	; (8001678 <max7219SendToAll+0x54>)
 8001638:	f7ff ff97 	bl	800156a <LL_GPIO_ResetOutputPin>
	for(int i=0; i<4; i++)
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	e00c      	b.n	800165c <max7219SendToAll+0x38>
	{
		LL_SPI_TransmitData8(SPI2, ADDR);
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	4619      	mov	r1, r3
 8001646:	480d      	ldr	r0, [pc, #52]	; (800167c <max7219SendToAll+0x58>)
 8001648:	f7ff ff55 	bl	80014f6 <LL_SPI_TransmitData8>
		LL_SPI_TransmitData8(SPI2, data);
 800164c:	79bb      	ldrb	r3, [r7, #6]
 800164e:	4619      	mov	r1, r3
 8001650:	480a      	ldr	r0, [pc, #40]	; (800167c <max7219SendToAll+0x58>)
 8001652:	f7ff ff50 	bl	80014f6 <LL_SPI_TransmitData8>
	for(int i=0; i<4; i++)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	3301      	adds	r3, #1
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b03      	cmp	r3, #3
 8001660:	ddef      	ble.n	8001642 <max7219SendToAll+0x1e>
	}
	CS_HIGH;
 8001662:	4904      	ldr	r1, [pc, #16]	; (8001674 <max7219SendToAll+0x50>)
 8001664:	4804      	ldr	r0, [pc, #16]	; (8001678 <max7219SendToAll+0x54>)
 8001666:	f7ff ff71 	bl	800154c <LL_GPIO_SetOutputPin>
}
 800166a:	bf00      	nop
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	04100010 	.word	0x04100010
 8001678:	40010c00 	.word	0x40010c00
 800167c:	40003800 	.word	0x40003800

08001680 <max7219SendDataPos>:

// MAX7219 Send Data (     )
// *buf buf[<Digit >] = Data
void max7219SendDataPos(uint8_t ADDR, uint8_t *buf)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	72fb      	strb	r3, [r7, #11]
	CS_LOW;
 8001690:	4912      	ldr	r1, [pc, #72]	; (80016dc <max7219SendDataPos+0x5c>)
 8001692:	4813      	ldr	r0, [pc, #76]	; (80016e0 <max7219SendDataPos+0x60>)
 8001694:	f7ff ff69 	bl	800156a <LL_GPIO_ResetOutputPin>
	for(int i=0; i<4; i++)
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	e012      	b.n	80016c4 <max7219SendDataPos+0x44>
	{
		buffer = *buf;
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	72fb      	strb	r3, [r7, #11]
		LL_SPI_TransmitData8(SPI2, ADDR);
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	4619      	mov	r1, r3
 80016a8:	480e      	ldr	r0, [pc, #56]	; (80016e4 <max7219SendDataPos+0x64>)
 80016aa:	f7ff ff24 	bl	80014f6 <LL_SPI_TransmitData8>
		LL_SPI_TransmitData8(SPI2, buffer);
 80016ae:	7afb      	ldrb	r3, [r7, #11]
 80016b0:	4619      	mov	r1, r3
 80016b2:	480c      	ldr	r0, [pc, #48]	; (80016e4 <max7219SendDataPos+0x64>)
 80016b4:	f7ff ff1f 	bl	80014f6 <LL_SPI_TransmitData8>
		*buf++;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	603b      	str	r3, [r7, #0]
	for(int i=0; i<4; i++)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3301      	adds	r3, #1
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	dde9      	ble.n	800169e <max7219SendDataPos+0x1e>
	}
	CS_HIGH;
 80016ca:	4904      	ldr	r1, [pc, #16]	; (80016dc <max7219SendDataPos+0x5c>)
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <max7219SendDataPos+0x60>)
 80016ce:	f7ff ff3d 	bl	800154c <LL_GPIO_SetOutputPin>
}
 80016d2:	bf00      	nop
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	04100010 	.word	0x04100010
 80016e0:	40010c00 	.word	0x40010c00
 80016e4:	40003800 	.word	0x40003800

080016e8 <shockCheck>:
	  }
}

// ,   
void shockCheck(uint8_t dir)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
	if(dir == 1)		//  
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d10e      	bne.n	8001716 <shockCheck+0x2e>
	{
		if(buf[digit_num] > 0)	left_shock_flag = 1;
 80016f8:	4b12      	ldr	r3, [pc, #72]	; (8001744 <shockCheck+0x5c>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b12      	ldr	r3, [pc, #72]	; (8001748 <shockCheck+0x60>)
 8001700:	5c9b      	ldrb	r3, [r3, r2]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <shockCheck+0x26>
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <shockCheck+0x64>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
	{
		if(buf[digit_num] > 0)	right_shock_flag = 1;
		else					right_shock_flag = 0;
//			  printf("left:%d, right:%d\n", left_shock_flag, right_shock_flag);
	}
}
 800170c:	e014      	b.n	8001738 <shockCheck+0x50>
		else					left_shock_flag = 0;
 800170e:	4b0f      	ldr	r3, [pc, #60]	; (800174c <shockCheck+0x64>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
}
 8001714:	e010      	b.n	8001738 <shockCheck+0x50>
	else if(dir == 0)				//  
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d10d      	bne.n	8001738 <shockCheck+0x50>
		if(buf[digit_num] > 0)	right_shock_flag = 1;
 800171c:	4b09      	ldr	r3, [pc, #36]	; (8001744 <shockCheck+0x5c>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <shockCheck+0x60>)
 8001724:	5c9b      	ldrb	r3, [r3, r2]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d003      	beq.n	8001732 <shockCheck+0x4a>
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <shockCheck+0x68>)
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
}
 8001730:	e002      	b.n	8001738 <shockCheck+0x50>
		else					right_shock_flag = 0;
 8001732:	4b07      	ldr	r3, [pc, #28]	; (8001750 <shockCheck+0x68>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	bc80      	pop	{r7}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	20000005 	.word	0x20000005
 8001748:	200001c8 	.word	0x200001c8
 800174c:	20000189 	.word	0x20000189
 8001750:	20000188 	.word	0x20000188

08001754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001754:	b5b0      	push	{r4, r5, r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800175a:	f7fe fd63 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175e:	f000 f9ab 	bl	8001ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001762:	f7ff fe77 	bl	8001454 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001766:	f000 fa23 	bl	8001bb0 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 800176a:	f000 fca1 	bl	80020b0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  LL_SPI_Enable(SPI2);
 800176e:	48ad      	ldr	r0, [pc, #692]	; (8001a24 <main+0x2d0>)
 8001770:	f7ff feb2 	bl	80014d8 <LL_SPI_Enable>
  LL_USART_EnableIT_RXNE(USART3);
 8001774:	48ac      	ldr	r0, [pc, #688]	; (8001a28 <main+0x2d4>)
 8001776:	f7ff fecc 	bl	8001512 <LL_USART_EnableIT_RXNE>

  max7219Init();
 800177a:	f7ff ff27 	bl	80015cc <max7219Init>
  HAL_Delay(1000);
 800177e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001782:	f7fe fdb1 	bl	80002e8 <HAL_Delay>
  max7219Clear();
 8001786:	f7ff ff39 	bl	80015fc <max7219Clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("EXAMPLE TETRIS\r\n");
 800178a:	48a8      	ldr	r0, [pc, #672]	; (8001a2c <main+0x2d8>)
 800178c:	f000 fdd6 	bl	800233c <puts>
  uint8_t temp_y = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	71fb      	strb	r3, [r7, #7]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //    
	  for(int i=0; i<9; i++)
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	e0c6      	b.n	8001928 <main+0x1d4>
	  {
		  uint8_t a;

		  int k = i-x;			// x  
 800179a:	4ba5      	ldr	r3, [pc, #660]	; (8001a30 <main+0x2dc>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
		  if(k < 0)	k = -1;		// 0  unsigned -> 255     
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	da02      	bge.n	80017b2 <main+0x5e>
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295
 80017b0:	613b      	str	r3, [r7, #16]
		  blockCopy[rotate][i] = BLOCK[newBlockNum][rotate][i];		//   
 80017b2:	4ba0      	ldr	r3, [pc, #640]	; (8001a34 <main+0x2e0>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	461c      	mov	r4, r3
 80017b8:	4b9f      	ldr	r3, [pc, #636]	; (8001a38 <main+0x2e4>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	461d      	mov	r5, r3
 80017be:	4b9e      	ldr	r3, [pc, #632]	; (8001a38 <main+0x2e4>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	499d      	ldr	r1, [pc, #628]	; (8001a3c <main+0x2e8>)
 80017c6:	462a      	mov	r2, r5
 80017c8:	00d2      	lsls	r2, r2, #3
 80017ca:	442a      	add	r2, r5
 80017cc:	4623      	mov	r3, r4
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	4423      	add	r3, r4
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4413      	add	r3, r2
 80017d6:	18ca      	adds	r2, r1, r3
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	4413      	add	r3, r2
 80017dc:	7819      	ldrb	r1, [r3, #0]
 80017de:	4a98      	ldr	r2, [pc, #608]	; (8001a40 <main+0x2ec>)
 80017e0:	4603      	mov	r3, r0
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4403      	add	r3, r0
 80017e6:	441a      	add	r2, r3
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	4413      	add	r3, r2
 80017ec:	460a      	mov	r2, r1
 80017ee:	701a      	strb	r2, [r3, #0]

		  buf[digit_num] = blockCopy[rotate][k]<<y;		//  buf   + y
 80017f0:	4b91      	ldr	r3, [pc, #580]	; (8001a38 <main+0x2e4>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	4a92      	ldr	r2, [pc, #584]	; (8001a40 <main+0x2ec>)
 80017f8:	460b      	mov	r3, r1
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	440b      	add	r3, r1
 80017fe:	441a      	add	r2, r3
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	4413      	add	r3, r2
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	461a      	mov	r2, r3
 8001808:	4b8e      	ldr	r3, [pc, #568]	; (8001a44 <main+0x2f0>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	fa02 f103 	lsl.w	r1, r2, r3
 8001810:	4b8d      	ldr	r3, [pc, #564]	; (8001a48 <main+0x2f4>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	b2c9      	uxtb	r1, r1
 8001818:	4b8c      	ldr	r3, [pc, #560]	; (8001a4c <main+0x2f8>)
 800181a:	5499      	strb	r1, [r3, r2]

		  if(i == 0)	shockCheck(1);		// x   
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <main+0xd4>
 8001822:	2001      	movs	r0, #1
 8001824:	f7ff ff60 	bl	80016e8 <shockCheck>
		  if(i == 7)	shockCheck(0);		// x   
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2b07      	cmp	r3, #7
 800182c:	d102      	bne.n	8001834 <main+0xe0>
 800182e:	2000      	movs	r0, #0
 8001830:	f7ff ff5a 	bl	80016e8 <shockCheck>
		  if(i == 8)
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	2b08      	cmp	r3, #8
 8001838:	d134      	bne.n	80018a4 <main+0x150>
		  {
			  a = i-x;
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b7c      	ldr	r3, [pc, #496]	; (8001a30 <main+0x2dc>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	71bb      	strb	r3, [r7, #6]
			  while(buf[digit_num] != 0)	//   
 8001846:	e026      	b.n	8001896 <main+0x142>
			  {
				  for(int i=0; i<9; i++)
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	e01a      	b.n	8001884 <main+0x130>
				  {
					  buf[digit_num] = blockCopy[rotate][i-a]<<y;
 800184e:	4b7a      	ldr	r3, [pc, #488]	; (8001a38 <main+0x2e4>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	79bb      	ldrb	r3, [r7, #6]
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	1ad2      	subs	r2, r2, r3
 800185a:	4979      	ldr	r1, [pc, #484]	; (8001a40 <main+0x2ec>)
 800185c:	4603      	mov	r3, r0
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	4403      	add	r3, r0
 8001862:	440b      	add	r3, r1
 8001864:	4413      	add	r3, r2
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b76      	ldr	r3, [pc, #472]	; (8001a44 <main+0x2f0>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	fa02 f103 	lsl.w	r1, r2, r3
 8001872:	4b75      	ldr	r3, [pc, #468]	; (8001a48 <main+0x2f4>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	461a      	mov	r2, r3
 8001878:	b2c9      	uxtb	r1, r1
 800187a:	4b74      	ldr	r3, [pc, #464]	; (8001a4c <main+0x2f8>)
 800187c:	5499      	strb	r1, [r3, r2]
				  for(int i=0; i<9; i++)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3301      	adds	r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2b08      	cmp	r3, #8
 8001888:	dde1      	ble.n	800184e <main+0xfa>
				  }
				  x--;
 800188a:	4b69      	ldr	r3, [pc, #420]	; (8001a30 <main+0x2dc>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	3b01      	subs	r3, #1
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b67      	ldr	r3, [pc, #412]	; (8001a30 <main+0x2dc>)
 8001894:	701a      	strb	r2, [r3, #0]
			  while(buf[digit_num] != 0)	//   
 8001896:	4b6c      	ldr	r3, [pc, #432]	; (8001a48 <main+0x2f4>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	4b6b      	ldr	r3, [pc, #428]	; (8001a4c <main+0x2f8>)
 800189e:	5c9b      	ldrb	r3, [r3, r2]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d1d1      	bne.n	8001848 <main+0xf4>
			  }
		  }
		  if(buf[digit_num] > 128)
 80018a4:	4b68      	ldr	r3, [pc, #416]	; (8001a48 <main+0x2f4>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	461a      	mov	r2, r3
 80018aa:	4b68      	ldr	r3, [pc, #416]	; (8001a4c <main+0x2f8>)
 80018ac:	5c9b      	ldrb	r3, [r3, r2]
 80018ae:	2b80      	cmp	r3, #128	; 0x80
 80018b0:	d914      	bls.n	80018dc <main+0x188>
		  {
			  buf[digit_num-1] = blockCopy[rotate][k]>>(temp_y<<1);		//    
 80018b2:	4b61      	ldr	r3, [pc, #388]	; (8001a38 <main+0x2e4>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	4619      	mov	r1, r3
 80018b8:	4a61      	ldr	r2, [pc, #388]	; (8001a40 <main+0x2ec>)
 80018ba:	460b      	mov	r3, r1
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	440b      	add	r3, r1
 80018c0:	441a      	add	r2, r3
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4413      	add	r3, r2
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	411a      	asrs	r2, r3
 80018d0:	4b5d      	ldr	r3, [pc, #372]	; (8001a48 <main+0x2f4>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	3b01      	subs	r3, #1
 80018d6:	b2d1      	uxtb	r1, r2
 80018d8:	4a5c      	ldr	r2, [pc, #368]	; (8001a4c <main+0x2f8>)
 80018da:	54d1      	strb	r1, [r2, r3]
		  }

		  printf("buf=%d    y=%d    ", buf[digit_num], y);
 80018dc:	4b5a      	ldr	r3, [pc, #360]	; (8001a48 <main+0x2f4>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b5a      	ldr	r3, [pc, #360]	; (8001a4c <main+0x2f8>)
 80018e4:	5c9b      	ldrb	r3, [r3, r2]
 80018e6:	4619      	mov	r1, r3
 80018e8:	4b56      	ldr	r3, [pc, #344]	; (8001a44 <main+0x2f0>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	4858      	ldr	r0, [pc, #352]	; (8001a50 <main+0x2fc>)
 80018f0:	f000 fc9c 	bl	800222c <iprintf>

		  max7219SendDataPos(i+1, buf);
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	3301      	adds	r3, #1
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	4953      	ldr	r1, [pc, #332]	; (8001a4c <main+0x2f8>)
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff febe 	bl	8001680 <max7219SendDataPos>

		  buf[0] = 0;
 8001904:	4b51      	ldr	r3, [pc, #324]	; (8001a4c <main+0x2f8>)
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]
		  buf[1] = 0;
 800190a:	4b50      	ldr	r3, [pc, #320]	; (8001a4c <main+0x2f8>)
 800190c:	2200      	movs	r2, #0
 800190e:	705a      	strb	r2, [r3, #1]
		  buf[2] = 0;
 8001910:	4b4e      	ldr	r3, [pc, #312]	; (8001a4c <main+0x2f8>)
 8001912:	2200      	movs	r2, #0
 8001914:	709a      	strb	r2, [r3, #2]
		  buf[3] = 0;
 8001916:	4b4d      	ldr	r3, [pc, #308]	; (8001a4c <main+0x2f8>)
 8001918:	2200      	movs	r2, #0
 800191a:	70da      	strb	r2, [r3, #3]

		  HAL_Delay(30);
 800191c:	201e      	movs	r0, #30
 800191e:	f7fe fce3 	bl	80002e8 <HAL_Delay>
	  for(int i=0; i<9; i++)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	3301      	adds	r3, #1
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	2b08      	cmp	r3, #8
 800192c:	f77f af35 	ble.w	800179a <main+0x46>
	  }
	  printf("\n");
 8001930:	200a      	movs	r0, #10
 8001932:	f000 fc93 	bl	800225c <putchar>

	  //     
	  if(rx_flag)
 8001936:	4b47      	ldr	r3, [pc, #284]	; (8001a54 <main+0x300>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 80ab 	beq.w	8001a96 <main+0x342>
	  {
		  max7219Clear();
 8001940:	f7ff fe5c 	bl	80015fc <max7219Clear>
		  rx_flag = 0;
 8001944:	4b43      	ldr	r3, [pc, #268]	; (8001a54 <main+0x300>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
		  switch(rx_data)
 800194a:	4b43      	ldr	r3, [pc, #268]	; (8001a58 <main+0x304>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	3b61      	subs	r3, #97	; 0x61
 8001950:	2b16      	cmp	r3, #22
 8001952:	f200 80a2 	bhi.w	8001a9a <main+0x346>
 8001956:	a201      	add	r2, pc, #4	; (adr r2, 800195c <main+0x208>)
 8001958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195c:	080019b9 	.word	0x080019b9
 8001960:	08001a9b 	.word	0x08001a9b
 8001964:	08001a9b 	.word	0x08001a9b
 8001968:	080019cf 	.word	0x080019cf
 800196c:	080019e5 	.word	0x080019e5
 8001970:	08001a9b 	.word	0x08001a9b
 8001974:	08001a9b 	.word	0x08001a9b
 8001978:	08001a9b 	.word	0x08001a9b
 800197c:	08001a9b 	.word	0x08001a9b
 8001980:	08001a9b 	.word	0x08001a9b
 8001984:	08001a9b 	.word	0x08001a9b
 8001988:	08001a9b 	.word	0x08001a9b
 800198c:	08001a9b 	.word	0x08001a9b
 8001990:	08001a9b 	.word	0x08001a9b
 8001994:	08001a9b 	.word	0x08001a9b
 8001998:	08001a9b 	.word	0x08001a9b
 800199c:	08001a1d 	.word	0x08001a1d
 80019a0:	08001a9b 	.word	0x08001a9b
 80019a4:	08001a0f 	.word	0x08001a0f
 80019a8:	08001a9b 	.word	0x08001a9b
 80019ac:	08001a9b 	.word	0x08001a9b
 80019b0:	08001a9b 	.word	0x08001a9b
 80019b4:	08001a01 	.word	0x08001a01
		  {
		  	  case 97:	if(!left_shock_flag)		x--;		break;	//  
 80019b8:	4b28      	ldr	r3, [pc, #160]	; (8001a5c <main+0x308>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d16e      	bne.n	8001a9e <main+0x34a>
 80019c0:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <main+0x2dc>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <main+0x2dc>)
 80019ca:	701a      	strb	r2, [r3, #0]
 80019cc:	e067      	b.n	8001a9e <main+0x34a>
		  	  case 100:	if(!right_shock_flag)		x++;		break;	//  
 80019ce:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <main+0x30c>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d165      	bne.n	8001aa2 <main+0x34e>
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <main+0x2dc>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	3301      	adds	r3, #1
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <main+0x2dc>)
 80019e0:	701a      	strb	r2, [r3, #0]
 80019e2:	e05e      	b.n	8001aa2 <main+0x34e>
		  	  case 101:	rotate++;  if(rotate == 4)	rotate = 0;	break;	// 
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <main+0x2e4>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	3301      	adds	r3, #1
 80019ea:	b2da      	uxtb	r2, r3
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <main+0x2e4>)
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <main+0x2e4>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	d156      	bne.n	8001aa6 <main+0x352>
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <main+0x2e4>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
 80019fe:	e052      	b.n	8001aa6 <main+0x352>
		  	  case 119:	y--;									break;	//  
 8001a00:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <main+0x2f0>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <main+0x2f0>)
 8001a0a:	701a      	strb	r2, [r3, #0]
 8001a0c:	e04c      	b.n	8001aa8 <main+0x354>
		  	  case 115:	y++;									break;	//  
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <main+0x2f0>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	3301      	adds	r3, #1
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <main+0x2f0>)
 8001a18:	701a      	strb	r2, [r3, #0]
 8001a1a:	e045      	b.n	8001aa8 <main+0x354>
		  	  case 113:	for(int i=0; i<8; i++)	blockCopy[rotate][i] = 0;  newBlockNum++;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	e02f      	b.n	8001a82 <main+0x32e>
 8001a22:	bf00      	nop
 8001a24:	40003800 	.word	0x40003800
 8001a28:	40004800 	.word	0x40004800
 8001a2c:	08003190 	.word	0x08003190
 8001a30:	20000006 	.word	0x20000006
 8001a34:	2000018c 	.word	0x2000018c
 8001a38:	2000018b 	.word	0x2000018b
 8001a3c:	20000008 	.word	0x20000008
 8001a40:	200001a4 	.word	0x200001a4
 8001a44:	2000018a 	.word	0x2000018a
 8001a48:	20000005 	.word	0x20000005
 8001a4c:	200001c8 	.word	0x200001c8
 8001a50:	080031a0 	.word	0x080031a0
 8001a54:	2000018e 	.word	0x2000018e
 8001a58:	2000018d 	.word	0x2000018d
 8001a5c:	20000189 	.word	0x20000189
 8001a60:	20000188 	.word	0x20000188
 8001a64:	4b11      	ldr	r3, [pc, #68]	; (8001aac <main+0x358>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4a11      	ldr	r2, [pc, #68]	; (8001ab0 <main+0x35c>)
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	00db      	lsls	r3, r3, #3
 8001a70:	440b      	add	r3, r1
 8001a72:	441a      	add	r2, r3
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	4413      	add	r3, r2
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	2b07      	cmp	r3, #7
 8001a86:	dded      	ble.n	8001a64 <main+0x310>
 8001a88:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <main+0x360>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b2da      	uxtb	r2, r3
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <main+0x360>)
 8001a92:	701a      	strb	r2, [r3, #0]
		  	  	  	  	break;	// 
 8001a94:	e008      	b.n	8001aa8 <main+0x354>
		  	  default:	break;
		  }
	  }
 8001a96:	bf00      	nop
 8001a98:	e67c      	b.n	8001794 <main+0x40>
		  	  default:	break;
 8001a9a:	bf00      	nop
 8001a9c:	e67a      	b.n	8001794 <main+0x40>
		  	  case 97:	if(!left_shock_flag)		x--;		break;	//  
 8001a9e:	bf00      	nop
 8001aa0:	e678      	b.n	8001794 <main+0x40>
		  	  case 100:	if(!right_shock_flag)		x++;		break;	//  
 8001aa2:	bf00      	nop
 8001aa4:	e676      	b.n	8001794 <main+0x40>
		  	  case 101:	rotate++;  if(rotate == 4)	rotate = 0;	break;	// 
 8001aa6:	bf00      	nop
	  for(int i=0; i<9; i++)
 8001aa8:	e674      	b.n	8001794 <main+0x40>
 8001aaa:	bf00      	nop
 8001aac:	2000018b 	.word	0x2000018b
 8001ab0:	200001a4 	.word	0x200001a4
 8001ab4:	2000018c 	.word	0x2000018c

08001ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b090      	sub	sp, #64	; 0x40
 8001abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	2228      	movs	r2, #40	; 0x28
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 fba8 	bl	800221c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ada:	2301      	movs	r3, #1
 8001adc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ade:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ae2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aec:	2302      	movs	r3, #2
 8001aee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001af6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001afa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001afc:	f107 0318 	add.w	r3, r7, #24
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fcf7 	bl	80004f4 <HAL_RCC_OscConfig>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001b0c:	f000 f819 	bl	8001b42 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b10:	230f      	movs	r3, #15
 8001b12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b14:	2302      	movs	r3, #2
 8001b16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	2102      	movs	r1, #2
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe ff46 	bl	80009bc <HAL_RCC_ClockConfig>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b36:	f000 f804 	bl	8001b42 <Error_Handler>
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3740      	adds	r7, #64	; 0x40
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr
	...

08001b50 <LL_APB1_GRP1_EnableClock>:
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001b58:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b5a:	69da      	ldr	r2, [r3, #28]
 8001b5c:	4907      	ldr	r1, [pc, #28]	; (8001b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b66:	69da      	ldr	r2, [r3, #28]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000

08001b80 <LL_APB2_GRP1_EnableClock>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b8a:	699a      	ldr	r2, [r3, #24]
 8001b8c:	4907      	ldr	r1, [pc, #28]	; (8001bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <LL_APB2_GRP1_EnableClock+0x2c>)
 8001b96:	699a      	ldr	r2, [r3, #24]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000

08001bb0 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b090      	sub	sp, #64	; 0x40
 8001bb4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001bb6:	f107 0318 	add.w	r3, r7, #24
 8001bba:	2228      	movs	r2, #40	; 0x28
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 fb2c 	bl	800221c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	611a      	str	r2, [r3, #16]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001bd2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001bd6:	f7ff ffbb 	bl	8001b50 <LL_APB1_GRP1_EnableClock>
  
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001bda:	2008      	movs	r0, #8
 8001bdc:	f7ff ffd0 	bl	8001b80 <LL_APB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_15;
 8001be0:	4b1a      	ldr	r3, [pc, #104]	; (8001c4c <MX_SPI2_Init+0x9c>)
 8001be2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001be4:	2309      	movs	r3, #9
 8001be6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4816      	ldr	r0, [pc, #88]	; (8001c50 <MX_SPI2_Init+0xa0>)
 8001bf6:	f7ff f91e 	bl	8000e36 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8001bfa:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <MX_SPI2_Init+0xa4>)
 8001bfc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	4619      	mov	r1, r3
 8001c06:	4812      	ldr	r0, [pc, #72]	; (8001c50 <MX_SPI2_Init+0xa0>)
 8001c08:	f7ff f915 	bl	8000e36 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c10:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c14:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c16:	2300      	movs	r3, #0
 8001c18:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001c34:	230a      	movs	r3, #10
 8001c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4806      	ldr	r0, [pc, #24]	; (8001c58 <MX_SPI2_Init+0xa8>)
 8001c40:	f7ff fa87 	bl	8001152 <LL_SPI_Init>

}
 8001c44:	bf00      	nop
 8001c46:	3740      	adds	r7, #64	; 0x40
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	04a000a0 	.word	0x04a000a0
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	04400040 	.word	0x04400040
 8001c58:	40003800 	.word	0x40003800

08001c5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c62:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a14      	ldr	r2, [pc, #80]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6193      	str	r3, [r2, #24]
 8001c6e:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c84:	61d3      	str	r3, [r2, #28]
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_MspInit+0x5c>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c92:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <HAL_MspInit+0x60>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	4a04      	ldr	r2, [pc, #16]	; (8001cbc <HAL_MspInit+0x60>)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40010000 	.word	0x40010000

08001cc0 <LL_USART_IsActiveFlag_RXNE>:
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0320 	and.w	r3, r3, #32
 8001cd0:	2b20      	cmp	r3, #32
 8001cd2:	bf0c      	ite	eq
 8001cd4:	2301      	moveq	r3, #1
 8001cd6:	2300      	movne	r3, #0
 8001cd8:	b2db      	uxtb	r3, r3
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr

08001ce4 <LL_USART_ClearFlag_RXNE>:
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR , ~(USART_SR_RXNE));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f06f 0220 	mvn.w	r2, #32
 8001cf2:	601a      	str	r2, [r3, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <LL_USART_ReceiveData8>:
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	b2db      	uxtb	r3, r3
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d16:	b480      	push	{r7}
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d26:	e7fe      	b.n	8001d26 <HardFault_Handler+0x4>

08001d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <MemManage_Handler+0x4>

08001d2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <BusFault_Handler+0x4>

08001d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d38:	e7fe      	b.n	8001d38 <UsageFault_Handler+0x4>

08001d3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr

08001d46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr

08001d5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d62:	f7fe faa5 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART3))
 8001d70:	480a      	ldr	r0, [pc, #40]	; (8001d9c <USART3_IRQHandler+0x30>)
 8001d72:	f7ff ffa5 	bl	8001cc0 <LL_USART_IsActiveFlag_RXNE>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00c      	beq.n	8001d96 <USART3_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART3);
 8001d7c:	4807      	ldr	r0, [pc, #28]	; (8001d9c <USART3_IRQHandler+0x30>)
 8001d7e:	f7ff ffb1 	bl	8001ce4 <LL_USART_ClearFlag_RXNE>
		rx_data = LL_USART_ReceiveData8(USART3);
 8001d82:	4806      	ldr	r0, [pc, #24]	; (8001d9c <USART3_IRQHandler+0x30>)
 8001d84:	f7ff ffbb 	bl	8001cfe <LL_USART_ReceiveData8>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <USART3_IRQHandler+0x34>)
 8001d8e:	701a      	strb	r2, [r3, #0]
		rx_flag = 1;
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <USART3_IRQHandler+0x38>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40004800 	.word	0x40004800
 8001da0:	2000018d 	.word	0x2000018d
 8001da4:	2000018e 	.word	0x2000018e

08001da8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	e00a      	b.n	8001dd0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dba:	f3af 8000 	nop.w
 8001dbe:	4601      	mov	r1, r0
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	1c5a      	adds	r2, r3, #1
 8001dc4:	60ba      	str	r2, [r7, #8]
 8001dc6:	b2ca      	uxtb	r2, r1
 8001dc8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	dbf0      	blt.n	8001dba <_read+0x12>
	}

return len;
 8001dd8:	687b      	ldr	r3, [r7, #4]
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
	return -1;
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e08:	605a      	str	r2, [r3, #4]
	return 0;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr

08001e16 <_isatty>:

int _isatty(int file)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
	return 1;
 8001e1e:	2301      	movs	r3, #1
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr

08001e2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	60f8      	str	r0, [r7, #12]
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
	return 0;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
	...

08001e44 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e4c:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <_sbrk+0x50>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d102      	bne.n	8001e5a <_sbrk+0x16>
		heap_end = &end;
 8001e54:	4b0f      	ldr	r3, [pc, #60]	; (8001e94 <_sbrk+0x50>)
 8001e56:	4a10      	ldr	r2, [pc, #64]	; (8001e98 <_sbrk+0x54>)
 8001e58:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <_sbrk+0x50>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <_sbrk+0x50>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4413      	add	r3, r2
 8001e68:	466a      	mov	r2, sp
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d907      	bls.n	8001e7e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e6e:	f000 f9ab 	bl	80021c8 <__errno>
 8001e72:	4602      	mov	r2, r0
 8001e74:	230c      	movs	r3, #12
 8001e76:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7c:	e006      	b.n	8001e8c <_sbrk+0x48>
	}

	heap_end += incr;
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <_sbrk+0x50>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	4a03      	ldr	r2, [pc, #12]	; (8001e94 <_sbrk+0x50>)
 8001e88:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000190 	.word	0x20000190
 8001e98:	200001d8 	.word	0x200001d8

08001e9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ea0:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <SystemInit+0x5c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a14      	ldr	r2, [pc, #80]	; (8001ef8 <SystemInit+0x5c>)
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <SystemInit+0x5c>)
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	4911      	ldr	r1, [pc, #68]	; (8001ef8 <SystemInit+0x5c>)
 8001eb2:	4b12      	ldr	r3, [pc, #72]	; (8001efc <SystemInit+0x60>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <SystemInit+0x5c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a0e      	ldr	r2, [pc, #56]	; (8001ef8 <SystemInit+0x5c>)
 8001ebe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ec6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <SystemInit+0x5c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a0a      	ldr	r2, [pc, #40]	; (8001ef8 <SystemInit+0x5c>)
 8001ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <SystemInit+0x5c>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	4a07      	ldr	r2, [pc, #28]	; (8001ef8 <SystemInit+0x5c>)
 8001eda:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001ede:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <SystemInit+0x5c>)
 8001ee2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001ee6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <SystemInit+0x64>)
 8001eea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eee:	609a      	str	r2, [r3, #8]
#endif 
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	f8ff0000 	.word	0xf8ff0000
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <NVIC_GetPriorityGrouping>:
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f08:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <NVIC_GetPriorityGrouping+0x18>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	f003 0307 	and.w	r3, r3, #7
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000ed00 	.word	0xe000ed00

08001f20 <NVIC_EnableIRQ>:
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	f003 021f 	and.w	r2, r3, #31
 8001f30:	4906      	ldr	r1, [pc, #24]	; (8001f4c <NVIC_EnableIRQ+0x2c>)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	095b      	lsrs	r3, r3, #5
 8001f38:	2001      	movs	r0, #1
 8001f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	e000e100 	.word	0xe000e100

08001f50 <NVIC_SetPriority>:
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	da0b      	bge.n	8001f7c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	490c      	ldr	r1, [pc, #48]	; (8001f9c <NVIC_SetPriority+0x4c>)
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	f003 030f 	and.w	r3, r3, #15
 8001f70:	3b04      	subs	r3, #4
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	761a      	strb	r2, [r3, #24]
}
 8001f7a:	e009      	b.n	8001f90 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	4907      	ldr	r1, [pc, #28]	; (8001fa0 <NVIC_SetPriority+0x50>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	e000ed00 	.word	0xe000ed00
 8001fa0:	e000e100 	.word	0xe000e100

08001fa4 <NVIC_EncodePriority>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b089      	sub	sp, #36	; 0x24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f1c3 0307 	rsb	r3, r3, #7
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	bf28      	it	cs
 8001fc2:	2304      	movcs	r3, #4
 8001fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	2b06      	cmp	r3, #6
 8001fcc:	d902      	bls.n	8001fd4 <NVIC_EncodePriority+0x30>
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	3b03      	subs	r3, #3
 8001fd2:	e000      	b.n	8001fd6 <NVIC_EncodePriority+0x32>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43da      	mvns	r2, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff6:	43d9      	mvns	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffc:	4313      	orrs	r3, r2
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3724      	adds	r7, #36	; 0x24
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr

08002008 <LL_USART_Enable>:
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	60da      	str	r2, [r3, #12]
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	bc80      	pop	{r7}
 8002024:	4770      	bx	lr

08002026 <LL_USART_ConfigAsyncMode>:
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	615a      	str	r2, [r3, #20]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <LL_APB1_GRP1_EnableClock>:
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002058:	4b08      	ldr	r3, [pc, #32]	; (800207c <LL_APB1_GRP1_EnableClock+0x2c>)
 800205a:	69da      	ldr	r2, [r3, #28]
 800205c:	4907      	ldr	r1, [pc, #28]	; (800207c <LL_APB1_GRP1_EnableClock+0x2c>)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4313      	orrs	r3, r2
 8002062:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002066:	69da      	ldr	r2, [r3, #28]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4013      	ands	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800206e:	68fb      	ldr	r3, [r7, #12]
}
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	bc80      	pop	{r7}
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	40021000 	.word	0x40021000

08002080 <LL_APB2_GRP1_EnableClock>:
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002088:	4b08      	ldr	r3, [pc, #32]	; (80020ac <LL_APB2_GRP1_EnableClock+0x2c>)
 800208a:	699a      	ldr	r2, [r3, #24]
 800208c:	4907      	ldr	r1, [pc, #28]	; (80020ac <LL_APB2_GRP1_EnableClock+0x2c>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4313      	orrs	r3, r2
 8002092:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <LL_APB2_GRP1_EnableClock+0x2c>)
 8002096:	699a      	ldr	r2, [r3, #24]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4013      	ands	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800209e:	68fb      	ldr	r3, [r7, #12]
}
 80020a0:	bf00      	nop
 80020a2:	3714      	adds	r7, #20
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000

080020b0 <MX_USART3_UART_Init>:
/* USER CODE END 0 */

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08c      	sub	sp, #48	; 0x30
 80020b4:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80020b6:	f107 0318 	add.w	r3, r7, #24
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	611a      	str	r2, [r3, #16]
 80020c6:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]
 80020d0:	609a      	str	r2, [r3, #8]
 80020d2:	60da      	str	r2, [r3, #12]
 80020d4:	611a      	str	r2, [r3, #16]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 80020d6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020da:	f7ff ffb9 	bl	8002050 <LL_APB1_GRP1_EnableClock>
  
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80020de:	2008      	movs	r0, #8
 80020e0:	f7ff ffce 	bl	8002080 <LL_APB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration  
  PB10   ------> USART3_TX
  PB11   ------> USART3_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80020e4:	4b21      	ldr	r3, [pc, #132]	; (800216c <MX_USART3_UART_Init+0xbc>)
 80020e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80020e8:	2309      	movs	r3, #9
 80020ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80020ec:	2303      	movs	r3, #3
 80020ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f4:	1d3b      	adds	r3, r7, #4
 80020f6:	4619      	mov	r1, r3
 80020f8:	481d      	ldr	r0, [pc, #116]	; (8002170 <MX_USART3_UART_Init+0xc0>)
 80020fa:	f7fe fe9c 	bl	8000e36 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 80020fe:	4b1d      	ldr	r3, [pc, #116]	; (8002174 <MX_USART3_UART_Init+0xc4>)
 8002100:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002102:	2304      	movs	r3, #4
 8002104:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	4619      	mov	r1, r3
 800210a:	4819      	ldr	r0, [pc, #100]	; (8002170 <MX_USART3_UART_Init+0xc0>)
 800210c:	f7fe fe93 	bl	8000e36 <LL_GPIO_Init>

  /* USART3 interrupt Init */

  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002110:	f7ff fef8 	bl	8001f04 <NVIC_GetPriorityGrouping>
 8002114:	4603      	mov	r3, r0
 8002116:	2200      	movs	r2, #0
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff ff42 	bl	8001fa4 <NVIC_EncodePriority>
 8002120:	4603      	mov	r3, r0
 8002122:	4619      	mov	r1, r3
 8002124:	2027      	movs	r0, #39	; 0x27
 8002126:	f7ff ff13 	bl	8001f50 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 800212a:	2027      	movs	r0, #39	; 0x27
 800212c:	f7ff fef8 	bl	8001f20 <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002130:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002134:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002136:	2300      	movs	r3, #0
 8002138:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800213a:	2300      	movs	r3, #0
 800213c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800213e:	2300      	movs	r3, #0
 8002140:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002142:	230c      	movs	r3, #12
 8002144:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002146:	2300      	movs	r3, #0
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART3, &USART_InitStruct);
 800214a:	f107 0318 	add.w	r3, r7, #24
 800214e:	4619      	mov	r1, r3
 8002150:	4809      	ldr	r0, [pc, #36]	; (8002178 <MX_USART3_UART_Init+0xc8>)
 8002152:	f7ff f8e5 	bl	8001320 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8002156:	4808      	ldr	r0, [pc, #32]	; (8002178 <MX_USART3_UART_Init+0xc8>)
 8002158:	f7ff ff65 	bl	8002026 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800215c:	4806      	ldr	r0, [pc, #24]	; (8002178 <MX_USART3_UART_Init+0xc8>)
 800215e:	f7ff ff53 	bl	8002008 <LL_USART_Enable>

}
 8002162:	bf00      	nop
 8002164:	3730      	adds	r7, #48	; 0x30
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	04040004 	.word	0x04040004
 8002170:	40010c00 	.word	0x40010c00
 8002174:	04080008 	.word	0x04080008
 8002178:	40004800 	.word	0x40004800

0800217c <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */  movs r1, #0
 800217c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800217e:	e003      	b.n	8002188 <LoopCopyDataInit>

08002180 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002180:	4b0b      	ldr	r3, [pc, #44]	; (80021b0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002182:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002184:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002186:	3104      	adds	r1, #4

08002188 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002188:	480a      	ldr	r0, [pc, #40]	; (80021b4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800218a:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800218c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800218e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002190:	d3f6      	bcc.n	8002180 <CopyDataInit>
  ldr r2, =_sbss
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002194:	e002      	b.n	800219c <LoopFillZerobss>

08002196 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002198:	f842 3b04 	str.w	r3, [r2], #4

0800219c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800219c:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800219e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80021a0:	d3f9      	bcc.n	8002196 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021a2:	f7ff fe7b 	bl	8001e9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021a6:	f000 f815 	bl	80021d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021aa:	f7ff fad3 	bl	8001754 <main>
  bx lr
 80021ae:	4770      	bx	lr
  ldr r3, =_sidata
 80021b0:	0800326c 	.word	0x0800326c
  ldr r0, =_sdata
 80021b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80021b8:	2000016c 	.word	0x2000016c
  ldr r2, =_sbss
 80021bc:	2000016c 	.word	0x2000016c
  ldr r3, = _ebss
 80021c0:	200001d4 	.word	0x200001d4

080021c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021c4:	e7fe      	b.n	80021c4 <ADC1_2_IRQHandler>
	...

080021c8 <__errno>:
 80021c8:	4b01      	ldr	r3, [pc, #4]	; (80021d0 <__errno+0x8>)
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000108 	.word	0x20000108

080021d4 <__libc_init_array>:
 80021d4:	b570      	push	{r4, r5, r6, lr}
 80021d6:	2500      	movs	r5, #0
 80021d8:	4e0c      	ldr	r6, [pc, #48]	; (800220c <__libc_init_array+0x38>)
 80021da:	4c0d      	ldr	r4, [pc, #52]	; (8002210 <__libc_init_array+0x3c>)
 80021dc:	1ba4      	subs	r4, r4, r6
 80021de:	10a4      	asrs	r4, r4, #2
 80021e0:	42a5      	cmp	r5, r4
 80021e2:	d109      	bne.n	80021f8 <__libc_init_array+0x24>
 80021e4:	f000 ffbe 	bl	8003164 <_init>
 80021e8:	2500      	movs	r5, #0
 80021ea:	4e0a      	ldr	r6, [pc, #40]	; (8002214 <__libc_init_array+0x40>)
 80021ec:	4c0a      	ldr	r4, [pc, #40]	; (8002218 <__libc_init_array+0x44>)
 80021ee:	1ba4      	subs	r4, r4, r6
 80021f0:	10a4      	asrs	r4, r4, #2
 80021f2:	42a5      	cmp	r5, r4
 80021f4:	d105      	bne.n	8002202 <__libc_init_array+0x2e>
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
 80021f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021fc:	4798      	blx	r3
 80021fe:	3501      	adds	r5, #1
 8002200:	e7ee      	b.n	80021e0 <__libc_init_array+0xc>
 8002202:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002206:	4798      	blx	r3
 8002208:	3501      	adds	r5, #1
 800220a:	e7f2      	b.n	80021f2 <__libc_init_array+0x1e>
 800220c:	08003264 	.word	0x08003264
 8002210:	08003264 	.word	0x08003264
 8002214:	08003264 	.word	0x08003264
 8002218:	08003268 	.word	0x08003268

0800221c <memset>:
 800221c:	4603      	mov	r3, r0
 800221e:	4402      	add	r2, r0
 8002220:	4293      	cmp	r3, r2
 8002222:	d100      	bne.n	8002226 <memset+0xa>
 8002224:	4770      	bx	lr
 8002226:	f803 1b01 	strb.w	r1, [r3], #1
 800222a:	e7f9      	b.n	8002220 <memset+0x4>

0800222c <iprintf>:
 800222c:	b40f      	push	{r0, r1, r2, r3}
 800222e:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <iprintf+0x2c>)
 8002230:	b513      	push	{r0, r1, r4, lr}
 8002232:	681c      	ldr	r4, [r3, #0]
 8002234:	b124      	cbz	r4, 8002240 <iprintf+0x14>
 8002236:	69a3      	ldr	r3, [r4, #24]
 8002238:	b913      	cbnz	r3, 8002240 <iprintf+0x14>
 800223a:	4620      	mov	r0, r4
 800223c:	f000 fa36 	bl	80026ac <__sinit>
 8002240:	ab05      	add	r3, sp, #20
 8002242:	9a04      	ldr	r2, [sp, #16]
 8002244:	68a1      	ldr	r1, [r4, #8]
 8002246:	4620      	mov	r0, r4
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	f000 fbeb 	bl	8002a24 <_vfiprintf_r>
 800224e:	b002      	add	sp, #8
 8002250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002254:	b004      	add	sp, #16
 8002256:	4770      	bx	lr
 8002258:	20000108 	.word	0x20000108

0800225c <putchar>:
 800225c:	b538      	push	{r3, r4, r5, lr}
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <putchar+0x24>)
 8002260:	4605      	mov	r5, r0
 8002262:	681c      	ldr	r4, [r3, #0]
 8002264:	b124      	cbz	r4, 8002270 <putchar+0x14>
 8002266:	69a3      	ldr	r3, [r4, #24]
 8002268:	b913      	cbnz	r3, 8002270 <putchar+0x14>
 800226a:	4620      	mov	r0, r4
 800226c:	f000 fa1e 	bl	80026ac <__sinit>
 8002270:	68a2      	ldr	r2, [r4, #8]
 8002272:	4629      	mov	r1, r5
 8002274:	4620      	mov	r0, r4
 8002276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800227a:	f000 be71 	b.w	8002f60 <_putc_r>
 800227e:	bf00      	nop
 8002280:	20000108 	.word	0x20000108

08002284 <_puts_r>:
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	460e      	mov	r6, r1
 8002288:	4605      	mov	r5, r0
 800228a:	b118      	cbz	r0, 8002294 <_puts_r+0x10>
 800228c:	6983      	ldr	r3, [r0, #24]
 800228e:	b90b      	cbnz	r3, 8002294 <_puts_r+0x10>
 8002290:	f000 fa0c 	bl	80026ac <__sinit>
 8002294:	69ab      	ldr	r3, [r5, #24]
 8002296:	68ac      	ldr	r4, [r5, #8]
 8002298:	b913      	cbnz	r3, 80022a0 <_puts_r+0x1c>
 800229a:	4628      	mov	r0, r5
 800229c:	f000 fa06 	bl	80026ac <__sinit>
 80022a0:	4b23      	ldr	r3, [pc, #140]	; (8002330 <_puts_r+0xac>)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	d117      	bne.n	80022d6 <_puts_r+0x52>
 80022a6:	686c      	ldr	r4, [r5, #4]
 80022a8:	89a3      	ldrh	r3, [r4, #12]
 80022aa:	071b      	lsls	r3, r3, #28
 80022ac:	d51d      	bpl.n	80022ea <_puts_r+0x66>
 80022ae:	6923      	ldr	r3, [r4, #16]
 80022b0:	b1db      	cbz	r3, 80022ea <_puts_r+0x66>
 80022b2:	3e01      	subs	r6, #1
 80022b4:	68a3      	ldr	r3, [r4, #8]
 80022b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80022ba:	3b01      	subs	r3, #1
 80022bc:	60a3      	str	r3, [r4, #8]
 80022be:	b9e9      	cbnz	r1, 80022fc <_puts_r+0x78>
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	da2e      	bge.n	8002322 <_puts_r+0x9e>
 80022c4:	4622      	mov	r2, r4
 80022c6:	210a      	movs	r1, #10
 80022c8:	4628      	mov	r0, r5
 80022ca:	f000 f83f 	bl	800234c <__swbuf_r>
 80022ce:	3001      	adds	r0, #1
 80022d0:	d011      	beq.n	80022f6 <_puts_r+0x72>
 80022d2:	200a      	movs	r0, #10
 80022d4:	e011      	b.n	80022fa <_puts_r+0x76>
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <_puts_r+0xb0>)
 80022d8:	429c      	cmp	r4, r3
 80022da:	d101      	bne.n	80022e0 <_puts_r+0x5c>
 80022dc:	68ac      	ldr	r4, [r5, #8]
 80022de:	e7e3      	b.n	80022a8 <_puts_r+0x24>
 80022e0:	4b15      	ldr	r3, [pc, #84]	; (8002338 <_puts_r+0xb4>)
 80022e2:	429c      	cmp	r4, r3
 80022e4:	bf08      	it	eq
 80022e6:	68ec      	ldreq	r4, [r5, #12]
 80022e8:	e7de      	b.n	80022a8 <_puts_r+0x24>
 80022ea:	4621      	mov	r1, r4
 80022ec:	4628      	mov	r0, r5
 80022ee:	f000 f87f 	bl	80023f0 <__swsetup_r>
 80022f2:	2800      	cmp	r0, #0
 80022f4:	d0dd      	beq.n	80022b2 <_puts_r+0x2e>
 80022f6:	f04f 30ff 	mov.w	r0, #4294967295
 80022fa:	bd70      	pop	{r4, r5, r6, pc}
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	da04      	bge.n	800230a <_puts_r+0x86>
 8002300:	69a2      	ldr	r2, [r4, #24]
 8002302:	429a      	cmp	r2, r3
 8002304:	dc06      	bgt.n	8002314 <_puts_r+0x90>
 8002306:	290a      	cmp	r1, #10
 8002308:	d004      	beq.n	8002314 <_puts_r+0x90>
 800230a:	6823      	ldr	r3, [r4, #0]
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	6022      	str	r2, [r4, #0]
 8002310:	7019      	strb	r1, [r3, #0]
 8002312:	e7cf      	b.n	80022b4 <_puts_r+0x30>
 8002314:	4622      	mov	r2, r4
 8002316:	4628      	mov	r0, r5
 8002318:	f000 f818 	bl	800234c <__swbuf_r>
 800231c:	3001      	adds	r0, #1
 800231e:	d1c9      	bne.n	80022b4 <_puts_r+0x30>
 8002320:	e7e9      	b.n	80022f6 <_puts_r+0x72>
 8002322:	200a      	movs	r0, #10
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	6022      	str	r2, [r4, #0]
 800232a:	7018      	strb	r0, [r3, #0]
 800232c:	e7e5      	b.n	80022fa <_puts_r+0x76>
 800232e:	bf00      	nop
 8002330:	080031f0 	.word	0x080031f0
 8002334:	08003210 	.word	0x08003210
 8002338:	080031d0 	.word	0x080031d0

0800233c <puts>:
 800233c:	4b02      	ldr	r3, [pc, #8]	; (8002348 <puts+0xc>)
 800233e:	4601      	mov	r1, r0
 8002340:	6818      	ldr	r0, [r3, #0]
 8002342:	f7ff bf9f 	b.w	8002284 <_puts_r>
 8002346:	bf00      	nop
 8002348:	20000108 	.word	0x20000108

0800234c <__swbuf_r>:
 800234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234e:	460e      	mov	r6, r1
 8002350:	4614      	mov	r4, r2
 8002352:	4605      	mov	r5, r0
 8002354:	b118      	cbz	r0, 800235e <__swbuf_r+0x12>
 8002356:	6983      	ldr	r3, [r0, #24]
 8002358:	b90b      	cbnz	r3, 800235e <__swbuf_r+0x12>
 800235a:	f000 f9a7 	bl	80026ac <__sinit>
 800235e:	4b21      	ldr	r3, [pc, #132]	; (80023e4 <__swbuf_r+0x98>)
 8002360:	429c      	cmp	r4, r3
 8002362:	d12a      	bne.n	80023ba <__swbuf_r+0x6e>
 8002364:	686c      	ldr	r4, [r5, #4]
 8002366:	69a3      	ldr	r3, [r4, #24]
 8002368:	60a3      	str	r3, [r4, #8]
 800236a:	89a3      	ldrh	r3, [r4, #12]
 800236c:	071a      	lsls	r2, r3, #28
 800236e:	d52e      	bpl.n	80023ce <__swbuf_r+0x82>
 8002370:	6923      	ldr	r3, [r4, #16]
 8002372:	b363      	cbz	r3, 80023ce <__swbuf_r+0x82>
 8002374:	6923      	ldr	r3, [r4, #16]
 8002376:	6820      	ldr	r0, [r4, #0]
 8002378:	b2f6      	uxtb	r6, r6
 800237a:	1ac0      	subs	r0, r0, r3
 800237c:	6963      	ldr	r3, [r4, #20]
 800237e:	4637      	mov	r7, r6
 8002380:	4283      	cmp	r3, r0
 8002382:	dc04      	bgt.n	800238e <__swbuf_r+0x42>
 8002384:	4621      	mov	r1, r4
 8002386:	4628      	mov	r0, r5
 8002388:	f000 f926 	bl	80025d8 <_fflush_r>
 800238c:	bb28      	cbnz	r0, 80023da <__swbuf_r+0x8e>
 800238e:	68a3      	ldr	r3, [r4, #8]
 8002390:	3001      	adds	r0, #1
 8002392:	3b01      	subs	r3, #1
 8002394:	60a3      	str	r3, [r4, #8]
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	6022      	str	r2, [r4, #0]
 800239c:	701e      	strb	r6, [r3, #0]
 800239e:	6963      	ldr	r3, [r4, #20]
 80023a0:	4283      	cmp	r3, r0
 80023a2:	d004      	beq.n	80023ae <__swbuf_r+0x62>
 80023a4:	89a3      	ldrh	r3, [r4, #12]
 80023a6:	07db      	lsls	r3, r3, #31
 80023a8:	d519      	bpl.n	80023de <__swbuf_r+0x92>
 80023aa:	2e0a      	cmp	r6, #10
 80023ac:	d117      	bne.n	80023de <__swbuf_r+0x92>
 80023ae:	4621      	mov	r1, r4
 80023b0:	4628      	mov	r0, r5
 80023b2:	f000 f911 	bl	80025d8 <_fflush_r>
 80023b6:	b190      	cbz	r0, 80023de <__swbuf_r+0x92>
 80023b8:	e00f      	b.n	80023da <__swbuf_r+0x8e>
 80023ba:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <__swbuf_r+0x9c>)
 80023bc:	429c      	cmp	r4, r3
 80023be:	d101      	bne.n	80023c4 <__swbuf_r+0x78>
 80023c0:	68ac      	ldr	r4, [r5, #8]
 80023c2:	e7d0      	b.n	8002366 <__swbuf_r+0x1a>
 80023c4:	4b09      	ldr	r3, [pc, #36]	; (80023ec <__swbuf_r+0xa0>)
 80023c6:	429c      	cmp	r4, r3
 80023c8:	bf08      	it	eq
 80023ca:	68ec      	ldreq	r4, [r5, #12]
 80023cc:	e7cb      	b.n	8002366 <__swbuf_r+0x1a>
 80023ce:	4621      	mov	r1, r4
 80023d0:	4628      	mov	r0, r5
 80023d2:	f000 f80d 	bl	80023f0 <__swsetup_r>
 80023d6:	2800      	cmp	r0, #0
 80023d8:	d0cc      	beq.n	8002374 <__swbuf_r+0x28>
 80023da:	f04f 37ff 	mov.w	r7, #4294967295
 80023de:	4638      	mov	r0, r7
 80023e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023e2:	bf00      	nop
 80023e4:	080031f0 	.word	0x080031f0
 80023e8:	08003210 	.word	0x08003210
 80023ec:	080031d0 	.word	0x080031d0

080023f0 <__swsetup_r>:
 80023f0:	4b32      	ldr	r3, [pc, #200]	; (80024bc <__swsetup_r+0xcc>)
 80023f2:	b570      	push	{r4, r5, r6, lr}
 80023f4:	681d      	ldr	r5, [r3, #0]
 80023f6:	4606      	mov	r6, r0
 80023f8:	460c      	mov	r4, r1
 80023fa:	b125      	cbz	r5, 8002406 <__swsetup_r+0x16>
 80023fc:	69ab      	ldr	r3, [r5, #24]
 80023fe:	b913      	cbnz	r3, 8002406 <__swsetup_r+0x16>
 8002400:	4628      	mov	r0, r5
 8002402:	f000 f953 	bl	80026ac <__sinit>
 8002406:	4b2e      	ldr	r3, [pc, #184]	; (80024c0 <__swsetup_r+0xd0>)
 8002408:	429c      	cmp	r4, r3
 800240a:	d10f      	bne.n	800242c <__swsetup_r+0x3c>
 800240c:	686c      	ldr	r4, [r5, #4]
 800240e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002412:	b29a      	uxth	r2, r3
 8002414:	0715      	lsls	r5, r2, #28
 8002416:	d42c      	bmi.n	8002472 <__swsetup_r+0x82>
 8002418:	06d0      	lsls	r0, r2, #27
 800241a:	d411      	bmi.n	8002440 <__swsetup_r+0x50>
 800241c:	2209      	movs	r2, #9
 800241e:	6032      	str	r2, [r6, #0]
 8002420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002424:	81a3      	strh	r3, [r4, #12]
 8002426:	f04f 30ff 	mov.w	r0, #4294967295
 800242a:	e03e      	b.n	80024aa <__swsetup_r+0xba>
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <__swsetup_r+0xd4>)
 800242e:	429c      	cmp	r4, r3
 8002430:	d101      	bne.n	8002436 <__swsetup_r+0x46>
 8002432:	68ac      	ldr	r4, [r5, #8]
 8002434:	e7eb      	b.n	800240e <__swsetup_r+0x1e>
 8002436:	4b24      	ldr	r3, [pc, #144]	; (80024c8 <__swsetup_r+0xd8>)
 8002438:	429c      	cmp	r4, r3
 800243a:	bf08      	it	eq
 800243c:	68ec      	ldreq	r4, [r5, #12]
 800243e:	e7e6      	b.n	800240e <__swsetup_r+0x1e>
 8002440:	0751      	lsls	r1, r2, #29
 8002442:	d512      	bpl.n	800246a <__swsetup_r+0x7a>
 8002444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002446:	b141      	cbz	r1, 800245a <__swsetup_r+0x6a>
 8002448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800244c:	4299      	cmp	r1, r3
 800244e:	d002      	beq.n	8002456 <__swsetup_r+0x66>
 8002450:	4630      	mov	r0, r6
 8002452:	f000 fa19 	bl	8002888 <_free_r>
 8002456:	2300      	movs	r3, #0
 8002458:	6363      	str	r3, [r4, #52]	; 0x34
 800245a:	89a3      	ldrh	r3, [r4, #12]
 800245c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002460:	81a3      	strh	r3, [r4, #12]
 8002462:	2300      	movs	r3, #0
 8002464:	6063      	str	r3, [r4, #4]
 8002466:	6923      	ldr	r3, [r4, #16]
 8002468:	6023      	str	r3, [r4, #0]
 800246a:	89a3      	ldrh	r3, [r4, #12]
 800246c:	f043 0308 	orr.w	r3, r3, #8
 8002470:	81a3      	strh	r3, [r4, #12]
 8002472:	6923      	ldr	r3, [r4, #16]
 8002474:	b94b      	cbnz	r3, 800248a <__swsetup_r+0x9a>
 8002476:	89a3      	ldrh	r3, [r4, #12]
 8002478:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800247c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002480:	d003      	beq.n	800248a <__swsetup_r+0x9a>
 8002482:	4621      	mov	r1, r4
 8002484:	4630      	mov	r0, r6
 8002486:	f000 f9bf 	bl	8002808 <__smakebuf_r>
 800248a:	89a2      	ldrh	r2, [r4, #12]
 800248c:	f012 0301 	ands.w	r3, r2, #1
 8002490:	d00c      	beq.n	80024ac <__swsetup_r+0xbc>
 8002492:	2300      	movs	r3, #0
 8002494:	60a3      	str	r3, [r4, #8]
 8002496:	6963      	ldr	r3, [r4, #20]
 8002498:	425b      	negs	r3, r3
 800249a:	61a3      	str	r3, [r4, #24]
 800249c:	6923      	ldr	r3, [r4, #16]
 800249e:	b953      	cbnz	r3, 80024b6 <__swsetup_r+0xc6>
 80024a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80024a8:	d1ba      	bne.n	8002420 <__swsetup_r+0x30>
 80024aa:	bd70      	pop	{r4, r5, r6, pc}
 80024ac:	0792      	lsls	r2, r2, #30
 80024ae:	bf58      	it	pl
 80024b0:	6963      	ldrpl	r3, [r4, #20]
 80024b2:	60a3      	str	r3, [r4, #8]
 80024b4:	e7f2      	b.n	800249c <__swsetup_r+0xac>
 80024b6:	2000      	movs	r0, #0
 80024b8:	e7f7      	b.n	80024aa <__swsetup_r+0xba>
 80024ba:	bf00      	nop
 80024bc:	20000108 	.word	0x20000108
 80024c0:	080031f0 	.word	0x080031f0
 80024c4:	08003210 	.word	0x08003210
 80024c8:	080031d0 	.word	0x080031d0

080024cc <__sflush_r>:
 80024cc:	898a      	ldrh	r2, [r1, #12]
 80024ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024d2:	4605      	mov	r5, r0
 80024d4:	0710      	lsls	r0, r2, #28
 80024d6:	460c      	mov	r4, r1
 80024d8:	d458      	bmi.n	800258c <__sflush_r+0xc0>
 80024da:	684b      	ldr	r3, [r1, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	dc05      	bgt.n	80024ec <__sflush_r+0x20>
 80024e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	dc02      	bgt.n	80024ec <__sflush_r+0x20>
 80024e6:	2000      	movs	r0, #0
 80024e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80024ee:	2e00      	cmp	r6, #0
 80024f0:	d0f9      	beq.n	80024e6 <__sflush_r+0x1a>
 80024f2:	2300      	movs	r3, #0
 80024f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80024f8:	682f      	ldr	r7, [r5, #0]
 80024fa:	6a21      	ldr	r1, [r4, #32]
 80024fc:	602b      	str	r3, [r5, #0]
 80024fe:	d032      	beq.n	8002566 <__sflush_r+0x9a>
 8002500:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002502:	89a3      	ldrh	r3, [r4, #12]
 8002504:	075a      	lsls	r2, r3, #29
 8002506:	d505      	bpl.n	8002514 <__sflush_r+0x48>
 8002508:	6863      	ldr	r3, [r4, #4]
 800250a:	1ac0      	subs	r0, r0, r3
 800250c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800250e:	b10b      	cbz	r3, 8002514 <__sflush_r+0x48>
 8002510:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002512:	1ac0      	subs	r0, r0, r3
 8002514:	2300      	movs	r3, #0
 8002516:	4602      	mov	r2, r0
 8002518:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800251a:	6a21      	ldr	r1, [r4, #32]
 800251c:	4628      	mov	r0, r5
 800251e:	47b0      	blx	r6
 8002520:	1c43      	adds	r3, r0, #1
 8002522:	89a3      	ldrh	r3, [r4, #12]
 8002524:	d106      	bne.n	8002534 <__sflush_r+0x68>
 8002526:	6829      	ldr	r1, [r5, #0]
 8002528:	291d      	cmp	r1, #29
 800252a:	d848      	bhi.n	80025be <__sflush_r+0xf2>
 800252c:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <__sflush_r+0x108>)
 800252e:	40ca      	lsrs	r2, r1
 8002530:	07d6      	lsls	r6, r2, #31
 8002532:	d544      	bpl.n	80025be <__sflush_r+0xf2>
 8002534:	2200      	movs	r2, #0
 8002536:	6062      	str	r2, [r4, #4]
 8002538:	6922      	ldr	r2, [r4, #16]
 800253a:	04d9      	lsls	r1, r3, #19
 800253c:	6022      	str	r2, [r4, #0]
 800253e:	d504      	bpl.n	800254a <__sflush_r+0x7e>
 8002540:	1c42      	adds	r2, r0, #1
 8002542:	d101      	bne.n	8002548 <__sflush_r+0x7c>
 8002544:	682b      	ldr	r3, [r5, #0]
 8002546:	b903      	cbnz	r3, 800254a <__sflush_r+0x7e>
 8002548:	6560      	str	r0, [r4, #84]	; 0x54
 800254a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800254c:	602f      	str	r7, [r5, #0]
 800254e:	2900      	cmp	r1, #0
 8002550:	d0c9      	beq.n	80024e6 <__sflush_r+0x1a>
 8002552:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002556:	4299      	cmp	r1, r3
 8002558:	d002      	beq.n	8002560 <__sflush_r+0x94>
 800255a:	4628      	mov	r0, r5
 800255c:	f000 f994 	bl	8002888 <_free_r>
 8002560:	2000      	movs	r0, #0
 8002562:	6360      	str	r0, [r4, #52]	; 0x34
 8002564:	e7c0      	b.n	80024e8 <__sflush_r+0x1c>
 8002566:	2301      	movs	r3, #1
 8002568:	4628      	mov	r0, r5
 800256a:	47b0      	blx	r6
 800256c:	1c41      	adds	r1, r0, #1
 800256e:	d1c8      	bne.n	8002502 <__sflush_r+0x36>
 8002570:	682b      	ldr	r3, [r5, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0c5      	beq.n	8002502 <__sflush_r+0x36>
 8002576:	2b1d      	cmp	r3, #29
 8002578:	d001      	beq.n	800257e <__sflush_r+0xb2>
 800257a:	2b16      	cmp	r3, #22
 800257c:	d101      	bne.n	8002582 <__sflush_r+0xb6>
 800257e:	602f      	str	r7, [r5, #0]
 8002580:	e7b1      	b.n	80024e6 <__sflush_r+0x1a>
 8002582:	89a3      	ldrh	r3, [r4, #12]
 8002584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002588:	81a3      	strh	r3, [r4, #12]
 800258a:	e7ad      	b.n	80024e8 <__sflush_r+0x1c>
 800258c:	690f      	ldr	r7, [r1, #16]
 800258e:	2f00      	cmp	r7, #0
 8002590:	d0a9      	beq.n	80024e6 <__sflush_r+0x1a>
 8002592:	0793      	lsls	r3, r2, #30
 8002594:	bf18      	it	ne
 8002596:	2300      	movne	r3, #0
 8002598:	680e      	ldr	r6, [r1, #0]
 800259a:	bf08      	it	eq
 800259c:	694b      	ldreq	r3, [r1, #20]
 800259e:	eba6 0807 	sub.w	r8, r6, r7
 80025a2:	600f      	str	r7, [r1, #0]
 80025a4:	608b      	str	r3, [r1, #8]
 80025a6:	f1b8 0f00 	cmp.w	r8, #0
 80025aa:	dd9c      	ble.n	80024e6 <__sflush_r+0x1a>
 80025ac:	4643      	mov	r3, r8
 80025ae:	463a      	mov	r2, r7
 80025b0:	6a21      	ldr	r1, [r4, #32]
 80025b2:	4628      	mov	r0, r5
 80025b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80025b6:	47b0      	blx	r6
 80025b8:	2800      	cmp	r0, #0
 80025ba:	dc06      	bgt.n	80025ca <__sflush_r+0xfe>
 80025bc:	89a3      	ldrh	r3, [r4, #12]
 80025be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c2:	81a3      	strh	r3, [r4, #12]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	e78e      	b.n	80024e8 <__sflush_r+0x1c>
 80025ca:	4407      	add	r7, r0
 80025cc:	eba8 0800 	sub.w	r8, r8, r0
 80025d0:	e7e9      	b.n	80025a6 <__sflush_r+0xda>
 80025d2:	bf00      	nop
 80025d4:	20400001 	.word	0x20400001

080025d8 <_fflush_r>:
 80025d8:	b538      	push	{r3, r4, r5, lr}
 80025da:	690b      	ldr	r3, [r1, #16]
 80025dc:	4605      	mov	r5, r0
 80025de:	460c      	mov	r4, r1
 80025e0:	b1db      	cbz	r3, 800261a <_fflush_r+0x42>
 80025e2:	b118      	cbz	r0, 80025ec <_fflush_r+0x14>
 80025e4:	6983      	ldr	r3, [r0, #24]
 80025e6:	b90b      	cbnz	r3, 80025ec <_fflush_r+0x14>
 80025e8:	f000 f860 	bl	80026ac <__sinit>
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <_fflush_r+0x48>)
 80025ee:	429c      	cmp	r4, r3
 80025f0:	d109      	bne.n	8002606 <_fflush_r+0x2e>
 80025f2:	686c      	ldr	r4, [r5, #4]
 80025f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025f8:	b17b      	cbz	r3, 800261a <_fflush_r+0x42>
 80025fa:	4621      	mov	r1, r4
 80025fc:	4628      	mov	r0, r5
 80025fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002602:	f7ff bf63 	b.w	80024cc <__sflush_r>
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <_fflush_r+0x4c>)
 8002608:	429c      	cmp	r4, r3
 800260a:	d101      	bne.n	8002610 <_fflush_r+0x38>
 800260c:	68ac      	ldr	r4, [r5, #8]
 800260e:	e7f1      	b.n	80025f4 <_fflush_r+0x1c>
 8002610:	4b05      	ldr	r3, [pc, #20]	; (8002628 <_fflush_r+0x50>)
 8002612:	429c      	cmp	r4, r3
 8002614:	bf08      	it	eq
 8002616:	68ec      	ldreq	r4, [r5, #12]
 8002618:	e7ec      	b.n	80025f4 <_fflush_r+0x1c>
 800261a:	2000      	movs	r0, #0
 800261c:	bd38      	pop	{r3, r4, r5, pc}
 800261e:	bf00      	nop
 8002620:	080031f0 	.word	0x080031f0
 8002624:	08003210 	.word	0x08003210
 8002628:	080031d0 	.word	0x080031d0

0800262c <std>:
 800262c:	2300      	movs	r3, #0
 800262e:	b510      	push	{r4, lr}
 8002630:	4604      	mov	r4, r0
 8002632:	e9c0 3300 	strd	r3, r3, [r0]
 8002636:	6083      	str	r3, [r0, #8]
 8002638:	8181      	strh	r1, [r0, #12]
 800263a:	6643      	str	r3, [r0, #100]	; 0x64
 800263c:	81c2      	strh	r2, [r0, #14]
 800263e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002642:	6183      	str	r3, [r0, #24]
 8002644:	4619      	mov	r1, r3
 8002646:	2208      	movs	r2, #8
 8002648:	305c      	adds	r0, #92	; 0x5c
 800264a:	f7ff fde7 	bl	800221c <memset>
 800264e:	4b05      	ldr	r3, [pc, #20]	; (8002664 <std+0x38>)
 8002650:	6224      	str	r4, [r4, #32]
 8002652:	6263      	str	r3, [r4, #36]	; 0x24
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <std+0x3c>)
 8002656:	62a3      	str	r3, [r4, #40]	; 0x28
 8002658:	4b04      	ldr	r3, [pc, #16]	; (800266c <std+0x40>)
 800265a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <std+0x44>)
 800265e:	6323      	str	r3, [r4, #48]	; 0x30
 8002660:	bd10      	pop	{r4, pc}
 8002662:	bf00      	nop
 8002664:	08002fed 	.word	0x08002fed
 8002668:	0800300f 	.word	0x0800300f
 800266c:	08003047 	.word	0x08003047
 8002670:	0800306b 	.word	0x0800306b

08002674 <_cleanup_r>:
 8002674:	4901      	ldr	r1, [pc, #4]	; (800267c <_cleanup_r+0x8>)
 8002676:	f000 b885 	b.w	8002784 <_fwalk_reent>
 800267a:	bf00      	nop
 800267c:	080025d9 	.word	0x080025d9

08002680 <__sfmoreglue>:
 8002680:	b570      	push	{r4, r5, r6, lr}
 8002682:	2568      	movs	r5, #104	; 0x68
 8002684:	1e4a      	subs	r2, r1, #1
 8002686:	4355      	muls	r5, r2
 8002688:	460e      	mov	r6, r1
 800268a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800268e:	f000 f947 	bl	8002920 <_malloc_r>
 8002692:	4604      	mov	r4, r0
 8002694:	b140      	cbz	r0, 80026a8 <__sfmoreglue+0x28>
 8002696:	2100      	movs	r1, #0
 8002698:	e9c0 1600 	strd	r1, r6, [r0]
 800269c:	300c      	adds	r0, #12
 800269e:	60a0      	str	r0, [r4, #8]
 80026a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80026a4:	f7ff fdba 	bl	800221c <memset>
 80026a8:	4620      	mov	r0, r4
 80026aa:	bd70      	pop	{r4, r5, r6, pc}

080026ac <__sinit>:
 80026ac:	6983      	ldr	r3, [r0, #24]
 80026ae:	b510      	push	{r4, lr}
 80026b0:	4604      	mov	r4, r0
 80026b2:	bb33      	cbnz	r3, 8002702 <__sinit+0x56>
 80026b4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80026b8:	6503      	str	r3, [r0, #80]	; 0x50
 80026ba:	4b12      	ldr	r3, [pc, #72]	; (8002704 <__sinit+0x58>)
 80026bc:	4a12      	ldr	r2, [pc, #72]	; (8002708 <__sinit+0x5c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6282      	str	r2, [r0, #40]	; 0x28
 80026c2:	4298      	cmp	r0, r3
 80026c4:	bf04      	itt	eq
 80026c6:	2301      	moveq	r3, #1
 80026c8:	6183      	streq	r3, [r0, #24]
 80026ca:	f000 f81f 	bl	800270c <__sfp>
 80026ce:	6060      	str	r0, [r4, #4]
 80026d0:	4620      	mov	r0, r4
 80026d2:	f000 f81b 	bl	800270c <__sfp>
 80026d6:	60a0      	str	r0, [r4, #8]
 80026d8:	4620      	mov	r0, r4
 80026da:	f000 f817 	bl	800270c <__sfp>
 80026de:	2200      	movs	r2, #0
 80026e0:	60e0      	str	r0, [r4, #12]
 80026e2:	2104      	movs	r1, #4
 80026e4:	6860      	ldr	r0, [r4, #4]
 80026e6:	f7ff ffa1 	bl	800262c <std>
 80026ea:	2201      	movs	r2, #1
 80026ec:	2109      	movs	r1, #9
 80026ee:	68a0      	ldr	r0, [r4, #8]
 80026f0:	f7ff ff9c 	bl	800262c <std>
 80026f4:	2202      	movs	r2, #2
 80026f6:	2112      	movs	r1, #18
 80026f8:	68e0      	ldr	r0, [r4, #12]
 80026fa:	f7ff ff97 	bl	800262c <std>
 80026fe:	2301      	movs	r3, #1
 8002700:	61a3      	str	r3, [r4, #24]
 8002702:	bd10      	pop	{r4, pc}
 8002704:	080031cc 	.word	0x080031cc
 8002708:	08002675 	.word	0x08002675

0800270c <__sfp>:
 800270c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270e:	4b1b      	ldr	r3, [pc, #108]	; (800277c <__sfp+0x70>)
 8002710:	4607      	mov	r7, r0
 8002712:	681e      	ldr	r6, [r3, #0]
 8002714:	69b3      	ldr	r3, [r6, #24]
 8002716:	b913      	cbnz	r3, 800271e <__sfp+0x12>
 8002718:	4630      	mov	r0, r6
 800271a:	f7ff ffc7 	bl	80026ac <__sinit>
 800271e:	3648      	adds	r6, #72	; 0x48
 8002720:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002724:	3b01      	subs	r3, #1
 8002726:	d503      	bpl.n	8002730 <__sfp+0x24>
 8002728:	6833      	ldr	r3, [r6, #0]
 800272a:	b133      	cbz	r3, 800273a <__sfp+0x2e>
 800272c:	6836      	ldr	r6, [r6, #0]
 800272e:	e7f7      	b.n	8002720 <__sfp+0x14>
 8002730:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002734:	b16d      	cbz	r5, 8002752 <__sfp+0x46>
 8002736:	3468      	adds	r4, #104	; 0x68
 8002738:	e7f4      	b.n	8002724 <__sfp+0x18>
 800273a:	2104      	movs	r1, #4
 800273c:	4638      	mov	r0, r7
 800273e:	f7ff ff9f 	bl	8002680 <__sfmoreglue>
 8002742:	6030      	str	r0, [r6, #0]
 8002744:	2800      	cmp	r0, #0
 8002746:	d1f1      	bne.n	800272c <__sfp+0x20>
 8002748:	230c      	movs	r3, #12
 800274a:	4604      	mov	r4, r0
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	4620      	mov	r0, r4
 8002750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <__sfp+0x74>)
 8002754:	6665      	str	r5, [r4, #100]	; 0x64
 8002756:	e9c4 5500 	strd	r5, r5, [r4]
 800275a:	60a5      	str	r5, [r4, #8]
 800275c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002760:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002764:	2208      	movs	r2, #8
 8002766:	4629      	mov	r1, r5
 8002768:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800276c:	f7ff fd56 	bl	800221c <memset>
 8002770:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002774:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002778:	e7e9      	b.n	800274e <__sfp+0x42>
 800277a:	bf00      	nop
 800277c:	080031cc 	.word	0x080031cc
 8002780:	ffff0001 	.word	0xffff0001

08002784 <_fwalk_reent>:
 8002784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002788:	4680      	mov	r8, r0
 800278a:	4689      	mov	r9, r1
 800278c:	2600      	movs	r6, #0
 800278e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002792:	b914      	cbnz	r4, 800279a <_fwalk_reent+0x16>
 8002794:	4630      	mov	r0, r6
 8002796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800279a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800279e:	3f01      	subs	r7, #1
 80027a0:	d501      	bpl.n	80027a6 <_fwalk_reent+0x22>
 80027a2:	6824      	ldr	r4, [r4, #0]
 80027a4:	e7f5      	b.n	8002792 <_fwalk_reent+0xe>
 80027a6:	89ab      	ldrh	r3, [r5, #12]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d907      	bls.n	80027bc <_fwalk_reent+0x38>
 80027ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80027b0:	3301      	adds	r3, #1
 80027b2:	d003      	beq.n	80027bc <_fwalk_reent+0x38>
 80027b4:	4629      	mov	r1, r5
 80027b6:	4640      	mov	r0, r8
 80027b8:	47c8      	blx	r9
 80027ba:	4306      	orrs	r6, r0
 80027bc:	3568      	adds	r5, #104	; 0x68
 80027be:	e7ee      	b.n	800279e <_fwalk_reent+0x1a>

080027c0 <__swhatbuf_r>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	460e      	mov	r6, r1
 80027c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027c8:	b096      	sub	sp, #88	; 0x58
 80027ca:	2900      	cmp	r1, #0
 80027cc:	4614      	mov	r4, r2
 80027ce:	461d      	mov	r5, r3
 80027d0:	da07      	bge.n	80027e2 <__swhatbuf_r+0x22>
 80027d2:	2300      	movs	r3, #0
 80027d4:	602b      	str	r3, [r5, #0]
 80027d6:	89b3      	ldrh	r3, [r6, #12]
 80027d8:	061a      	lsls	r2, r3, #24
 80027da:	d410      	bmi.n	80027fe <__swhatbuf_r+0x3e>
 80027dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027e0:	e00e      	b.n	8002800 <__swhatbuf_r+0x40>
 80027e2:	466a      	mov	r2, sp
 80027e4:	f000 fc68 	bl	80030b8 <_fstat_r>
 80027e8:	2800      	cmp	r0, #0
 80027ea:	dbf2      	blt.n	80027d2 <__swhatbuf_r+0x12>
 80027ec:	9a01      	ldr	r2, [sp, #4]
 80027ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80027f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80027f6:	425a      	negs	r2, r3
 80027f8:	415a      	adcs	r2, r3
 80027fa:	602a      	str	r2, [r5, #0]
 80027fc:	e7ee      	b.n	80027dc <__swhatbuf_r+0x1c>
 80027fe:	2340      	movs	r3, #64	; 0x40
 8002800:	2000      	movs	r0, #0
 8002802:	6023      	str	r3, [r4, #0]
 8002804:	b016      	add	sp, #88	; 0x58
 8002806:	bd70      	pop	{r4, r5, r6, pc}

08002808 <__smakebuf_r>:
 8002808:	898b      	ldrh	r3, [r1, #12]
 800280a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800280c:	079d      	lsls	r5, r3, #30
 800280e:	4606      	mov	r6, r0
 8002810:	460c      	mov	r4, r1
 8002812:	d507      	bpl.n	8002824 <__smakebuf_r+0x1c>
 8002814:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002818:	6023      	str	r3, [r4, #0]
 800281a:	6123      	str	r3, [r4, #16]
 800281c:	2301      	movs	r3, #1
 800281e:	6163      	str	r3, [r4, #20]
 8002820:	b002      	add	sp, #8
 8002822:	bd70      	pop	{r4, r5, r6, pc}
 8002824:	ab01      	add	r3, sp, #4
 8002826:	466a      	mov	r2, sp
 8002828:	f7ff ffca 	bl	80027c0 <__swhatbuf_r>
 800282c:	9900      	ldr	r1, [sp, #0]
 800282e:	4605      	mov	r5, r0
 8002830:	4630      	mov	r0, r6
 8002832:	f000 f875 	bl	8002920 <_malloc_r>
 8002836:	b948      	cbnz	r0, 800284c <__smakebuf_r+0x44>
 8002838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800283c:	059a      	lsls	r2, r3, #22
 800283e:	d4ef      	bmi.n	8002820 <__smakebuf_r+0x18>
 8002840:	f023 0303 	bic.w	r3, r3, #3
 8002844:	f043 0302 	orr.w	r3, r3, #2
 8002848:	81a3      	strh	r3, [r4, #12]
 800284a:	e7e3      	b.n	8002814 <__smakebuf_r+0xc>
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <__smakebuf_r+0x7c>)
 800284e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002850:	89a3      	ldrh	r3, [r4, #12]
 8002852:	6020      	str	r0, [r4, #0]
 8002854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002858:	81a3      	strh	r3, [r4, #12]
 800285a:	9b00      	ldr	r3, [sp, #0]
 800285c:	6120      	str	r0, [r4, #16]
 800285e:	6163      	str	r3, [r4, #20]
 8002860:	9b01      	ldr	r3, [sp, #4]
 8002862:	b15b      	cbz	r3, 800287c <__smakebuf_r+0x74>
 8002864:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002868:	4630      	mov	r0, r6
 800286a:	f000 fc37 	bl	80030dc <_isatty_r>
 800286e:	b128      	cbz	r0, 800287c <__smakebuf_r+0x74>
 8002870:	89a3      	ldrh	r3, [r4, #12]
 8002872:	f023 0303 	bic.w	r3, r3, #3
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	81a3      	strh	r3, [r4, #12]
 800287c:	89a3      	ldrh	r3, [r4, #12]
 800287e:	431d      	orrs	r5, r3
 8002880:	81a5      	strh	r5, [r4, #12]
 8002882:	e7cd      	b.n	8002820 <__smakebuf_r+0x18>
 8002884:	08002675 	.word	0x08002675

08002888 <_free_r>:
 8002888:	b538      	push	{r3, r4, r5, lr}
 800288a:	4605      	mov	r5, r0
 800288c:	2900      	cmp	r1, #0
 800288e:	d043      	beq.n	8002918 <_free_r+0x90>
 8002890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002894:	1f0c      	subs	r4, r1, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	bfb8      	it	lt
 800289a:	18e4      	addlt	r4, r4, r3
 800289c:	f000 fc4e 	bl	800313c <__malloc_lock>
 80028a0:	4a1e      	ldr	r2, [pc, #120]	; (800291c <_free_r+0x94>)
 80028a2:	6813      	ldr	r3, [r2, #0]
 80028a4:	4610      	mov	r0, r2
 80028a6:	b933      	cbnz	r3, 80028b6 <_free_r+0x2e>
 80028a8:	6063      	str	r3, [r4, #4]
 80028aa:	6014      	str	r4, [r2, #0]
 80028ac:	4628      	mov	r0, r5
 80028ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80028b2:	f000 bc44 	b.w	800313e <__malloc_unlock>
 80028b6:	42a3      	cmp	r3, r4
 80028b8:	d90b      	bls.n	80028d2 <_free_r+0x4a>
 80028ba:	6821      	ldr	r1, [r4, #0]
 80028bc:	1862      	adds	r2, r4, r1
 80028be:	4293      	cmp	r3, r2
 80028c0:	bf01      	itttt	eq
 80028c2:	681a      	ldreq	r2, [r3, #0]
 80028c4:	685b      	ldreq	r3, [r3, #4]
 80028c6:	1852      	addeq	r2, r2, r1
 80028c8:	6022      	streq	r2, [r4, #0]
 80028ca:	6063      	str	r3, [r4, #4]
 80028cc:	6004      	str	r4, [r0, #0]
 80028ce:	e7ed      	b.n	80028ac <_free_r+0x24>
 80028d0:	4613      	mov	r3, r2
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	b10a      	cbz	r2, 80028da <_free_r+0x52>
 80028d6:	42a2      	cmp	r2, r4
 80028d8:	d9fa      	bls.n	80028d0 <_free_r+0x48>
 80028da:	6819      	ldr	r1, [r3, #0]
 80028dc:	1858      	adds	r0, r3, r1
 80028de:	42a0      	cmp	r0, r4
 80028e0:	d10b      	bne.n	80028fa <_free_r+0x72>
 80028e2:	6820      	ldr	r0, [r4, #0]
 80028e4:	4401      	add	r1, r0
 80028e6:	1858      	adds	r0, r3, r1
 80028e8:	4282      	cmp	r2, r0
 80028ea:	6019      	str	r1, [r3, #0]
 80028ec:	d1de      	bne.n	80028ac <_free_r+0x24>
 80028ee:	6810      	ldr	r0, [r2, #0]
 80028f0:	6852      	ldr	r2, [r2, #4]
 80028f2:	4401      	add	r1, r0
 80028f4:	6019      	str	r1, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	e7d8      	b.n	80028ac <_free_r+0x24>
 80028fa:	d902      	bls.n	8002902 <_free_r+0x7a>
 80028fc:	230c      	movs	r3, #12
 80028fe:	602b      	str	r3, [r5, #0]
 8002900:	e7d4      	b.n	80028ac <_free_r+0x24>
 8002902:	6820      	ldr	r0, [r4, #0]
 8002904:	1821      	adds	r1, r4, r0
 8002906:	428a      	cmp	r2, r1
 8002908:	bf01      	itttt	eq
 800290a:	6811      	ldreq	r1, [r2, #0]
 800290c:	6852      	ldreq	r2, [r2, #4]
 800290e:	1809      	addeq	r1, r1, r0
 8002910:	6021      	streq	r1, [r4, #0]
 8002912:	6062      	str	r2, [r4, #4]
 8002914:	605c      	str	r4, [r3, #4]
 8002916:	e7c9      	b.n	80028ac <_free_r+0x24>
 8002918:	bd38      	pop	{r3, r4, r5, pc}
 800291a:	bf00      	nop
 800291c:	20000194 	.word	0x20000194

08002920 <_malloc_r>:
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	1ccd      	adds	r5, r1, #3
 8002924:	f025 0503 	bic.w	r5, r5, #3
 8002928:	3508      	adds	r5, #8
 800292a:	2d0c      	cmp	r5, #12
 800292c:	bf38      	it	cc
 800292e:	250c      	movcc	r5, #12
 8002930:	2d00      	cmp	r5, #0
 8002932:	4606      	mov	r6, r0
 8002934:	db01      	blt.n	800293a <_malloc_r+0x1a>
 8002936:	42a9      	cmp	r1, r5
 8002938:	d903      	bls.n	8002942 <_malloc_r+0x22>
 800293a:	230c      	movs	r3, #12
 800293c:	6033      	str	r3, [r6, #0]
 800293e:	2000      	movs	r0, #0
 8002940:	bd70      	pop	{r4, r5, r6, pc}
 8002942:	f000 fbfb 	bl	800313c <__malloc_lock>
 8002946:	4a21      	ldr	r2, [pc, #132]	; (80029cc <_malloc_r+0xac>)
 8002948:	6814      	ldr	r4, [r2, #0]
 800294a:	4621      	mov	r1, r4
 800294c:	b991      	cbnz	r1, 8002974 <_malloc_r+0x54>
 800294e:	4c20      	ldr	r4, [pc, #128]	; (80029d0 <_malloc_r+0xb0>)
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	b91b      	cbnz	r3, 800295c <_malloc_r+0x3c>
 8002954:	4630      	mov	r0, r6
 8002956:	f000 fb39 	bl	8002fcc <_sbrk_r>
 800295a:	6020      	str	r0, [r4, #0]
 800295c:	4629      	mov	r1, r5
 800295e:	4630      	mov	r0, r6
 8002960:	f000 fb34 	bl	8002fcc <_sbrk_r>
 8002964:	1c43      	adds	r3, r0, #1
 8002966:	d124      	bne.n	80029b2 <_malloc_r+0x92>
 8002968:	230c      	movs	r3, #12
 800296a:	4630      	mov	r0, r6
 800296c:	6033      	str	r3, [r6, #0]
 800296e:	f000 fbe6 	bl	800313e <__malloc_unlock>
 8002972:	e7e4      	b.n	800293e <_malloc_r+0x1e>
 8002974:	680b      	ldr	r3, [r1, #0]
 8002976:	1b5b      	subs	r3, r3, r5
 8002978:	d418      	bmi.n	80029ac <_malloc_r+0x8c>
 800297a:	2b0b      	cmp	r3, #11
 800297c:	d90f      	bls.n	800299e <_malloc_r+0x7e>
 800297e:	600b      	str	r3, [r1, #0]
 8002980:	18cc      	adds	r4, r1, r3
 8002982:	50cd      	str	r5, [r1, r3]
 8002984:	4630      	mov	r0, r6
 8002986:	f000 fbda 	bl	800313e <__malloc_unlock>
 800298a:	f104 000b 	add.w	r0, r4, #11
 800298e:	1d23      	adds	r3, r4, #4
 8002990:	f020 0007 	bic.w	r0, r0, #7
 8002994:	1ac3      	subs	r3, r0, r3
 8002996:	d0d3      	beq.n	8002940 <_malloc_r+0x20>
 8002998:	425a      	negs	r2, r3
 800299a:	50e2      	str	r2, [r4, r3]
 800299c:	e7d0      	b.n	8002940 <_malloc_r+0x20>
 800299e:	684b      	ldr	r3, [r1, #4]
 80029a0:	428c      	cmp	r4, r1
 80029a2:	bf16      	itet	ne
 80029a4:	6063      	strne	r3, [r4, #4]
 80029a6:	6013      	streq	r3, [r2, #0]
 80029a8:	460c      	movne	r4, r1
 80029aa:	e7eb      	b.n	8002984 <_malloc_r+0x64>
 80029ac:	460c      	mov	r4, r1
 80029ae:	6849      	ldr	r1, [r1, #4]
 80029b0:	e7cc      	b.n	800294c <_malloc_r+0x2c>
 80029b2:	1cc4      	adds	r4, r0, #3
 80029b4:	f024 0403 	bic.w	r4, r4, #3
 80029b8:	42a0      	cmp	r0, r4
 80029ba:	d005      	beq.n	80029c8 <_malloc_r+0xa8>
 80029bc:	1a21      	subs	r1, r4, r0
 80029be:	4630      	mov	r0, r6
 80029c0:	f000 fb04 	bl	8002fcc <_sbrk_r>
 80029c4:	3001      	adds	r0, #1
 80029c6:	d0cf      	beq.n	8002968 <_malloc_r+0x48>
 80029c8:	6025      	str	r5, [r4, #0]
 80029ca:	e7db      	b.n	8002984 <_malloc_r+0x64>
 80029cc:	20000194 	.word	0x20000194
 80029d0:	20000198 	.word	0x20000198

080029d4 <__sfputc_r>:
 80029d4:	6893      	ldr	r3, [r2, #8]
 80029d6:	b410      	push	{r4}
 80029d8:	3b01      	subs	r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	6093      	str	r3, [r2, #8]
 80029de:	da07      	bge.n	80029f0 <__sfputc_r+0x1c>
 80029e0:	6994      	ldr	r4, [r2, #24]
 80029e2:	42a3      	cmp	r3, r4
 80029e4:	db01      	blt.n	80029ea <__sfputc_r+0x16>
 80029e6:	290a      	cmp	r1, #10
 80029e8:	d102      	bne.n	80029f0 <__sfputc_r+0x1c>
 80029ea:	bc10      	pop	{r4}
 80029ec:	f7ff bcae 	b.w	800234c <__swbuf_r>
 80029f0:	6813      	ldr	r3, [r2, #0]
 80029f2:	1c58      	adds	r0, r3, #1
 80029f4:	6010      	str	r0, [r2, #0]
 80029f6:	7019      	strb	r1, [r3, #0]
 80029f8:	4608      	mov	r0, r1
 80029fa:	bc10      	pop	{r4}
 80029fc:	4770      	bx	lr

080029fe <__sfputs_r>:
 80029fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a00:	4606      	mov	r6, r0
 8002a02:	460f      	mov	r7, r1
 8002a04:	4614      	mov	r4, r2
 8002a06:	18d5      	adds	r5, r2, r3
 8002a08:	42ac      	cmp	r4, r5
 8002a0a:	d101      	bne.n	8002a10 <__sfputs_r+0x12>
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	e007      	b.n	8002a20 <__sfputs_r+0x22>
 8002a10:	463a      	mov	r2, r7
 8002a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a16:	4630      	mov	r0, r6
 8002a18:	f7ff ffdc 	bl	80029d4 <__sfputc_r>
 8002a1c:	1c43      	adds	r3, r0, #1
 8002a1e:	d1f3      	bne.n	8002a08 <__sfputs_r+0xa>
 8002a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a24 <_vfiprintf_r>:
 8002a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a28:	460c      	mov	r4, r1
 8002a2a:	b09d      	sub	sp, #116	; 0x74
 8002a2c:	4617      	mov	r7, r2
 8002a2e:	461d      	mov	r5, r3
 8002a30:	4606      	mov	r6, r0
 8002a32:	b118      	cbz	r0, 8002a3c <_vfiprintf_r+0x18>
 8002a34:	6983      	ldr	r3, [r0, #24]
 8002a36:	b90b      	cbnz	r3, 8002a3c <_vfiprintf_r+0x18>
 8002a38:	f7ff fe38 	bl	80026ac <__sinit>
 8002a3c:	4b7c      	ldr	r3, [pc, #496]	; (8002c30 <_vfiprintf_r+0x20c>)
 8002a3e:	429c      	cmp	r4, r3
 8002a40:	d158      	bne.n	8002af4 <_vfiprintf_r+0xd0>
 8002a42:	6874      	ldr	r4, [r6, #4]
 8002a44:	89a3      	ldrh	r3, [r4, #12]
 8002a46:	0718      	lsls	r0, r3, #28
 8002a48:	d55e      	bpl.n	8002b08 <_vfiprintf_r+0xe4>
 8002a4a:	6923      	ldr	r3, [r4, #16]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d05b      	beq.n	8002b08 <_vfiprintf_r+0xe4>
 8002a50:	2300      	movs	r3, #0
 8002a52:	9309      	str	r3, [sp, #36]	; 0x24
 8002a54:	2320      	movs	r3, #32
 8002a56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a5a:	2330      	movs	r3, #48	; 0x30
 8002a5c:	f04f 0b01 	mov.w	fp, #1
 8002a60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a64:	9503      	str	r5, [sp, #12]
 8002a66:	46b8      	mov	r8, r7
 8002a68:	4645      	mov	r5, r8
 8002a6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002a6e:	b10b      	cbz	r3, 8002a74 <_vfiprintf_r+0x50>
 8002a70:	2b25      	cmp	r3, #37	; 0x25
 8002a72:	d154      	bne.n	8002b1e <_vfiprintf_r+0xfa>
 8002a74:	ebb8 0a07 	subs.w	sl, r8, r7
 8002a78:	d00b      	beq.n	8002a92 <_vfiprintf_r+0x6e>
 8002a7a:	4653      	mov	r3, sl
 8002a7c:	463a      	mov	r2, r7
 8002a7e:	4621      	mov	r1, r4
 8002a80:	4630      	mov	r0, r6
 8002a82:	f7ff ffbc 	bl	80029fe <__sfputs_r>
 8002a86:	3001      	adds	r0, #1
 8002a88:	f000 80c2 	beq.w	8002c10 <_vfiprintf_r+0x1ec>
 8002a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a8e:	4453      	add	r3, sl
 8002a90:	9309      	str	r3, [sp, #36]	; 0x24
 8002a92:	f898 3000 	ldrb.w	r3, [r8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 80ba 	beq.w	8002c10 <_vfiprintf_r+0x1ec>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002aa6:	9304      	str	r3, [sp, #16]
 8002aa8:	9307      	str	r3, [sp, #28]
 8002aaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002aae:	931a      	str	r3, [sp, #104]	; 0x68
 8002ab0:	46a8      	mov	r8, r5
 8002ab2:	2205      	movs	r2, #5
 8002ab4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002ab8:	485e      	ldr	r0, [pc, #376]	; (8002c34 <_vfiprintf_r+0x210>)
 8002aba:	f000 fb31 	bl	8003120 <memchr>
 8002abe:	9b04      	ldr	r3, [sp, #16]
 8002ac0:	bb78      	cbnz	r0, 8002b22 <_vfiprintf_r+0xfe>
 8002ac2:	06d9      	lsls	r1, r3, #27
 8002ac4:	bf44      	itt	mi
 8002ac6:	2220      	movmi	r2, #32
 8002ac8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002acc:	071a      	lsls	r2, r3, #28
 8002ace:	bf44      	itt	mi
 8002ad0:	222b      	movmi	r2, #43	; 0x2b
 8002ad2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ad6:	782a      	ldrb	r2, [r5, #0]
 8002ad8:	2a2a      	cmp	r2, #42	; 0x2a
 8002ada:	d02a      	beq.n	8002b32 <_vfiprintf_r+0x10e>
 8002adc:	46a8      	mov	r8, r5
 8002ade:	2000      	movs	r0, #0
 8002ae0:	250a      	movs	r5, #10
 8002ae2:	9a07      	ldr	r2, [sp, #28]
 8002ae4:	4641      	mov	r1, r8
 8002ae6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002aea:	3b30      	subs	r3, #48	; 0x30
 8002aec:	2b09      	cmp	r3, #9
 8002aee:	d969      	bls.n	8002bc4 <_vfiprintf_r+0x1a0>
 8002af0:	b360      	cbz	r0, 8002b4c <_vfiprintf_r+0x128>
 8002af2:	e024      	b.n	8002b3e <_vfiprintf_r+0x11a>
 8002af4:	4b50      	ldr	r3, [pc, #320]	; (8002c38 <_vfiprintf_r+0x214>)
 8002af6:	429c      	cmp	r4, r3
 8002af8:	d101      	bne.n	8002afe <_vfiprintf_r+0xda>
 8002afa:	68b4      	ldr	r4, [r6, #8]
 8002afc:	e7a2      	b.n	8002a44 <_vfiprintf_r+0x20>
 8002afe:	4b4f      	ldr	r3, [pc, #316]	; (8002c3c <_vfiprintf_r+0x218>)
 8002b00:	429c      	cmp	r4, r3
 8002b02:	bf08      	it	eq
 8002b04:	68f4      	ldreq	r4, [r6, #12]
 8002b06:	e79d      	b.n	8002a44 <_vfiprintf_r+0x20>
 8002b08:	4621      	mov	r1, r4
 8002b0a:	4630      	mov	r0, r6
 8002b0c:	f7ff fc70 	bl	80023f0 <__swsetup_r>
 8002b10:	2800      	cmp	r0, #0
 8002b12:	d09d      	beq.n	8002a50 <_vfiprintf_r+0x2c>
 8002b14:	f04f 30ff 	mov.w	r0, #4294967295
 8002b18:	b01d      	add	sp, #116	; 0x74
 8002b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b1e:	46a8      	mov	r8, r5
 8002b20:	e7a2      	b.n	8002a68 <_vfiprintf_r+0x44>
 8002b22:	4a44      	ldr	r2, [pc, #272]	; (8002c34 <_vfiprintf_r+0x210>)
 8002b24:	4645      	mov	r5, r8
 8002b26:	1a80      	subs	r0, r0, r2
 8002b28:	fa0b f000 	lsl.w	r0, fp, r0
 8002b2c:	4318      	orrs	r0, r3
 8002b2e:	9004      	str	r0, [sp, #16]
 8002b30:	e7be      	b.n	8002ab0 <_vfiprintf_r+0x8c>
 8002b32:	9a03      	ldr	r2, [sp, #12]
 8002b34:	1d11      	adds	r1, r2, #4
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	9103      	str	r1, [sp, #12]
 8002b3a:	2a00      	cmp	r2, #0
 8002b3c:	db01      	blt.n	8002b42 <_vfiprintf_r+0x11e>
 8002b3e:	9207      	str	r2, [sp, #28]
 8002b40:	e004      	b.n	8002b4c <_vfiprintf_r+0x128>
 8002b42:	4252      	negs	r2, r2
 8002b44:	f043 0302 	orr.w	r3, r3, #2
 8002b48:	9207      	str	r2, [sp, #28]
 8002b4a:	9304      	str	r3, [sp, #16]
 8002b4c:	f898 3000 	ldrb.w	r3, [r8]
 8002b50:	2b2e      	cmp	r3, #46	; 0x2e
 8002b52:	d10e      	bne.n	8002b72 <_vfiprintf_r+0x14e>
 8002b54:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002b58:	2b2a      	cmp	r3, #42	; 0x2a
 8002b5a:	d138      	bne.n	8002bce <_vfiprintf_r+0x1aa>
 8002b5c:	9b03      	ldr	r3, [sp, #12]
 8002b5e:	f108 0802 	add.w	r8, r8, #2
 8002b62:	1d1a      	adds	r2, r3, #4
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	9203      	str	r2, [sp, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	bfb8      	it	lt
 8002b6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b70:	9305      	str	r3, [sp, #20]
 8002b72:	4d33      	ldr	r5, [pc, #204]	; (8002c40 <_vfiprintf_r+0x21c>)
 8002b74:	2203      	movs	r2, #3
 8002b76:	f898 1000 	ldrb.w	r1, [r8]
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	f000 fad0 	bl	8003120 <memchr>
 8002b80:	b140      	cbz	r0, 8002b94 <_vfiprintf_r+0x170>
 8002b82:	2340      	movs	r3, #64	; 0x40
 8002b84:	1b40      	subs	r0, r0, r5
 8002b86:	fa03 f000 	lsl.w	r0, r3, r0
 8002b8a:	9b04      	ldr	r3, [sp, #16]
 8002b8c:	f108 0801 	add.w	r8, r8, #1
 8002b90:	4303      	orrs	r3, r0
 8002b92:	9304      	str	r3, [sp, #16]
 8002b94:	f898 1000 	ldrb.w	r1, [r8]
 8002b98:	2206      	movs	r2, #6
 8002b9a:	482a      	ldr	r0, [pc, #168]	; (8002c44 <_vfiprintf_r+0x220>)
 8002b9c:	f108 0701 	add.w	r7, r8, #1
 8002ba0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ba4:	f000 fabc 	bl	8003120 <memchr>
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	d037      	beq.n	8002c1c <_vfiprintf_r+0x1f8>
 8002bac:	4b26      	ldr	r3, [pc, #152]	; (8002c48 <_vfiprintf_r+0x224>)
 8002bae:	bb1b      	cbnz	r3, 8002bf8 <_vfiprintf_r+0x1d4>
 8002bb0:	9b03      	ldr	r3, [sp, #12]
 8002bb2:	3307      	adds	r3, #7
 8002bb4:	f023 0307 	bic.w	r3, r3, #7
 8002bb8:	3308      	adds	r3, #8
 8002bba:	9303      	str	r3, [sp, #12]
 8002bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bbe:	444b      	add	r3, r9
 8002bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8002bc2:	e750      	b.n	8002a66 <_vfiprintf_r+0x42>
 8002bc4:	fb05 3202 	mla	r2, r5, r2, r3
 8002bc8:	2001      	movs	r0, #1
 8002bca:	4688      	mov	r8, r1
 8002bcc:	e78a      	b.n	8002ae4 <_vfiprintf_r+0xc0>
 8002bce:	2300      	movs	r3, #0
 8002bd0:	250a      	movs	r5, #10
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f108 0801 	add.w	r8, r8, #1
 8002bd8:	9305      	str	r3, [sp, #20]
 8002bda:	4640      	mov	r0, r8
 8002bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002be0:	3a30      	subs	r2, #48	; 0x30
 8002be2:	2a09      	cmp	r2, #9
 8002be4:	d903      	bls.n	8002bee <_vfiprintf_r+0x1ca>
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0c3      	beq.n	8002b72 <_vfiprintf_r+0x14e>
 8002bea:	9105      	str	r1, [sp, #20]
 8002bec:	e7c1      	b.n	8002b72 <_vfiprintf_r+0x14e>
 8002bee:	fb05 2101 	mla	r1, r5, r1, r2
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	4680      	mov	r8, r0
 8002bf6:	e7f0      	b.n	8002bda <_vfiprintf_r+0x1b6>
 8002bf8:	ab03      	add	r3, sp, #12
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	4622      	mov	r2, r4
 8002bfe:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <_vfiprintf_r+0x228>)
 8002c00:	a904      	add	r1, sp, #16
 8002c02:	4630      	mov	r0, r6
 8002c04:	f3af 8000 	nop.w
 8002c08:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c0c:	4681      	mov	r9, r0
 8002c0e:	d1d5      	bne.n	8002bbc <_vfiprintf_r+0x198>
 8002c10:	89a3      	ldrh	r3, [r4, #12]
 8002c12:	065b      	lsls	r3, r3, #25
 8002c14:	f53f af7e 	bmi.w	8002b14 <_vfiprintf_r+0xf0>
 8002c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c1a:	e77d      	b.n	8002b18 <_vfiprintf_r+0xf4>
 8002c1c:	ab03      	add	r3, sp, #12
 8002c1e:	9300      	str	r3, [sp, #0]
 8002c20:	4622      	mov	r2, r4
 8002c22:	4b0a      	ldr	r3, [pc, #40]	; (8002c4c <_vfiprintf_r+0x228>)
 8002c24:	a904      	add	r1, sp, #16
 8002c26:	4630      	mov	r0, r6
 8002c28:	f000 f888 	bl	8002d3c <_printf_i>
 8002c2c:	e7ec      	b.n	8002c08 <_vfiprintf_r+0x1e4>
 8002c2e:	bf00      	nop
 8002c30:	080031f0 	.word	0x080031f0
 8002c34:	08003230 	.word	0x08003230
 8002c38:	08003210 	.word	0x08003210
 8002c3c:	080031d0 	.word	0x080031d0
 8002c40:	08003236 	.word	0x08003236
 8002c44:	0800323a 	.word	0x0800323a
 8002c48:	00000000 	.word	0x00000000
 8002c4c:	080029ff 	.word	0x080029ff

08002c50 <_printf_common>:
 8002c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c54:	4691      	mov	r9, r2
 8002c56:	461f      	mov	r7, r3
 8002c58:	688a      	ldr	r2, [r1, #8]
 8002c5a:	690b      	ldr	r3, [r1, #16]
 8002c5c:	4606      	mov	r6, r0
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	bfb8      	it	lt
 8002c62:	4613      	movlt	r3, r2
 8002c64:	f8c9 3000 	str.w	r3, [r9]
 8002c68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c6c:	460c      	mov	r4, r1
 8002c6e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c72:	b112      	cbz	r2, 8002c7a <_printf_common+0x2a>
 8002c74:	3301      	adds	r3, #1
 8002c76:	f8c9 3000 	str.w	r3, [r9]
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	0699      	lsls	r1, r3, #26
 8002c7e:	bf42      	ittt	mi
 8002c80:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002c84:	3302      	addmi	r3, #2
 8002c86:	f8c9 3000 	strmi.w	r3, [r9]
 8002c8a:	6825      	ldr	r5, [r4, #0]
 8002c8c:	f015 0506 	ands.w	r5, r5, #6
 8002c90:	d107      	bne.n	8002ca2 <_printf_common+0x52>
 8002c92:	f104 0a19 	add.w	sl, r4, #25
 8002c96:	68e3      	ldr	r3, [r4, #12]
 8002c98:	f8d9 2000 	ldr.w	r2, [r9]
 8002c9c:	1a9b      	subs	r3, r3, r2
 8002c9e:	42ab      	cmp	r3, r5
 8002ca0:	dc29      	bgt.n	8002cf6 <_printf_common+0xa6>
 8002ca2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002ca6:	6822      	ldr	r2, [r4, #0]
 8002ca8:	3300      	adds	r3, #0
 8002caa:	bf18      	it	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	0692      	lsls	r2, r2, #26
 8002cb0:	d42e      	bmi.n	8002d10 <_printf_common+0xc0>
 8002cb2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002cb6:	4639      	mov	r1, r7
 8002cb8:	4630      	mov	r0, r6
 8002cba:	47c0      	blx	r8
 8002cbc:	3001      	adds	r0, #1
 8002cbe:	d021      	beq.n	8002d04 <_printf_common+0xb4>
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	68e5      	ldr	r5, [r4, #12]
 8002cc4:	f003 0306 	and.w	r3, r3, #6
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	bf18      	it	ne
 8002ccc:	2500      	movne	r5, #0
 8002cce:	f8d9 2000 	ldr.w	r2, [r9]
 8002cd2:	f04f 0900 	mov.w	r9, #0
 8002cd6:	bf08      	it	eq
 8002cd8:	1aad      	subeq	r5, r5, r2
 8002cda:	68a3      	ldr	r3, [r4, #8]
 8002cdc:	6922      	ldr	r2, [r4, #16]
 8002cde:	bf08      	it	eq
 8002ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	bfc4      	itt	gt
 8002ce8:	1a9b      	subgt	r3, r3, r2
 8002cea:	18ed      	addgt	r5, r5, r3
 8002cec:	341a      	adds	r4, #26
 8002cee:	454d      	cmp	r5, r9
 8002cf0:	d11a      	bne.n	8002d28 <_printf_common+0xd8>
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	e008      	b.n	8002d08 <_printf_common+0xb8>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	4652      	mov	r2, sl
 8002cfa:	4639      	mov	r1, r7
 8002cfc:	4630      	mov	r0, r6
 8002cfe:	47c0      	blx	r8
 8002d00:	3001      	adds	r0, #1
 8002d02:	d103      	bne.n	8002d0c <_printf_common+0xbc>
 8002d04:	f04f 30ff 	mov.w	r0, #4294967295
 8002d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d0c:	3501      	adds	r5, #1
 8002d0e:	e7c2      	b.n	8002c96 <_printf_common+0x46>
 8002d10:	2030      	movs	r0, #48	; 0x30
 8002d12:	18e1      	adds	r1, r4, r3
 8002d14:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d1e:	4422      	add	r2, r4
 8002d20:	3302      	adds	r3, #2
 8002d22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d26:	e7c4      	b.n	8002cb2 <_printf_common+0x62>
 8002d28:	2301      	movs	r3, #1
 8002d2a:	4622      	mov	r2, r4
 8002d2c:	4639      	mov	r1, r7
 8002d2e:	4630      	mov	r0, r6
 8002d30:	47c0      	blx	r8
 8002d32:	3001      	adds	r0, #1
 8002d34:	d0e6      	beq.n	8002d04 <_printf_common+0xb4>
 8002d36:	f109 0901 	add.w	r9, r9, #1
 8002d3a:	e7d8      	b.n	8002cee <_printf_common+0x9e>

08002d3c <_printf_i>:
 8002d3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d40:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002d44:	460c      	mov	r4, r1
 8002d46:	7e09      	ldrb	r1, [r1, #24]
 8002d48:	b085      	sub	sp, #20
 8002d4a:	296e      	cmp	r1, #110	; 0x6e
 8002d4c:	4617      	mov	r7, r2
 8002d4e:	4606      	mov	r6, r0
 8002d50:	4698      	mov	r8, r3
 8002d52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d54:	f000 80b3 	beq.w	8002ebe <_printf_i+0x182>
 8002d58:	d822      	bhi.n	8002da0 <_printf_i+0x64>
 8002d5a:	2963      	cmp	r1, #99	; 0x63
 8002d5c:	d036      	beq.n	8002dcc <_printf_i+0x90>
 8002d5e:	d80a      	bhi.n	8002d76 <_printf_i+0x3a>
 8002d60:	2900      	cmp	r1, #0
 8002d62:	f000 80b9 	beq.w	8002ed8 <_printf_i+0x19c>
 8002d66:	2958      	cmp	r1, #88	; 0x58
 8002d68:	f000 8083 	beq.w	8002e72 <_printf_i+0x136>
 8002d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d70:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002d74:	e032      	b.n	8002ddc <_printf_i+0xa0>
 8002d76:	2964      	cmp	r1, #100	; 0x64
 8002d78:	d001      	beq.n	8002d7e <_printf_i+0x42>
 8002d7a:	2969      	cmp	r1, #105	; 0x69
 8002d7c:	d1f6      	bne.n	8002d6c <_printf_i+0x30>
 8002d7e:	6820      	ldr	r0, [r4, #0]
 8002d80:	6813      	ldr	r3, [r2, #0]
 8002d82:	0605      	lsls	r5, r0, #24
 8002d84:	f103 0104 	add.w	r1, r3, #4
 8002d88:	d52a      	bpl.n	8002de0 <_printf_i+0xa4>
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6011      	str	r1, [r2, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	da03      	bge.n	8002d9a <_printf_i+0x5e>
 8002d92:	222d      	movs	r2, #45	; 0x2d
 8002d94:	425b      	negs	r3, r3
 8002d96:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002d9a:	486f      	ldr	r0, [pc, #444]	; (8002f58 <_printf_i+0x21c>)
 8002d9c:	220a      	movs	r2, #10
 8002d9e:	e039      	b.n	8002e14 <_printf_i+0xd8>
 8002da0:	2973      	cmp	r1, #115	; 0x73
 8002da2:	f000 809d 	beq.w	8002ee0 <_printf_i+0x1a4>
 8002da6:	d808      	bhi.n	8002dba <_printf_i+0x7e>
 8002da8:	296f      	cmp	r1, #111	; 0x6f
 8002daa:	d020      	beq.n	8002dee <_printf_i+0xb2>
 8002dac:	2970      	cmp	r1, #112	; 0x70
 8002dae:	d1dd      	bne.n	8002d6c <_printf_i+0x30>
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	f043 0320 	orr.w	r3, r3, #32
 8002db6:	6023      	str	r3, [r4, #0]
 8002db8:	e003      	b.n	8002dc2 <_printf_i+0x86>
 8002dba:	2975      	cmp	r1, #117	; 0x75
 8002dbc:	d017      	beq.n	8002dee <_printf_i+0xb2>
 8002dbe:	2978      	cmp	r1, #120	; 0x78
 8002dc0:	d1d4      	bne.n	8002d6c <_printf_i+0x30>
 8002dc2:	2378      	movs	r3, #120	; 0x78
 8002dc4:	4865      	ldr	r0, [pc, #404]	; (8002f5c <_printf_i+0x220>)
 8002dc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002dca:	e055      	b.n	8002e78 <_printf_i+0x13c>
 8002dcc:	6813      	ldr	r3, [r2, #0]
 8002dce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dd2:	1d19      	adds	r1, r3, #4
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6011      	str	r1, [r2, #0]
 8002dd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e08c      	b.n	8002efa <_printf_i+0x1be>
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002de6:	6011      	str	r1, [r2, #0]
 8002de8:	bf18      	it	ne
 8002dea:	b21b      	sxthne	r3, r3
 8002dec:	e7cf      	b.n	8002d8e <_printf_i+0x52>
 8002dee:	6813      	ldr	r3, [r2, #0]
 8002df0:	6825      	ldr	r5, [r4, #0]
 8002df2:	1d18      	adds	r0, r3, #4
 8002df4:	6010      	str	r0, [r2, #0]
 8002df6:	0628      	lsls	r0, r5, #24
 8002df8:	d501      	bpl.n	8002dfe <_printf_i+0xc2>
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	e002      	b.n	8002e04 <_printf_i+0xc8>
 8002dfe:	0668      	lsls	r0, r5, #25
 8002e00:	d5fb      	bpl.n	8002dfa <_printf_i+0xbe>
 8002e02:	881b      	ldrh	r3, [r3, #0]
 8002e04:	296f      	cmp	r1, #111	; 0x6f
 8002e06:	bf14      	ite	ne
 8002e08:	220a      	movne	r2, #10
 8002e0a:	2208      	moveq	r2, #8
 8002e0c:	4852      	ldr	r0, [pc, #328]	; (8002f58 <_printf_i+0x21c>)
 8002e0e:	2100      	movs	r1, #0
 8002e10:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e14:	6865      	ldr	r5, [r4, #4]
 8002e16:	2d00      	cmp	r5, #0
 8002e18:	60a5      	str	r5, [r4, #8]
 8002e1a:	f2c0 8095 	blt.w	8002f48 <_printf_i+0x20c>
 8002e1e:	6821      	ldr	r1, [r4, #0]
 8002e20:	f021 0104 	bic.w	r1, r1, #4
 8002e24:	6021      	str	r1, [r4, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d13d      	bne.n	8002ea6 <_printf_i+0x16a>
 8002e2a:	2d00      	cmp	r5, #0
 8002e2c:	f040 808e 	bne.w	8002f4c <_printf_i+0x210>
 8002e30:	4665      	mov	r5, ip
 8002e32:	2a08      	cmp	r2, #8
 8002e34:	d10b      	bne.n	8002e4e <_printf_i+0x112>
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	07db      	lsls	r3, r3, #31
 8002e3a:	d508      	bpl.n	8002e4e <_printf_i+0x112>
 8002e3c:	6923      	ldr	r3, [r4, #16]
 8002e3e:	6862      	ldr	r2, [r4, #4]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	bfde      	ittt	le
 8002e44:	2330      	movle	r3, #48	; 0x30
 8002e46:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e4a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e4e:	ebac 0305 	sub.w	r3, ip, r5
 8002e52:	6123      	str	r3, [r4, #16]
 8002e54:	f8cd 8000 	str.w	r8, [sp]
 8002e58:	463b      	mov	r3, r7
 8002e5a:	aa03      	add	r2, sp, #12
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	4630      	mov	r0, r6
 8002e60:	f7ff fef6 	bl	8002c50 <_printf_common>
 8002e64:	3001      	adds	r0, #1
 8002e66:	d14d      	bne.n	8002f04 <_printf_i+0x1c8>
 8002e68:	f04f 30ff 	mov.w	r0, #4294967295
 8002e6c:	b005      	add	sp, #20
 8002e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e72:	4839      	ldr	r0, [pc, #228]	; (8002f58 <_printf_i+0x21c>)
 8002e74:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002e78:	6813      	ldr	r3, [r2, #0]
 8002e7a:	6821      	ldr	r1, [r4, #0]
 8002e7c:	1d1d      	adds	r5, r3, #4
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6015      	str	r5, [r2, #0]
 8002e82:	060a      	lsls	r2, r1, #24
 8002e84:	d50b      	bpl.n	8002e9e <_printf_i+0x162>
 8002e86:	07ca      	lsls	r2, r1, #31
 8002e88:	bf44      	itt	mi
 8002e8a:	f041 0120 	orrmi.w	r1, r1, #32
 8002e8e:	6021      	strmi	r1, [r4, #0]
 8002e90:	b91b      	cbnz	r3, 8002e9a <_printf_i+0x15e>
 8002e92:	6822      	ldr	r2, [r4, #0]
 8002e94:	f022 0220 	bic.w	r2, r2, #32
 8002e98:	6022      	str	r2, [r4, #0]
 8002e9a:	2210      	movs	r2, #16
 8002e9c:	e7b7      	b.n	8002e0e <_printf_i+0xd2>
 8002e9e:	064d      	lsls	r5, r1, #25
 8002ea0:	bf48      	it	mi
 8002ea2:	b29b      	uxthmi	r3, r3
 8002ea4:	e7ef      	b.n	8002e86 <_printf_i+0x14a>
 8002ea6:	4665      	mov	r5, ip
 8002ea8:	fbb3 f1f2 	udiv	r1, r3, r2
 8002eac:	fb02 3311 	mls	r3, r2, r1, r3
 8002eb0:	5cc3      	ldrb	r3, [r0, r3]
 8002eb2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	2900      	cmp	r1, #0
 8002eba:	d1f5      	bne.n	8002ea8 <_printf_i+0x16c>
 8002ebc:	e7b9      	b.n	8002e32 <_printf_i+0xf6>
 8002ebe:	6813      	ldr	r3, [r2, #0]
 8002ec0:	6825      	ldr	r5, [r4, #0]
 8002ec2:	1d18      	adds	r0, r3, #4
 8002ec4:	6961      	ldr	r1, [r4, #20]
 8002ec6:	6010      	str	r0, [r2, #0]
 8002ec8:	0628      	lsls	r0, r5, #24
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	d501      	bpl.n	8002ed2 <_printf_i+0x196>
 8002ece:	6019      	str	r1, [r3, #0]
 8002ed0:	e002      	b.n	8002ed8 <_printf_i+0x19c>
 8002ed2:	066a      	lsls	r2, r5, #25
 8002ed4:	d5fb      	bpl.n	8002ece <_printf_i+0x192>
 8002ed6:	8019      	strh	r1, [r3, #0]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	4665      	mov	r5, ip
 8002edc:	6123      	str	r3, [r4, #16]
 8002ede:	e7b9      	b.n	8002e54 <_printf_i+0x118>
 8002ee0:	6813      	ldr	r3, [r2, #0]
 8002ee2:	1d19      	adds	r1, r3, #4
 8002ee4:	6011      	str	r1, [r2, #0]
 8002ee6:	681d      	ldr	r5, [r3, #0]
 8002ee8:	6862      	ldr	r2, [r4, #4]
 8002eea:	2100      	movs	r1, #0
 8002eec:	4628      	mov	r0, r5
 8002eee:	f000 f917 	bl	8003120 <memchr>
 8002ef2:	b108      	cbz	r0, 8002ef8 <_printf_i+0x1bc>
 8002ef4:	1b40      	subs	r0, r0, r5
 8002ef6:	6060      	str	r0, [r4, #4]
 8002ef8:	6863      	ldr	r3, [r4, #4]
 8002efa:	6123      	str	r3, [r4, #16]
 8002efc:	2300      	movs	r3, #0
 8002efe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f02:	e7a7      	b.n	8002e54 <_printf_i+0x118>
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	462a      	mov	r2, r5
 8002f08:	4639      	mov	r1, r7
 8002f0a:	4630      	mov	r0, r6
 8002f0c:	47c0      	blx	r8
 8002f0e:	3001      	adds	r0, #1
 8002f10:	d0aa      	beq.n	8002e68 <_printf_i+0x12c>
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	079b      	lsls	r3, r3, #30
 8002f16:	d413      	bmi.n	8002f40 <_printf_i+0x204>
 8002f18:	68e0      	ldr	r0, [r4, #12]
 8002f1a:	9b03      	ldr	r3, [sp, #12]
 8002f1c:	4298      	cmp	r0, r3
 8002f1e:	bfb8      	it	lt
 8002f20:	4618      	movlt	r0, r3
 8002f22:	e7a3      	b.n	8002e6c <_printf_i+0x130>
 8002f24:	2301      	movs	r3, #1
 8002f26:	464a      	mov	r2, r9
 8002f28:	4639      	mov	r1, r7
 8002f2a:	4630      	mov	r0, r6
 8002f2c:	47c0      	blx	r8
 8002f2e:	3001      	adds	r0, #1
 8002f30:	d09a      	beq.n	8002e68 <_printf_i+0x12c>
 8002f32:	3501      	adds	r5, #1
 8002f34:	68e3      	ldr	r3, [r4, #12]
 8002f36:	9a03      	ldr	r2, [sp, #12]
 8002f38:	1a9b      	subs	r3, r3, r2
 8002f3a:	42ab      	cmp	r3, r5
 8002f3c:	dcf2      	bgt.n	8002f24 <_printf_i+0x1e8>
 8002f3e:	e7eb      	b.n	8002f18 <_printf_i+0x1dc>
 8002f40:	2500      	movs	r5, #0
 8002f42:	f104 0919 	add.w	r9, r4, #25
 8002f46:	e7f5      	b.n	8002f34 <_printf_i+0x1f8>
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1ac      	bne.n	8002ea6 <_printf_i+0x16a>
 8002f4c:	7803      	ldrb	r3, [r0, #0]
 8002f4e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f56:	e76c      	b.n	8002e32 <_printf_i+0xf6>
 8002f58:	08003241 	.word	0x08003241
 8002f5c:	08003252 	.word	0x08003252

08002f60 <_putc_r>:
 8002f60:	b570      	push	{r4, r5, r6, lr}
 8002f62:	460d      	mov	r5, r1
 8002f64:	4614      	mov	r4, r2
 8002f66:	4606      	mov	r6, r0
 8002f68:	b118      	cbz	r0, 8002f72 <_putc_r+0x12>
 8002f6a:	6983      	ldr	r3, [r0, #24]
 8002f6c:	b90b      	cbnz	r3, 8002f72 <_putc_r+0x12>
 8002f6e:	f7ff fb9d 	bl	80026ac <__sinit>
 8002f72:	4b13      	ldr	r3, [pc, #76]	; (8002fc0 <_putc_r+0x60>)
 8002f74:	429c      	cmp	r4, r3
 8002f76:	d112      	bne.n	8002f9e <_putc_r+0x3e>
 8002f78:	6874      	ldr	r4, [r6, #4]
 8002f7a:	68a3      	ldr	r3, [r4, #8]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	60a3      	str	r3, [r4, #8]
 8002f82:	da16      	bge.n	8002fb2 <_putc_r+0x52>
 8002f84:	69a2      	ldr	r2, [r4, #24]
 8002f86:	4293      	cmp	r3, r2
 8002f88:	db02      	blt.n	8002f90 <_putc_r+0x30>
 8002f8a:	b2eb      	uxtb	r3, r5
 8002f8c:	2b0a      	cmp	r3, #10
 8002f8e:	d110      	bne.n	8002fb2 <_putc_r+0x52>
 8002f90:	4622      	mov	r2, r4
 8002f92:	4629      	mov	r1, r5
 8002f94:	4630      	mov	r0, r6
 8002f96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002f9a:	f7ff b9d7 	b.w	800234c <__swbuf_r>
 8002f9e:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <_putc_r+0x64>)
 8002fa0:	429c      	cmp	r4, r3
 8002fa2:	d101      	bne.n	8002fa8 <_putc_r+0x48>
 8002fa4:	68b4      	ldr	r4, [r6, #8]
 8002fa6:	e7e8      	b.n	8002f7a <_putc_r+0x1a>
 8002fa8:	4b07      	ldr	r3, [pc, #28]	; (8002fc8 <_putc_r+0x68>)
 8002faa:	429c      	cmp	r4, r3
 8002fac:	bf08      	it	eq
 8002fae:	68f4      	ldreq	r4, [r6, #12]
 8002fb0:	e7e3      	b.n	8002f7a <_putc_r+0x1a>
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	b2e8      	uxtb	r0, r5
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	6022      	str	r2, [r4, #0]
 8002fba:	701d      	strb	r5, [r3, #0]
 8002fbc:	bd70      	pop	{r4, r5, r6, pc}
 8002fbe:	bf00      	nop
 8002fc0:	080031f0 	.word	0x080031f0
 8002fc4:	08003210 	.word	0x08003210
 8002fc8:	080031d0 	.word	0x080031d0

08002fcc <_sbrk_r>:
 8002fcc:	b538      	push	{r3, r4, r5, lr}
 8002fce:	2300      	movs	r3, #0
 8002fd0:	4c05      	ldr	r4, [pc, #20]	; (8002fe8 <_sbrk_r+0x1c>)
 8002fd2:	4605      	mov	r5, r0
 8002fd4:	4608      	mov	r0, r1
 8002fd6:	6023      	str	r3, [r4, #0]
 8002fd8:	f7fe ff34 	bl	8001e44 <_sbrk>
 8002fdc:	1c43      	adds	r3, r0, #1
 8002fde:	d102      	bne.n	8002fe6 <_sbrk_r+0x1a>
 8002fe0:	6823      	ldr	r3, [r4, #0]
 8002fe2:	b103      	cbz	r3, 8002fe6 <_sbrk_r+0x1a>
 8002fe4:	602b      	str	r3, [r5, #0]
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
 8002fe8:	200001d0 	.word	0x200001d0

08002fec <__sread>:
 8002fec:	b510      	push	{r4, lr}
 8002fee:	460c      	mov	r4, r1
 8002ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ff4:	f000 f8a4 	bl	8003140 <_read_r>
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	bfab      	itete	ge
 8002ffc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002ffe:	89a3      	ldrhlt	r3, [r4, #12]
 8003000:	181b      	addge	r3, r3, r0
 8003002:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003006:	bfac      	ite	ge
 8003008:	6563      	strge	r3, [r4, #84]	; 0x54
 800300a:	81a3      	strhlt	r3, [r4, #12]
 800300c:	bd10      	pop	{r4, pc}

0800300e <__swrite>:
 800300e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003012:	461f      	mov	r7, r3
 8003014:	898b      	ldrh	r3, [r1, #12]
 8003016:	4605      	mov	r5, r0
 8003018:	05db      	lsls	r3, r3, #23
 800301a:	460c      	mov	r4, r1
 800301c:	4616      	mov	r6, r2
 800301e:	d505      	bpl.n	800302c <__swrite+0x1e>
 8003020:	2302      	movs	r3, #2
 8003022:	2200      	movs	r2, #0
 8003024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003028:	f000 f868 	bl	80030fc <_lseek_r>
 800302c:	89a3      	ldrh	r3, [r4, #12]
 800302e:	4632      	mov	r2, r6
 8003030:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003034:	81a3      	strh	r3, [r4, #12]
 8003036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800303a:	463b      	mov	r3, r7
 800303c:	4628      	mov	r0, r5
 800303e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003042:	f000 b817 	b.w	8003074 <_write_r>

08003046 <__sseek>:
 8003046:	b510      	push	{r4, lr}
 8003048:	460c      	mov	r4, r1
 800304a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800304e:	f000 f855 	bl	80030fc <_lseek_r>
 8003052:	1c43      	adds	r3, r0, #1
 8003054:	89a3      	ldrh	r3, [r4, #12]
 8003056:	bf15      	itete	ne
 8003058:	6560      	strne	r0, [r4, #84]	; 0x54
 800305a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800305e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003062:	81a3      	strheq	r3, [r4, #12]
 8003064:	bf18      	it	ne
 8003066:	81a3      	strhne	r3, [r4, #12]
 8003068:	bd10      	pop	{r4, pc}

0800306a <__sclose>:
 800306a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800306e:	f000 b813 	b.w	8003098 <_close_r>
	...

08003074 <_write_r>:
 8003074:	b538      	push	{r3, r4, r5, lr}
 8003076:	4605      	mov	r5, r0
 8003078:	4608      	mov	r0, r1
 800307a:	4611      	mov	r1, r2
 800307c:	2200      	movs	r2, #0
 800307e:	4c05      	ldr	r4, [pc, #20]	; (8003094 <_write_r+0x20>)
 8003080:	6022      	str	r2, [r4, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	f7fe fa80 	bl	8001588 <_write>
 8003088:	1c43      	adds	r3, r0, #1
 800308a:	d102      	bne.n	8003092 <_write_r+0x1e>
 800308c:	6823      	ldr	r3, [r4, #0]
 800308e:	b103      	cbz	r3, 8003092 <_write_r+0x1e>
 8003090:	602b      	str	r3, [r5, #0]
 8003092:	bd38      	pop	{r3, r4, r5, pc}
 8003094:	200001d0 	.word	0x200001d0

08003098 <_close_r>:
 8003098:	b538      	push	{r3, r4, r5, lr}
 800309a:	2300      	movs	r3, #0
 800309c:	4c05      	ldr	r4, [pc, #20]	; (80030b4 <_close_r+0x1c>)
 800309e:	4605      	mov	r5, r0
 80030a0:	4608      	mov	r0, r1
 80030a2:	6023      	str	r3, [r4, #0]
 80030a4:	f7fe fe9d 	bl	8001de2 <_close>
 80030a8:	1c43      	adds	r3, r0, #1
 80030aa:	d102      	bne.n	80030b2 <_close_r+0x1a>
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	b103      	cbz	r3, 80030b2 <_close_r+0x1a>
 80030b0:	602b      	str	r3, [r5, #0]
 80030b2:	bd38      	pop	{r3, r4, r5, pc}
 80030b4:	200001d0 	.word	0x200001d0

080030b8 <_fstat_r>:
 80030b8:	b538      	push	{r3, r4, r5, lr}
 80030ba:	2300      	movs	r3, #0
 80030bc:	4c06      	ldr	r4, [pc, #24]	; (80030d8 <_fstat_r+0x20>)
 80030be:	4605      	mov	r5, r0
 80030c0:	4608      	mov	r0, r1
 80030c2:	4611      	mov	r1, r2
 80030c4:	6023      	str	r3, [r4, #0]
 80030c6:	f7fe fe97 	bl	8001df8 <_fstat>
 80030ca:	1c43      	adds	r3, r0, #1
 80030cc:	d102      	bne.n	80030d4 <_fstat_r+0x1c>
 80030ce:	6823      	ldr	r3, [r4, #0]
 80030d0:	b103      	cbz	r3, 80030d4 <_fstat_r+0x1c>
 80030d2:	602b      	str	r3, [r5, #0]
 80030d4:	bd38      	pop	{r3, r4, r5, pc}
 80030d6:	bf00      	nop
 80030d8:	200001d0 	.word	0x200001d0

080030dc <_isatty_r>:
 80030dc:	b538      	push	{r3, r4, r5, lr}
 80030de:	2300      	movs	r3, #0
 80030e0:	4c05      	ldr	r4, [pc, #20]	; (80030f8 <_isatty_r+0x1c>)
 80030e2:	4605      	mov	r5, r0
 80030e4:	4608      	mov	r0, r1
 80030e6:	6023      	str	r3, [r4, #0]
 80030e8:	f7fe fe95 	bl	8001e16 <_isatty>
 80030ec:	1c43      	adds	r3, r0, #1
 80030ee:	d102      	bne.n	80030f6 <_isatty_r+0x1a>
 80030f0:	6823      	ldr	r3, [r4, #0]
 80030f2:	b103      	cbz	r3, 80030f6 <_isatty_r+0x1a>
 80030f4:	602b      	str	r3, [r5, #0]
 80030f6:	bd38      	pop	{r3, r4, r5, pc}
 80030f8:	200001d0 	.word	0x200001d0

080030fc <_lseek_r>:
 80030fc:	b538      	push	{r3, r4, r5, lr}
 80030fe:	4605      	mov	r5, r0
 8003100:	4608      	mov	r0, r1
 8003102:	4611      	mov	r1, r2
 8003104:	2200      	movs	r2, #0
 8003106:	4c05      	ldr	r4, [pc, #20]	; (800311c <_lseek_r+0x20>)
 8003108:	6022      	str	r2, [r4, #0]
 800310a:	461a      	mov	r2, r3
 800310c:	f7fe fe8d 	bl	8001e2a <_lseek>
 8003110:	1c43      	adds	r3, r0, #1
 8003112:	d102      	bne.n	800311a <_lseek_r+0x1e>
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	b103      	cbz	r3, 800311a <_lseek_r+0x1e>
 8003118:	602b      	str	r3, [r5, #0]
 800311a:	bd38      	pop	{r3, r4, r5, pc}
 800311c:	200001d0 	.word	0x200001d0

08003120 <memchr>:
 8003120:	b510      	push	{r4, lr}
 8003122:	b2c9      	uxtb	r1, r1
 8003124:	4402      	add	r2, r0
 8003126:	4290      	cmp	r0, r2
 8003128:	4603      	mov	r3, r0
 800312a:	d101      	bne.n	8003130 <memchr+0x10>
 800312c:	2300      	movs	r3, #0
 800312e:	e003      	b.n	8003138 <memchr+0x18>
 8003130:	781c      	ldrb	r4, [r3, #0]
 8003132:	3001      	adds	r0, #1
 8003134:	428c      	cmp	r4, r1
 8003136:	d1f6      	bne.n	8003126 <memchr+0x6>
 8003138:	4618      	mov	r0, r3
 800313a:	bd10      	pop	{r4, pc}

0800313c <__malloc_lock>:
 800313c:	4770      	bx	lr

0800313e <__malloc_unlock>:
 800313e:	4770      	bx	lr

08003140 <_read_r>:
 8003140:	b538      	push	{r3, r4, r5, lr}
 8003142:	4605      	mov	r5, r0
 8003144:	4608      	mov	r0, r1
 8003146:	4611      	mov	r1, r2
 8003148:	2200      	movs	r2, #0
 800314a:	4c05      	ldr	r4, [pc, #20]	; (8003160 <_read_r+0x20>)
 800314c:	6022      	str	r2, [r4, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	f7fe fe2a 	bl	8001da8 <_read>
 8003154:	1c43      	adds	r3, r0, #1
 8003156:	d102      	bne.n	800315e <_read_r+0x1e>
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	b103      	cbz	r3, 800315e <_read_r+0x1e>
 800315c:	602b      	str	r3, [r5, #0]
 800315e:	bd38      	pop	{r3, r4, r5, pc}
 8003160:	200001d0 	.word	0x200001d0

08003164 <_init>:
 8003164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003166:	bf00      	nop
 8003168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800316a:	bc08      	pop	{r3}
 800316c:	469e      	mov	lr, r3
 800316e:	4770      	bx	lr

08003170 <_fini>:
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	bf00      	nop
 8003174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003176:	bc08      	pop	{r3}
 8003178:	469e      	mov	lr, r3
 800317a:	4770      	bx	lr
