{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589016045940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589016045946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 17:20:45 2020 " "Processing started: Sat May 09 17:20:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589016045946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016045946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016045946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589016046692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589016046692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab3/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062255 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Lab3 Lab3.v(12) " "Verilog Module Declaration warning at Lab3.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Lab3\"" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.v(117) " "Verilog HDL information at init.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589016062262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select.v 1 1 " "Found 1 design units, including 1 entities, in source file select.v" { { "Info" "ISGN_ENTITY_NAME" "1 select " "Found entity 1: select" {  } { { "select.v" "" { Text "D:/QuartusCode/Lab3/select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_Oper " "Found entity 1: WR_Oper" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show " "Found entity 1: Show" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589016062277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_busy init.v(96) " "Verilog HDL Implicit Net warning at init.v(96): created implicit net for \"flag_busy\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062277 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leader_in_range IR.v(40) " "Verilog HDL Implicit Net warning at IR.v(40): created implicit net for \"leader_in_range\"" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "logic_in_range IR.v(43) " "Verilog HDL Implicit Net warning at IR.v(43): created implicit net for \"logic_in_range\"" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589016062319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:ini " "Elaborating entity \"init\" for hierarchy \"init:ini\"" {  } { { "Lab3.v" "ini" { Text "D:/QuartusCode/Lab3/Lab3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 init.v(191) " "Verilog HDL assignment warning at init.v(191): truncated value with size 32 to match size of target (1)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589016062347 "|Lab3|init:ini"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "init.v(129) " "Verilog HDL Case Statement information at init.v(129): all case item expressions in this case statement are onehot" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_complete init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"flag_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW init.v(117) " "Inferred latch for \"RW\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS init.v(117) " "Inferred latch for \"RS\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] init.v(117) " "Inferred latch for \"Ins\[0\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] init.v(117) " "Inferred latch for \"Ins\[1\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] init.v(117) " "Inferred latch for \"Ins\[2\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] init.v(117) " "Inferred latch for \"Ins\[3\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] init.v(117) " "Inferred latch for \"Ins\[4\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] init.v(117) " "Inferred latch for \"Ins\[5\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062348 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] init.v(117) " "Inferred latch for \"Ins\[6\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] init.v(117) " "Inferred latch for \"Ins\[7\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 init.v(117) " "Inferred latch for \"next_state.S9\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 init.v(117) " "Inferred latch for \"next_state.S8\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 init.v(117) " "Inferred latch for \"next_state.S7\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 init.v(117) " "Inferred latch for \"next_state.S6\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 init.v(117) " "Inferred latch for \"next_state.S5\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 init.v(117) " "Inferred latch for \"next_state.S4\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_complete init.v(127) " "Inferred latch for \"flag_complete\" at init.v(127)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062349 "|Lab3|init:ini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_Oper init:ini\|WR_Oper:WR_Oper1 " "Elaborating entity \"WR_Oper\" for hierarchy \"init:ini\|WR_Oper:WR_Oper1\"" {  } { { "init.v" "WR_Oper1" { Text "D:/QuartusCode/Lab3/init.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_DATA WR_Oper.v(35) " "Verilog HDL or VHDL warning at WR_Oper.v(35): object \"flag_DATA\" assigned a value but never read" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_EN WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_RS_RW WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_RS_RW\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_RS_RW WR_Oper.v(47) " "Inferred latch for \"flag_RS_RW\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_EN WR_Oper.v(47) " "Inferred latch for \"flag_EN\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S001 WR_Oper.v(47) " "Inferred latch for \"next_state.S001\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S010 WR_Oper.v(47) " "Inferred latch for \"next_state.S010\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S100 WR_Oper.v(47) " "Inferred latch for \"next_state.S100\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062354 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show Show:Show1 " "Elaborating entity \"Show\" for hierarchy \"Show:Show1\"" {  } { { "Lab3.v" "Show1" { Text "D:/QuartusCode/Lab3/Lab3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062356 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062358 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062358 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062358 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] Show.v(76) " "Inferred latch for \"Ins\[0\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] Show.v(76) " "Inferred latch for \"Ins\[1\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] Show.v(76) " "Inferred latch for \"Ins\[2\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] Show.v(76) " "Inferred latch for \"Ins\[3\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] Show.v(76) " "Inferred latch for \"Ins\[4\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] Show.v(76) " "Inferred latch for \"Ins\[5\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] Show.v(76) " "Inferred latch for \"Ins\[6\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] Show.v(76) " "Inferred latch for \"Ins\[7\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW Show.v(76) " "Inferred latch for \"RW\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS Show.v(76) " "Inferred latch for \"RS\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S20 Show.v(76) " "Inferred latch for \"next_state.S20\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S19 Show.v(76) " "Inferred latch for \"next_state.S19\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S18 Show.v(76) " "Inferred latch for \"next_state.S18\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S17 Show.v(76) " "Inferred latch for \"next_state.S17\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062359 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S16 Show.v(76) " "Inferred latch for \"next_state.S16\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S15 Show.v(76) " "Inferred latch for \"next_state.S15\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S14 Show.v(76) " "Inferred latch for \"next_state.S14\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S13 Show.v(76) " "Inferred latch for \"next_state.S13\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S12 Show.v(76) " "Inferred latch for \"next_state.S12\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S11 Show.v(76) " "Inferred latch for \"next_state.S11\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S10 Show.v(76) " "Inferred latch for \"next_state.S10\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S10_adr Show.v(76) " "Inferred latch for \"next_state.S10_adr\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 Show.v(76) " "Inferred latch for \"next_state.S9\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 Show.v(76) " "Inferred latch for \"next_state.S8\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 Show.v(76) " "Inferred latch for \"next_state.S7\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 Show.v(76) " "Inferred latch for \"next_state.S6\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 Show.v(76) " "Inferred latch for \"next_state.S5\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 Show.v(76) " "Inferred latch for \"next_state.S4\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062360 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 Show.v(76) " "Inferred latch for \"next_state.S3\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062361 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 Show.v(76) " "Inferred latch for \"next_state.S2\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062361 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 Show.v(76) " "Inferred latch for \"next_state.S1\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062361 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Show.v(76) " "Inferred latch for \"next_state.00001\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062361 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0_adr Show.v(76) " "Inferred latch for \"next_state.S0_adr\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016062361 "|Lab3|Show:Show1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select Show:Show1\|select:slect_8 " "Elaborating entity \"select\" for hierarchy \"Show:Show1\|select:slect_8\"" {  } { { "Show.v" "slect_8" { Text "D:/QuartusCode/Lab3/Show.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR1 " "Elaborating entity \"IR\" for hierarchy \"IR:IR1\"" {  } { { "Lab3.v" "IR1" { Text "D:/QuartusCode/Lab3/Lab3.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 IR.v(148) " "Verilog HDL assignment warning at IR.v(148): truncated value with size 32 to match size of target (5)" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589016062391 "|Lab3|IR:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect IR:IR1\|edge_detect:edge1 " "Elaborating entity \"edge_detect\" for hierarchy \"IR:IR1\|edge_detect:edge1\"" {  } { { "IR.v" "edge1" { Text "D:/QuartusCode/Lab3/IR.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:switch1 " "Elaborating entity \"switch\" for hierarchy \"switch:switch1\"" {  } { { "Lab3.v" "switch1" { Text "D:/QuartusCode/Lab3/Lab3.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016062484 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627 init:ini\|WR_Oper:WR_Oper1\|flag_EN " "Duplicate LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627\" merged with LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Show:Show1\|WR_Oper:WR_Oper2\|next_state.S001_627 Show:Show1\|WR_Oper:WR_Oper2\|flag_EN " "Duplicate LATCH primitive \"Show:Show1\|WR_Oper:WR_Oper2\|next_state.S001_627\" merged with LATCH primitive \"Show:Show1\|WR_Oper:WR_Oper2\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S6_782 init:ini\|Ins\[0\] " "Duplicate LATCH primitive \"init:ini\|next_state.S6_782\" merged with LATCH primitive \"init:ini\|Ins\[0\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[2\] init:ini\|Ins\[1\] " "Duplicate LATCH primitive \"init:ini\|Ins\[2\]\" merged with LATCH primitive \"init:ini\|Ins\[1\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S4_790 init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|next_state.S4_790\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[5\] init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|Ins\[5\]\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589016063603 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1589016063603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Show:Show1\|Ins\[4\] " "Latch Show:Show1\|Ins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589016063605 ""}  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589016063605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Show:Show1\|Ins\[5\] " "Latch Show:Show1\|Ins\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589016063605 ""}  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589016063605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589016063608 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589016063608 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_EN switch:switch1\|LCD_EN~_emulated switch:switch1\|LCD_EN~1 " "Register \"switch:switch1\|LCD_EN\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_EN~_emulated\" and latch \"switch:switch1\|LCD_EN~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_EN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[0\] switch:switch1\|LCD_DATA\[0\]~_emulated switch:switch1\|LCD_DATA\[0\]~1 " "Register \"switch:switch1\|LCD_DATA\[0\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[0\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[0\]~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[1\] switch:switch1\|LCD_DATA\[1\]~_emulated switch:switch1\|LCD_DATA\[1\]~5 " "Register \"switch:switch1\|LCD_DATA\[1\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[1\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[1\]~5\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[2\] switch:switch1\|LCD_DATA\[2\]~_emulated switch:switch1\|LCD_DATA\[2\]~9 " "Register \"switch:switch1\|LCD_DATA\[2\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[2\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[2\]~9\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[3\] switch:switch1\|LCD_DATA\[3\]~_emulated switch:switch1\|LCD_DATA\[3\]~13 " "Register \"switch:switch1\|LCD_DATA\[3\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[3\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[3\]~13\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[4\] switch:switch1\|LCD_DATA\[4\]~_emulated switch:switch1\|LCD_DATA\[4\]~17 " "Register \"switch:switch1\|LCD_DATA\[4\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[4\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[4\]~17\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[5\] switch:switch1\|LCD_DATA\[5\]~_emulated switch:switch1\|LCD_DATA\[5\]~21 " "Register \"switch:switch1\|LCD_DATA\[5\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[5\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[5\]~21\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589016063608 "|Lab3|switch:switch1|LCD_DATA[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1589016063608 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589016063858 "|Lab3|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589016063858 "|Lab3|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589016063858 "|Lab3|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589016063858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589016063981 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "init:ini\|counter\[0\] High " "Register init:ini\|counter\[0\] will power up to High" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589016064124 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1589016064124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589016064794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file D:/QuartusCode/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016064862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589016065023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589016065023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "821 " "Implemented 821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589016065195 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589016065195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589016065195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589016065195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589016065252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 17:21:05 2020 " "Processing ended: Sat May 09 17:21:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589016065252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589016065252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589016065252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589016065252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589016066654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589016066662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 17:21:06 2020 " "Processing started: Sat May 09 17:21:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589016066662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589016066662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589016066662 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589016066871 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1589016066871 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1589016066871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589016066961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589016066962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589016066979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589016067051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589016067051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589016067498 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589016067508 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589016067915 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589016067915 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589016067920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589016067920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589016067920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589016067920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589016067920 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589016067920 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589016067923 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 17 " "No exact pin location assignment(s) for 1 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1589016068916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1589016069252 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589016069253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589016069253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589016069264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589016069265 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589016069265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589016069404 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|state.S9 " "Destination node init:ini\|state.S9" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069404 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589016069404 ""}  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589016069404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "switch:switch1\|Enable1  " "Automatically promoted node switch:switch1\|Enable1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[31\] " "Destination node init:ini\|counter\[31\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[30\] " "Destination node init:ini\|counter\[30\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[29\] " "Destination node init:ini\|counter\[29\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[28\] " "Destination node init:ini\|counter\[28\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[27\] " "Destination node init:ini\|counter\[27\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[26\] " "Destination node init:ini\|counter\[26\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[25\] " "Destination node init:ini\|counter\[25\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[24\] " "Destination node init:ini\|counter\[24\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[23\] " "Destination node init:ini\|counter\[23\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|counter\[22\] " "Destination node init:ini\|counter\[22\]" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1589016069405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589016069405 ""}  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589016069405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Show:Show1\|Ins\[1\]~3  " "Automatically promoted node Show:Show1\|Ins\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Show:Show1\|next_state.S0_adr_1155 " "Destination node Show:Show1\|next_state.S0_adr_1155" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589016069406 ""}  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589016069406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init:ini\|thirty_ms  " "Automatically promoted node init:ini\|thirty_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[31\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[31\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[30\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[30\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[29\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[29\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[28\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[28\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[27\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[27\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[26\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[26\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[25\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[25\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[24\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[24\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[23\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[23\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[22\] " "Destination node init:ini\|WR_Oper:WR_Oper1\|counter_2ms\[22\]" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589016069406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1589016069406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589016069406 ""}  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusCode/Lab3/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589016069406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589016069799 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589016069801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589016069801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589016069804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589016069806 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589016069807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589016069808 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589016069809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589016069897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589016069899 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589016069899 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1589016069912 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1589016069912 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589016069912 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 39 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 71 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589016069915 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1589016069915 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589016069915 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589016070138 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589016070147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589016074279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589016074715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589016074759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589016083132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589016083133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589016083484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "D:/QuartusCode/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589016088029 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589016088029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589016091291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589016091291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589016091296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589016091502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589016091520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589016091871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589016091872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589016092170 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589016093011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab3/output_files/Lab3.fit.smsg " "Generated suppressed messages file D:/QuartusCode/Lab3/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589016093660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5444 " "Peak virtual memory: 5444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589016094216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 17:21:34 2020 " "Processing ended: Sat May 09 17:21:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589016094216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589016094216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589016094216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589016094216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589016095439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589016095448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 17:21:35 2020 " "Processing started: Sat May 09 17:21:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589016095448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589016095448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589016095448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589016095823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589016099116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589016099245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589016099629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 17:21:39 2020 " "Processing ended: Sat May 09 17:21:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589016099629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589016099629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589016099629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589016099629 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589016100251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589016100982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589016100988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 17:21:40 2020 " "Processing started: Sat May 09 17:21:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589016100988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589016100988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589016100988 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589016101212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589016101696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589016101696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016101759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016101759 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1589016102281 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1589016102349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102350 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50M CLK_50M " "create_clock -period 1.000 -name CLK_50M CLK_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589016102353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name init:ini\|thirty_ms init:ini\|thirty_ms " "create_clock -period 1.000 -name init:ini\|thirty_ms init:ini\|thirty_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589016102353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch:switch1\|Enable1 switch:switch1\|Enable1 " "create_clock -period 1.000 -name switch:switch1\|Enable1 switch:switch1\|Enable1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589016102353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_n rst_n " "create_clock -period 1.000 -name rst_n rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589016102353 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589016102353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589016102359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589016102361 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589016102362 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589016102378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589016102454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589016102454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.896 " "Worst-case setup slack is -4.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.896            -975.803 CLK_50M  " "   -4.896            -975.803 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.759             -84.252 switch:switch1\|Enable1  " "   -4.759             -84.252 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191             -37.107 rst_n  " "   -4.191             -37.107 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -3.175 init:ini\|thirty_ms  " "   -1.010              -3.175 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLK_50M  " "    0.178               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 init:ini\|thirty_ms  " "    0.256               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 switch:switch1\|Enable1  " "    0.313               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 rst_n  " "    0.777               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.971 " "Worst-case recovery slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -10.003 switch:switch1\|Enable1  " "   -1.971             -10.003 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870            -146.086 CLK_50M  " "   -0.870            -146.086 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.363 init:ini\|thirty_ms  " "   -0.285              -0.363 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.780 " "Worst-case removal slack is -0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780             -15.411 switch:switch1\|Enable1  " "   -0.780             -15.411 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -2.910 init:ini\|thirty_ms  " "   -0.743              -2.910 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.376              -0.464 CLK_50M  " "   -0.376              -0.464 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.585 CLK_50M  " "   -3.000            -492.585 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 switch:switch1\|Enable1  " "    0.439               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 init:ini\|thirty_ms  " "    0.489               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016102552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016102552 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589016102833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589016102858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589016103365 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589016103574 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589016103617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589016103617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.419 " "Worst-case setup slack is -4.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419             -77.544 switch:switch1\|Enable1  " "   -4.419             -77.544 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.370            -851.544 CLK_50M  " "   -4.370            -851.544 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876             -32.901 rst_n  " "   -3.876             -32.901 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -2.956 init:ini\|thirty_ms  " "   -0.957              -2.956 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016103632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.096 " "Worst-case hold slack is 0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 CLK_50M  " "    0.096               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 init:ini\|thirty_ms  " "    0.344               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 switch:switch1\|Enable1  " "    0.397               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 rst_n  " "    0.594               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016103660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.691 " "Worst-case recovery slack is -1.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.691              -8.662 switch:switch1\|Enable1  " "   -1.691              -8.662 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697             -97.829 CLK_50M  " "   -0.697             -97.829 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -0.504 init:ini\|thirty_ms  " "   -0.350              -0.504 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016103677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.677 " "Worst-case removal slack is -0.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.677             -12.984 switch:switch1\|Enable1  " "   -0.677             -12.984 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -2.539 init:ini\|thirty_ms  " "   -0.649              -2.539 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -0.312 CLK_50M  " "   -0.312              -0.312 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016103698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -492.585 CLK_50M  " "   -3.000            -492.585 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 switch:switch1\|Enable1  " "    0.364               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 init:ini\|thirty_ms  " "    0.435               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016103713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016103713 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589016104089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589016104218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589016104224 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589016104224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.085 " "Worst-case setup slack is -2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085             -27.643 switch:switch1\|Enable1  " "   -2.085             -27.643 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971            -301.049 CLK_50M  " "   -1.971            -301.049 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532             -11.082 rst_n  " "   -1.532             -11.082 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.289 init:ini\|thirty_ms  " "   -0.181              -0.289 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016104240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.089 " "Worst-case hold slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.089 CLK_50M  " "   -0.089              -0.089 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 rst_n  " "    0.212               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 init:ini\|thirty_ms  " "    0.275               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 switch:switch1\|Enable1  " "    0.300               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016104264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.212 " "Worst-case recovery slack is -1.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -5.453 switch:switch1\|Enable1  " "   -1.212              -5.453 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511             -87.732 CLK_50M  " "   -0.511             -87.732 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 init:ini\|thirty_ms  " "    0.311               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016104284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.439 " "Worst-case removal slack is -0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439             -40.917 CLK_50M  " "   -0.439             -40.917 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -4.845 switch:switch1\|Enable1  " "   -0.230              -4.845 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.823 init:ini\|thirty_ms  " "   -0.211              -0.823 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016104301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -407.520 CLK_50M  " "   -3.000            -407.520 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 switch:switch1\|Enable1  " "    0.359               0.000 switch:switch1\|Enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 init:ini\|thirty_ms  " "    0.385               0.000 init:ini\|thirty_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589016104323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589016104323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589016105202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589016105202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589016105397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 17:21:45 2020 " "Processing ended: Sat May 09 17:21:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589016105397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589016105397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589016105397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589016105397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1589016106644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589016106651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 17:21:46 2020 " "Processing started: Sat May 09 17:21:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589016106651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1589016106651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1589016106651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1589016107471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_85c_slow.vo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_85c_slow.vo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016107778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_0c_slow.vo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_0c_slow.vo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016107904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_fast.vo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_fast.vo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016108054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3.vo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3.vo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016108202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_85c_v_slow.sdo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_85c_v_slow.sdo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016108496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_0c_v_slow.sdo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_0c_v_slow.sdo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016108774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_v_fast.sdo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_v_fast.sdo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016109076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_v.sdo D:/QuartusCode/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_v.sdo in folder \"D:/QuartusCode/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1589016109401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589016109490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 17:21:49 2020 " "Processing ended: Sat May 09 17:21:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589016109490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589016109490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589016109490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1589016109490 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1589016110179 ""}
