{
  "Top": "conv",
  "RtlTop": "conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=0.0.0"
    ]},
  "Args": {
    "CHin": {
      "index": "0",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["CHin_V"]
      }
    },
    "Hin": {
      "index": "1",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Hin_V"]
      }
    },
    "Win": {
      "index": "2",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Win_V"]
      }
    },
    "CHout": {
      "index": "3",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["CHout_V"]
      }
    },
    "Kx": {
      "index": "4",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Kx_V"]
      }
    },
    "Ky": {
      "index": "5",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Ky_V"]
      }
    },
    "Sx": {
      "index": "6",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Sx_V"]
      }
    },
    "Sy": {
      "index": "7",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["Sy_V"]
      }
    },
    "mode": {
      "index": "8",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["mode_V"]
      }
    },
    "relu_en": {
      "index": "9",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["relu_en_V"]
      }
    },
    "feature_in": {
      "index": "10",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["feature_in_V"]
      }
    },
    "feature_in_precision": {
      "index": "11",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["feature_in_precision_V"]
      }
    },
    "W": {
      "index": "12",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["W_V"]
      }
    },
    "W_precision": {
      "index": "13",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["W_precision_V"]
      }
    },
    "B": {
      "index": "14",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["B_V"]
      }
    },
    "B_precision": {
      "index": "15",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["B_precision_V"]
      }
    },
    "feature_out": {
      "index": "16",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_int",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["feature_out_V"]
      }
    },
    "feature_out_precision": {
      "index": "17",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "4",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["feature_out_precision_V"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "2.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv",
    "Version": "0.0",
    "DisplayName": "Conv",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_AXI_F_m_axi.vhd",
      "impl\/vhdl\/conv_AXI_W_m_axi.vhd",
      "impl\/vhdl\/conv_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/conv_gmem_m_axi.vhd",
      "impl\/vhdl\/conv_mac_mul_sub_g8j.vhd",
      "impl\/vhdl\/conv_mac_muladd_1ncg.vhd",
      "impl\/vhdl\/conv_mac_muladd_2mb6.vhd",
      "impl\/vhdl\/conv_mul_mul_8ns_dEe.vhd",
      "impl\/vhdl\/conv_mul_mul_8ns_eOg.vhd",
      "impl\/vhdl\/conv_mul_mul_8ns_ibs.vhd",
      "impl\/vhdl\/conv_mul_mul_8ns_lbW.vhd",
      "impl\/vhdl\/conv_mul_mul_16nsfYi.vhd",
      "impl\/vhdl\/conv_mul_mul_16nsjbC.vhd",
      "impl\/vhdl\/conv_mul_mul_16nspcA.vhd",
      "impl\/vhdl\/conv_mul_mul_16s_hbi.vhd",
      "impl\/vhdl\/conv_mul_mul_16s_kbM.vhd",
      "impl\/vhdl\/conv_mul_mul_16s_ocq.vhd",
      "impl\/vhdl\/conv_sdiv_19s_9nsbkb.vhd",
      "impl\/vhdl\/conv_urem_48ns_16cud.vhd",
      "impl\/vhdl\/conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_AXI_F_m_axi.v",
      "impl\/verilog\/conv_AXI_W_m_axi.v",
      "impl\/verilog\/conv_AXILiteS_s_axi.v",
      "impl\/verilog\/conv_gmem_m_axi.v",
      "impl\/verilog\/conv_mac_mul_sub_g8j.v",
      "impl\/verilog\/conv_mac_muladd_1ncg.v",
      "impl\/verilog\/conv_mac_muladd_2mb6.v",
      "impl\/verilog\/conv_mul_mul_8ns_dEe.v",
      "impl\/verilog\/conv_mul_mul_8ns_eOg.v",
      "impl\/verilog\/conv_mul_mul_8ns_ibs.v",
      "impl\/verilog\/conv_mul_mul_8ns_lbW.v",
      "impl\/verilog\/conv_mul_mul_16nsfYi.v",
      "impl\/verilog\/conv_mul_mul_16nsjbC.v",
      "impl\/verilog\/conv_mul_mul_16nspcA.v",
      "impl\/verilog\/conv_mul_mul_16s_hbi.v",
      "impl\/verilog\/conv_mul_mul_16s_kbM.v",
      "impl\/verilog\/conv_mul_mul_16s_ocq.v",
      "impl\/verilog\/conv_sdiv_19s_9nsbkb.v",
      "impl\/verilog\/conv_urem_48ns_16cud.v",
      "impl\/verilog\/conv.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_v0_0\/data\/conv.mdd",
      "impl\/misc\/drivers\/conv_v0_0\/data\/conv.tcl",
      "impl\/misc\/drivers\/conv_v0_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_v0_0\/src\/xconv.c",
      "impl\/misc\/drivers\/conv_v0_0\/src\/xconv.h",
      "impl\/misc\/drivers\/conv_v0_0\/src\/xconv_hw.h",
      "impl\/misc\/drivers\/conv_v0_0\/src\/xconv_linux.c",
      "impl\/misc\/drivers\/conv_v0_0\/src\/xconv_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "F:\/BEng_Project\/HLS_PRJ\/v2\/conv\/conv\/solution1\/.autopilot\/db\/conv.design.xml",
    "DebugDir": "F:\/BEng_Project\/HLS_PRJ\/v2\/conv\/conv\/solution1\/.debug",
    "ProtoInst": ["F:\/BEng_Project\/HLS_PRJ\/v2\/conv\/conv\/solution1\/.debug\/conv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS m_axi_AXI_F m_axi_AXI_W m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "m_axi_AXI_F": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_AXI_F",
      "data_width": "128",
      "param_prefix": "C_M_AXI_AXI_F",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_AXILiteS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "128",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "128",
        "WID": "1",
        "WSTRB": "16",
        "WUSER": "1"
      }
    },
    "m_axi_AXI_W": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_AXI_W",
      "data_width": "128",
      "param_prefix": "C_M_AXI_AXI_W",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_AXILiteS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "128",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "128",
        "WID": "1",
        "WSTRB": "16",
        "WUSER": "1"
      }
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_AXILiteS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "8",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "CHin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of CHin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "CHin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of CHin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "Hin_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Hin_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Hin_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Hin_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "Win_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Win_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Win_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Win_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "CHout_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of CHout_V",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "CHout_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of CHout_V"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "Kx_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Kx_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Kx_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Kx_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "Ky_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Ky_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Ky_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Ky_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "Sx_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Sx_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Sx_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Sx_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "Sy_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Sy_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Sy_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of Sy_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "mode_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of mode_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "relu_en_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of relu_en_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "relu_en_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of relu_en_V"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "feature_in_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_in_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "feature_in_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of feature_in_V"
            }]
        },
        {
          "offset": "0x68",
          "name": "feature_in_precision_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_in_precision_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "feature_in_precision_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of feature_in_precision_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "W_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of W_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of W_V"
            }]
        },
        {
          "offset": "0x78",
          "name": "W_precision_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of W_precision_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "W_precision_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of W_precision_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "B_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of B_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of B_V"
            }]
        },
        {
          "offset": "0x88",
          "name": "B_precision_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of B_precision_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "B_precision_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of B_precision_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "feature_out_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_out_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "feature_out_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of feature_out_V"
            }]
        },
        {
          "offset": "0x98",
          "name": "feature_out_precision_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of feature_out_precision_V",
          "fields": [
            {
              "offset": "0",
              "width": "4",
              "name": "feature_out_precision_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 3 to 0 Data signal of feature_out_precision_V"
            },
            {
              "offset": "4",
              "width": "28",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "8",
        "AWADDR": "8",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_AXI_F_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AXI_F_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_F_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_F_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_F_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_F_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_AXI_F_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_AXI_F_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_AXI_F_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AXI_F_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_F_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_F_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_F_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_F_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_F_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_AXI_F_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AXI_F_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_F_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_F_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AXI_F_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_F_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_AXI_W_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AXI_W_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_W_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_W_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_W_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_W_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_AXI_W_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_AXI_W_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_AXI_W_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_AXI_W_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_W_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_W_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_AXI_W_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_AXI_W_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_AXI_W_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_AXI_W_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AXI_W_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_AXI_W_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_AXI_W_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_AXI_W_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_AXI_W_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv"},
    "Info": {"conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "17.500"
        },
        "Loops": [{
            "Name": "LOOP_i_LOOP_j_LOOP_cout",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOP_ii_LOOP_jj_LOOP_cin",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "BRAM_18K": "24",
          "DSP48E": "35",
          "FF": "8352",
          "LUT": "9070",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-16 09:35:23 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
