Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  3 09:27:38 2022
| Host         : LAPTOP-9P7C5HJO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decode_exdes_timing_summary_routed.rpt -rpx decode_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : decode_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                76903        0.050        0.000                      0                76873        1.858        0.000                       0                 41404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                   {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLKFABRIC            {0.000 6.250}        12.500          80.000          
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                  {0.000 5.000}        10.000          100.000         
  clk_out1_tenbei                                                                           {0.000 5.000}        10.000          100.000         
  clk_out2_tenbei                                                                           {0.000 2.500}        5.000           200.000         
  clkfbout_tenbei                                                                           {0.000 5.000}        10.000          100.000         
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLKFABRIC            {0.000 6.250}        12.500          80.000          
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                        11.529        0.000                      0                    7        0.172        0.000                      0                    7        5.608        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.179        0.000                      0                  923        0.057        0.000                      0                  923       15.732        0.000                       0                   480  
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                        5.777        0.000                      0                 2812        0.071        0.000                      0                 2812        3.000        0.000                       0                  1739  
  clk_out1_tenbei                                                                                 7.336        0.000                      0                  502        0.066        0.000                      0                  502        4.358        0.000                       0                   247  
  clk_out2_tenbei                                                                                 0.416        0.000                      0                71970        0.050        0.000                      0                71970        1.858        0.000                       0                 38694  
  clkfbout_tenbei                                                                                                                                                                                                                             8.592        0.000                       0                     3  
drpclk_in_i                                                                                       6.923        0.000                      0                  449        0.091        0.000                      0                  449        4.286        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                  To Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                  --------                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_tenbei                                                             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK        8.055        0.000                      0                   32        0.116        0.000                      0                   32  
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  clk_out1_tenbei                                                                   4.508        0.000                      0                   68        1.473        0.000                      0                   68  
clk_out2_tenbei                                                             clk_out1_tenbei                                                                   2.131        0.000                      0                   58        0.093        0.000                      0                   43  
clk_out1_tenbei                                                             clk_out2_tenbei                                                                   2.145        0.000                      0                   16        0.324        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.232        0.000                      0                  100        0.265        0.000                      0                  100  
**async_default**                                                                           decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                        6.976        0.000                      0                   94        0.248        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack       11.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064    16.162    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        FDRE (Setup_fdre_C_D)        0.064    16.162    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.371 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.371    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.062    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.989    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        FDRE (Hold_fdre_C_D)         0.087     0.982    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         12.500      10.962     GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFH/I                   n/a            1.409         12.500      11.091     BUFHCE_X0Y60        decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         12.500      11.092     IBUFDS_GTE2_X0Y4    decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.352ns (7.345%)  route 4.441ns (92.655%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.229     8.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/state_reg[1]_0
    SLICE_X113Y276       LUT3 (Prop_lut3_I2_O)        0.043     8.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     8.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X113Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X113Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X113Y276       FDRE (Setup_fdre_C_D)        0.034    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 28.179    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.445ns (10.165%)  route 3.933ns (89.835%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT4 (Prop_lut4_I1_O)        0.043     7.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.337     8.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X116Y277       LUT6 (Prop_lut6_I5_O)        0.043     8.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.209     8.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X116Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X116Y276       FDRE (Setup_fdre_C_R)       -0.281    36.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.744    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                 28.279    

Slack (MET) :             28.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.410ns (9.772%)  route 3.786ns (90.228%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT5 (Prop_lut5_I2_O)        0.051     7.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.399     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X118Y276       FDRE (Setup_fdre_C_R)       -0.374    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.369    

Slack (MET) :             28.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.410ns (9.772%)  route 3.786ns (90.228%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT5 (Prop_lut5_I2_O)        0.051     7.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.399     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X118Y276       FDRE (Setup_fdre_C_R)       -0.374    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.369    

Slack (MET) :             28.369ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.410ns (9.772%)  route 3.786ns (90.228%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y162       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y162       FDRE (Prop_fdre_C_Q)         0.236     4.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.211     5.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X112Y168       LUT5 (Prop_lut5_I1_O)        0.123     5.657 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.176     7.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X115Y277       LUT5 (Prop_lut5_I2_O)        0.051     7.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.399     8.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X118Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X118Y276       FDRE (Setup_fdre_C_R)       -0.374    36.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.652    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                 28.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.646     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X139Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y277       FDCE (Prop_fdce_C_Q)         0.100     2.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X138Y277       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.870     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X138Y277       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.472     2.144    
    SLICE_X138Y277       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.645     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X137Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y276       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.101     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X138Y276       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X138Y276       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.471     2.143    
    SLICE_X138Y276       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.882%)  route 0.100ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.645     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X137Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y276       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.100     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X138Y275       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X138Y275       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.471     2.142    
    SLICE_X138Y275       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.645     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X137Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y276       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.143     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X138Y276       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X138Y276       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.471     2.143    
    SLICE_X138Y276       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.646     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X139Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y277       FDCE (Prop_fdce_C_Q)         0.091     2.224 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X138Y277       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.870     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X138Y277       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.472     2.144    
    SLICE_X138Y277       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.649     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y280       FDCE (Prop_fdce_C_Q)         0.100     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.873     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.483     2.136    
    SLICE_X141Y280       FDCE (Hold_fdce_C_D)         0.047     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.649     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y280       FDCE (Prop_fdce_C_Q)         0.100     2.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.873     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X141Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.483     2.136    
    SLICE_X141Y280       FDCE (Hold_fdce_C_D)         0.047     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.651     2.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X139Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y282       FDPE (Prop_fdpe_C_Q)         0.100     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X139Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X139Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.483     2.138    
    SLICE_X139Y282       FDPE (Hold_fdpe_C_D)         0.047     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.645     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y277       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y277       FDRE (Prop_fdre_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X133Y277       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.869     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X133Y277       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.483     2.132    
    SLICE_X133Y277       FDRE (Hold_fdre_C_D)         0.047     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.645     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X141Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y276       FDCE (Prop_fdce_C_Q)         0.100     2.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X141Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.868     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X141Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.482     2.132    
    SLICE_X141Y276       FDCE (Hold_fdce_C_D)         0.047     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y276  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X124Y281  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X124Y279  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X123Y280  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X123Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X118Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X121Y278  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X122Y278  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y275  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X138Y277  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.416ns (10.836%)  route 3.423ns (89.164%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 12.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.120     6.485    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.267    12.394    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.208    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X140Y271       FDRE (Setup_fdre_C_R)       -0.304    12.263    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.416ns (10.836%)  route 3.423ns (89.164%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 12.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.120     6.485    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.267    12.394    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.208    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X140Y271       FDRE (Setup_fdre_C_R)       -0.304    12.263    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.416ns (10.836%)  route 3.423ns (89.164%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 12.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.120     6.485    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.267    12.394    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.208    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X140Y271       FDRE (Setup_fdre_C_R)       -0.304    12.263    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.416ns (10.836%)  route 3.423ns (89.164%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.394ns = ( 12.394 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.120     6.485    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.267    12.394    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X140Y271       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.208    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X140Y271       FDRE (Setup_fdre_C_R)       -0.304    12.263    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.416ns (11.127%)  route 3.323ns (88.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 12.396 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.020     6.385    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X141Y270       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.269    12.396    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X141Y270       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.208    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X141Y270       FDRE (Setup_fdre_C_R)       -0.304    12.265    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.416ns (11.127%)  route 3.323ns (88.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 12.396 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X141Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y278       FDRE (Prop_fdre_C_Q)         0.204     2.850 r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=154, routed)         1.228     4.078    l1/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X128Y272       LUT3 (Prop_lut3_I1_O)        0.126     4.204 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=4, routed)           0.601     4.805    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X129Y274       LUT6 (Prop_lut6_I5_O)        0.043     4.848 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5/O
                         net (fo=6, routed)           0.474     5.322    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5_n_0
    SLICE_X129Y272       LUT2 (Prop_lut2_I0_O)        0.043     5.365 r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=14, routed)          1.020     6.385    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X141Y270       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.269    12.396    l1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X141Y270       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.208    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X141Y270       FDRE (Setup_fdre_C_R)       -0.304    12.265    l1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.413ns (10.842%)  route 3.396ns (89.158%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.431     2.643    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X131Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y278       FDRE (Prop_fdre_C_Q)         0.204     2.847 f  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=49, routed)          1.828     4.675    l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_daddr_o[10]
    SLICE_X134Y271       LUT6 (Prop_lut6_I2_O)        0.123     4.798 f  l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=5, routed)           0.637     5.435    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[12]
    SLICE_X137Y273       LUT4 (Prop_lut4_I3_O)        0.043     5.478 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5/O
                         net (fo=1, routed)           0.437     5.914    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5_n_0
    SLICE_X137Y273       LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1/O
                         net (fo=16, routed)          0.495     6.452    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism              0.208    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X136Y272       FDRE (Setup_fdre_C_CE)      -0.178    12.388    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.413ns (10.842%)  route 3.396ns (89.158%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.431     2.643    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X131Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y278       FDRE (Prop_fdre_C_Q)         0.204     2.847 f  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=49, routed)          1.828     4.675    l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_daddr_o[10]
    SLICE_X134Y271       LUT6 (Prop_lut6_I2_O)        0.123     4.798 f  l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=5, routed)           0.637     5.435    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[12]
    SLICE_X137Y273       LUT4 (Prop_lut4_I3_O)        0.043     5.478 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5/O
                         net (fo=1, routed)           0.437     5.914    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5_n_0
    SLICE_X137Y273       LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1/O
                         net (fo=16, routed)          0.495     6.452    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.208    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X136Y272       FDRE (Setup_fdre_C_CE)      -0.178    12.388    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.413ns (10.842%)  route 3.396ns (89.158%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.431     2.643    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X131Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y278       FDRE (Prop_fdre_C_Q)         0.204     2.847 f  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=49, routed)          1.828     4.675    l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/s_daddr_o[10]
    SLICE_X134Y271       LUT6 (Prop_lut6_I2_O)        0.123     4.798 f  l1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=5, routed)           0.637     5.435    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[12]
    SLICE_X137Y273       LUT4 (Prop_lut4_I3_O)        0.043     5.478 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5/O
                         net (fo=1, routed)           0.437     5.914    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5_n_0
    SLICE_X137Y273       LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1/O
                         net (fo=16, routed)          0.495     6.452    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X136Y272       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                         clock pessimism              0.208    12.601    
                         clock uncertainty           -0.035    12.566    
    SLICE_X136Y272       FDRE (Setup_fdre_C_CE)      -0.178    12.388    l1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.413ns (10.930%)  route 3.366ns (89.070%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.431     2.643    l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X131Y278       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y278       FDRE (Prop_fdre_C_Q)         0.204     2.847 f  l1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]/Q
                         net (fo=49, routed)          1.375     4.222    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[10]
    SLICE_X132Y271       LUT6 (Prop_lut6_I5_O)        0.123     4.345 f  l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4/O
                         net (fo=1, routed)           0.363     4.708    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4_n_0
    SLICE_X132Y271       LUT4 (Prop_lut4_I0_O)        0.043     4.751 f  l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__1/O
                         net (fo=6, routed)           0.571     5.323    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_1
    SLICE_X132Y268       LUT6 (Prop_lut6_I5_O)        0.043     5.366 r  l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11/O
                         net (fo=16, routed)          1.056     6.422    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0
    SLICE_X140Y266       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.272    12.399    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X140Y266       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                         clock pessimism              0.208    12.607    
                         clock uncertainty           -0.035    12.572    
    SLICE_X140Y266       FDRE (Setup_fdre_C_CE)      -0.201    12.371    l1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  5.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.571%)  route 0.147ns (55.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.646     1.213    l1/inst/ila_core_inst/clk
    SLICE_X122Y263       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y263       FDRE (Prop_fdre_C_Q)         0.118     1.331 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][25]/Q
                         net (fo=1, routed)           0.147     1.478    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[24]
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.896     1.507    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     1.252    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.407    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.651     1.218    l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X137Y265       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y265       FDRE (Prop_fdre_C_Q)         0.100     1.318 r  l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]/Q
                         net (fo=1, routed)           0.054     1.372    l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg_n_0_[12]
    SLICE_X136Y265       LUT6 (Prop_lut6_I5_O)        0.028     1.400 r  l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.400    l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[11]_i_1__0_n_0
    SLICE_X136Y265       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.875     1.486    l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X136Y265       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.257     1.229    
    SLICE_X136Y265       FDRE (Hold_fdre_C_D)         0.087     1.316    l1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (38.999%)  route 0.156ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.646     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X133Y280       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y280       FDRE (Prop_fdre_C_Q)         0.100     1.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.156     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X136Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.871     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X136Y280       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.237     1.245    
    SLICE_X136Y280       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.656%)  route 0.138ns (56.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.646     1.213    l1/inst/ila_core_inst/clk
    SLICE_X122Y264       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y264       FDRE (Prop_fdre_C_Q)         0.107     1.320 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][23]/Q
                         net (fo=1, routed)           0.138     1.458    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[22]
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.896     1.507    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     1.252    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.111     1.363    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.081%)  route 0.147ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.646     1.213    l1/inst/ila_core_inst/clk
    SLICE_X122Y263       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y263       FDRE (Prop_fdre_C_Q)         0.107     1.320 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/Q
                         net (fo=1, routed)           0.147     1.467    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[28]
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.896     1.507    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     1.252    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.117     1.369    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.107ns (36.061%)  route 0.190ns (63.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.618     1.185    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y266       FDRE (Prop_fdre_C_Q)         0.107     1.292 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.190     1.482    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[14]
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.896     1.507    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.237     1.270    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.111     1.381    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.611     1.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X121Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y276       FDRE (Prop_fdre_C_Q)         0.100     1.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.055     1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[0]
    SLICE_X121Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.833     1.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X121Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]/C
                         clock pessimism             -0.266     1.178    
    SLICE_X121Y276       FDRE (Hold_fdre_C_D)         0.047     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.651     1.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y286       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y286       FDPE (Prop_fdpe_C_Q)         0.100     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X139Y286       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.876     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y286       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.269     1.218    
    SLICE_X139Y286       FDPE (Hold_fdpe_C_D)         0.047     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.619     1.186    l1/inst/ila_core_inst/clk
    SLICE_X119Y264       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y264       FDRE (Prop_fdre_C_Q)         0.100     1.286 r  l1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.341    l1/inst/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X119Y264       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.843     1.454    l1/inst/ila_core_inst/clk
    SLICE_X119Y264       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism             -0.268     1.186    
    SLICE_X119Y264       FDRE (Hold_fdre_C_D)         0.047     1.233    l1/inst/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.618     1.185    l1/inst/ila_core_inst/clk
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y266       FDRE (Prop_fdre_C_Q)         0.100     1.285 r  l1/inst/ila_core_inst/debug_data_in_sync1_reg[15]/Q
                         net (fo=1, routed)           0.055     1.340    l1/inst/ila_core_inst/debug_data_in_sync1[15]
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/debug_data_in_sync2_reg[15]/C
                         clock pessimism             -0.267     1.185    
    SLICE_X119Y266       FDRE (Hold_fdre_C_D)         0.047     1.232    l1/inst/ila_core_inst/debug_data_in_sync2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         10.000      7.905      RAMB36_X4Y53        l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X4Y53        l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16      decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     PLLE2_ADV/CLKIN1         n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X124Y277      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y281      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X136Y280      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        7.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.451ns (18.220%)  route 2.024ns (81.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.434     2.648    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y250        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y250        FDRE (Prop_fdre_C_Q)         0.223     2.871 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/Q
                         net (fo=2, routed)           0.589     3.460    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RD_PNTR_WR[1]
    SLICE_X49Y249        LUT4 (Prop_lut4_I1_O)        0.049     3.509 f  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_5/O
                         net (fo=1, routed)           0.528     4.037    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_5_n_0
    SLICE_X49Y250        LUT6 (Prop_lut6_I1_O)        0.136     4.173 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_2/O
                         net (fo=1, routed)           0.606     4.779    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwas.wsts/comp2
    SLICE_X52Y250        LUT5 (Prop_lut5_I1_O)        0.043     4.822 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.301     5.123    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d3_reg
    SLICE_X52Y250        FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.206    12.335    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y250        FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.208    12.543    
                         clock uncertainty           -0.074    12.469    
    SLICE_X52Y250        FDSE (Setup_fdse_C_D)       -0.010    12.459    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.800ns (73.456%)  route 0.650ns (26.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           0.650     5.078    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[13]
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X111Y265       FDRE (Setup_fdre_C_D)       -0.019    12.466    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.800ns (73.936%)  route 0.635ns (26.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.635     5.062    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[11]
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X111Y265       FDRE (Setup_fdre_C_D)       -0.019    12.466    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 1.800ns (75.222%)  route 0.593ns (24.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.593     5.020    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[8]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X109Y265       FDRE (Setup_fdre_C_D)       -0.019    12.466    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.800ns (74.943%)  route 0.602ns (25.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           0.602     5.029    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X110Y265       FDRE (Setup_fdre_C_D)       -0.010    12.475    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.800ns (76.869%)  route 0.542ns (23.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.542     4.969    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[5]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X109Y265       FDRE (Setup_fdre_C_D)       -0.022    12.463    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.800ns (77.315%)  route 0.528ns (22.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.528     4.956    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[0]
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X111Y265       FDRE (Setup_fdre_C_D)       -0.022    12.463    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.800ns (77.776%)  route 0.514ns (22.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.514     4.942    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[10]
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X111Y265       FDRE (Setup_fdre_C_D)       -0.031    12.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.800ns (77.943%)  route 0.509ns (22.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.509     4.937    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[6]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X109Y265       FDRE (Setup_fdre_C_D)       -0.031    12.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.800ns (77.819%)  route 0.513ns (22.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.414     2.628    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y106        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      1.800     4.428 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.513     4.941    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[9]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism              0.208    12.559    
                         clock uncertainty           -0.074    12.485    
    SLICE_X109Y265       FDRE (Setup_fdre_C_D)       -0.019    12.466    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.171ns (38.015%)  route 0.279ns (61.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.530     1.099    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X54Y249        FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y249        FDSE (Prop_fdse_C_Q)         0.107     1.206 f  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.279     1.485    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/grstd1.grst_full.grst_f.rst_d3_reg
    SLICE_X52Y250        LUT5 (Prop_lut5_I0_O)        0.064     1.549 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.000     1.549    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d3_reg
    SLICE_X52Y250        FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y250        FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.052     1.396    
    SLICE_X52Y250        FDSE (Hold_fdse_C_D)         0.087     1.483    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.618     1.187    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X111Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y266       FDRE (Prop_fdre_C_Q)         0.100     1.287 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.117     1.404    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X110Y266       SRL16E                                       r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.841     1.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X110Y266       SRL16E                                       r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.256     1.198    
    SLICE_X110Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.300    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.643     1.212    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y250        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y250        FDRE (Prop_fdre_C_Q)         0.100     1.312 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.367    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X47Y250        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.867     1.480    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y250        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.268     1.212    
    SLICE_X47Y250        FDRE (Hold_fdre_C_D)         0.047     1.259    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.530     1.099    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X55Y248        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y248        FDRE (Prop_fdre_C_Q)         0.100     1.199 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.254    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X55Y248        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.734     1.347    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X55Y248        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.099    
    SLICE_X55Y248        FDRE (Hold_fdre_C_D)         0.047     1.146    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.529     1.098    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X55Y246        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y246        FDRE (Prop_fdre_C_Q)         0.100     1.198 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.253    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X55Y246        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.733     1.346    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X55Y246        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.098    
    SLICE_X55Y246        FDRE (Hold_fdre_C_D)         0.047     1.145    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.651     1.220    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X125Y260       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y260       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.375    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X125Y260       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X125Y260       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     1.220    
    SLICE_X125Y260       FDRE (Hold_fdre_C_D)         0.047     1.267    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.652     1.221    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X125Y258       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y258       FDRE (Prop_fdre_C_Q)         0.100     1.321 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.376    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X125Y258       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.877     1.490    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X125Y258       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     1.221    
    SLICE_X125Y258       FDRE (Hold_fdre_C_D)         0.047     1.268    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.643     1.212    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y251        FDRE (Prop_fdre_C_Q)         0.100     1.312 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     1.370    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.867     1.480    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     1.212    
    SLICE_X48Y251        FDRE (Hold_fdre_C_D)         0.049     1.261    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.643     1.212    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y251        FDRE (Prop_fdre_C_Q)         0.100     1.312 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.057     1.369    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.867     1.480    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y251        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.268     1.212    
    SLICE_X48Y251        FDRE (Hold_fdre_C_D)         0.047     1.259    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.651     1.220    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y261       FDRE (Prop_fdre_C_Q)         0.100     1.320 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.057     1.377    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X124Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     1.220    
    SLICE_X124Y261       FDRE (Hold_fdre_C_D)         0.047     1.267    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tenbei
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y50    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y106   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4   decode_test/ten_bit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X53Y254   decode_test/buff1/cnt3_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X52Y253   decode_test/buff1/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X52Y253   decode_test/buff1/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X110Y266  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X86Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X86Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X110Y266  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X50Y249   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X50Y249   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X50Y249   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X54Y248   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X78Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X86Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X86Y253   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X110Y266  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X110Y266  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X53Y254   decode_test/buff1/cnt3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X53Y254   decode_test/buff1/cnt3_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X53Y254   decode_test/buff1/cnt3_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X52Y253   decode_test/buff1/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tenbei
  To Clock:  clk_out2_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[0]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[1]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[6]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/count_max_reg[6]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[0]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[1]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[2]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.266ns (6.477%)  route 3.841ns (93.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 7.325 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.648     6.503    decode_test/find3/loop_megs2[26].u_s2meg/find_max_en3
    SLICE_X4Y230         LUT3 (Prop_lut3_I1_O)        0.043     6.546 r  decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493/O
                         net (fo=7, routed)           0.193     6.739    decode_test/find3/loop_megs2[26].u_s2meg/max1[3]_i_1__493_n_0
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.196     7.325    decode_test/find3/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X7Y230         FDCE                                         r  decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[3]/C
                         clock pessimism              0.098     7.423    
                         clock uncertainty           -0.067     7.356    
    SLICE_X7Y230         FDCE (Setup_fdce_C_CE)      -0.201     7.155    decode_test/find3/loop_megs2[26].u_s2meg/max1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_comp[87].s1_count_reg[87][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.266ns (6.541%)  route 3.800ns (93.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 7.276 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.599     6.454    decode_test/f_con3/find_max_en3
    SLICE_X8Y238         LUT3 (Prop_lut3_I1_O)        0.043     6.497 r  decode_test/f_con3/loop_comp[87].s1_count[87][7]_i_1__0/O
                         net (fo=6, routed)           0.201     6.698    decode_test/find3/find_max_en3_reg_166[0]
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_count_reg[87][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.147     7.276    decode_test/find3/clk_out2
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_count_reg[87][0]/C
                         clock pessimism              0.098     7.374    
                         clock uncertainty           -0.067     7.307    
    SLICE_X8Y238         FDCE (Setup_fdce_C_CE)      -0.178     7.129    decode_test/find3/loop_comp[87].s1_count_reg[87][0]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_comp[87].s1_count_reg[87][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.266ns (6.541%)  route 3.800ns (93.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 7.276 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.599     6.454    decode_test/f_con3/find_max_en3
    SLICE_X8Y238         LUT3 (Prop_lut3_I1_O)        0.043     6.497 r  decode_test/f_con3/loop_comp[87].s1_count[87][7]_i_1__0/O
                         net (fo=6, routed)           0.201     6.698    decode_test/find3/find_max_en3_reg_166[0]
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_count_reg[87][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.147     7.276    decode_test/find3/clk_out2
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_count_reg[87][7]/C
                         clock pessimism              0.098     7.374    
                         clock uncertainty           -0.067     7.307    
    SLICE_X8Y238         FDCE (Setup_fdce_C_CE)      -0.178     7.129    decode_test/find3/loop_comp[87].s1_count_reg[87][7]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 decode_test/find_max_en3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_comp[87].s1_max_reg[87][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.266ns (6.541%)  route 3.800ns (93.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 7.276 - 5.000 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.418     2.632    decode_test/clk_500
    SLICE_X49Y277        FDCE                                         r  decode_test/find_max_en3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y277        FDCE (Prop_fdce_C_Q)         0.223     2.855 r  decode_test/find_max_en3_reg/Q
                         net (fo=516, routed)         3.599     6.454    decode_test/f_con3/find_max_en3
    SLICE_X8Y238         LUT3 (Prop_lut3_I1_O)        0.043     6.497 r  decode_test/f_con3/loop_comp[87].s1_count[87][7]_i_1__0/O
                         net (fo=6, routed)           0.201     6.698    decode_test/find3/find_max_en3_reg_166[0]
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_max_reg[87][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.147     7.276    decode_test/find3/clk_out2
    SLICE_X8Y238         FDCE                                         r  decode_test/find3/loop_comp[87].s1_max_reg[87][0]/C
                         clock pessimism              0.098     7.374    
                         clock uncertainty           -0.067     7.307    
    SLICE_X8Y238         FDCE (Setup_fdce_C_CE)      -0.178     7.129    decode_test/find3/loop_comp[87].s1_max_reg[87][0]
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 decode_test/find2/loop_comp[52].s1_count_reg[52][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find2/loop_megs2[26].u_s2meg/count_max_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.612%)  route 0.172ns (57.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.579     1.148    decode_test/find2/clk_out2
    SLICE_X43Y199        FDCE                                         r  decode_test/find2/loop_comp[52].s1_count_reg[52][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y199        FDCE (Prop_fdce_C_Q)         0.100     1.248 r  decode_test/find2/loop_comp[52].s1_count_reg[52][0]/Q
                         net (fo=1, routed)           0.172     1.420    decode_test/find2/loop_megs2[26].u_s2meg/loop_comp[52].s1_count_reg[52][6][0]
    SLICE_X45Y200        LUT3 (Prop_lut3_I0_O)        0.028     1.448 r  decode_test/find2/loop_megs2[26].u_s2meg/count_max[0]_i_1__368/O
                         net (fo=1, routed)           0.000     1.448    decode_test/find2/loop_megs2[26].u_s2meg/count_max[0]_i_1__368_n_0
    SLICE_X45Y200        FDCE                                         r  decode_test/find2/loop_megs2[26].u_s2meg/count_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.769     1.382    decode_test/find2/loop_megs2[26].u_s2meg/clk_out2
    SLICE_X45Y200        FDCE                                         r  decode_test/find2/loop_megs2[26].u_s2meg/count_max_reg[0]/C
                         clock pessimism             -0.044     1.338    
    SLICE_X45Y200        FDCE (Hold_fdce_C_D)         0.060     1.398    decode_test/find2/loop_megs2[26].u_s2meg/count_max_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 decode_test/inv4/c_code_reg[228]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/code_fin_reg[228]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.106%)  route 0.164ns (52.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.605     1.174    decode_test/inv4/clk_out2
    SLICE_X82Y264        FDCE                                         r  decode_test/inv4/c_code_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y264        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/inv4/c_code_reg[228]/Q
                         net (fo=4, routed)           0.164     1.456    decode_test/inv1/c_code4[228]
    SLICE_X79Y263        LUT5 (Prop_lut5_I4_O)        0.028     1.484 r  decode_test/inv1/code_fin[228]_i_1/O
                         net (fo=1, routed)           0.000     1.484    decode_test/p_0_in[228]
    SLICE_X79Y263        FDCE                                         r  decode_test/code_fin_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.824     1.437    decode_test/clk_500
    SLICE_X79Y263        FDCE                                         r  decode_test/code_fin_reg[228]/C
                         clock pessimism             -0.072     1.365    
    SLICE_X79Y263        FDCE (Hold_fdce_C_D)         0.060     1.425    decode_test/code_fin_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 decode_test/find5/loop_megs3[49].u_s3meg/count_max_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find5/loop_megs4[24].u_s4meg/count_max_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.157ns (49.063%)  route 0.163ns (50.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.684     1.253    decode_test/find5/loop_megs3[49].u_s3meg/clk_out2
    SLICE_X79Y303        FDCE                                         r  decode_test/find5/loop_megs3[49].u_s3meg/count_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y303        FDCE (Prop_fdce_C_Q)         0.091     1.344 r  decode_test/find5/loop_megs3[49].u_s3meg/count_max_reg[1]/Q
                         net (fo=1, routed)           0.163     1.507    decode_test/find5/loop_megs3[48].u_s3meg/Q[1]
    SLICE_X81Y304        LUT3 (Prop_lut3_I1_O)        0.066     1.573 r  decode_test/find5/loop_megs3[48].u_s3meg/count_max[1]_i_1__1018/O
                         net (fo=1, routed)           0.000     1.573    decode_test/find5/loop_megs4[24].u_s4meg/count_max_reg[8]_0[1]
    SLICE_X81Y304        FDCE                                         r  decode_test/find5/loop_megs4[24].u_s4meg/count_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.933     1.546    decode_test/find5/loop_megs4[24].u_s4meg/clk_out2
    SLICE_X81Y304        FDCE                                         r  decode_test/find5/loop_megs4[24].u_s4meg/count_max_reg[1]/C
                         clock pessimism             -0.092     1.454    
    SLICE_X81Y304        FDCE (Hold_fdce_C_D)         0.060     1.514    decode_test/find5/loop_megs4[24].u_s4meg/count_max_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 decode_test/f_con1/data_final263_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find1/loop_comp[131].s1_max_reg[131][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.424%)  route 0.175ns (54.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.522     1.091    decode_test/f_con1/clk_out2
    SLICE_X78Y239        FDCE                                         r  decode_test/f_con1/data_final263_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y239        FDCE (Prop_fdce_C_Q)         0.118     1.209 r  decode_test/f_con1/data_final263_reg[2]/Q
                         net (fo=5, routed)           0.175     1.384    decode_test/f_con1/data_final1[2106]
    SLICE_X81Y238        LUT3 (Prop_lut3_I1_O)        0.028     1.412 r  decode_test/f_con1/loop_comp[131].s1_max[131][2]_i_1/O
                         net (fo=1, routed)           0.000     1.412    decode_test/find1/data_final262_reg[3][2]
    SLICE_X81Y238        FDCE                                         r  decode_test/find1/loop_comp[131].s1_max_reg[131][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.731     1.344    decode_test/find1/clk_out2
    SLICE_X81Y238        FDCE                                         r  decode_test/find1/loop_comp[131].s1_max_reg[131][2]/C
                         clock pessimism             -0.052     1.292    
    SLICE_X81Y238        FDCE (Hold_fdce_C_D)         0.061     1.353    decode_test/find1/loop_comp[131].s1_max_reg[131][2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 decode_test/uu3/c2/data_out_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con3/com_in2_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.881%)  route 0.118ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.733     1.302    decode_test/uu3/c2/clk_out2
    SLICE_X25Y300        FDCE                                         r  decode_test/uu3/c2/data_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y300        FDCE (Prop_fdce_C_Q)         0.100     1.402 r  decode_test/uu3/c2/data_out_reg[53]/Q
                         net (fo=2, routed)           0.118     1.520    decode_test/f_con3/data_out[181]
    SLICE_X25Y299        FDCE                                         r  decode_test/f_con3/com_in2_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.878     1.491    decode_test/f_con3/clk_out2
    SLICE_X25Y299        FDCE                                         r  decode_test/f_con3/com_in2_reg[53]/C
                         clock pessimism             -0.072     1.419    
    SLICE_X25Y299        FDCE (Hold_fdce_C_D)         0.041     1.460    decode_test/f_con3/com_in2_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 decode_test/find5/loop_megs3[16].u_s3meg/count_max_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find5/loop_megs4[8].u_s4meg/count_max_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.129ns (29.936%)  route 0.302ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.618     1.187    decode_test/find5/loop_megs3[16].u_s3meg/clk_out2
    SLICE_X97Y298        FDCE                                         r  decode_test/find5/loop_megs3[16].u_s3meg/count_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y298        FDCE (Prop_fdce_C_Q)         0.100     1.287 r  decode_test/find5/loop_megs3[16].u_s3meg/count_max_reg[2]/Q
                         net (fo=1, routed)           0.302     1.589    decode_test/find5/loop_megs3[16].u_s3meg/s3_count[16]_383[2]
    SLICE_X97Y306        LUT3 (Prop_lut3_I0_O)        0.029     1.618 r  decode_test/find5/loop_megs3[16].u_s3meg/count_max[2]_i_1__542/O
                         net (fo=1, routed)           0.000     1.618    decode_test/find5/loop_megs4[8].u_s4meg/count_max_reg[7]_0[2]
    SLICE_X97Y306        FDCE                                         r  decode_test/find5/loop_megs4[8].u_s4meg/count_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.941     1.554    decode_test/find5/loop_megs4[8].u_s4meg/clk_out2
    SLICE_X97Y306        FDCE                                         r  decode_test/find5/loop_megs4[8].u_s4meg/count_max_reg[2]/C
                         clock pessimism             -0.072     1.482    
    SLICE_X97Y306        FDCE (Hold_fdce_C_D)         0.075     1.557    decode_test/find5/loop_megs4[8].u_s4meg/count_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 decode_test/f_con1/data_final314_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find1/loop_comp[157].s1_max_reg[157][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.151ns (44.959%)  route 0.185ns (55.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.514     1.083    decode_test/f_con1/clk_out2
    SLICE_X78Y221        FDCE                                         r  decode_test/f_con1/data_final314_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y221        FDCE (Prop_fdce_C_Q)         0.118     1.201 r  decode_test/f_con1/data_final314_reg[1]/Q
                         net (fo=5, routed)           0.185     1.386    decode_test/f_con1/data_final1[2513]
    SLICE_X80Y221        LUT3 (Prop_lut3_I0_O)        0.033     1.419 r  decode_test/f_con1/loop_comp[157].s1_max[157][1]_i_1/O
                         net (fo=1, routed)           0.000     1.419    decode_test/find1/data_final314_reg[3][1]
    SLICE_X80Y221        FDCE                                         r  decode_test/find1/loop_comp[157].s1_max_reg[157][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.721     1.334    decode_test/find1/clk_out2
    SLICE_X80Y221        FDCE                                         r  decode_test/find1/loop_comp[157].s1_max_reg[157][1]/C
                         clock pessimism             -0.052     1.282    
    SLICE_X80Y221        FDCE (Hold_fdce_C_D)         0.075     1.357    decode_test/find1/loop_comp[157].s1_max_reg[157][1]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 decode_test/f_con5/data_final256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find5/loop_comp[128].s1_max_reg[128][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.924%)  route 0.179ns (55.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.604     1.173    decode_test/f_con5/clk_out2
    SLICE_X78Y294        FDCE                                         r  decode_test/f_con5/data_final256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y294        FDCE (Prop_fdce_C_Q)         0.118     1.291 r  decode_test/f_con5/data_final256_reg[2]/Q
                         net (fo=5, routed)           0.179     1.470    decode_test/f_con5/data_final5[2050]
    SLICE_X80Y294        LUT3 (Prop_lut3_I0_O)        0.028     1.498 r  decode_test/f_con5/loop_comp[128].s1_max[128][2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.498    decode_test/find5/data_final256_reg[3][2]
    SLICE_X80Y294        FDCE                                         r  decode_test/find5/loop_comp[128].s1_max_reg[128][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.833     1.446    decode_test/find5/clk_out2
    SLICE_X80Y294        FDCE                                         r  decode_test/find5/loop_comp[128].s1_max_reg[128][2]/C
                         clock pessimism             -0.072     1.374    
    SLICE_X80Y294        FDCE (Hold_fdce_C_D)         0.061     1.435    decode_test/find5/loop_comp[128].s1_max_reg[128][2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 decode_test/find3/loop_comp[187].s1_count_reg[187][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[93].u_s2meg/count_max_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.130ns (29.821%)  route 0.306ns (70.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.573     1.142    decode_test/find3/clk_out2
    SLICE_X24Y249        FDCE                                         r  decode_test/find3/loop_comp[187].s1_count_reg[187][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y249        FDCE (Prop_fdce_C_Q)         0.100     1.242 r  decode_test/find3/loop_comp[187].s1_count_reg[187][8]/Q
                         net (fo=2, routed)           0.306     1.548    decode_test/find3/loop_megs2[93].u_s2meg/loop_comp[187].s1_count_reg[187][8][1]
    SLICE_X27Y250        LUT3 (Prop_lut3_I1_O)        0.030     1.578 r  decode_test/find3/loop_megs2[93].u_s2meg/count_max[8]_i_1__240/O
                         net (fo=1, routed)           0.000     1.578    decode_test/find3/loop_megs2[93].u_s2meg/count_max[8]_i_1__240_n_0
    SLICE_X27Y250        FDCE                                         r  decode_test/find3/loop_megs2[93].u_s2meg/count_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.878     1.491    decode_test/find3/loop_megs2[93].u_s2meg/clk_out2
    SLICE_X27Y250        FDCE                                         r  decode_test/find3/loop_megs2[93].u_s2meg/count_max_reg[8]/C
                         clock pessimism             -0.052     1.439    
    SLICE_X27Y250        FDCE (Hold_fdce_C_D)         0.075     1.514    decode_test/find3/loop_megs2[93].u_s2meg/count_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 decode_test/f_con5/data_final315_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find5/loop_comp[157].s1_max_reg[157][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.924%)  route 0.179ns (55.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.678     1.247    decode_test/f_con5/clk_out2
    SLICE_X78Y317        FDCE                                         r  decode_test/f_con5/data_final315_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y317        FDCE (Prop_fdce_C_Q)         0.118     1.365 r  decode_test/f_con5/data_final315_reg[2]/Q
                         net (fo=5, routed)           0.179     1.544    decode_test/f_con5/data_final5[2522]
    SLICE_X80Y317        LUT3 (Prop_lut3_I1_O)        0.028     1.572 r  decode_test/f_con5/loop_comp[157].s1_max[157][2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.572    decode_test/find5/data_final314_reg[3][2]
    SLICE_X80Y317        FDCE                                         r  decode_test/find5/loop_comp[157].s1_max_reg[157][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.925     1.538    decode_test/find5/clk_out2
    SLICE_X80Y317        FDCE                                         r  decode_test/find5/loop_comp[157].s1_max_reg[157][2]/C
                         clock pessimism             -0.092     1.446    
    SLICE_X80Y317        FDCE (Hold_fdce_C_D)         0.061     1.507    decode_test/find5/loop_comp[157].s1_max_reg[157][2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_tenbei
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y50    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X3Y106   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1   decode_test/ten_bit/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X93Y222   decode_test/find1/loop_megs2[93].u_s2meg/count_max_reg[8]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X95Y188   decode_test/find2/loop_megs2[39].u_s2meg/count_max_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X13Y266   decode_test/find3/loop_comp[96].s1_max_reg[96][2]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X13Y266   decode_test/find3/loop_comp[96].s1_max_reg[96][3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X12Y267   decode_test/find3/loop_comp[97].s1_max_reg[97][2]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X12Y267   decode_test/find3/loop_comp[97].s1_max_reg[97][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X54Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X54Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X20Y315   decode_test/find4/loop_megs3[14].u_s3meg/count_max_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X25Y311   decode_test/find4/loop_megs3[22].u_s3meg/max1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X25Y311   decode_test/find4/loop_megs3[22].u_s3meg/max1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X25Y312   decode_test/find4/loop_megs4[11].u_s4meg/count_max_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X114Y265  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X54Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X54Y251   decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X58Y177   decode_test/f_con2/data_final298_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X58Y177   decode_test/f_con2/data_final298_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X58Y177   decode_test/f_con2/data_final298_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X58Y177   decode_test/f_con2/data_final298_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tenbei
  To Clock:  clkfbout_tenbei

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tenbei
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y5   decode_test/ten_bit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.589ns (22.860%)  route 1.988ns (77.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y252       FDSE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y252       FDSE (Prop_fdse_C_Q)         0.259     5.008 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/Q
                         net (fo=2, routed)           0.452     5.459    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]
    SLICE_X143Y250       LUT4 (Prop_lut4_I0_O)        0.043     5.502 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_4/O
                         net (fo=4, routed)           0.638     6.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[9]
    SLICE_X140Y250       LUT6 (Prop_lut6_I2_O)        0.043     6.183 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.183    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.122     6.305 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.442     6.747    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X139Y250       LUT5 (Prop_lut5_I4_O)        0.122     6.869 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.456     7.325    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X138Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X138Y249       FDRE (Setup_fdre_C_CE)      -0.178    14.248    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.883%)  route 1.877ns (76.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y252       FDSE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y252       FDSE (Prop_fdse_C_Q)         0.259     5.008 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/Q
                         net (fo=2, routed)           0.452     5.459    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]
    SLICE_X143Y250       LUT4 (Prop_lut4_I0_O)        0.043     5.502 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_4/O
                         net (fo=4, routed)           0.638     6.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[9]
    SLICE_X140Y250       LUT6 (Prop_lut6_I2_O)        0.043     6.183 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.183    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.122     6.305 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.442     6.747    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X139Y250       LUT5 (Prop_lut5_I4_O)        0.122     6.869 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.346     7.215    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X139Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X139Y249       FDRE (Setup_fdre_C_CE)      -0.201    14.225    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.589ns (23.883%)  route 1.877ns (76.117%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y252       FDSE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y252       FDSE (Prop_fdse_C_Q)         0.259     5.008 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/Q
                         net (fo=2, routed)           0.452     5.459    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]
    SLICE_X143Y250       LUT4 (Prop_lut4_I0_O)        0.043     5.502 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_4/O
                         net (fo=4, routed)           0.638     6.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[9]
    SLICE_X140Y250       LUT6 (Prop_lut6_I2_O)        0.043     6.183 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.183    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.122     6.305 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.442     6.747    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X139Y250       LUT5 (Prop_lut5_I4_O)        0.122     6.869 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.346     7.215    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X139Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y249       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X139Y249       FDRE (Setup_fdre_C_CE)      -0.201    14.225    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.589ns (24.389%)  route 1.826ns (75.611%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y252       FDSE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y252       FDSE (Prop_fdse_C_Q)         0.259     5.008 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]/Q
                         net (fo=2, routed)           0.452     5.459    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[9]
    SLICE_X143Y250       LUT4 (Prop_lut4_I0_O)        0.043     5.502 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_4/O
                         net (fo=4, routed)           0.638     6.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/wait_time_cnt_reg[9]
    SLICE_X140Y250       LUT6 (Prop_lut6_I2_O)        0.043     6.183 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.183    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_9_n_0
    SLICE_X140Y250       MUXF7 (Prop_muxf7_I1_O)      0.122     6.305 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.442     6.747    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[3]_i_4_n_0
    SLICE_X139Y250       LUT5 (Prop_lut5_I4_O)        0.122     6.869 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.294     7.164    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X138Y247       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X138Y247       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.251    14.462    
                         clock uncertainty           -0.035    14.426    
    SLICE_X138Y247       FDRE (Setup_fdre_C_CE)      -0.178    14.248    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.571ns (24.446%)  route 1.765ns (75.554%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.446     4.744    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y263       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y263       FDRE (Prop_fdre_C_Q)         0.259     5.003 f  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.532     5.535    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X139Y260       LUT4 (Prop_lut4_I2_O)        0.043     5.578 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0/O
                         net (fo=3, routed)           0.674     6.252    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0_n_0
    SLICE_X138Y256       LUT6 (Prop_lut6_I3_O)        0.043     6.295 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.295    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X138Y256       MUXF7 (Prop_muxf7_I1_O)      0.103     6.398 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.258     6.656    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y256       LUT5 (Prop_lut5_I2_O)        0.123     6.779 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.301     7.079    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y254       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y254       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.383    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X139Y254       FDRE (Setup_fdre_C_CE)      -0.201    14.487    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.571ns (24.446%)  route 1.765ns (75.554%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.446     4.744    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y263       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y263       FDRE (Prop_fdre_C_Q)         0.259     5.003 f  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.532     5.535    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X139Y260       LUT4 (Prop_lut4_I2_O)        0.043     5.578 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0/O
                         net (fo=3, routed)           0.674     6.252    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0_n_0
    SLICE_X138Y256       LUT6 (Prop_lut6_I3_O)        0.043     6.295 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.295    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X138Y256       MUXF7 (Prop_muxf7_I1_O)      0.103     6.398 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.258     6.656    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y256       LUT5 (Prop_lut5_I2_O)        0.123     6.779 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.301     7.079    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y254       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y254       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.383    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X139Y254       FDRE (Setup_fdre_C_CE)      -0.201    14.487    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.571ns (24.571%)  route 1.753ns (75.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.446     4.744    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y263       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y263       FDRE (Prop_fdre_C_Q)         0.259     5.003 f  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.532     5.535    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X139Y260       LUT4 (Prop_lut4_I2_O)        0.043     5.578 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0/O
                         net (fo=3, routed)           0.674     6.252    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0_n_0
    SLICE_X138Y256       LUT6 (Prop_lut6_I3_O)        0.043     6.295 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.295    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X138Y256       MUXF7 (Prop_muxf7_I1_O)      0.103     6.398 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.258     6.656    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y256       LUT5 (Prop_lut5_I2_O)        0.123     6.779 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     7.067    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.383    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X139Y255       FDRE (Setup_fdre_C_CE)      -0.201    14.487    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.571ns (24.571%)  route 1.753ns (75.429%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.446     4.744    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y263       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y263       FDRE (Prop_fdre_C_Q)         0.259     5.003 f  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.532     5.535    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X139Y260       LUT4 (Prop_lut4_I2_O)        0.043     5.578 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0/O
                         net (fo=3, routed)           0.674     6.252    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_5__0_n_0
    SLICE_X138Y256       LUT6 (Prop_lut6_I3_O)        0.043     6.295 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     6.295    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X138Y256       MUXF7 (Prop_muxf7_I1_O)      0.103     6.398 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.258     6.656    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X139Y256       LUT5 (Prop_lut5_I2_O)        0.123     6.779 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.289     7.067    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.383    14.724    
                         clock uncertainty           -0.035    14.688    
    SLICE_X139Y255       FDRE (Setup_fdre_C_CE)      -0.201    14.487    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.447ns (20.321%)  route 1.753ns (79.679%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y245       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y245       FDRE (Prop_fdre_C_Q)         0.223     4.812 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.456     5.268    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X136Y246       LUT2 (Prop_lut2_I1_O)        0.047     5.315 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.467     5.782    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X138Y246       LUT6 (Prop_lut6_I5_O)        0.134     5.916 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.443     6.359    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X136Y246       LUT5 (Prop_lut5_I3_O)        0.043     6.402 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.387     6.788    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X137Y248       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y248       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.353    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X137Y248       FDRE (Setup_fdre_C_CE)      -0.201    14.327    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.447ns (20.321%)  route 1.753ns (79.679%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y245       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y245       FDRE (Prop_fdre_C_Q)         0.223     4.812 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.456     5.268    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X136Y246       LUT2 (Prop_lut2_I1_O)        0.047     5.315 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.467     5.782    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X138Y246       LUT6 (Prop_lut6_I5_O)        0.134     5.916 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.443     6.359    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X136Y246       LUT5 (Prop_lut5_I3_O)        0.043     6.402 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.387     6.788    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X137Y248       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X137Y248       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.353    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X137Y248       FDRE (Setup_fdre_C_CE)      -0.201    14.327    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.787%)  route 0.061ns (32.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X133Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y250       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[4]/Q
                         net (fo=3, routed)           0.061     2.315    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg__0[4]
    SLICE_X132Y250       LUT6 (Prop_lut6_I5_O)        0.028     2.343 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[5]_i_1/O
                         net (fo=1, routed)           0.000     2.343    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/p_0_in__0[5]
    SLICE_X132Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X132Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]/C
                         clock pessimism             -0.371     2.165    
    SLICE_X132Y250       FDRE (Hold_fdre_C_D)         0.087     2.252    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X135Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.381     2.154    
    SLICE_X135Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y255       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X141Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y255       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X141Y255       FDRE (Hold_fdre_C_D)         0.047     2.201    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y259       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y259       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X137Y259       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y259       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X137Y259       FDRE (Hold_fdre_C_D)         0.047     2.200    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X139Y247       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDRE (Prop_fdre_C_Q)         0.100     2.175 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.230    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X139Y247       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.784     2.438    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X139Y247       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.362     2.075    
    SLICE_X139Y247       FDRE (Hold_fdre_C_D)         0.047     2.122    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y252       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y252       FDRE (Prop_fdre_C_Q)         0.100     2.255 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.316    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X144Y252       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y252       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.155    
    SLICE_X144Y252       FDRE (Hold_fdre_C_D)         0.047     2.202    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y253       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.315    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X140Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X140Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X140Y253       FDRE (Hold_fdre_C_D)         0.047     2.201    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X138Y257       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y257       FDRE (Prop_fdre_C_Q)         0.118     2.271 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.326    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X138Y257       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X138Y257       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X138Y257       FDRE (Hold_fdre_C_D)         0.042     2.195    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X138Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y253       FDRE (Prop_fdre_C_Q)         0.118     2.272 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.327    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X138Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X138Y253       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X138Y253       FDRE (Hold_fdre_C_D)         0.042     2.196    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X134Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y250       FDRE (Prop_fdre_C_Q)         0.118     2.273 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.328    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X134Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X134Y250       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.381     2.155    
    SLICE_X134Y250       FDRE (Hold_fdre_C_D)         0.042     2.197    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   decode_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X138Y259      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X139Y258      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X138Y258      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y258      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y258      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X137Y258      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y257      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y257      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y257      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y257      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y255      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y255      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X141Y255      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y253      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y253      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y253      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y264      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X141Y264      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y264      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y264      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y265      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.266ns (15.925%)  route 1.404ns (84.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.223     2.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=2, routed)           1.404     4.230    l1/inst/ila_core_inst/probe0[5]
    SLICE_X118Y264       LUT3 (Prop_lut3_I1_O)        0.043     4.273 r  l1/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     4.273    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][5]
    SLICE_X118Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.223    12.350    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X118Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.085    12.435    
                         clock uncertainty           -0.172    12.263    
    SLICE_X118Y264       FDRE (Setup_fdre_C_D)        0.066    12.329    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.302ns (19.365%)  route 1.257ns (80.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.259     2.862 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=2, routed)           1.257     4.119    l1/inst/ila_core_inst/probe0[15]
    SLICE_X119Y266       LUT3 (Prop_lut3_I1_O)        0.043     4.162 r  l1/inst/ila_core_inst/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000     4.162    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][15]
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.221    12.348    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.085    12.433    
                         clock uncertainty           -0.172    12.261    
    SLICE_X119Y266       FDRE (Setup_fdre_C_D)        0.034    12.295    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.302ns (19.605%)  route 1.238ns (80.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.259     2.862 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=2, routed)           1.238     4.100    l1/inst/ila_core_inst/probe0[7]
    SLICE_X119Y265       LUT3 (Prop_lut3_I1_O)        0.043     4.143 r  l1/inst/ila_core_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.143    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][7]
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.222    12.349    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.085    12.434    
                         clock uncertainty           -0.172    12.262    
    SLICE_X119Y265       FDRE (Setup_fdre_C_D)        0.034    12.296    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.266ns (18.143%)  route 1.200ns (81.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.223     2.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           1.200     4.026    l1/inst/ila_core_inst/probe0[0]
    SLICE_X119Y264       LUT3 (Prop_lut3_I1_O)        0.043     4.069 r  l1/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.069    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][0]
    SLICE_X119Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.223    12.350    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.085    12.435    
                         clock uncertainty           -0.172    12.263    
    SLICE_X119Y264       FDRE (Setup_fdre_C_D)        0.034    12.297    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.302ns (20.869%)  route 1.145ns (79.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y265       FDRE (Prop_fdre_C_Q)         0.259     2.862 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           1.145     4.007    l1/inst/ila_core_inst/probe0[1]
    SLICE_X119Y265       LUT3 (Prop_lut3_I1_O)        0.043     4.050 r  l1/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.050    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][1]
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.222    12.349    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.085    12.434    
                         clock uncertainty           -0.172    12.262    
    SLICE_X119Y265       FDRE (Setup_fdre_C_D)        0.033    12.295    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.223ns (16.442%)  route 1.133ns (83.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.223     2.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=2, routed)           1.133     3.959    l1/inst/ila_core_inst/probe0[6]
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.222    12.349    l1/inst/ila_core_inst/clk
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.085    12.434    
                         clock uncertainty           -0.172    12.262    
    SLICE_X118Y265       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036    12.226    l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -3.959    
  -------------------------------------------------------------------
                         slack                                  8.267    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.259ns (19.267%)  route 1.085ns (80.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y265       FDRE (Prop_fdre_C_Q)         0.259     2.862 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           1.085     3.947    l1/inst/ila_core_inst/probe0[1]
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.222    12.349    l1/inst/ila_core_inst/clk
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.085    12.434    
                         clock uncertainty           -0.172    12.262    
    SLICE_X118Y265       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    12.232    l1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.266ns (18.655%)  route 1.160ns (81.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 12.350 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.223     2.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=2, routed)           1.160     3.986    l1/inst/ila_core_inst/probe0[10]
    SLICE_X118Y264       LUT3 (Prop_lut3_I1_O)        0.043     4.029 r  l1/inst/ila_core_inst/probeDelay1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.029    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][10]
    SLICE_X118Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.223    12.350    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X118Y264       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.085    12.435    
                         clock uncertainty           -0.172    12.263    
    SLICE_X118Y264       FDRE (Setup_fdre_C_D)        0.064    12.327    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.266ns (19.090%)  route 1.127ns (80.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.223     2.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=2, routed)           1.127     3.953    l1/inst/ila_core_inst/probe0[6]
    SLICE_X119Y265       LUT3 (Prop_lut3_I1_O)        0.043     3.996 r  l1/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.996    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][6]
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.222    12.349    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.085    12.434    
                         clock uncertainty           -0.172    12.262    
    SLICE_X119Y265       FDRE (Setup_fdre_C_D)        0.034    12.296    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.302ns (21.940%)  route 1.074ns (78.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.603ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.389     2.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y265       FDRE (Prop_fdre_C_Q)         0.259     2.862 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/Q
                         net (fo=2, routed)           1.074     3.936    l1/inst/ila_core_inst/probe0[12]
    SLICE_X119Y266       LUT3 (Prop_lut3_I1_O)        0.043     3.979 r  l1/inst/ila_core_inst/probeDelay1[12]_i_1/O
                         net (fo=1, routed)           0.000     3.979    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][12]
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.221    12.348    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X119Y266       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.085    12.433    
                         clock uncertainty           -0.172    12.261    
    SLICE_X119Y266       FDRE (Setup_fdre_C_D)        0.033    12.294    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                  8.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.146ns (25.718%)  route 0.422ns (74.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.118     1.306 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=2, routed)           0.422     1.728    l1/inst/ila_core_inst/probe0[4]
    SLICE_X117Y265       LUT3 (Prop_lut3_I1_O)        0.028     1.756 r  l1/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.756    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][4]
    SLICE_X117Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X117Y265       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X117Y265       FDRE (Hold_fdre_C_D)         0.060     1.640    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.118ns (18.876%)  route 0.507ns (81.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.118     1.306 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=2, routed)           0.507     1.813    l1/inst/ila_core_inst/probe0[4]
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.842     1.453    l1/inst/ila_core_inst/clk
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism             -0.044     1.409    
                         clock uncertainty            0.172     1.581    
    SLICE_X118Y265       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.683    l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.861%)  route 0.530ns (84.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.100     1.288 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=2, routed)           0.530     1.818    l1/inst/ila_core_inst/probe0[13]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.679    l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.813%)  route 0.509ns (81.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.118     1.306 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/Q
                         net (fo=2, routed)           0.509     1.815    l1/inst/ila_core_inst/probe0[14]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.674    l1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.118ns (17.114%)  route 0.571ns (82.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.118     1.306 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/Q
                         net (fo=2, routed)           0.571     1.877    l1/inst/ila_core_inst/probe0[15]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.734    l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.100ns (16.032%)  route 0.524ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.100     1.288 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.524     1.812    l1/inst/ila_core_inst/probe0[10]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.666    l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.118ns (16.943%)  route 0.578ns (83.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X110Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y265       FDRE (Prop_fdre_C_Q)         0.118     1.306 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=2, routed)           0.578     1.884    l1/inst/ila_core_inst/probe0[7]
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.842     1.453    l1/inst/ila_core_inst/clk
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.044     1.409    
                         clock uncertainty            0.172     1.581    
    SLICE_X118Y265       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.735    l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.658%)  route 0.539ns (84.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.100     1.288 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/Q
                         net (fo=2, routed)           0.539     1.827    l1/inst/ila_core_inst/probe0[11]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.675    l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.488%)  route 0.546ns (84.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.100     1.288 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/Q
                         net (fo=2, routed)           0.546     1.834    l1/inst/ila_core_inst/probe0[9]
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.841     1.452    l1/inst/ila_core_inst/clk
    SLICE_X118Y266       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.044     1.408    
                         clock uncertainty            0.172     1.580    
    SLICE_X118Y266       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.678    l1/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.100ns (15.590%)  route 0.541ns (84.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.619     1.188    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X111Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y265       FDRE (Prop_fdre_C_Q)         0.100     1.288 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.541     1.829    l1/inst/ila_core_inst/probe0[0]
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.842     1.453    l1/inst/ila_core_inst/clk
    SLICE_X118Y265       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.044     1.409    
                         clock uncertainty            0.172     1.581    
    SLICE_X118Y265       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.673    l1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/wea_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.181ns (23.900%)  route 3.761ns (76.100%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           2.740     6.581    decode_test/buff1/din[9]
    SLICE_X55Y254        LUT4 (Prop_lut4_I2_O)        0.043     6.624 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.355     6.979    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X55Y254        LUT5 (Prop_lut5_I4_O)        0.043     7.022 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.232     7.254    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X55Y254        LUT6 (Prop_lut6_I5_O)        0.043     7.297 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.434     7.731    decode_test/buff1/add_cnt3
    SLICE_X53Y254        LUT4 (Prop_lut4_I1_O)        0.043     7.774 r  decode_test/buff1/wea_i_1/O
                         net (fo=1, routed)           0.000     7.774    decode_test/buff1/wea_i_1_n_0
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.206    12.335    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/wea_reg/C
                         clock pessimism              0.085    12.420    
                         clock uncertainty           -0.172    12.248    
    SLICE_X53Y254        FDCE (Setup_fdce_C_D)        0.034    12.282    decode_test/buff1/wea_reg
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.181ns (24.800%)  route 3.581ns (75.200%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.841 f  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           2.740     6.581    decode_test/buff1/din[9]
    SLICE_X55Y254        LUT4 (Prop_lut4_I2_O)        0.043     6.624 f  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.355     6.979    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X55Y254        LUT5 (Prop_lut5_I4_O)        0.043     7.022 r  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.232     7.254    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X55Y254        LUT6 (Prop_lut6_I5_O)        0.043     7.297 f  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.255     7.552    decode_test/buff1/add_cnt3
    SLICE_X53Y254        LUT4 (Prop_lut4_I2_O)        0.043     7.595 r  decode_test/buff1/cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.595    decode_test/buff1/cnt3[2]_i_1_n_0
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.206    12.335    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[2]/C
                         clock pessimism              0.085    12.420    
                         clock uncertainty           -0.172    12.248    
    SLICE_X53Y254        FDCE (Setup_fdce_C_D)        0.033    12.281    decode_test/buff1/cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.181ns (24.805%)  route 3.580ns (75.195%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           2.740     6.581    decode_test/buff1/din[9]
    SLICE_X55Y254        LUT4 (Prop_lut4_I2_O)        0.043     6.624 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.355     6.979    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X55Y254        LUT5 (Prop_lut5_I4_O)        0.043     7.022 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.232     7.254    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X55Y254        LUT6 (Prop_lut6_I5_O)        0.043     7.297 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.254     7.551    decode_test/buff1/add_cnt3
    SLICE_X53Y254        LUT4 (Prop_lut4_I2_O)        0.043     7.594 r  decode_test/buff1/cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.594    decode_test/buff1/cnt3[0]_i_1_n_0
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.206    12.335    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[0]/C
                         clock pessimism              0.085    12.420    
                         clock uncertainty           -0.172    12.248    
    SLICE_X53Y254        FDCE (Setup_fdce_C_D)        0.034    12.282    decode_test/buff1/cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.187ns (24.899%)  route 3.580ns (75.101%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 12.335 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           2.740     6.581    decode_test/buff1/din[9]
    SLICE_X55Y254        LUT4 (Prop_lut4_I2_O)        0.043     6.624 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.355     6.979    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X55Y254        LUT5 (Prop_lut5_I4_O)        0.043     7.022 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.232     7.254    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X55Y254        LUT6 (Prop_lut6_I5_O)        0.043     7.297 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.254     7.551    decode_test/buff1/add_cnt3
    SLICE_X53Y254        LUT4 (Prop_lut4_I2_O)        0.049     7.600 r  decode_test/buff1/cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.600    decode_test/buff1/cnt3[1]_i_1_n_0
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.206    12.335    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[1]/C
                         clock pessimism              0.085    12.420    
                         clock uncertainty           -0.172    12.248    
    SLICE_X53Y254        FDCE (Setup_fdce_C_D)        0.058    12.306    decode_test/buff1/cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.062ns (24.880%)  route 3.206ns (75.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[13]
                         net (fo=7, routed)           3.206     7.048    decode_test/buff1/din[13]
    SLICE_X51Y253        LUT4 (Prop_lut4_I2_O)        0.053     7.101 r  decode_test/buff1/temp[61]_i_1/O
                         net (fo=1, routed)           0.000     7.101    decode_test/buff1/p_1_in[61]
    SLICE_X51Y253        FDCE                                         r  decode_test/buff1/temp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.205    12.334    decode_test/buff1/clk_out1
    SLICE_X51Y253        FDCE                                         r  decode_test/buff1/temp_reg[61]/C
                         clock pessimism              0.085    12.419    
                         clock uncertainty           -0.172    12.247    
    SLICE_X51Y253        FDCE (Setup_fdce_C_D)        0.058    12.305    decode_test/buff1/temp_reg[61]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.059ns (24.475%)  route 3.268ns (75.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[15]
                         net (fo=7, routed)           3.268     7.109    decode_test/buff1/din[15]
    SLICE_X49Y253        LUT4 (Prop_lut4_I1_O)        0.050     7.159 r  decode_test/buff1/temp[31]_i_2/O
                         net (fo=1, routed)           0.000     7.159    decode_test/buff1/p_1_in[31]
    SLICE_X49Y253        FDCE                                         r  decode_test/buff1/temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.264    12.393    decode_test/buff1/clk_out1
    SLICE_X49Y253        FDCE                                         r  decode_test/buff1/temp_reg[31]/C
                         clock pessimism              0.085    12.478    
                         clock uncertainty           -0.172    12.306    
    SLICE_X49Y253        FDCE (Setup_fdce_C_D)        0.058    12.364    decode_test/buff1/temp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.060ns (25.708%)  route 3.063ns (74.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[13]
                         net (fo=7, routed)           3.063     6.905    decode_test/buff1/din[13]
    SLICE_X50Y251        LUT4 (Prop_lut4_I1_O)        0.051     6.956 r  decode_test/buff1/temp[29]_i_1/O
                         net (fo=1, routed)           0.000     6.956    decode_test/buff1/p_1_in[29]
    SLICE_X50Y251        FDCE                                         r  decode_test/buff1/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.205    12.334    decode_test/buff1/clk_out1
    SLICE_X50Y251        FDCE                                         r  decode_test/buff1/temp_reg[29]/C
                         clock pessimism              0.085    12.419    
                         clock uncertainty           -0.172    12.247    
    SLICE_X50Y251        FDCE (Setup_fdce_C_D)        0.086    12.333    decode_test/buff1/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.060ns (25.519%)  route 3.094ns (74.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[5]
                         net (fo=7, routed)           3.094     6.935    decode_test/buff1/din[5]
    SLICE_X49Y253        LUT4 (Prop_lut4_I1_O)        0.051     6.986 r  decode_test/buff1/temp[21]_i_1/O
                         net (fo=1, routed)           0.000     6.986    decode_test/buff1/p_1_in[21]
    SLICE_X49Y253        FDCE                                         r  decode_test/buff1/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.264    12.393    decode_test/buff1/clk_out1
    SLICE_X49Y253        FDCE                                         r  decode_test/buff1/temp_reg[21]/C
                         clock pessimism              0.085    12.478    
                         clock uncertainty           -0.172    12.306    
    SLICE_X49Y253        FDCE (Setup_fdce_C_D)        0.058    12.364    decode_test/buff1/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.063ns (26.018%)  route 3.023ns (73.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[15]
                         net (fo=7, routed)           3.023     6.864    decode_test/buff1/din[15]
    SLICE_X51Y253        LUT4 (Prop_lut4_I2_O)        0.054     6.918 r  decode_test/buff1/temp[63]_i_2/O
                         net (fo=1, routed)           0.000     6.918    decode_test/buff1/p_1_in[63]
    SLICE_X51Y253        FDCE                                         r  decode_test/buff1/temp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.205    12.334    decode_test/buff1/clk_out1
    SLICE_X51Y253        FDCE                                         r  decode_test/buff1/temp_reg[63]/C
                         clock pessimism              0.085    12.419    
                         clock uncertainty           -0.172    12.247    
    SLICE_X51Y253        FDCE (Setup_fdce_C_D)        0.058    12.305    decode_test/buff1/temp_reg[63]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.059ns (25.986%)  route 3.016ns (74.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 12.334 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[10]
                         net (fo=7, routed)           3.016     6.858    decode_test/buff1/din[10]
    SLICE_X51Y252        LUT4 (Prop_lut4_I2_O)        0.050     6.908 r  decode_test/buff1/temp[58]_i_1/O
                         net (fo=1, routed)           0.000     6.908    decode_test/buff1/p_1_in[58]
    SLICE_X51Y252        FDCE                                         r  decode_test/buff1/temp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.205    12.334    decode_test/buff1/clk_out1
    SLICE_X51Y252        FDCE                                         r  decode_test/buff1/temp_reg[58]/C
                         clock pessimism              0.085    12.419    
                         clock uncertainty           -0.172    12.247    
    SLICE_X51Y252        FDCE (Setup_fdce_C_D)        0.058    12.305    decode_test/buff1/temp_reg[58]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  5.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.631ns (36.789%)  route 1.084ns (63.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           1.084     3.080    decode_test/buff1/din[2]
    SLICE_X53Y253        LUT4 (Prop_lut4_I1_O)        0.028     3.108 r  decode_test/buff1/temp[18]_i_1/O
                         net (fo=1, routed)           0.000     3.108    decode_test/buff1/p_1_in[18]
    SLICE_X53Y253        FDCE                                         r  decode_test/buff1/temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.834     1.447    decode_test/buff1/clk_out1
    SLICE_X53Y253        FDCE                                         r  decode_test/buff1/temp_reg[18]/C
                         clock pessimism             -0.044     1.403    
                         clock uncertainty            0.172     1.575    
    SLICE_X53Y253        FDCE (Hold_fdce_C_D)         0.060     1.635    decode_test/buff1/temp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.631ns (36.115%)  route 1.116ns (63.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[11]
                         net (fo=7, routed)           1.116     3.112    decode_test/buff1/din[11]
    SLICE_X50Y253        LUT4 (Prop_lut4_I0_O)        0.028     3.140 r  decode_test/buff1/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     3.140    decode_test/buff1/p_1_in[11]
    SLICE_X50Y253        FDCE                                         r  decode_test/buff1/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.834     1.447    decode_test/buff1/clk_out1
    SLICE_X50Y253        FDCE                                         r  decode_test/buff1/temp_reg[11]/C
                         clock pessimism             -0.044     1.403    
                         clock uncertainty            0.172     1.575    
    SLICE_X50Y253        FDCE (Hold_fdce_C_D)         0.087     1.662    decode_test/buff1/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.631ns (36.476%)  route 1.099ns (63.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           1.099     3.094    decode_test/buff1/din[2]
    SLICE_X51Y252        LUT4 (Prop_lut4_I2_O)        0.028     3.122 r  decode_test/buff1/temp[50]_i_1/O
                         net (fo=1, routed)           0.000     3.122    decode_test/buff1/p_1_in[50]
    SLICE_X51Y252        FDCE                                         r  decode_test/buff1/temp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X51Y252        FDCE                                         r  decode_test/buff1/temp_reg[50]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X51Y252        FDCE (Hold_fdce_C_D)         0.060     1.636    decode_test/buff1/temp_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.633ns (35.441%)  route 1.153ns (64.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[11]
                         net (fo=7, routed)           1.153     3.149    decode_test/buff1/din[11]
    SLICE_X50Y251        LUT4 (Prop_lut4_I1_O)        0.030     3.179 r  decode_test/buff1/temp[27]_i_1/O
                         net (fo=1, routed)           0.000     3.179    decode_test/buff1/p_1_in[27]
    SLICE_X50Y251        FDCE                                         r  decode_test/buff1/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X50Y251        FDCE                                         r  decode_test/buff1/temp_reg[27]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X50Y251        FDCE (Hold_fdce_C_D)         0.096     1.672    decode_test/buff1/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.629ns (35.105%)  route 1.163ns (64.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[11]
                         net (fo=7, routed)           1.163     3.158    decode_test/buff1/din[11]
    SLICE_X52Y252        LUT4 (Prop_lut4_I0_O)        0.026     3.184 r  decode_test/buff1/temp[43]_i_1/O
                         net (fo=1, routed)           0.000     3.184    decode_test/buff1/p_1_in[43]
    SLICE_X52Y252        FDCE                                         r  decode_test/buff1/temp_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X52Y252        FDCE                                         r  decode_test/buff1/temp_reg[43]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X52Y252        FDCE (Hold_fdce_C_D)         0.096     1.672    decode_test/buff1/temp_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.629ns (34.987%)  route 1.169ns (65.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           1.169     3.164    decode_test/buff1/din[2]
    SLICE_X52Y251        LUT4 (Prop_lut4_I0_O)        0.026     3.190 r  decode_test/buff1/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.190    decode_test/buff1/p_1_in[2]
    SLICE_X52Y251        FDCE                                         r  decode_test/buff1/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X52Y251        FDCE                                         r  decode_test/buff1/temp_reg[2]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X52Y251        FDCE (Hold_fdce_C_D)         0.096     1.672    decode_test/buff1/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.531ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.632ns (35.323%)  route 1.157ns (64.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           1.157     3.153    decode_test/buff1/din[2]
    SLICE_X51Y251        LUT4 (Prop_lut4_I0_O)        0.029     3.182 r  decode_test/buff1/temp[34]_i_1/O
                         net (fo=1, routed)           0.000     3.182    decode_test/buff1/p_1_in[34]
    SLICE_X51Y251        FDCE                                         r  decode_test/buff1/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X51Y251        FDCE                                         r  decode_test/buff1/temp_reg[34]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X51Y251        FDCE (Hold_fdce_C_D)         0.075     1.651    decode_test/buff1/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.633ns (33.999%)  route 1.229ns (66.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[7]
                         net (fo=7, routed)           1.229     3.224    decode_test/buff1/din[7]
    SLICE_X52Y252        LUT4 (Prop_lut4_I0_O)        0.030     3.254 r  decode_test/buff1/temp[39]_i_1/O
                         net (fo=1, routed)           0.000     3.254    decode_test/buff1/p_1_in[39]
    SLICE_X52Y252        FDCE                                         r  decode_test/buff1/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X52Y252        FDCE                                         r  decode_test/buff1/temp_reg[39]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X52Y252        FDCE (Hold_fdce_C_D)         0.096     1.672    decode_test/buff1/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.689ns (37.391%)  route 1.154ns (62.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           0.905     2.901    decode_test/buff1/din[2]
    SLICE_X55Y254        LUT5 (Prop_lut5_I2_O)        0.028     2.929 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.113     3.041    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X55Y254        LUT6 (Prop_lut6_I5_O)        0.028     3.069 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.136     3.205    decode_test/buff1/add_cnt3
    SLICE_X53Y254        LUT4 (Prop_lut4_I2_O)        0.030     3.235 r  decode_test/buff1/cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     3.235    decode_test/buff1/cnt3[1]_i_1_n_0
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.834     1.447    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[1]/C
                         clock pessimism             -0.044     1.403    
                         clock uncertainty            0.172     1.575    
    SLICE_X53Y254        FDCE (Hold_fdce_C_D)         0.075     1.650    decode_test/buff1/cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.594ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.633ns (33.781%)  route 1.241ns (66.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[7]
                         net (fo=7, routed)           1.241     3.236    decode_test/buff1/din[7]
    SLICE_X52Y251        LUT4 (Prop_lut4_I0_O)        0.030     3.266 r  decode_test/buff1/temp[7]_i_1/O
                         net (fo=1, routed)           0.000     3.266    decode_test/buff1/p_1_in[7]
    SLICE_X52Y251        FDCE                                         r  decode_test/buff1/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.835     1.448    decode_test/buff1/clk_out1
    SLICE_X52Y251        FDCE                                         r  decode_test/buff1/temp_reg[7]/C
                         clock pessimism             -0.044     1.404    
                         clock uncertainty            0.172     1.576    
    SLICE_X52Y251        FDCE (Hold_fdce_C_D)         0.096     1.672    decode_test/buff1/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  1.594    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tenbei
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        2.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.389ns  (logic 0.266ns (11.133%)  route 2.123ns (88.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 f  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.462     9.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT3 (Prop_lut3_I1_O)        0.043     9.328 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.661     9.989    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X114Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X114Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X114Y266       FDRE (Setup_fdre_C_D)       -0.002    12.120    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.363ns  (logic 0.266ns (11.255%)  route 2.097ns (88.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 f  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.462     9.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT3 (Prop_lut3_I1_O)        0.043     9.328 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           0.635     9.963    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X114Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X114Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X114Y266       FDRE (Setup_fdre_C_D)       -0.010    12.112    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.112    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.040ns  (logic 0.266ns (13.041%)  route 1.774ns (86.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.989     8.812    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT6 (Prop_lut6_I3_O)        0.043     8.855 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.784     9.640    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.246    12.375    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y106        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.035    12.340    
                         clock uncertainty           -0.194    12.146    
    RAMB18_X3Y106        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    11.818    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.120ns  (logic 0.266ns (12.549%)  route 1.854ns (87.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.821     9.720    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X109Y265       FDRE (Setup_fdre_C_CE)      -0.201    11.921    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.120ns  (logic 0.266ns (12.549%)  route 1.854ns (87.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.821     9.720    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X109Y265       FDRE (Setup_fdre_C_CE)      -0.201    11.921    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.120ns  (logic 0.266ns (12.549%)  route 1.854ns (87.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.821     9.720    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X109Y265       FDRE (Setup_fdre_C_CE)      -0.201    11.921    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.120ns  (logic 0.266ns (12.549%)  route 1.854ns (87.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.821     9.720    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X109Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X109Y265       FDRE (Setup_fdre_C_CE)      -0.201    11.921    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.231ns  (logic 0.309ns (13.853%)  route 1.922ns (86.147%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.746     8.569    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.043     8.612 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.966     9.578    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X126Y260       LUT5 (Prop_lut5_I2_O)        0.043     9.621 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.210     9.831    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X126Y262       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.272    12.401    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X126Y262       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.035    12.366    
                         clock uncertainty           -0.194    12.172    
    SLICE_X126Y262       FDSE (Setup_fdse_C_D)       -0.010    12.162    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.009ns  (logic 0.266ns (13.238%)  route 1.743ns (86.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.711     9.609    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X108Y265       FDRE (Setup_fdre_C_CE)      -0.178    11.944    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.009ns  (logic 0.266ns (13.238%)  route 1.743ns (86.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns = ( 7.600 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     7.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998     4.658 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     6.121    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.214 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.386     7.600    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.223     7.823 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           1.033     8.856    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X110Y266       LUT3 (Prop_lut3_I2_O)        0.043     8.899 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.711     9.609    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287    12.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     9.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    11.046    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.129 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    12.351    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X108Y265       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                         clock pessimism             -0.035    12.316    
                         clock uncertainty           -0.194    12.122    
    SLICE_X108Y265       FDRE (Setup_fdre_C_CE)      -0.178    11.944    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (20.014%)  route 0.512ns (79.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 f  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.512     1.798    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X109Y266       LUT4 (Prop_lut4_I1_O)        0.028     1.826 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[1]
    SLICE_X109Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.841     1.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X109Y266       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.025     1.479    
                         clock uncertainty            0.194     1.673    
    SLICE_X109Y266       FDRE (Hold_fdre_C_D)         0.060     1.733    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.128ns (16.735%)  route 0.637ns (83.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.637     1.923    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X109Y266       LUT4 (Prop_lut4_I0_O)        0.028     1.951 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1/O
                         net (fo=1, routed)           0.000     1.951    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg0
    SLICE_X109Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.841     1.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X109Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.025     1.479    
                         clock uncertainty            0.194     1.673    
    SLICE_X109Y266       FDSE (Hold_fdse_C_D)         0.060     1.733    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.228%)  route 0.615ns (82.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.334     1.620    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X109Y266       LUT5 (Prop_lut5_I0_O)        0.028     1.648 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.281     1.929    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0__2
    SLICE_X108Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.841     1.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.025     1.479    
                         clock uncertainty            0.194     1.673    
    SLICE_X108Y266       FDSE (Hold_fdse_C_D)         0.037     1.710    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.128ns (16.094%)  route 0.667ns (83.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.334     1.620    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X109Y266       LUT5 (Prop_lut5_I0_O)        0.028     1.648 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.333     1.981    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0__2
    SLICE_X108Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.841     1.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y266       FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.025     1.479    
                         clock uncertainty            0.194     1.673    
    SLICE_X108Y266       FDSE (Hold_fdse_C_D)         0.032     1.705    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.128ns (13.652%)  route 0.810ns (86.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.186    decode_test/decode_out1/clk_out2
    SLICE_X105Y266       FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y266       FDCE (Prop_fdce_C_Q)         0.100     1.286 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=9, routed)           0.395     1.681    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X114Y265       LUT4 (Prop_lut4_I1_O)        0.028     1.709 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1/O
                         net (fo=17, routed)          0.414     2.124    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.876     1.489    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X126Y261       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.025     1.514    
                         clock uncertainty            0.194     1.708    
    SLICE_X126Y261       FDRE (Hold_fdre_C_CE)        0.030     1.738    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  clk_out2_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        2.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 decode_test/buff1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/tem_vaild_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.494ns (20.523%)  route 1.913ns (79.477%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 7.335 - 5.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.444     2.656    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -0.342 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     1.121    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.214 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         1.374     2.588    decode_test/buff1/clk_out1
    SLICE_X52Y253        FDCE                                         r  decode_test/buff1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y253        FDCE (Prop_fdce_C_Q)         0.259     2.847 r  decode_test/buff1/cnt_reg[0]/Q
                         net (fo=77, routed)          0.928     3.775    decode_test/buff1/cnt_reg__0[0]
    SLICE_X52Y254        LUT6 (Prop_lut6_I3_O)        0.043     3.818 r  decode_test/buff1/tem_vaild_i_3/O
                         net (fo=2, routed)           0.437     4.255    decode_test/buff1/tem_vaild_i_3_n_0
    SLICE_X53Y254        LUT4 (Prop_lut4_I0_O)        0.055     4.310 r  decode_test/buff1/tem_vaild_i_2/O
                         net (fo=1, routed)           0.548     4.858    decode_test/buff1/tem_vaild0
    SLICE_X53Y255        LUT6 (Prop_lut6_I0_O)        0.137     4.995 r  decode_test/buff1/tem_vaild_i_1/O
                         net (fo=1, routed)           0.000     4.995    decode_test/buff1/tem_vaild_i_1_n_0
    SLICE_X53Y255        FDCE                                         r  decode_test/buff1/tem_vaild_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.287     7.414    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     4.693 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     6.046    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.129 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.206     7.335    decode_test/buff1/clk_out2
    SLICE_X53Y255        FDCE                                         r  decode_test/buff1/tem_vaild_reg/C
                         clock pessimism             -0.035     7.300    
                         clock uncertainty           -0.194     7.106    
    SLICE_X53Y255        FDCE (Setup_fdce_C_D)        0.034     7.140    decode_test/buff1/tem_vaild_reg
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -4.995    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.689ns  (logic 0.236ns (34.257%)  route 0.453ns (65.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.689    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y249        FDRE (Setup_fdre_C_D)       -0.090     9.910    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.719ns  (logic 0.259ns (35.998%)  route 0.460ns (64.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.460     0.719    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y249        FDRE (Setup_fdre_C_D)       -0.009     9.991    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.305ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.603ns  (logic 0.204ns (33.806%)  route 0.399ns (66.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y260                                    0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X124Y260       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.399     0.603    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X124Y259       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y259       FDRE (Setup_fdre_C_D)       -0.092     9.908    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  9.305    

Slack (MET) :             9.317ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.591ns  (logic 0.236ns (39.966%)  route 0.355ns (60.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     0.591    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y249        FDRE (Setup_fdre_C_D)       -0.092     9.908    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  9.317    

Slack (MET) :             9.400ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.508ns  (logic 0.204ns (40.193%)  route 0.304ns (59.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y260                                    0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X124Y260       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.304     0.508    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X123Y260       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y260       FDRE (Setup_fdre_C_D)       -0.092     9.908    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.405ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.504ns  (logic 0.236ns (46.815%)  route 0.268ns (53.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.268     0.504    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y249        FDRE (Setup_fdre_C_D)       -0.091     9.909    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  9.405    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.580ns  (logic 0.259ns (44.622%)  route 0.321ns (55.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.321     0.580    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X53Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y249        FDRE (Setup_fdre_C_D)       -0.008     9.992    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.579ns  (logic 0.259ns (44.710%)  route 0.320ns (55.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y249                                     0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y249        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.320     0.579    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y249        FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y249        FDRE (Setup_fdre_C_D)       -0.009     9.991    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.525ns  (logic 0.236ns (44.970%)  route 0.289ns (55.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y261                                    0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X122Y261       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     0.525    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X122Y260       FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X122Y260       FDRE (Setup_fdre_C_D)       -0.058     9.942    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  9.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 decode_test/buff1/cnt3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/tem_vaild_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.199ns (22.835%)  route 0.672ns (77.165%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.612     1.179    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.049 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.543    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.569 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=245, routed)         0.610     1.179    decode_test/buff1/clk_out1
    SLICE_X53Y254        FDCE                                         r  decode_test/buff1/cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDCE (Prop_fdce_C_Q)         0.100     1.279 f  decode_test/buff1/cnt3_reg[2]/Q
                         net (fo=4, routed)           0.392     1.671    decode_test/buff1/cnt3[2]
    SLICE_X53Y254        LUT4 (Prop_lut4_I1_O)        0.030     1.701 r  decode_test/buff1/tem_vaild_i_2/O
                         net (fo=1, routed)           0.280     1.981    decode_test/buff1/tem_vaild0
    SLICE_X53Y255        LUT6 (Prop_lut6_I0_O)        0.069     2.050 r  decode_test/buff1/tem_vaild_i_1/O
                         net (fo=1, routed)           0.000     2.050    decode_test/buff1/tem_vaild_i_1_n_0
    SLICE_X53Y255        FDCE                                         r  decode_test/buff1/tem_vaild_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.823     1.434    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.074 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657     0.583    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.613 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.834     1.447    decode_test/buff1/clk_out2
    SLICE_X53Y255        FDCE                                         r  decode_test/buff1/tem_vaild_reg/C
                         clock pessimism              0.025     1.472    
                         clock uncertainty            0.194     1.666    
    SLICE_X53Y255        FDCE (Hold_fdce_C_D)         0.061     1.727    decode_test/buff1/tem_vaild_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.187    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.187    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.187    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.187    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.154    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.154    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.154    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.352ns (6.378%)  route 5.167ns (93.622%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 36.629 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.480     9.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y277       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.216    36.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y277       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.432    37.061    
                         clock uncertainty           -0.035    37.026    
    SLICE_X114Y277       FDCE (Recov_fdce_C_CLR)     -0.154    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 27.265    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.352ns (6.591%)  route 4.989ns (93.409%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.301     9.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X114Y276       FDCE (Recov_fdce_C_CLR)     -0.154    36.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.352ns (6.591%)  route 4.989ns (93.409%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.628ns = ( 36.628 - 33.000 ) 
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.087    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y163       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y163       FDRE (Prop_fdre_C_Q)         0.223     4.310 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.476     4.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y163       LUT6 (Prop_lut6_I2_O)        0.043     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.735     5.564    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X112Y168       LUT4 (Prop_lut4_I0_O)        0.043     5.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.476     9.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X113Y276       LUT1 (Prop_lut1_I0_O)        0.043     9.127 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.301     9.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X114Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.215    36.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.432    37.060    
                         clock uncertainty           -0.035    37.025    
    SLICE_X114Y276       FDCE (Recov_fdce_C_CLR)     -0.154    36.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                 27.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.345%)  route 0.107ns (51.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.652     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDPE (Prop_fdpe_C_Q)         0.100     2.239 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X144Y282       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X144Y282       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.471     2.150    
    SLICE_X144Y282       FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.345%)  route 0.107ns (51.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.652     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDPE (Prop_fdpe_C_Q)         0.100     2.239 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X144Y282       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X144Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.471     2.150    
    SLICE_X144Y282       FDPE (Remov_fdpe_C_PRE)     -0.072     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.345%)  route 0.107ns (51.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.652     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDPE (Prop_fdpe_C_Q)         0.100     2.239 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X144Y282       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X144Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.471     2.150    
    SLICE_X144Y282       FDPE (Remov_fdpe_C_PRE)     -0.072     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.345%)  route 0.107ns (51.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.652     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDPE (Prop_fdpe_C_Q)         0.100     2.239 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     2.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X144Y282       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.875     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X144Y282       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.471     2.150    
    SLICE_X144Y282       FDPE (Remov_fdpe_C_PRE)     -0.072     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.020%)  route 0.156ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.644     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X144Y274       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y274       FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     2.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X143Y275       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.867     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X143Y275       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.452     2.161    
    SLICE_X143Y275       FDCE (Remov_fdce_C_CLR)     -0.069     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.052ns (44.921%)  route 1.290ns (55.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.973     4.815    gt0_rxresetdone_i
    SLICE_X132Y249       LUT1 (Prop_lut1_I0_O)        0.043     4.858 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.174    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y249       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.148    12.275    gt0_rxusrclk2_i
    SLICE_X132Y249       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.098    12.373    
                         clock uncertainty           -0.035    12.338    
    SLICE_X132Y249       FDCE (Recov_fdce_C_CLR)     -0.187    12.151    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.052ns (44.921%)  route 1.290ns (55.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.973     4.815    gt0_rxresetdone_i
    SLICE_X132Y249       LUT1 (Prop_lut1_I0_O)        0.043     4.858 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.174    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y249       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.148    12.275    gt0_rxusrclk2_i
    SLICE_X132Y249       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.098    12.373    
                         clock uncertainty           -0.035    12.338    
    SLICE_X132Y249       FDCE (Recov_fdce_C_CLR)     -0.187    12.151    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.052ns (44.921%)  route 1.290ns (55.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 12.275 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.973     4.815    gt0_rxresetdone_i
    SLICE_X132Y249       LUT1 (Prop_lut1_I0_O)        0.043     4.858 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.317     5.174    gt0_rxresetdone_r_i_1_n_0
    SLICE_X132Y249       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.148    12.275    gt0_rxusrclk2_i
    SLICE_X132Y249       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.098    12.373    
                         clock uncertainty           -0.035    12.338    
    SLICE_X132Y249       FDCE (Recov_fdce_C_CLR)     -0.154    12.184    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.330ns (27.224%)  route 0.882ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.442     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X140Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y285       FDRE (Prop_fdre_C_Q)         0.204     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X140Y285       LUT2 (Prop_lut2_I1_O)        0.126     3.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.418     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X139Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.272    12.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.208    12.607    
                         clock uncertainty           -0.035    12.572    
    SLICE_X139Y283       FDPE (Recov_fdpe_C_PRE)     -0.178    12.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.330ns (27.224%)  route 0.882ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.442     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X140Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y285       FDRE (Prop_fdre_C_Q)         0.204     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X140Y285       LUT2 (Prop_lut2_I1_O)        0.126     3.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.418     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X139Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.272    12.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.208    12.607    
                         clock uncertainty           -0.035    12.572    
    SLICE_X139Y283       FDPE (Recov_fdpe_C_PRE)     -0.178    12.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.330ns (27.224%)  route 0.882ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.442     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X140Y285       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y285       FDRE (Prop_fdre_C_Q)         0.204     2.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X140Y285       LUT2 (Prop_lut2_I1_O)        0.126     3.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.418     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X139Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.272    12.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.208    12.607    
                         clock uncertainty           -0.035    12.572    
    SLICE_X139Y283       FDPE (Recov_fdpe_C_PRE)     -0.178    12.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.422%)  route 0.861ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X142Y278       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.236     2.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X142Y278       LUT2 (Prop_lut2_I1_O)        0.123     3.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X141Y277       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.230    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X141Y277       FDPE (Recov_fdpe_C_PRE)     -0.178    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.422%)  route 0.861ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X142Y278       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.236     2.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X142Y278       LUT2 (Prop_lut2_I1_O)        0.123     3.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X141Y277       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X141Y277       FDPE (Recov_fdpe_C_PRE)     -0.178    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.422%)  route 0.861ns (70.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 12.393 - 10.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.434     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X142Y278       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y278       FDRE (Prop_fdre_C_Q)         0.236     2.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X142Y278       LUT2 (Prop_lut2_I1_O)        0.123     3.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X141Y277       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.266    12.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.230    12.623    
                         clock uncertainty           -0.035    12.588    
    SLICE_X141Y277       FDPE (Recov_fdpe_C_PRE)     -0.178    12.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                          -3.866    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.223ns (21.830%)  route 0.799ns (78.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 12.392 - 10.000 ) 
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.426     2.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X123Y276       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y276       FDRE (Prop_fdre_C_Q)         0.223     2.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.799     3.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X124Y280       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        1.265    12.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X124Y280       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.208    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X124Y280       FDCE (Recov_fdce_C_CLR)     -0.212    12.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  8.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDCE (Remov_fdce_C_CLR)     -0.069     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDCE (Remov_fdce_C_CLR)     -0.069     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDCE (Remov_fdce_C_CLR)     -0.069     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDCE (Remov_fdce_C_CLR)     -0.069     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDCE (Remov_fdce_C_CLR)     -0.069     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDPE (Remov_fdpe_C_PRE)     -0.072     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.664%)  route 0.110ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.650     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y283       FDPE (Prop_fdpe_C_Q)         0.100     1.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X140Y283       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.874     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X140Y283       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.237     1.248    
    SLICE_X140Y283       FDPE (Remov_fdpe_C_PRE)     -0.072     1.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.577%)  route 0.102ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.644     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y277       FDPE (Prop_fdpe_C_Q)         0.100     1.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X140Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.866     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X140Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.256     1.221    
    SLICE_X140Y276       FDCE (Remov_fdce_C_CLR)     -0.069     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.577%)  route 0.102ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.644     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y277       FDPE (Prop_fdpe_C_Q)         0.100     1.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X140Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.866     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X140Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.256     1.221    
    SLICE_X140Y276       FDCE (Remov_fdce_C_CLR)     -0.069     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.577%)  route 0.102ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.644     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X141Y277       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y277       FDPE (Prop_fdpe_C_Q)         0.100     1.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X140Y276       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1737, routed)        0.866     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X140Y276       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.256     1.221    
    SLICE_X140Y276       FDCE (Remov_fdce_C_CLR)     -0.069     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.261    





