

================================================================
== Vitis HLS Report for 'fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1207|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       96|    -|
|Register             |        -|     -|      421|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      421|     1303|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_146_fu_469_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_147_fu_475_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_148_fu_481_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_149_fu_495_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_150_fu_509_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_151_fu_515_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_152_fu_521_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_153_fu_526_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_154_fu_530_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_155_fu_543_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_156_fu_557_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_157_fu_563_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_158_fu_568_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_159_fu_573_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_160_fu_578_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_161_fu_591_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_162_fu_605_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_163_fu_611_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_164_fu_616_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_165_fu_622_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_166_fu_627_p2           |         +|   0|  0|  33|          26|          26|
    |add_ln712_167_fu_639_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_168_fu_653_p2           |         +|   0|  0|  34|          27|          27|
    |add_ln712_fu_463_p2               |         +|   0|  0|  33|          26|          26|
    |iter_5_fu_160_p2                  |         +|   0|  0|  39|          32|           2|
    |iter_fu_385_p2                    |         +|   0|  0|  39|          32|           1|
    |r_V_117_fu_287_p2                 |         -|   0|  0|  48|           1|          41|
    |r_V_118_fu_311_p2                 |         -|   0|  0|  48|           1|          41|
    |r_V_120_fu_369_p2                 |         -|   0|  0|  48|           1|          41|
    |r_V_123_fu_249_p2                 |         -|   0|  0|  48|           1|          41|
    |r_V_fu_263_p2                     |         -|   0|  0|  48|           1|          41|
    |ret_V_fu_335_p2                   |         -|   0|  0|  48|           1|          41|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_89                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |tmp_nbreadreq_fu_100_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln215_fu_401_p2              |      icmp|   0|  0|  19|          30|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1207|         745|         896|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  14|          3|    1|          3|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_iter1_phi_fu_140_p6   |  14|          3|   32|         96|
    |ap_phi_mux_iter_1_phi_fu_153_p4  |  14|          3|   32|         96|
    |fftOutData_local2_blk_n          |   9|          2|    1|          2|
    |fftOutData_local_blk_n           |   9|          2|    1|          2|
    |iter1_reg_136                    |   9|          2|   32|         64|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  96|         21|  102|        269|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln215_reg_897       |   1|   0|    1|          0|
    |iter1_reg_136            |  32|   0|   32|          0|
    |iter_reg_892             |  32|   0|   32|          0|
    |p_val_V_101_reg_856      |  25|   0|   26|          1|
    |p_val_V_102_reg_862      |  25|   0|   26|          1|
    |p_val_V_103_reg_868      |  25|   0|   26|          1|
    |p_val_V_104_reg_874      |  25|   0|   26|          1|
    |p_val_V_105_reg_880      |  25|   0|   26|          1|
    |p_val_V_106_reg_886      |  25|   0|   26|          1|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_100_reg_846          |  25|   0|   25|          0|
    |tmp_101_reg_851          |  25|   0|   25|          0|
    |tmp_96_reg_826           |  25|   0|   25|          0|
    |tmp_97_reg_831           |  25|   0|   25|          0|
    |tmp_98_reg_836           |  25|   0|   25|          0|
    |tmp_99_reg_841           |  25|   0|   25|          0|
    |tmp_reg_812              |   1|   0|    1|          0|
    |tmp_s_reg_821            |  25|   0|   25|          0|
    |trunc_ln717_reg_816      |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 421|   0|  427|          6|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                                                                           Source Object                                                                                           |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|fftOutData_local2_dout     |   in|  256|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local2_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local2_read     |  out|    1|     ap_fifo|                                                                                                                                                                                  fftOutData_local2|       pointer|
|fftOutData_local_din       |  out|  256|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
|fftOutData_local_full_n    |   in|    1|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
|fftOutData_local_write     |  out|    1|     ap_fifo|                                                                                                                                                                                   fftOutData_local|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

