
*** Running vivado
    with args -log driver_7seg_8digits.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source driver_7seg_8digits.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source driver_7seg_8digits.tcl -notrace
Command: synth_design -top driver_7seg_8digits -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8digits' [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:41]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:44]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:44]
ERROR: [Synth 8-549] port width mismatch for port 'cnt': port width = 3, actual width = 2 [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_8digits.vhd:114]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 8 bits [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_8digits.vhd:141]
ERROR: [Synth 8-285] failed synthesizing module 'driver_7seg_8digits' [C:/Users/240173/digital-electronics-1/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_8digits.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.113 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 14:47:14 2023...
