<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>CheriAddressingModeFolder.cpp source code [llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='CheriAddressingModeFolder.cpp.html'>CheriAddressingModeFolder.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="2">2</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"cheriaddrmodefolder"</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableAddressingModeFolder" title='DisableAddressingModeFolder' data-type='cl::opt&lt;bool&gt;' data-ref="DisableAddressingModeFolder">DisableAddressingModeFolder</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="19">19</th><td>    <q>"disable-cheri-addressing-mode-folder"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="20">20</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow redundant capability manipulations"</q>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> {</td></tr>
<tr><th id="23">23</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CheriAddressingModeFolder" title='(anonymous namespace)::CheriAddressingModeFolder' data-ref="(anonymousnamespace)::CheriAddressingModeFolder">CheriAddressingModeFolder</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="24">24</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::CheriAddressingModeFolder::ID" title='(anonymous namespace)::CheriAddressingModeFolder::ID' data-type='char' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::ID">ID</dfn>;</td></tr>
<tr><th id="25">25</th><td>  <em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo">MipsInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo" title='(anonymous namespace)::CheriAddressingModeFolder::InstrInfo' data-type='const llvm::MipsInstrInfo *' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo">InstrInfo</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="26">26</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable" title='(anonymous namespace)::CheriAddressingModeFolder::UseCapTable' data-type='bool' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable">UseCapTable</dfn> = <b>false</b>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1Ev" title='(anonymous namespace)::CheriAddressingModeFolder::CheriAddressingModeFolder' data-type='void (anonymous namespace)::CheriAddressingModeFolder::CheriAddressingModeFolder()' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1Ev">CheriAddressingModeFolder</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::ID" title='(anonymous namespace)::CheriAddressingModeFolder::ID' data-use='a' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::ID">ID</a>) {</td></tr>
<tr><th id="29">29</th><td>  }</td></tr>
<tr><th id="30">30</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1ERN4llvm17MipsTargetMachineE" title='(anonymous namespace)::CheriAddressingModeFolder::CheriAddressingModeFolder' data-type='void (anonymous namespace)::CheriAddressingModeFolder::CheriAddressingModeFolder(llvm::MipsTargetMachine &amp; TM)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1ERN4llvm17MipsTargetMachineE">CheriAddressingModeFolder</dfn>(<a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col1 decl" id="1TM" title='TM' data-type='llvm::MipsTargetMachine &amp;' data-ref="1TM">TM</dfn>) : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::ID" title='(anonymous namespace)::CheriAddressingModeFolder::ID' data-use='a' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::ID">ID</a>) {</td></tr>
<tr><th id="31">31</th><td>    <a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo" title='(anonymous namespace)::CheriAddressingModeFolder::InstrInfo' data-use='w' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo">InstrInfo</a> = <a class="local col1 ref" href="#1TM" title='TM' data-ref="1TM">TM</a>.<a class="ref" href="MipsTargetMachine.h.html#_ZNK4llvm17MipsTargetMachine16getSubtargetImplEv" title='llvm::MipsTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm17MipsTargetMachine16getSubtargetImplEv">getSubtargetImpl</a>()-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="32">32</th><td>    <a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable" title='(anonymous namespace)::CheriAddressingModeFolder::UseCapTable' data-use='w' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable">UseCapTable</a> = <a class="local col1 ref" href="#1TM" title='TM' data-ref="1TM">TM</a>.<a class="ref" href="MipsTargetMachine.h.html#_ZNK4llvm17MipsTargetMachine16getSubtargetImplEv" title='llvm::MipsTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm17MipsTargetMachine16getSubtargetImplEv">getSubtargetImpl</a>()-&gt;<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget16useCheriCapTableEv" title='llvm::MipsSubtarget::useCheriCapTable' data-ref="_ZNK4llvm13MipsSubtarget16useCheriCapTableEv">useCheriCapTable</a>();</td></tr>
<tr><th id="33">33</th><td>  }</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125CheriAddressingModeFolder11getPassNameEv" title='(anonymous namespace)::CheriAddressingModeFolder::getPassName' data-type='llvm::StringRef (anonymous namespace)::CheriAddressingModeFolder::getPassName() const' data-ref="_ZNK12_GLOBAL__N_125CheriAddressingModeFolder11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Cheri Addressing Mode Folder"</q>; }</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125CheriAddressingModeFolder16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::CheriAddressingModeFolder::getAnalysisUsage' data-type='void (anonymous namespace)::CheriAddressingModeFolder::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_125CheriAddressingModeFolder16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="38">38</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="39">39</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="40">40</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="41">41</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="42">42</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="43">43</th><td>  }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl" title='(anonymous namespace)::CheriAddressingModeFolder::tryToFoldAdd' data-type='bool (anonymous namespace)::CheriAddressingModeFolder::tryToFoldAdd(unsigned int Op, unsigned int vreg, llvm::MachineRegisterInfo &amp; RI, llvm::MachineInstr *&amp; AddInst, int64_t &amp; offset)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl">tryToFoldAdd</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Op" title='Op' data-type='unsigned int' data-ref="3Op">Op</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4vreg" title='vreg' data-type='unsigned int' data-ref="4vreg">vreg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5RI" title='RI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="5RI">RI</dfn>,</td></tr>
<tr><th id="46">46</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col6 decl" id="6AddInst" title='AddInst' data-type='llvm::MachineInstr *&amp;' data-ref="6AddInst">AddInst</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="7offset" title='offset' data-type='int64_t &amp;' data-ref="7offset">offset</dfn>) {</td></tr>
<tr><th id="47">47</th><td>    <a class="local col6 ref" href="#6AddInst" title='AddInst' data-ref="6AddInst">AddInst</a> = <a class="local col5 ref" href="#5RI" title='RI' data-ref="5RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col4 ref" href="#4vreg" title='vreg' data-ref="4vreg">vreg</a>);</td></tr>
<tr><th id="48">48</th><td>    <i>// If we can't uniquely identify the definition, give up.</i></td></tr>
<tr><th id="49">49</th><td>    <b>if</b> (<a class="local col6 ref" href="#6AddInst" title='AddInst' data-ref="6AddInst">AddInst</a> == <var>0</var>)</td></tr>
<tr><th id="50">50</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="51">51</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="8reg" title='reg' data-type='unsigned int' data-ref="8reg">reg</dfn>;</td></tr>
<tr><th id="52">52</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="9off" title='off' data-type='int64_t' data-ref="9off">off</dfn>;</td></tr>
<tr><th id="53">53</th><td>    <i>// If this is an add-immediate then we can possibly fold it</i></td></tr>
<tr><th id="54">54</th><td>    <b>switch</b> (<a class="local col6 ref" href="#6AddInst" title='AddInst' data-ref="6AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="55">55</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DADDi&apos; in namespace &apos;llvm::Mips&apos;">DADDi</span>:</td></tr>
<tr><th id="56">56</th><td>    <b>case</b> Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>:</td></tr>
<tr><th id="57">57</th><td>      <i>// Don't try to fold in things that have relocations yet</i></td></tr>
<tr><th id="58">58</th><td>      <b>if</b> (!AddInst-&gt;getOperand(<var>2</var>).isImm())</td></tr>
<tr><th id="59">59</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="60">60</th><td>      <a class="local col8 ref" href="#8reg" title='reg' data-ref="8reg">reg</a> = <a class="local col6 ref" href="#6AddInst" title='AddInst' data-ref="6AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="61">61</th><td>      <a class="local col9 ref" href="#9off" title='off' data-ref="9off">off</a> = <a class="local col6 ref" href="#6AddInst" title='AddInst' data-ref="6AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="62">62</th><td>      <b>break</b>;</td></tr>
<tr><th id="63">63</th><td>    <b>default</b>:</td></tr>
<tr><th id="64">64</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="65">65</th><td>    }</td></tr>
<tr><th id="66">66</th><td>    <i>// We potentially could fold non-zero adds, but we'll leave them for now.</i></td></tr>
<tr><th id="67">67</th><td>    <b>if</b> (reg != Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)</td></tr>
<tr><th id="68">68</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="69">69</th><td>    <a class="local col9 ref" href="#9off" title='off' data-ref="9off">off</a> += <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a>;</td></tr>
<tr><th id="70">70</th><td>    <i>// If the result is too big to fit in the offset field, give up</i></td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji" title='(anonymous namespace)::CheriAddressingModeFolder::IsValidOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji">IsValidOffset</a>(<a class="local col3 ref" href="#3Op" title='Op' data-ref="3Op">Op</a>, <a class="local col9 ref" href="#9off" title='off' data-ref="9off">off</a>))</td></tr>
<tr><th id="72">72</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="73">73</th><td>    <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a> = <a class="local col9 ref" href="#9off" title='off' data-ref="9off">off</a>;</td></tr>
<tr><th id="74">74</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="75">75</th><td>  }</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji" title='(anonymous namespace)::CheriAddressingModeFolder::IsValidOffset' data-type='bool (anonymous namespace)::CheriAddressingModeFolder::IsValidOffset(unsigned int Op, int immediate)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji">IsValidOffset</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10Op" title='Op' data-type='unsigned int' data-ref="10Op">Op</dfn>, <em>int</em> <dfn class="local col1 decl" id="11immediate" title='immediate' data-type='int' data-ref="11immediate">immediate</dfn>) {</td></tr>
<tr><th id="77">77</th><td>    <b>switch</b> (<a class="local col0 ref" href="#10Op" title='Op' data-ref="10Op">Op</a>) {</td></tr>
<tr><th id="78">78</th><td>      <b>default</b>:</td></tr>
<tr><th id="79">79</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported load operation&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 79)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported load operation"</q>);</td></tr>
<tr><th id="80">80</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span>:</td></tr>
<tr><th id="81">81</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span>:</td></tr>
<tr><th id="82">82</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span>:</td></tr>
<tr><th id="83">83</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span>:</td></tr>
<tr><th id="84">84</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span>:</td></tr>
<tr><th id="85">85</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span>:</td></tr>
<tr><th id="86">86</th><td>        <b>return</b> isShiftedInt&lt;<var>8</var>,<var>0</var>&gt;(immediate);</td></tr>
<tr><th id="87">87</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>:</td></tr>
<tr><th id="88">88</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>:</td></tr>
<tr><th id="89">89</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>:</td></tr>
<tr><th id="90">90</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span>:</td></tr>
<tr><th id="91">91</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>:</td></tr>
<tr><th id="92">92</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>:</td></tr>
<tr><th id="93">93</th><td>        <b>return</b> isShiftedInt&lt;<var>8</var>,<var>1</var>&gt;(immediate);</td></tr>
<tr><th id="94">94</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>:</td></tr>
<tr><th id="95">95</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>:</td></tr>
<tr><th id="96">96</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>:</td></tr>
<tr><th id="97">97</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span>:</td></tr>
<tr><th id="98">98</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span>:</td></tr>
<tr><th id="99">99</th><td>        <b>return</b> isShiftedInt&lt;<var>8</var>,<var>2</var>&gt;(immediate);</td></tr>
<tr><th id="100">100</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>:</td></tr>
<tr><th id="101">101</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>:</td></tr>
<tr><th id="102">102</th><td>        <b>return</b> isShiftedInt&lt;<var>8</var>,<var>3</var>&gt;(immediate);</td></tr>
<tr><th id="103">103</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>:</td></tr>
<tr><th id="104">104</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>:</td></tr>
<tr><th id="105">105</th><td>        <b>return</b> isShiftedInt&lt;<var>11</var>,<var>4</var>&gt;(immediate);</td></tr>
<tr><th id="106">106</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;LOADCAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP_BigImm</span>:</td></tr>
<tr><th id="107">107</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;STORECAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">STORECAP_BigImm</span>:</td></tr>
<tr><th id="108">108</th><td>        <b>return</b> isShiftedInt&lt;<var>16</var>,<var>4</var>&gt;(immediate);</td></tr>
<tr><th id="109">109</th><td>    }</td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder16MipsOpForCHERIOpEj" title='(anonymous namespace)::CheriAddressingModeFolder::MipsOpForCHERIOp' data-type='unsigned int (anonymous namespace)::CheriAddressingModeFolder::MipsOpForCHERIOp(unsigned int Op)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder16MipsOpForCHERIOpEj">MipsOpForCHERIOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12Op" title='Op' data-type='unsigned int' data-ref="12Op">Op</dfn>) {</td></tr>
<tr><th id="112">112</th><td>    <b>switch</b> (<a class="local col2 ref" href="#12Op" title='Op' data-ref="12Op">Op</a>) {</td></tr>
<tr><th id="113">113</th><td>      <b>default</b>:</td></tr>
<tr><th id="114">114</th><td>        <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;No MIPS equivalent&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 114)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"No MIPS equivalent"</q>);</td></tr>
<tr><th id="115">115</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LB64&apos; in namespace &apos;llvm::Mips&apos;">LB64</span>;</td></tr>
<tr><th id="116">116</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LBu64&apos; in namespace &apos;llvm::Mips&apos;">LBu64</span>;</td></tr>
<tr><th id="117">117</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LH64&apos; in namespace &apos;llvm::Mips&apos;">LH64</span>;</td></tr>
<tr><th id="118">118</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LHu64&apos; in namespace &apos;llvm::Mips&apos;">LHu64</span>;</td></tr>
<tr><th id="119">119</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LW&apos; in namespace &apos;llvm::Mips&apos;">LW</span>;</td></tr>
<tr><th id="120">120</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LWu&apos; in namespace &apos;llvm::Mips&apos;">LWu</span>;</td></tr>
<tr><th id="121">121</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LB&apos; in namespace &apos;llvm::Mips&apos;">LB</span>;</td></tr>
<tr><th id="122">122</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LBu&apos; in namespace &apos;llvm::Mips&apos;">LBu</span>;</td></tr>
<tr><th id="123">123</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LH&apos; in namespace &apos;llvm::Mips&apos;">LH</span>;</td></tr>
<tr><th id="124">124</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LHu&apos; in namespace &apos;llvm::Mips&apos;">LHu</span>;</td></tr>
<tr><th id="125">125</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LW64&apos; in namespace &apos;llvm::Mips&apos;">LW64</span>;</td></tr>
<tr><th id="126">126</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::Mips&apos;">LD</span>;</td></tr>
<tr><th id="127">127</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SB&apos; in namespace &apos;llvm::Mips&apos;">SB</span>;</td></tr>
<tr><th id="128">128</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SB64&apos; in namespace &apos;llvm::Mips&apos;">SB64</span>;</td></tr>
<tr><th id="129">129</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SH64&apos; in namespace &apos;llvm::Mips&apos;">SH64</span>;</td></tr>
<tr><th id="130">130</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SH&apos; in namespace &apos;llvm::Mips&apos;">SH</span>;</td></tr>
<tr><th id="131">131</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SW&apos; in namespace &apos;llvm::Mips&apos;">SW</span>;</td></tr>
<tr><th id="132">132</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SW64&apos; in namespace &apos;llvm::Mips&apos;">SW64</span>;</td></tr>
<tr><th id="133">133</th><td>      <b>case</b> Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span>: <b>return</b> Mips::<span class='error' title="no member named &apos;SD&apos; in namespace &apos;llvm::Mips&apos;">SD</span>;</td></tr>
<tr><th id="134">134</th><td>    }</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <b>template</b> &lt;<b>typename</b> T&gt;</td></tr>
<tr><th id="138">138</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::CheriAddressingModeFolder::Remove' data-type='void (anonymous namespace)::CheriAddressingModeFolder::Remove(T &amp; Instrs, llvm::MachineRegisterInfo &amp; RI)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE">Remove</dfn>(T &amp;<dfn class="local col3 decl" id="13Instrs" title='Instrs' data-type='T &amp;' data-ref="13Instrs">Instrs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14RI" title='RI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="14RI">RI</dfn>) {</td></tr>
<tr><th id="139">139</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="15I" title='I' data-type='llvm::MachineInstr *' data-ref="15I">I</dfn> : <a class="local col3 ref" href="#13Instrs" title='Instrs' data-ref="13Instrs">Instrs</a>) {</td></tr>
<tr><th id="140">140</th><td>      <i>// If all uses of operand were fully folded we can delete the CIncOffset,</i></td></tr>
<tr><th id="141">141</th><td><i>      // etc. We can ignore DBG_VALUE calls and should then also</i></td></tr>
<tr><th id="142">142</th><td>      <b>if</b> (<a class="local col4 ref" href="#14RI" title='RI' data-ref="14RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="143">143</th><td>        <i>// If all uses of this variable have folded into immediate args, then</i></td></tr>
<tr><th id="144">144</th><td><i>        // the dbg values are not particularly useful and can be deleted since</i></td></tr>
<tr><th id="145">145</th><td><i>        // there is no register holding the target address.</i></td></tr>
<tr><th id="146">146</th><td>        <a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv" title='llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval' data-ref="_ZN4llvm12MachineInstr41eraseFromParentAndMarkDBGValuesForRemovalEv">eraseFromParentAndMarkDBGValuesForRemoval</a>();</td></tr>
<tr><th id="147">147</th><td>      }</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::CheriAddressingModeFolder::foldMachineFunction' data-type='bool (anonymous namespace)::CheriAddressingModeFolder::foldMachineFunction(llvm::MachineFunction &amp; MF, llvm::MachineLoopInfo &amp; MLI, llvm::MachineDominatorTree &amp; MDT)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE">foldMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col7 decl" id="17MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="17MLI">MLI</dfn>,</td></tr>
<tr><th id="152">152</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col8 decl" id="18MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="18MDT">MDT</dfn>) {</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="19RI" title='RI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="19RI">RI</dfn> = <a class="local col6 ref" href="#16MF" title='MF' data-ref="16MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="155">155</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col0 decl" id="20IncOffsets" title='IncOffsets' data-type='std::set&lt;MachineInstr *&gt;' data-ref="20IncOffsets">IncOffsets</dfn>;</td></tr>
<tr><th id="156">156</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col1 decl" id="21Adds" title='Adds' data-type='std::set&lt;MachineInstr *&gt;' data-ref="21Adds">Adds</dfn>;</td></tr>
<tr><th id="157">157</th><td>    <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="22DDCOps" title='DDCOps' data-type='llvm::SmallVector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;, 8&gt;' data-ref="22DDCOps">DDCOps</dfn>;</td></tr>
<tr><th id="158">158</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col3 decl" id="23GetPCCs" title='GetPCCs' data-type='std::set&lt;MachineInstr *&gt;' data-ref="23GetPCCs">GetPCCs</dfn>;</td></tr>
<tr><th id="159">159</th><td>    <em>bool</em> <dfn class="local col4 decl" id="24modified" title='modified' data-type='bool' data-ref="24modified">modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="160">160</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn> : <a class="local col6 ref" href="#16MF" title='MF' data-ref="16MF">MF</a>)</td></tr>
<tr><th id="161">161</th><td>      <i>// Iterate backwards to update the last use of the CIncOffsets first</i></td></tr>
<tr><th id="162">162</th><td><i>      // This prevents various machine verifier issues</i></td></tr>
<tr><th id="163">163</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="26I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="26I">I</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col7 decl" id="27IE" title='IE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="27IE">IE</dfn> = <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#27IE" title='IE' data-ref="27IE">IE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a>) {</td></tr>
<tr><th id="164">164</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="28MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a>;</td></tr>
<tr><th id="165">165</th><td>        <em>int</em> <dfn class="local col9 decl" id="29Op" title='Op' data-type='int' data-ref="29Op">Op</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="166">166</th><td>        <b>if</b> (Op == Mips::<span class='error' title="no member named &apos;CGetPCC&apos; in namespace &apos;llvm::Mips&apos;">CGetPCC</span>) {</td></tr>
<tr><th id="167">167</th><td>          <a class="local col3 ref" href="#23GetPCCs" title='GetPCCs' data-ref="23GetPCCs">GetPCCs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertEOT_" title='std::set::insert' data-ref="_ZNSt3set6insertEOT_">insert</a>(&amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>);</td></tr>
<tr><th id="168">168</th><td>          <b>continue</b>;</td></tr>
<tr><th id="169">169</th><td>        }</td></tr>
<tr><th id="170">170</th><td>        <i>// Only look at cap-relative loads and stores</i></td></tr>
<tr><th id="171">171</th><td>        <b>if</b> (!(Op == Mips::<span class='error' title="no member named &apos;CAPLOAD8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD8</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOADU8&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU8</span> ||</td></tr>
<tr><th id="172">172</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPLOAD16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD16</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOADU16&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU16</span> ||</td></tr>
<tr><th id="173">173</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPLOAD32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD32</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOADU32&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU32</span> ||</td></tr>
<tr><th id="174">174</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPLOAD832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD832</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOADU832&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU832</span> ||</td></tr>
<tr><th id="175">175</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPLOAD1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD1632</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOADU1632&apos; in namespace &apos;llvm::Mips&apos;">CAPLOADU1632</span> ||</td></tr>
<tr><th id="176">176</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPLOAD3264&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD3264</span> || Op == Mips::<span class='error' title="no member named &apos;CAPLOAD64&apos; in namespace &apos;llvm::Mips&apos;">CAPLOAD64</span> ||</td></tr>
<tr><th id="177">177</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPSTORE8&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE8</span> || Op == Mips::<span class='error' title="no member named &apos;CAPSTORE16&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE16</span> ||</td></tr>
<tr><th id="178">178</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPSTORE3264&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE3264</span> || Op == Mips::<span class='error' title="no member named &apos;CAPSTORE64&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE64</span> ||</td></tr>
<tr><th id="179">179</th><td>              Op == Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span> || Op == Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span> ||</td></tr>
<tr><th id="180">180</th><td>              Op == Mips::<span class='error' title="no member named &apos;LOADCAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP_BigImm</span> || Op == Mips::<span class='error' title="no member named &apos;STORECAP_BigImm&apos; in namespace &apos;llvm::Mips&apos;">STORECAP_BigImm</span> ||</td></tr>
<tr><th id="181">181</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPSTORE832&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE832</span> || Op == Mips::<span class='error' title="no member named &apos;CAPSTORE1632&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE1632</span> ||</td></tr>
<tr><th id="182">182</th><td>              Op == Mips::<span class='error' title="no member named &apos;CAPSTORE32&apos; in namespace &apos;llvm::Mips&apos;">CAPSTORE32</span>))</td></tr>
<tr><th id="183">183</th><td>          <b>continue</b>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>        <i>// If the operand is a relocation expression then skip this pass:</i></td></tr>
<tr><th id="186">186</th><td><i>        // Example: loading a global: clc $c1, $zero, %captab(global)($c26)</i></td></tr>
<tr><th id="187">187</th><td>        <b>if</b> (!<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="188">188</th><td>          <b>continue</b>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Attempting to fold: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Attempting to fold: "</q>; <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>        <i>// If the load is not currently at register-zero offset, we can't fix</i></td></tr>
<tr><th id="193">193</th><td><i>        // it up to use relative addressing, but we may be able to modify it so</i></td></tr>
<tr><th id="194">194</th><td><i>        // that it is...</i></td></tr>
<tr><th id="195">195</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="30offset" title='offset' data-type='int64_t' data-ref="30offset">offset</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="196">196</th><td>        <b>if</b> (MI.getOperand(<var>1</var>).getReg() != Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>) {</td></tr>
<tr><th id="197">197</th><td>          <i>// Don't try to fold in things that have relocations yet</i></td></tr>
<tr><th id="198">198</th><td>          <b>if</b> (!<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="199">199</th><td>            <b>continue</b>;</td></tr>
<tr><th id="200">200</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31AddInst" title='AddInst' data-type='llvm::MachineInstr *' data-ref="31AddInst">AddInst</dfn>;</td></tr>
<tr><th id="201">201</th><td>          <i>// If the register offset is a simple constant, then try to move it</i></td></tr>
<tr><th id="202">202</th><td><i>          // into the memory operation</i></td></tr>
<tr><th id="203">203</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl" title='(anonymous namespace)::CheriAddressingModeFolder::tryToFoldAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl">tryToFoldAdd</a>(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>, <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a></span>, <span class='refarg'><a class="local col1 ref" href="#31AddInst" title='AddInst' data-ref="31AddInst">AddInst</a></span>, <span class='refarg'><a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a></span>)) {</td></tr>
<tr><th id="204">204</th><td>            <a class="local col1 ref" href="#21Adds" title='Adds' data-ref="21Adds">Adds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col1 ref" href="#31AddInst" title='AddInst' data-ref="31AddInst">AddInst</a>);</td></tr>
<tr><th id="205">205</th><td>            <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a>);</td></tr>
<tr><th id="206">206</th><td>            MI.getOperand(<var>1</var>).setReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>);</td></tr>
<tr><th id="207">207</th><td>          } <b>else</b></td></tr>
<tr><th id="208">208</th><td>            <b>continue</b>;</td></tr>
<tr><th id="209">209</th><td>        }</td></tr>
<tr><th id="210">210</th><td>        <i>// If we get to here, then the memory operation has a capability and</i></td></tr>
<tr><th id="211">211</th><td><i>        // (possibly) an immediate offset, but the register offset is $zero.</i></td></tr>
<tr><th id="212">212</th><td><i>        // If the capability is formed by incrementing an offset, then try to</i></td></tr>
<tr><th id="213">213</th><td><i>        // pull that calculation into the memory operation.</i></td></tr>
<tr><th id="214">214</th><td><i></i></td></tr>
<tr><th id="215">215</th><td><i>        // If this is a frame index or other symbol, skip it.</i></td></tr>
<tr><th id="216">216</th><td>        <b>if</b> (!<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="217">217</th><td>          <b>continue</b>;</td></tr>
<tr><th id="218">218</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32IncOffset" title='IncOffset' data-type='llvm::MachineInstr *' data-ref="32IncOffset">IncOffset</dfn> = <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="219">219</th><td>        <b>if</b> (!<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>)</td></tr>
<tr><th id="220">220</th><td>          <b>continue</b>;</td></tr>
<tr><th id="221">221</th><td>        <i>// If this is CFromPtr-relative load or store, then we may be able to</i></td></tr>
<tr><th id="222">222</th><td><i>        // fold it into a MIPS load.</i></td></tr>
<tr><th id="223">223</th><td><i>        // XXXAR: this optimization is needed for the legacy ABI but is slightly</i></td></tr>
<tr><th id="224">224</th><td><i>        // unsounds (load of null might not longer always trap) so we disable it</i></td></tr>
<tr><th id="225">225</th><td><i>        // when using the cap table.</i></td></tr>
<tr><th id="226">226</th><td>        <b>if</b> (!UseCapTable &amp;&amp; IncOffset-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CFromPtr&apos; in namespace &apos;llvm::Mips&apos;">CFromPtr</span>) {</td></tr>
<tr><th id="227">227</th><td>          <b>if</b> ((Op == Mips::<span class='error' title="no member named &apos;LOADCAP&apos; in namespace &apos;llvm::Mips&apos;">LOADCAP</span>) || (Op == Mips::<span class='error' title="no member named &apos;STORECAP&apos; in namespace &apos;llvm::Mips&apos;">STORECAP</span>))</td></tr>
<tr><th id="228">228</th><td>            <b>continue</b>;</td></tr>
<tr><th id="229">229</th><td>          <i>// FIXME: this does the wrong thing if the MIPS register is zero!</i></td></tr>
<tr><th id="230">230</th><td><i>          // For now just assume it's fine if it's not the zero register</i></td></tr>
<tr><th id="231">231</th><td>          <b>if</b> (IncOffset-&gt;getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;DDC&apos; in namespace &apos;llvm::Mips&apos;">DDC</span> &amp;&amp;</td></tr>
<tr><th id="232">232</th><td>              IncOffset-&gt;getOperand(<var>2</var>).getReg() != Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>)</td></tr>
<tr><th id="233">233</th><td>            <a class="local col2 ref" href="#22DDCOps" title='DDCOps' data-ref="22DDCOps">DDCOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOT_">emplace_back</a>(&amp;<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a></span>);</td></tr>
<tr><th id="234">234</th><td>          <b>continue</b>;</td></tr>
<tr><th id="235">235</th><td>        }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>        <i>// We can't fold $cnull since register 0 refers to DDC in loads and</i></td></tr>
<tr><th id="238">238</th><td><i>        // stores.</i></td></tr>
<tr><th id="239">239</th><td>        <b>if</b> ((IncOffset-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span> ||</td></tr>
<tr><th id="240">240</th><td>             IncOffset-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>) &amp;&amp;</td></tr>
<tr><th id="241">241</th><td>            IncOffset-&gt;getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="242">242</th><td>            IncOffset-&gt;getOperand(<var>1</var>).getReg() == Mips::<span class='error' title="no member named &apos;CNULL&apos; in namespace &apos;llvm::Mips&apos;">CNULL</span>)</td></tr>
<tr><th id="243">243</th><td>          <b>continue</b>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>        <i>// If this is a CIncOffset with an immediate then try to fold it into</i></td></tr>
<tr><th id="246">246</th><td><i>        // the operation.</i></td></tr>
<tr><th id="247">247</th><td>        <b>if</b> (IncOffset-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffsetImm&apos; in namespace &apos;llvm::Mips&apos;">CIncOffsetImm</span>) {</td></tr>
<tr><th id="248">248</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="33offsetImm" title='offsetImm' data-type='uint64_t' data-ref="33offsetImm">offsetImm</dfn> = <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="249">249</th><td>          <em>bool</em> <dfn class="local col4 decl" id="34ImmediateWasFolded" title='ImmediateWasFolded' data-type='bool' data-ref="34ImmediateWasFolded">ImmediateWasFolded</dfn> = <b>false</b>;</td></tr>
<tr><th id="250">250</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Trying to fold input CIncOffsetImm: &quot;; IncOffset-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to fold input CIncOffsetImm: "</q>; <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="251">251</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji" title='(anonymous namespace)::CheriAddressingModeFolder::IsValidOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder13IsValidOffsetEji">IsValidOffset</a>(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>, <a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a> + <a class="local col3 ref" href="#33offsetImm" title='offsetImm' data-ref="33offsetImm">offsetImm</a>)) {</td></tr>
<tr><th id="252">252</th><td>            <b>if</b> (<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="253">253</th><td>              <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="254">254</th><td>              <em>auto</em> <dfn class="local col5 decl" id="35IncOffsetArg" title='IncOffsetArg' data-type='unsigned int' data-ref="35IncOffsetArg">IncOffsetArg</dfn> = <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="255">255</th><td>              <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#35IncOffsetArg" title='IncOffsetArg' data-ref="35IncOffsetArg">IncOffsetArg</a>);</td></tr>
<tr><th id="256">256</th><td>              <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col5 ref" href="#35IncOffsetArg" title='IncOffsetArg' data-ref="35IncOffsetArg">IncOffsetArg</a>), <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>()) &gt; <var>2</var>) {</td></tr>
<tr><th id="257">257</th><td>                <i>// Don't kill the register if there are other uses</i></td></tr>
<tr><th id="258">258</th><td>                <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="259">259</th><td>              }</td></tr>
<tr><th id="260">260</th><td>            } <b>else</b> {</td></tr>
<tr><th id="261">261</th><td>              <i>// If it is a frame index we can just replace the register operand with a frame index operand</i></td></tr>
<tr><th id="262">262</th><td>              <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IncOffset-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;IncOffset-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 262, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="263">263</th><td>              <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>());</td></tr>
<tr><th id="264">264</th><td>            }</td></tr>
<tr><th id="265">265</th><td>            <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a> + <a class="local col3 ref" href="#33offsetImm" title='offsetImm' data-ref="33offsetImm">offsetImm</a>);</td></tr>
<tr><th id="266">266</th><td>            <a class="local col0 ref" href="#20IncOffsets" title='IncOffsets' data-ref="20IncOffsets">IncOffsets</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>);</td></tr>
<tr><th id="267">267</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Was able to fold CIncOffsetImm. New Instr: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Was able to fold CIncOffsetImm. New Instr: "</q>; <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="268">268</th><td>            <a class="local col4 ref" href="#34ImmediateWasFolded" title='ImmediateWasFolded' data-ref="34ImmediateWasFolded">ImmediateWasFolded</a> = <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>            <a class="local col4 ref" href="#24modified" title='modified' data-ref="24modified">modified</a> = <b>true</b>;</td></tr>
<tr><th id="270">270</th><td>          } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="271">271</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Could not fold input CIncOffsetImm due to immediate range: &quot; &lt;&lt; Twine(offset + offsetImm) &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Could not fold input CIncOffsetImm due to immediate range: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_5TwineE">&lt;&lt;</a> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKm" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKm">(</a><a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a> + <a class="local col3 ref" href="#33offsetImm" title='offsetImm' data-ref="33offsetImm">offsetImm</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="272">272</th><td>            <i>// Check if there the input to the CIncOffsetImm was a non-constant</i></td></tr>
<tr><th id="273">273</th><td><i>            // inc-offset and attempt to fold that into the register operand</i></td></tr>
<tr><th id="274">274</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36ImmInput" title='ImmInput' data-type='llvm::MachineInstr *' data-ref="36ImmInput">ImmInput</dfn> =</td></tr>
<tr><th id="275">275</th><td>                <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="276">276</th><td>            <b>if</b> (ImmInput &amp;&amp; ImmInput-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>) {</td></tr>
<tr><th id="277">277</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs()&lt;&lt; &quot;However, the input Reg for CIncOffsetImm is &quot; &quot;CIncOffset. Trying to fold that: &quot;; ImmInput-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"However, the input Reg for CIncOffsetImm is "</q></td></tr>
<tr><th id="278">278</th><td>                        <q>"CIncOffset. Trying to fold that: "</q>; <a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="279">279</th><td>              <em>auto</em> <dfn class="local col7 decl" id="37MemopRegOff" title='MemopRegOff' data-type='unsigned int' data-ref="37MemopRegOff">MemopRegOff</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="280">280</th><td>              <i>// Note: The first operand to CIncOffset could also be a frame Index in which case we</i></td></tr>
<tr><th id="281">281</th><td><i>              // cannot fold it.</i></td></tr>
<tr><th id="282">282</th><td>              <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImmInput-&gt;getOperand(1).isReg() || ImmInput-&gt;getOperand(1).isFI()) ? void (0) : __assert_fail (&quot;ImmInput-&gt;getOperand(1).isReg() || ImmInput-&gt;getOperand(1).isFI()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>());</td></tr>
<tr><th id="283">283</th><td>              <b>if</b> (ImmInput-&gt;getOperand(<var>1</var>).isReg() &amp;&amp; (MemopRegOff == Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span> || MemopRegOff == Mips::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::Mips&apos;">ZERO</span>)) {</td></tr>
<tr><th id="284">284</th><td>                <em>auto</em> <dfn class="local col8 decl" id="38IncRegOff" title='IncRegOff' data-type='unsigned int' data-ref="38IncRegOff">IncRegOff</dfn> = <a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="285">285</th><td>                <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col8 ref" href="#38IncRegOff" title='IncRegOff' data-ref="38IncRegOff">IncRegOff</a>);</td></tr>
<tr><th id="286">286</th><td>                <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col8 ref" href="#38IncRegOff" title='IncRegOff' data-ref="38IncRegOff">IncRegOff</a>), <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>()) &gt; <var>2</var>) {</td></tr>
<tr><th id="287">287</th><td>                  <i>// Don't kill the register if there are other uses</i></td></tr>
<tr><th id="288">288</th><td>                  <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="289">289</th><td>                } <b>else</b> {</td></tr>
<tr><th id="290">290</th><td>                  <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="291">291</th><td>                }</td></tr>
<tr><th id="292">292</th><td>                <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IncOffset-&gt;getOperand(1).getReg() == ImmInput-&gt;getOperand(0).getReg()) ? void (0) : __assert_fail (&quot;IncOffset-&gt;getOperand(1).getReg() == ImmInput-&gt;getOperand(0).getReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 292, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="293">293</th><td>                <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="294">294</th><td>                <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>()) &gt; <var>2</var>) {</td></tr>
<tr><th id="295">295</th><td>                  <i>// Don't kill the IncOffsetImm input register if there are other uses</i></td></tr>
<tr><th id="296">296</th><td>                  <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="297">297</th><td>                } <b>else</b> {</td></tr>
<tr><th id="298">298</th><td>                  <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="299">299</th><td>                }</td></tr>
<tr><th id="300">300</th><td>                <a class="local col0 ref" href="#20IncOffsets" title='IncOffsets' data-ref="20IncOffsets">IncOffsets</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col6 ref" href="#36ImmInput" title='ImmInput' data-ref="36ImmInput">ImmInput</a>);</td></tr>
<tr><th id="301">301</th><td>                <a class="local col4 ref" href="#24modified" title='modified' data-ref="24modified">modified</a> = <b>true</b>;</td></tr>
<tr><th id="302">302</th><td>                <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Folded register offset from CIncOffsetImm&quot; &quot; input into the memop. New CIncOffsetImm: &quot;; IncOffset-&gt;dump(); dbgs() &lt;&lt; &quot;New memop: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Folded register offset from CIncOffsetImm"</q></td></tr>
<tr><th id="303">303</th><td>                           <q>" input into the memop. New CIncOffsetImm: "</q>;</td></tr>
<tr><th id="304">304</th><td>                           <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a>  <q>"New memop: "</q>; <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="305">305</th><td>              }</td></tr>
<tr><th id="306">306</th><td>            }</td></tr>
<tr><th id="307">307</th><td>          }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>          <b>continue</b>;</td></tr>
<tr><th id="310">310</th><td>        }</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>        <i>// Ignore ones that are not based on a CIncOffset op</i></td></tr>
<tr><th id="313">313</th><td>        <b>if</b> (IncOffset-&gt;getOpcode() != Mips::<span class='error' title="no member named &apos;CIncOffset&apos; in namespace &apos;llvm::Mips&apos;">CIncOffset</span>)</td></tr>
<tr><th id="314">314</th><td>          <b>continue</b>;</td></tr>
<tr><th id="315">315</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IncOffset) ? void (0) : __assert_fail (&quot;IncOffset&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 315, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="local col9 decl" id="39Cap" title='Cap' data-type='llvm::MachineOperand &amp;' data-ref="39Cap">Cap</dfn> = <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="318">318</th><td>        <i>// Cannot handle frame indexes (yet?):</i></td></tr>
<tr><th id="319">319</th><td>        <b>if</b> (<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="320">320</th><td>          <b>continue</b>;</td></tr>
<tr><th id="321">321</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="local col0 decl" id="40Offset" title='Offset' data-type='llvm::MachineOperand &amp;' data-ref="40Offset">Offset</dfn> = <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="322">322</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cap.isReg()) ? void (0) : __assert_fail (&quot;Cap.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 322, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="323">323</th><td>        <i>// If the IncOffset is in a different basic block we need to be more</i></td></tr>
<tr><th id="324">324</th><td><i>        // careful: The machine verifier currently complains because we</i></td></tr>
<tr><th id="325">325</th><td><i>        // kill vregs here that we use later</i></td></tr>
<tr><th id="326">326</th><td>        <b>if</b> (&amp;<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a> != <a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="327">327</th><td>          <b>continue</b>;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>        <i>// We are going to use the CIncOffset's source capability at the</i></td></tr>
<tr><th id="330">330</th><td><i>        // load/store instruction, so first we need to check it has not been</i></td></tr>
<tr><th id="331">331</th><td><i>        // killed before the use</i></td></tr>
<tr><th id="332">332</th><td><i>        // We also need to do the same for the offset value (but we can ignore</i></td></tr>
<tr><th id="333">333</th><td><i>        // it if the only kill is the CIncOffset instruction)</i></td></tr>
<tr><th id="334">334</th><td>        <em>auto</em>* <dfn class="local col1 decl" id="41TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="41TRI">TRI</dfn> = <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="335">335</th><td>        <em>bool</em> <dfn class="local col2 decl" id="42CapKilled" title='CapKilled' data-type='bool' data-ref="42CapKilled">CapKilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="336">336</th><td>        <em>bool</em> <dfn class="local col3 decl" id="43OffsetKilled" title='OffsetKilled' data-type='bool' data-ref="43OffsetKilled">OffsetKilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="337">337</th><td>        <i>// Keep looking backwards towards the incoffset instruction to see if</i></td></tr>
<tr><th id="338">338</th><td><i>        // there is a hazard</i></td></tr>
<tr><th id="339">339</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="44J" title='J' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="44J">J</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a>),</td></tr>
<tr><th id="340">340</th><td>                  <dfn class="local col5 decl" id="45JE" title='JE' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="45JE">JE</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator">reverse_iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>);</td></tr>
<tr><th id="341">341</th><td>             <a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#45JE" title='JE' data-ref="45JE">JE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a>) {</td></tr>
<tr><th id="342">342</th><td>          <b>if</b> (<a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI">TRI</a>) ||</td></tr>
<tr><th id="343">343</th><td>              <a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI">TRI</a>)) {</td></tr>
<tr><th id="344">344</th><td>            <a class="local col2 ref" href="#42CapKilled" title='CapKilled' data-ref="42CapKilled">CapKilled</a> = <b>true</b>;</td></tr>
<tr><th id="345">345</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Cannot fold: CAP IS KILLED BY &quot;; J-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot fold: CAP IS KILLED BY "</q>; <a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="346">346</th><td>            <b>break</b>;</td></tr>
<tr><th id="347">347</th><td>          }</td></tr>
<tr><th id="348">348</th><td>          <b>if</b> (<a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI">TRI</a>) ||</td></tr>
<tr><th id="349">349</th><td>              <a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterEjPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#41TRI" title='TRI' data-ref="41TRI">TRI</a>)) {</td></tr>
<tr><th id="350">350</th><td>            <a class="local col3 ref" href="#43OffsetKilled" title='OffsetKilled' data-ref="43OffsetKilled">OffsetKilled</a> = <b>true</b>;</td></tr>
<tr><th id="351">351</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;Cannot fold: OFFSET IS KILLED BY &quot;; J-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot fold: OFFSET IS KILLED BY "</q>; <a class="local col4 ref" href="#44J" title='J' data-ref="44J">J</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="352">352</th><td>            <b>break</b>;</td></tr>
<tr><th id="353">353</th><td>          }</td></tr>
<tr><th id="354">354</th><td>        }</td></tr>
<tr><th id="355">355</th><td>        <b>if</b> (<a class="local col2 ref" href="#42CapKilled" title='CapKilled' data-ref="42CapKilled">CapKilled</a> || <a class="local col3 ref" href="#43OffsetKilled" title='OffsetKilled' data-ref="43OffsetKilled">OffsetKilled</a>)</td></tr>
<tr><th id="356">356</th><td>          <b>continue</b>;</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46AddInst" title='AddInst' data-type='llvm::MachineInstr *' data-ref="46AddInst">AddInst</dfn>;</td></tr>
<tr><th id="359">359</th><td>        <i>// If the CIncOffset is of a daddi[u] then we can potentially replace</i></td></tr>
<tr><th id="360">360</th><td><i>        // both by just folding the register and immediate offsets into the</i></td></tr>
<tr><th id="361">361</th><td><i>        // load / store. Don't try to fold in things that have relocations yet.</i></td></tr>
<tr><th id="362">362</th><td>        <b>if</b> (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="363">363</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="47offset" title='offset' data-type='int64_t' data-ref="47offset">offset</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="364">364</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl" title='(anonymous namespace)::CheriAddressingModeFolder::tryToFoldAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder12tryToFoldAddEjjRN4llvm19MachineRegisterInfoERPNS1_12MachineInstrERl">tryToFoldAdd</a>(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>, <a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a></span>, <span class='refarg'><a class="local col6 ref" href="#46AddInst" title='AddInst' data-ref="46AddInst">AddInst</a></span>, <span class='refarg'><a class="local col7 ref" href="#47offset" title='offset' data-ref="47offset">offset</a></span>)) {</td></tr>
<tr><th id="365">365</th><td>            <i>// If we managed to pull the offset calculation entirely away, then</i></td></tr>
<tr><th id="366">366</th><td><i>            // just use the computed immediate</i></td></tr>
<tr><th id="367">367</th><td>            <a class="local col1 ref" href="#21Adds" title='Adds' data-ref="21Adds">Adds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col6 ref" href="#46AddInst" title='AddInst' data-ref="46AddInst">AddInst</a>);</td></tr>
<tr><th id="368">368</th><td>            MI.getOperand(<var>1</var>).setReg(Mips::<span class='error' title="no member named &apos;ZERO_64&apos; in namespace &apos;llvm::Mips&apos;">ZERO_64</span>);</td></tr>
<tr><th id="369">369</th><td>            <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#47offset" title='offset' data-ref="47offset">offset</a>);</td></tr>
<tr><th id="370">370</th><td>          } <b>else</b> {</td></tr>
<tr><th id="371">371</th><td>            <i>// If we didn't, then use the CIncOffset's register value as our</i></td></tr>
<tr><th id="372">372</th><td><i>            // offset</i></td></tr>
<tr><th id="373">373</th><td>            <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="374">374</th><td>            <i>// transfer the kill state to the capability load instruction</i></td></tr>
<tr><th id="375">375</th><td>            <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="376">376</th><td>            <a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="377">377</th><td>          }</td></tr>
<tr><th id="378">378</th><td>        } <b>else</b> {</td></tr>
<tr><th id="379">379</th><td>          <i>// If it has a relocation, then use the CIncOffset's register value</i></td></tr>
<tr><th id="380">380</th><td><i>          // as our offset</i></td></tr>
<tr><th id="381">381</th><td>          <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="382">382</th><td>          <i>// transfer the kill state to the capability load instruction</i></td></tr>
<tr><th id="383">383</th><td>          <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="384">384</th><td>          <a class="local col0 ref" href="#40Offset" title='Offset' data-ref="40Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="385">385</th><td>        }</td></tr>
<tr><th id="386">386</th><td>        <i>// If we were using a unique vreg here it will probably have kill set to</i></td></tr>
<tr><th id="387">387</th><td><i>        // true, so if we retain this kill state the machine instr verifier will</i></td></tr>
<tr><th id="388">388</th><td><i>        // complain if there is any other instruction later on that uses the</i></td></tr>
<tr><th id="389">389</th><td><i>        // cap reg.</i></td></tr>
<tr><th id="390">390</th><td><i>        // We can kill the capreg if the only uses are the CIncOffset</i></td></tr>
<tr><th id="391">391</th><td>        <em>bool</em> <dfn class="local col8 decl" id="48CanKillCap" title='CanKillCap' data-type='bool' data-ref="48CanKillCap">CanKillCap</dfn> = <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="392">392</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="49CapRegDef" title='CapRegDef' data-type='llvm::MachineInstr *' data-ref="49CapRegDef"><a class="local col9 ref" href="#49CapRegDef" title='CapRegDef' data-ref="49CapRegDef">CapRegDef</a></dfn> = <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="393">393</th><td>          <i>// But we can't kill it if it is defined in a different BB since we</i></td></tr>
<tr><th id="394">394</th><td><i>          // might jump somewhere else that requires that vreg</i></td></tr>
<tr><th id="395">395</th><td>          <b>if</b> (<a class="local col9 ref" href="#49CapRegDef" title='CapRegDef' data-ref="49CapRegDef">CapRegDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="396">396</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;cheriaddrmodefolder&quot;)) { dbgs() &lt;&lt; &quot;capreg defined in different BB -&gt; not &quot; &quot;killing operand 3: &quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"capreg defined in different BB -&gt; not "</q></td></tr>
<tr><th id="397">397</th><td>                                 <q>"killing operand 3: "</q>;</td></tr>
<tr><th id="398">398</th><td>                       <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="399">399</th><td>            <a class="local col8 ref" href="#48CanKillCap" title='CanKillCap' data-ref="48CanKillCap">CanKillCap</a> = <b>false</b>;</td></tr>
<tr><th id="400">400</th><td>          }</td></tr>
<tr><th id="401">401</th><td>        }</td></tr>
<tr><th id="402">402</th><td>        <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="403">403</th><td>        <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col8 ref" href="#48CanKillCap" title='CanKillCap' data-ref="48CanKillCap">CanKillCap</a>);</td></tr>
<tr><th id="404">404</th><td>        <a class="local col9 ref" href="#39Cap" title='Cap' data-ref="39Cap">Cap</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>        <a class="local col0 ref" href="#20IncOffsets" title='IncOffsets' data-ref="20IncOffsets">IncOffsets</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col2 ref" href="#32IncOffset" title='IncOffset' data-ref="32IncOffset">IncOffset</a>);</td></tr>
<tr><th id="407">407</th><td>        <a class="local col4 ref" href="#24modified" title='modified' data-ref="24modified">modified</a> = <b>true</b>;</td></tr>
<tr><th id="408">408</th><td>      }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!UseCapTable || DDCOps.empty()) &amp;&amp; &quot;This optimization is sometimes wrong -&gt; should &quot; &quot;skip (at least for captable)!&quot;) ? void (0) : __assert_fail (&quot;(!UseCapTable || DDCOps.empty()) &amp;&amp; \&quot;This optimization is sometimes wrong -&gt; should \&quot; \&quot;skip (at least for captable)!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 412, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable" title='(anonymous namespace)::CheriAddressingModeFolder::UseCapTable' data-use='r' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::UseCapTable">UseCapTable</a> || <a class="local col2 ref" href="#22DDCOps" title='DDCOps' data-ref="22DDCOps">DDCOps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) &amp;&amp;</td></tr>
<tr><th id="411">411</th><td>           <q>"This optimization is sometimes wrong -&gt; should "</q></td></tr>
<tr><th id="412">412</th><td>           <q>"skip (at least for captable)!"</q>);</td></tr>
<tr><th id="413">413</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="50I" title='I' data-type='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt; &amp;' data-ref="50I">I</dfn> : <a class="local col2 ref" href="#22DDCOps" title='DDCOps' data-ref="22DDCOps">DDCOps</a>) {</td></tr>
<tr><th id="414">414</th><td>      <a class="local col0 ref" href="#20IncOffsets" title='IncOffsets' data-ref="20IncOffsets">IncOffsets</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="415">415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="51BaseOperand" title='BaseOperand' data-type='llvm::MachineOperand *' data-ref="51BaseOperand">BaseOperand</dfn> = &amp;<a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="416">416</th><td>      <i>// This can't be a symbolic address (yet) because we don't have</i></td></tr>
<tr><th id="417">417</th><td><i>      // relocations that fit.</i></td></tr>
<tr><th id="418">418</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="52Offset" title='Offset' data-type='llvm::MachineOperand &amp;' data-ref="52Offset">Offset</dfn> = <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="419">419</th><td>      <i>// If this was the result of a daddiu, fold the immediate into the result</i></td></tr>
<tr><th id="420">420</th><td><i>      // as well.</i></td></tr>
<tr><th id="421">421</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53AddInst" title='AddInst' data-type='llvm::MachineInstr *' data-ref="53AddInst">AddInst</dfn> = <a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col1 ref" href="#51BaseOperand" title='BaseOperand' data-ref="51BaseOperand">BaseOperand</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="422">422</th><td>      <b>if</b> (AddInst &amp;&amp; (AddInst-&gt;getOpcode() == Mips::<span class='error' title="no member named &apos;DADDiu&apos; in namespace &apos;llvm::Mips&apos;">DADDiu</span>)) {</td></tr>
<tr><th id="423">423</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="54MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="54MO">MO</dfn> = <a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="424">424</th><td>        <i>// FIXME: We could probably fold the add into the load in some cases</i></td></tr>
<tr><th id="425">425</th><td><i>        // even when it's not initially zero, as our immediate field has just</i></td></tr>
<tr><th id="426">426</th><td><i>        // grown, but that's probably not the common case.</i></td></tr>
<tr><th id="427">427</th><td>        <b>if</b> (<a class="local col2 ref" href="#52Offset" title='Offset' data-ref="52Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col2 ref" href="#52Offset" title='Offset' data-ref="52Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>)) {</td></tr>
<tr><th id="428">428</th><td>          <a class="local col2 ref" href="#52Offset" title='Offset' data-ref="52Offset">Offset</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSERKS0_">=</a> <a class="local col4 ref" href="#54MO" title='MO' data-ref="54MO">MO</a>;</td></tr>
<tr><th id="429">429</th><td>          <a class="local col1 ref" href="#51BaseOperand" title='BaseOperand' data-ref="51BaseOperand">BaseOperand</a> = &amp;<a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="430">430</th><td>        }</td></tr>
<tr><th id="431">431</th><td>      } <b>else</b></td></tr>
<tr><th id="432">432</th><td>        <a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="433">433</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="55InsertBlock" title='InsertBlock' data-type='llvm::MachineBasicBlock *' data-ref="55InsertBlock">InsertBlock</dfn> = <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="434">434</th><td>      <em>auto</em> <dfn class="local col6 decl" id="56FirstOperand" title='FirstOperand' data-type='llvm::MachineOperand' data-ref="56FirstOperand">FirstOperand</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="435">435</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="57FirstReg" title='FirstReg' data-type='unsigned int' data-ref="57FirstReg">FirstReg</dfn> = <a class="local col6 ref" href="#56FirstOperand" title='FirstOperand' data-ref="56FirstOperand">FirstOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="436">436</th><td>      BuildMI(*InsertBlock, I.first, I.first-&gt;getDebugLoc(),</td></tr>
<tr><th id="437">437</th><td>          InstrInfo-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::MipsInstrInfo&apos;">get</span>(MipsOpForCHERIOp(I.first-&gt;getOpcode())))</td></tr>
<tr><th id="438">438</th><td>        .addReg(FirstReg, getDefRegState(FirstOperand.isDef()))</td></tr>
<tr><th id="439">439</th><td>        .addReg(BaseOperand-&gt;getReg()).add(Offset);</td></tr>
<tr><th id="440">440</th><td>      <a class="local col1 ref" href="#51BaseOperand" title='BaseOperand' data-ref="51BaseOperand">BaseOperand</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>); <i>// we used this register -&gt; can't kill it</i></td></tr>
<tr><th id="441">441</th><td>      <a class="local col0 ref" href="#50I" title='I' data-ref="50I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromBundleEv" title='llvm::MachineInstr::eraseFromBundle' data-ref="_ZN4llvm12MachineInstr15eraseFromBundleEv">eraseFromBundle</a>();</td></tr>
<tr><th id="442">442</th><td>      <b>if</b> (<a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a>) {</td></tr>
<tr><th id="443">443</th><td>        <i>// If we've folded the base of the add into the load's immediate, then</i></td></tr>
<tr><th id="444">444</th><td><i>        // we the add is no longer able to kill the register.</i></td></tr>
<tr><th id="445">445</th><td>        <a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="446">446</th><td>        <a class="local col1 ref" href="#21Adds" title='Adds' data-ref="21Adds">Adds</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col3 ref" href="#53AddInst" title='AddInst' data-ref="53AddInst">AddInst</a>);</td></tr>
<tr><th id="447">447</th><td>      }</td></tr>
<tr><th id="448">448</th><td>      <a class="local col4 ref" href="#24modified" title='modified' data-ref="24modified">modified</a> = <b>true</b>;</td></tr>
<tr><th id="449">449</th><td>    }</td></tr>
<tr><th id="450">450</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::CheriAddressingModeFolder::Remove' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE">Remove</a>(<span class='refarg'><a class="local col3 ref" href="#23GetPCCs" title='GetPCCs' data-ref="23GetPCCs">GetPCCs</a></span>, <span class='refarg'><a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a></span>);</td></tr>
<tr><th id="451">451</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::CheriAddressingModeFolder::Remove' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE">Remove</a>(<span class='refarg'><a class="local col0 ref" href="#20IncOffsets" title='IncOffsets' data-ref="20IncOffsets">IncOffsets</a></span>, <span class='refarg'><a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a></span>);</td></tr>
<tr><th id="452">452</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE" title='(anonymous namespace)::CheriAddressingModeFolder::Remove' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder6RemoveERT_RN4llvm19MachineRegisterInfoE">Remove</a>(<span class='refarg'><a class="local col1 ref" href="#21Adds" title='Adds' data-ref="21Adds">Adds</a></span>, <span class='refarg'><a class="local col9 ref" href="#19RI" title='RI' data-ref="19RI">RI</a></span>);</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="local col4 ref" href="#24modified" title='modified' data-ref="24modified">modified</a>;</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_125CheriAddressingModeFolder20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::CheriAddressingModeFolder::runOnMachineFunction' data-type='bool (anonymous namespace)::CheriAddressingModeFolder::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="58MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="58MF">MF</dfn>) override {</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableAddressingModeFolder" title='DisableAddressingModeFolder' data-use='m' data-ref="DisableAddressingModeFolder">DisableAddressingModeFolder</a>)</td></tr>
<tr><th id="457">457</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="458">458</th><td>    <a class="tu member" href="#(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo" title='(anonymous namespace)::CheriAddressingModeFolder::InstrInfo' data-use='w' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::InstrInfo">InstrInfo</a> = <a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget">MipsSubtarget</a>&gt;().<a class="ref" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget12getInstrInfoEv" title='llvm::MipsSubtarget::getInstrInfo' data-ref="_ZNK4llvm13MipsSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="459">459</th><td>    <em>bool</em> <dfn class="local col9 decl" id="59modified" title='modified' data-type='bool' data-ref="59modified">modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="460">460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col0 decl" id="60MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="60MLI">MLI</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="461">461</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> &amp;<dfn class="local col1 decl" id="61MDT" title='MDT' data-type='llvm::MachineDominatorTree &amp;' data-ref="61MDT">MDT</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="462">462</th><td>    <i>// Try iterating as long as we are making changs but add a cut-off at 1000</i></td></tr>
<tr><th id="463">463</th><td><i>    // to find inifite loops</i></td></tr>
<tr><th id="464">464</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62NumIterations" title='NumIterations' data-type='unsigned int' data-ref="62NumIterations">NumIterations</dfn> = <var>0</var>;</td></tr>
<tr><th id="465">465</th><td>    <b>while</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE" title='(anonymous namespace)::CheriAddressingModeFolder::foldMachineFunction' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE">foldMachineFunction</a>(<span class='refarg'><a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#60MLI" title='MLI' data-ref="60MLI">MLI</a></span>, <span class='refarg'><a class="local col1 ref" href="#61MDT" title='MDT' data-ref="61MDT">MDT</a></span>)) {</td></tr>
<tr><th id="466">466</th><td>      <a class="local col9 ref" href="#59modified" title='modified' data-ref="59modified">modified</a> = <b>true</b>;</td></tr>
<tr><th id="467">467</th><td>      <a class="local col2 ref" href="#62NumIterations" title='NumIterations' data-ref="62NumIterations">NumIterations</a>++;</td></tr>
<tr><th id="468">468</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumIterations &lt; 1000 &amp;&amp; &quot;Infinite loop in CheriAddrModeFolder?&quot;) ? void (0) : __assert_fail (&quot;NumIterations &lt; 1000 &amp;&amp; \&quot;Infinite loop in CheriAddrModeFolder?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp&quot;, 468, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62NumIterations" title='NumIterations' data-ref="62NumIterations">NumIterations</a> &lt; <var>1000</var> &amp;&amp; <q>"Infinite loop in CheriAddrModeFolder?"</q>);</td></tr>
<tr><th id="469">469</th><td>    }</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> <a class="local col9 ref" href="#59modified" title='modified' data-ref="59modified">modified</a>;</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td>};</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="475">475</th><td>  <em>void</em> <a class="decl" href="#484" title='llvm::initializeCheriAddressingModeFolderPass' data-ref="_ZN4llvm39initializeCheriAddressingModeFolderPassERNS_12PassRegistryE">initializeCheriAddressingModeFolderPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::CheriAddressingModeFolder" title='(anonymous namespace)::CheriAddressingModeFolder' data-ref="(anonymousnamespace)::CheriAddressingModeFolder">CheriAddressingModeFolder</a>::<dfn class="tu decl def" id="(anonymousnamespace)::CheriAddressingModeFolder::ID" title='(anonymous namespace)::CheriAddressingModeFolder::ID' data-type='char' data-ref="(anonymousnamespace)::CheriAddressingModeFolder::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="480">480</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeCheriAddressingModeFolderPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(CheriAddressingModeFolder, DEBUG_TYPE,</td></tr>
<tr><th id="481">481</th><td>                    <q>"CHERI addressing mode folder"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="482">482</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="483">483</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="484">484</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;CHERI addressing mode folder&quot;, &quot;cheriaddrmodefolder&quot;, &amp;CheriAddressingModeFolder::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;CheriAddressingModeFolder&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeCheriAddressingModeFolderPassFlag; void llvm::initializeCheriAddressingModeFolderPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeCheriAddressingModeFolderPassFlag, initializeCheriAddressingModeFolderPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::CheriAddressingModeFolder" title='(anonymous namespace)::CheriAddressingModeFolder' data-ref="(anonymousnamespace)::CheriAddressingModeFolder">CheriAddressingModeFolder</a>, <a class="macro" href="#14" title="&quot;cheriaddrmodefolder&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="485">485</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CHERI addressing mode folder"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> *</td></tr>
<tr><th id="490">490</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm31createCheriAddressingModeFolderEv" title='llvm::createCheriAddressingModeFolder' data-ref="_ZN4llvm31createCheriAddressingModeFolderEv">createCheriAddressingModeFolder</dfn>() {</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CheriAddressingModeFolder" title='(anonymous namespace)::CheriAddressingModeFolder' data-ref="(anonymousnamespace)::CheriAddressingModeFolder">CheriAddressingModeFolder</a><a class="tu ref" href="#_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1Ev" title='(anonymous namespace)::CheriAddressingModeFolder::CheriAddressingModeFolder' data-use='c' data-ref="_ZN12_GLOBAL__N_125CheriAddressingModeFolderC1Ev">(</a>);</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
