#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 00:26:55 2024
# Process ID: 26413
# Current directory: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1
# Command line: vivado -log mopshub_board_v3TMR_sem_controller_wrapp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mopshub_board_v3TMR_sem_controller_wrapp_0_0.tcl
# Log file: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/mopshub_board_v3TMR_sem_controller_wrapp_0_0.vds
# Journal file: /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mopshub_board_v3TMR_sem_controller_wrapp_0_0.tcl -notrace
Command: synth_design -top mopshub_board_v3TMR_sem_controller_wrapp_0_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'mopshub_board_v3TMR_sem_controller_wrapp_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27742
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2466.328 ; gain = 0.000 ; free physical = 8335 ; free virtual = 22268
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mopshub_board_v3TMR_sem_controller_wrapp_0_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_sem_controller_wrapp_0_0/synth/mopshub_board_v3TMR_sem_controller_wrapp_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sem_controller_wrapper' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_controller_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'sem_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/ip_repo/sem_0/synth/sem_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (1#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (2#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'FDP' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6155] done synthesizing module 'FDP' (4#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6157] synthesizing module 'INV' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6155] done synthesizing module 'INV' (6#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36164]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (7#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (8#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'FD' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6155] done synthesizing module 'FD' (9#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6157] synthesizing module 'FDE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13625]
INFO: [Synth 8-6155] done synthesizing module 'FDE' (10#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13625]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (10#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (11#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized4' (12#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized5' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized6' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized6' (13#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42936]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (14#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42936]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (14#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82372]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:82372]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized7' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized7' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized8' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized8' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized2' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized3' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized3' (15#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'FDRSE' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6155] done synthesizing module 'FDRSE' (16#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13776]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized9' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized9' (16#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM16X1D' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69907]
INFO: [Synth 8-6155] done synthesizing module 'RAM16X1D' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69907]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized10' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized10' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized11' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized11' (17#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70646]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70646]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized12' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized12' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized13' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized13' (18#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'MUXF5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42973]
INFO: [Synth 8-6155] done synthesizing module 'MUXF5' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:42973]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized4' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized4' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized5' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized5' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized6' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized6' (19#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized14' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized14' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized7' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized7' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized15' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized15' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized16' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized16' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized17' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized17' (20#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAM32X1S' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70331]
INFO: [Synth 8-6155] done synthesizing module 'RAM32X1S' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70331]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized18' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized18' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized19' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized19' (21#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized1' (22#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75938]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (25#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:75938]
INFO: [Synth 8-6155] done synthesizing module 'sem_0' (29#1) [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/ip_repo/sem_0/synth/sem_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_cfg' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_cfg.v:150]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FRAME_ECCE2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14607]
	Parameter FARSRC bound to: EFAR - type: string 
	Parameter FRAME_RBT_IN_FILENAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'FRAME_ECCE2' (30#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14607]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34801]
	Parameter DEVICE_ID bound to: -1 - type: integer 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (31#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:34801]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_cfg' (32#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_cfg.v:150]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon.v:151]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter V_ENABLETIME bound to: 650 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_fifo' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_fifo.v:122]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_fifo' (34#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_fifo.v:122]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_piso' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_piso.v:120]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (34#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13483]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_piso' (35#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_piso.v:120]
INFO: [Synth 8-6157] synthesizing module 'sem_0_sem_mon_sipo' [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_sipo.v:115]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon_sipo' (36#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon_sipo.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sem_0_sem_mon' (37#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_0_sem_mon.v:151]
INFO: [Synth 8-6155] done synthesizing module 'sem_controller_wrapper' (38#1) [/home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/sem_src/sem_controller_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mopshub_board_v3TMR_sem_controller_wrapp_0_0' (39#1) [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_sem_controller_wrapp_0_0/synth/mopshub_board_v3TMR_sem_controller_wrapp_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2497.305 ; gain = 30.977 ; free physical = 7806 ; free virtual = 21742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2512.145 ; gain = 45.816 ; free physical = 7741 ; free virtual = 21677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2512.145 ; gain = 45.816 ; free physical = 7741 ; free virtual = 21677
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.082 ; gain = 0.000 ; free physical = 8419 ; free virtual = 22358
INFO: [Netlist 29-17] Analyzing 202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.926 ; gain = 0.000 ; free physical = 8006 ; free virtual = 21885
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  FD => FDRE: 29 instances
  FDE => FDRE: 2 instances
  FDP => FDPE: 5 instances
  FDR => FDRE: 30 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  INV => LUT1: 5 instances
  MUXF5 => LUT3: 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2655.930 ; gain = 0.004 ; free physical = 8100 ; free virtual = 21979
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 8634 ; free virtual = 22512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 8632 ; free virtual = 22511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/sem_0_sem_controller0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 8644 ; free virtual = 22522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 8685 ; free virtual = 22564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
+---Registers : 
	              152 Bit    Registers := 1     
	              151 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   6 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6806 ; free virtual = 21009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|sem_v4_1_13_x7_sem_controller | use_enhm   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | use_repl   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | has_clas   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | has_njct   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | use_enhm   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | use_repl   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | has_clas   | 32x1          | LUT            | 
|sem_v4_1_13_x7_sem_controller | has_njct   | 32x1          | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 7013 ; free virtual = 20935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 7005 ; free virtual = 20927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6492 ; free virtual = 20414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6622 ; free virtual = 20544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6622 ; free virtual = 20544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6615 ; free virtual = 20538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6614 ; free virtual = 20536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6613 ; free virtual = 20535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6613 ; free virtual = 20535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                  | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mopshub_board_v3TMR_sem_controller_wrapp_0_0 | inst/sem_0_sem_mon0/example_mon_piso/hot_delay_reg[15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------------------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |    19|
|2     |FRAME_ECCE2 |     1|
|3     |ICAPE2      |     1|
|4     |INV         |     3|
|5     |LUT1        |     8|
|6     |LUT2        |    33|
|7     |LUT3        |   166|
|8     |LUT4        |    77|
|9     |LUT5        |   133|
|10    |LUT6        |   297|
|11    |MUXCY       |    39|
|12    |MUXF5       |     9|
|13    |MUXF7       |    26|
|14    |RAM16X1D    |     8|
|15    |RAM32X1S    |    10|
|16    |RAM64X1S    |     8|
|17    |RAMB18E1    |     3|
|20    |RAMB36E1    |     7|
|21    |SRL16E      |     1|
|22    |SRLC32E     |     8|
|23    |XORCY       |    37|
|24    |FD          |    24|
|25    |FDE         |     2|
|26    |FDP         |     5|
|27    |FDR         |    29|
|28    |FDRE        |   438|
|29    |FDSE        |    31|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6608 ; free virtual = 20530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2655.930 ; gain = 45.816 ; free physical = 6656 ; free virtual = 20578
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2655.930 ; gain = 189.602 ; free physical = 6655 ; free virtual = 20577
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2655.930 ; gain = 0.000 ; free physical = 6729 ; free virtual = 20652
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.863 ; gain = 0.000 ; free physical = 6743 ; free virtual = 20665
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances
  FD => FDRE: 24 instances
  FDE => FDRE: 2 instances
  FDP => FDPE: 5 instances
  FDR => FDRE: 29 instances
  INV => LUT1: 3 instances
  MUXF5 => LUT3: 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 2662.863 ; gain = 196.535 ; free physical = 6860 ; free virtual = 20783
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/mopshub_board_v3TMR_sem_controller_wrapp_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_sem_controller_wrapp_0_0_synth_1/mopshub_board_v3TMR_sem_controller_wrapp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v3TMR_sem_controller_wrapp_0_0_utilization_synth.rpt -pb mopshub_board_v3TMR_sem_controller_wrapp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 00:29:26 2024...
