WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2502875 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5005914 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6257423 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6257423 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9866194 heartbeat IPC: 2.057 cumulative IPC: 1.386 (Simulation time: 00 hr 01 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 16959379 heartbeat IPC: 1.41 cumulative IPC: 1.402 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 24114625 heartbeat IPC: 1.398 cumulative IPC: 1.4 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 31270011 heartbeat IPC: 1.398 cumulative IPC: 1.399 (Simulation time: 00 hr 02 min 46 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 38361504 heartbeat IPC: 1.41 cumulative IPC: 1.402 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 45517104 heartbeat IPC: 1.398 cumulative IPC: 1.401 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 52669199 heartbeat IPC: 1.398 cumulative IPC: 1.401 (Simulation time: 00 hr 04 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 59771828 heartbeat IPC: 1.408 cumulative IPC: 1.401 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 66931868 heartbeat IPC: 1.397 cumulative IPC: 1.401 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 74074934 heartbeat IPC: 1.4 cumulative IPC: 1.401 (Simulation time: 00 hr 06 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 71385217 cumulative IPC: 1.401 (Simulation time: 00 hr 06 min 28 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 71385217 cumulative IPC: 1.401 (Simulation time: 00 hr 06 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.401 instructions: 100000003 cycles: 71385217
CPU 0 Branch Prediction Accuracy: 78.07% MPKI: 30.77 Average ROB Occupancy at Mispredict: 10.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 8.35
BRANCH_CONDITIONAL: 22.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00054
BRANCH_RETURN: 0.00016

LLC TOTAL        ACCESS:        821 HIT:        696 MISS:        125
LLC LOAD         ACCESS:        765 HIT:        643 MISS:        122
LLC RFO          ACCESS:         10 HIT:         10 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:         43 HIT:         43 MISS:          0
LLC TRANSLATION  ACCESS:          3 HIT:          0 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 155.9 cycles
cpu0_DTLB TOTAL        ACCESS:   20511137 HIT:   20439619 MISS:      71518
cpu0_DTLB LOAD         ACCESS:   20511137 HIT:   20439619 MISS:      71518
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.038 cycles
cpu0_ITLB TOTAL        ACCESS:    3438331 HIT:    3438079 MISS:        252
cpu0_ITLB LOAD         ACCESS:    3438331 HIT:    3438079 MISS:        252
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.69 cycles
cpu0_L1D TOTAL        ACCESS:   26201801 HIT:   25685729 MISS:     516072
cpu0_L1D LOAD         ACCESS:   20950074 HIT:   20541545 MISS:     408529
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5251715 HIT:    5144183 MISS:     107532
cpu0_L1D TRANSLATION  ACCESS:         12 HIT:          1 MISS:         11
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 4.274 cycles
cpu0_L1I TOTAL        ACCESS:    3956042 HIT:    3954176 MISS:       1866
cpu0_L1I LOAD         ACCESS:    3956042 HIT:    3954176 MISS:       1866
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.368 cycles
cpu0_L2C TOTAL        ACCESS:     309627 HIT:     308849 MISS:        778
cpu0_L2C LOAD         ACCESS:     225698 HIT:     224933 MISS:        765
cpu0_L2C RFO          ACCESS:      30838 HIT:      30828 MISS:         10
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      53080 HIT:      53080 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         11 HIT:          8 MISS:          3
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 45.21 cycles
cpu0_STLB TOTAL        ACCESS:      49611 HIT:      49599 MISS:         12
cpu0_STLB LOAD         ACCESS:      49611 HIT:      49599 MISS:         12
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 262.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:        111
 AVG DBUS CONGESTED CYCLE: 2.769
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
