
*** Running vivado
    with args -log bd_6311_dp_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_6311_dp_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_6311_dp_0.tcl -notrace
Command: synth_design -top bd_6311_dp_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1558.746 ; gain = 89.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_6311_dp_0' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6311_dp_0_dport_wrapper' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0_dport_wrapper.v:57]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEVICE bound to: xczu9eg - type: string 
	Parameter C_COMPONENT_NAME bound to: bd_6311_dp_0 - type: string 
	Parameter C_LANE_COUNT bound to: 4 - type: integer 
	Parameter C_FLOW_DIRECTION bound to: 1 - type: integer 
	Parameter C_PHY_TYPE_EXTERNAL bound to: 1 - type: integer 
	Parameter C_INCLUDE_HDCP bound to: 0 - type: integer 
	Parameter C_INCLUDE_HDCP22 bound to: 0 - type: integer 
	Parameter C_SECONDARY_SUPPORT bound to: 1 - type: integer 
	Parameter C_IEEE_OUI bound to: 000A35 - type: string 
	Parameter C_AUDIO_CHANNELS bound to: 2 - type: integer 
	Parameter C_S_BASEADDR bound to: CA400000 - type: string 
	Parameter C_S_HIGHADDR bound to: CA40FFFF - type: string 
	Parameter C_PROTOCOL_SELECTION bound to: 2 - type: integer 
	Parameter C_LINK_RATE bound to: 30 - type: integer 
	Parameter C_MST_ENABLE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_MST_STREAMS bound to: 2 - type: integer 
	Parameter C_MAX_BITS_PER_COLOR bound to: 10 - type: integer 
	Parameter C_QUAD_PIXEL_ENABLE bound to: 1 - type: integer 
	Parameter C_DUAL_PIXEL_ENABLE bound to: 0 - type: integer 
	Parameter C_YCRCB_ENABLE bound to: 1 - type: integer 
	Parameter C_YONLY_ENABLE bound to: 1 - type: integer 
	Parameter C_VENDOR_SPECIFIC bound to: 0 - type: integer 
	Parameter C_GT_DATAWIDTH bound to: 2 - type: integer 
	Parameter C_BUF_BYPASS bound to: 0 - type: integer 
	Parameter C_EDP_EN bound to: 0 - type: integer 
	Parameter C_IS_VERSAL bound to: 0 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_6311_dp_0_core_top' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0_core_top.v:62]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMPONENT_NAME bound to: bd_6311_dp_0 - type: string 
	Parameter C_LANE_COUNT bound to: 4 - type: integer 
	Parameter C_FLOW_DIRECTION bound to: 1 - type: integer 
	Parameter C_PHY_TYPE_EXTERNAL bound to: 1 - type: integer 
	Parameter C_INCLUDE_HDCP bound to: 0 - type: integer 
	Parameter C_INCLUDE_HDCP22 bound to: 0 - type: integer 
	Parameter C_SECONDARY_SUPPORT bound to: 1 - type: integer 
	Parameter C_IEEE_OUI bound to: 000A35 - type: string 
	Parameter C_AUDIO_CHANNELS bound to: 2 - type: integer 
	Parameter C_S_BASEADDR bound to: CA400000 - type: string 
	Parameter C_S_HIGHADDR bound to: CA40FFFF - type: string 
	Parameter C_PROTOCOL_SELECTION bound to: 2 - type: integer 
	Parameter C_LINK_RATE bound to: 30 - type: integer 
	Parameter C_MST_ENABLE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_MST_STREAMS bound to: 2 - type: integer 
	Parameter C_MAX_BITS_PER_COLOR bound to: 10 - type: integer 
	Parameter C_QUAD_PIXEL_ENABLE bound to: 1 - type: integer 
	Parameter C_DUAL_PIXEL_ENABLE bound to: 0 - type: integer 
	Parameter C_YCRCB_ENABLE bound to: 1 - type: integer 
	Parameter C_YONLY_ENABLE bound to: 1 - type: integer 
	Parameter C_VENDOR_SPECIFIC bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_BUF_BYPASS bound to: 0 - type: integer 
	Parameter C_EDP_EN bound to: 0 - type: integer 
	Parameter C_IS_VERSAL bound to: 0 - type: integer 
	Parameter C_SIM_MODE bound to: 0 - type: integer 
	Parameter CFG_STATUS_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46314]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (7#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_2_rx_sec_pkt_fifo' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_sec_pkt_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (9#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (9#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (10#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (11#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (12#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (12#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (12#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (13#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (14#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_2_rx_sec_pkt_fifo' (15#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_sec_pkt_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'rs_decoder_v' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/rs_decoder_v.v:51]
INFO: [Synth 8-638] synthesizing module 'bd_6311_dp_0_rs_decoder_v9_0_17_viv' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/ip_0/synth/bd_6311_dp_0_rs_decoder_v9_0_17_viv.vhd:84]
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CTRL bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_INPUT_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_M_AXIS_OUTPUT_TUSER bound to: 1 - type: integer 
	Parameter C_S_AXIS_INPUT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_INPUT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_CTRL_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_OUTPUT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_OUTPUT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STAT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_DATA_DEL bound to: 1 - type: integer 
	Parameter C_HAS_ERASE bound to: 0 - type: integer 
	Parameter C_HAS_ERR_STATS bound to: 1 - type: integer 
	Parameter C_HAS_INFO bound to: 0 - type: integer 
	Parameter C_HAS_N_IN bound to: 0 - type: integer 
	Parameter C_HAS_R_IN bound to: 0 - type: integer 
	Parameter C_GEN_START bound to: 0 - type: integer 
	Parameter C_H bound to: 1 - type: integer 
	Parameter C_K bound to: 13 - type: integer 
	Parameter C_N bound to: 15 - type: integer 
	Parameter C_POLYNOMIAL bound to: 19 - type: integer 
	Parameter C_SPEC bound to: 0 - type: integer 
	Parameter C_SYMBOL_WIDTH bound to: 4 - type: integer 
	Parameter C_IGNORE_ILLEGAL_N_R bound to: 1 - type: integer 
	Parameter C_DEFINE_LEGAL_R_VALS bound to: 0 - type: integer 
	Parameter C_NUM_LEGAL_R_VALUES bound to: 2 - type: integer 
	Parameter C_LEGAL_R_VECTOR_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_NUM_CHANNELS bound to: 4 - type: integer 
	Parameter C_NUM_PUNC_PATTERNS bound to: 0 - type: integer 
	Parameter C_PUNCTURE_SELECT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_PUNCTURE_VECTOR_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_MEMSTYLE bound to: 2 - type: integer 
	Parameter C_OUTPUT_CHECK_SYMBOLS bound to: 1 - type: integer 
	Parameter C_OPTIMISATION bound to: 1 - type: integer 
	Parameter C_SELF_RECOVERING bound to: 0 - type: integer 
	Parameter C_MEM_INIT_PREFIX bound to: bd_6311_dp_0_rs_decoder_v9_0_17_viv - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'rs_decoder_v9_0_17' declared at 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/03d7/hdl/rs_decoder_v9_0_vh_rfs.vhd:18632' bound to instance 'U0' of component 'rs_decoder_v9_0_17' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/ip_0/synth/bd_6311_dp_0_rs_decoder_v9_0_17_viv.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'bd_6311_dp_0_rs_decoder_v9_0_17_viv' (75#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/ip_0/synth/bd_6311_dp_0_rs_decoder_v9_0_17_viv.vhd:84]
INFO: [Synth 8-6155] done synthesizing module 'rs_decoder_v' (76#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/rs_decoder_v.v:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (77#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (77#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_2_rx_sec_axis_fifo' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_sec_axis_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2233]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (79#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (79#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (79#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (79#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (80#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (81#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (82#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2233]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_2_rx_sec_axis_fifo' (83#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_sec_axis_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized2' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized3' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized4' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized5' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized6' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized6' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized7' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized7' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized8' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized8' (84#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_2_rx_vid_fifo' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_vid_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized3' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized1' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized4' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized1' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (86#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (87#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_2_rx_vid_fifo' (88#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_vid_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'displayport_v8_1_2_rx_audio_fifo' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_audio_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized13' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized13' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized14' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized14' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized15' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized15' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (93#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-6155] done synthesizing module 'displayport_v8_1_2_rx_audio_fifo' (94#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0/src/verilog/displayport_v8_1_2_rx_audio_fifo.v:49]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized9' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized9' (105#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized10' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized10' (107#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized11' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized11' (107#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'bd_6311_dp_0_core_top' (110#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0_core_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'bd_6311_dp_0_dport_wrapper' (111#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0_dport_wrapper.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6311_dp_0' (112#1) [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/synth/bd_6311_dp_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 2111.684 ; gain = 642.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2132.020 ; gain = 662.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2132.020 ; gain = 662.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2132.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2858.551 ; gain = 16.238
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/bd_6311_dp_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/bd_6311_dp_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/ip/ip_0/bd_6311_dp_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_fifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_timingfifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_unpackfifo_oflw_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_apb_inst/sync_cell_user_vsync_s4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_act_handle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_act_handle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_dpcd_inst/sync_cell_ser_lane3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_assr_sync_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_assr_sync_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_aud_pktfifo_ovf_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_aud_pktfifo_ovf_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_ext_rxd_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_rx_audio_info_rxd_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_done_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_train_lost_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vid_mode_str4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_cdr_done_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_lane_align_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lane_inactive_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lane_inactive_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_filter_ctrl_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_filter_ctrl_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_audio_sample_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_audio_sample_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/split_sdp_xpm_inst.sync_cell_split_sdp_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/split_sdp_xpm_inst.sync_cell_split_sdp_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_data_filter_ctrl_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_aud_data_filter_ctrl_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pe_level_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pe_level_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vs_level_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vs_level_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_pattern_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_pattern_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_training_pattern_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_training_pattern_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_symbol_err_cnt_sel_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_symbol_err_cnt_sel_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_clear_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_inactive_timer_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_valid_msa_event'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_valid_msa_event'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_bs_det_s0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_bs_det_s0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_fifo_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_fifo_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp14_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp14_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp22_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp22_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_ingress_fifo_full'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_ingress_fifo_full'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_reset_pulse_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_reset_pulse_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lnk_vid_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_lnk_vid_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_mst_idle_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_mst_idle_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_rd_cntr_l3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_training_in_progress_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/sync_cell_training_in_progress_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_access_link_bw_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_access_link_bw_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_assr_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_assr_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_audio_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_cfg_link_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_cfg_link_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_descramble_disable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_descramble_disable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_black_video_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_black_video_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_frm_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_enh_frm_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_ext_pkt_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_ext_pkt_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_info_pkt_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_info_pkt_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_prbs_err_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_prbs_err_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l0_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l1_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l1_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l2_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l2_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l3_symbol_lock_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_l3_symbol_lock_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_hbr3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lnk_bw_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_en_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_en_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_lane_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_lane_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp23_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_override_tp23_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_retrain_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_retrain_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rst_lane_sts_retrain_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rst_lane_sts_retrain_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_clr_oflw_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_clr_oflw_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp4_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_unplugevent_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_audclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_mst_audio_stream_no_audclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vbid_aud_mute_audclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vbid_aud_mute_audclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/sync_cell_tp23_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_reset_inst/sync_cell_tp23_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lane_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_lane_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vid_pixel_mode'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_vid_pixel_mode'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane0_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane0_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane1_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane1_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane2_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane2_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane3_set_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_link_qual_lane3_set_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/displayport_v8_1_2_rx_lane0_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.displayport_v8_1_2_rx_lane1_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane2_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.displayport_v8_1_2_rx_lane3_inst/FULL_TRAINING.displayport_v8_1_2_rx_training_inst/sync_cell_sym_err_cnt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp1_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_score_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_tp23_score_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pts_trained_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_pts_trained_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_pre_chg_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_pre_chg_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_volt_chg_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_req_volt_chg_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_lane_reset_disable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_lane_reset_disable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vbid_1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vidmode_updt_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_vidmode_updt_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/sync_cell_usr_data_end_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/sync_cell_usr_data_end_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dtg_enable_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dtg_enable_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_use_filt_msa_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_use_filt_msa_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dpcd_lane_count_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_dpcd_lane_count_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc1_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_dtg_inst/sync_cell_rx_misc1_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc0_str0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc0_str0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc1_str0_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/sync_cell_rx_misc1_str0_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream3_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream3_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream4_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_aux_inst/displayport_v8_1_2_rx_interrupt_inst/sync_cell_vbid_stream4_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_fifo_inst/fifo_gen_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_axis_inst/fifo_gen_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/displayport_v8_1_2_rx_sec_pkt_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_1.gen_framing_lane1[0].displayport_v8_1_2_rx_framing1_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte0_fifo_inst/fifo_gen_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/displayport_v8_1_2_rx_sec_link_byte1_fifo_inst/fifo_gen_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_6311_dp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_6311_dp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2881.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2885.598 ; gain = 4.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'displayport_v8_1_2_axilite_sif'
INFO: [Synth 8-802] inferred FSM for state register 'apb_wr_rd_cs_reg' in module 'displayport_v8_1_2_apb_mif'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_2_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align'
INFO: [Synth 8-802] inferred FSM for state register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'i_line_state_reg' in module 'displayport_v8_1_2_rx_user_dtg'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'split_sdp_state_reg' in module 'displayport_v8_1_2_rx_sdp_split'
INFO: [Synth 8-802] inferred FSM for state register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_2_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_2_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_2_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_2_rx_framing'
INFO: [Synth 8-802] inferred FSM for state register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_vbid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_msa_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_vid_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'i_reply_state_reg' in module 'displayport_v8_1_2_rx_aux_reply'
INFO: [Synth 8-802] inferred FSM for state register 'i_power_state_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_interrupt_delay_state_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_vcpayload_alloc_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_vcpayload_dealloc_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_down_reply_buffer_read_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_down_request_buffer_ready_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream2_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream2_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream2_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream3_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream3_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream3_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_mode_change_interrupt_stream4_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_info_pkt_rxd_interrupt_stream4_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_ext_pkt_rxd_interrupt_stream4_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_dpcd_test_sink_start_crc_interrupt_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp1_start_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_alloc_request_available_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_act_trigger_rxd_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp2_start_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp3_start_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_tp4_start_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_link_qual_reg_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_error_count_reg_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_access_lane_set_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_bw_change_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_black_video_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_assr_sync_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_bs_idle_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_aud_pkt_ovf_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_wr_dpcd_aksv_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_wr_dpcd_an_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_wr_dpcd_ainfo_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_wr_dpcd_dbg_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_rd_dpcd_r0_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp_rd_dpcd_binfo_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp22_wr_dpcd_rtx_txcaps_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp22_wr_dpcd_ake_no_st_km_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp22_wr_dpcd_ake_st_km_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-802] inferred FSM for state register 'i_hdcp22_wr_dpcd_lc_init_reg' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'displayport_v8_1_2_axilite_sif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                apb_idle |                              001 |                               00
               apb_setup |                              010 |                               01
              apb_access |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'apb_wr_rd_cs_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_apb_mif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_training'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   START |                       0000000001 |                       0000000001
            TP3_ALIGN_W1 |                       0000100000 |                       0000100000
          TP3_UNALIGN_W1 |                       0001000000 |                       0001000000
          TP3_UNALIGN_W2 |                       0010000000 |                       0010000000
          ENH_UNALIGN_W1 |                       0000000100 |                       0000000100
          ENH_UNALIGN_W2 |                       0000001000 |                       0000001000
            ENH_ALIGN_W1 |                       0000000010 |                       0000000010
                    WAIT |                       0000010000 |                       0000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_training__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   START |                       0000000001 |                       0000000001
            TP3_ALIGN_W1 |                       0000100000 |                       0000100000
          TP3_UNALIGN_W1 |                       0001000000 |                       0001000000
          TP3_UNALIGN_W2 |                       0010000000 |                       0010000000
          ENH_UNALIGN_W1 |                       0000000100 |                       0000000100
          ENH_UNALIGN_W2 |                       0000001000 |                       0000001000
            ENH_ALIGN_W1 |                       0000000010 |                       0000000010
                    WAIT |                       0000010000 |                       0000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_training__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   START |                       0000000001 |                       0000000001
            TP3_ALIGN_W1 |                       0000100000 |                       0000100000
          TP3_UNALIGN_W1 |                       0001000000 |                       0001000000
          TP3_UNALIGN_W2 |                       0010000000 |                       0010000000
          ENH_UNALIGN_W1 |                       0000000100 |                       0000000100
          ENH_UNALIGN_W2 |                       0000001000 |                       0000001000
            ENH_ALIGN_W1 |                       0000000010 |                       0000000010
                    WAIT |                       0000010000 |                       0000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               TP2_START |                              001 |                              001
               TP2_TRIAL |                              010 |                              010
                 TP2_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tp2_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pTS_NOT_TRAINED |                               01 |                               01
             pTS_TRAINED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_training_state_reg' in module 'displayport_v8_1_2_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_KCHAR |                            00000 |                           000000
                     AD1 |                            00001 |                           000010
                     AD2 |                            00010 |                           000011
                     AD3 |                            00011 |                           000100
                     AD4 |                            00100 |                           000101
                     AD0 |                            00101 |                           000001
                     UD0 |                            00110 |                           000110
                     UD1 |                            00111 |                           000111
                     UD2 |                            01000 |                           001000
                     UD3 |                            01001 |                           001001
                     UD4 |                            01010 |                           001010
                 TP3_AD1 |                            01011 |                           001100
               TP3_AD2_5 |                            01100 |                           001101
                 TP3_AD6 |                            01101 |                           001110
              TP3_AD7_16 |                            01110 |                           001111
                 TP3_AD0 |                            01111 |                           001011
                 TP3_UD1 |                            10000 |                           010000
                 TP3_UD2 |                            10001 |                           010001
               TP3_UD3_5 |                            10010 |                           010010
                 TP3_UD6 |                            10011 |                           010011
                 TP3_UD7 |                            10100 |                           010100
              TP3_UD8_16 |                            10101 |                           010101
                TP3_UD17 |                            10110 |                           010110
                 TP4_AD0 |                            10111 |                           100001
           TP4_SEQ_CHK_A |                            11000 |                           100110
                 TP4_UD0 |                            11001 |                           100010
                 TP4_UD1 |                            11010 |                           100011
           TP4_SEQ_CHK_U |                            11011 |                           100111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_training__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   START |                       0000000001 |                       0000000001
            TP3_ALIGN_W1 |                       0000100000 |                       0000100000
          TP3_UNALIGN_W1 |                       0001000000 |                       0001000000
          TP3_UNALIGN_W2 |                       0010000000 |                       0010000000
          ENH_UNALIGN_W1 |                       0000000100 |                       0000000100
          ENH_UNALIGN_W2 |                       0000001000 |                       0000001000
            ENH_ALIGN_W1 |                       0000000010 |                       0000000010
                    WAIT |                       0000010000 |                       0000010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_deskew_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           kDS_WAIT_TP23 |                              001 |                              001
               kDS_CLEAR |                              100 |                              100
              kDS_ADJUST |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_detect_state_reg' in module 'displayport_v8_1_2_rx_align__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            pLS_WAIT_MSA |                           000001 |                           000001
                pLS_WAIT |                           000010 |                           000010
         pLS_LINE_ACTIVE |                           000100 |                           000100
 pLS_CHECK_USER_DATA_END |                           001000 |                           001000
pLS_WAIT_FOR_TIMER_FIXED |                           010000 |                           010000
         pLS_HSYNC_FIXED |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_line_state_reg' in module 'displayport_v8_1_2_rx_user_dtg'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         pSPLIT_SDP_INIT |                          0000001 |                              000
       pSPLIT_SDP_DETECT |                          0000010 |                              001
  pSPLIT_SDP_SPLIT_ENTER |                          0000100 |                              010
         pSPLIT_SDP_WAIT |                          0001000 |                              101
          pSPLIT_SDP_MSA |                          0010000 |                              110
   pSPLIT_SDP_SPLIT_EXIT |                          0100000 |                              011
          pSPLIT_SDP_END |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_sdp_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_sdp_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              pVBID_IDLE |                         00000001 |                              000
                 pVBID_0 |                         00000010 |                              001
                 pVBID_1 |                         00000100 |                              010
                 pVBID_2 |                         00001000 |                              011
                 pVBID_3 |                         00010000 |                              100
                 pVBID_4 |                         00100000 |                              101
                 pVBID_5 |                         01000000 |                              110
                 pVBID_6 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vbid_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pSDP_DELAY_IDLE |                               01 |                               01
           pSDP_DELAY_S1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pAUD_IDLE |                             0001 |                               00
           pAUD_CHK_NEXT |                             0010 |                               11
               pAUD_DATA |                             0100 |                               10
         pAUD_START_WAIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pMSA_IDLE |                              000 |                             0000
       pMSA_VERIFY_START |                              001 |                             0001
              pMSA_ENTRY |                              010 |                             0010
                  pMSA_0 |                              011 |                             0011
                  pMSA_1 |                              100 |                             0100
                  pMSA_2 |                              101 |                             0101
                  pMSA_3 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_msa_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          pVID_BE_DETECT |                              000 |                              000
        pVID_MAIN_STREAM |                              001 |                              001
          pVID_MAIN_FILL |                              010 |                              010
      pVID_DATA_RECOVERY |                              011 |                              100
     pVID_MAIN_FILL_DATA |                              100 |                              011
      pVID_MAIN_LINE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vid_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              pVBID_IDLE |                         00000001 |                              000
                 pVBID_0 |                         00000010 |                              001
                 pVBID_1 |                         00000100 |                              010
                 pVBID_2 |                         00001000 |                              011
                 pVBID_3 |                         00010000 |                              100
                 pVBID_4 |                         00100000 |                              101
                 pVBID_5 |                         01000000 |                              110
                 pVBID_6 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vbid_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pSDP_DELAY_IDLE |                               01 |                               01
           pSDP_DELAY_S1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pAUD_IDLE |                             0001 |                               00
           pAUD_CHK_NEXT |                             0010 |                               11
               pAUD_DATA |                             0100 |                               10
         pAUD_START_WAIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pMSA_IDLE |                              000 |                             0000
       pMSA_VERIFY_START |                              001 |                             0001
              pMSA_ENTRY |                              010 |                             0010
                  pMSA_0 |                              011 |                             0011
                  pMSA_1 |                              100 |                             0100
                  pMSA_2 |                              101 |                             0101
                  pMSA_3 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_msa_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          pVID_BE_DETECT |                              000 |                              000
        pVID_MAIN_STREAM |                              001 |                              001
          pVID_MAIN_FILL |                              010 |                              010
      pVID_DATA_RECOVERY |                              011 |                              100
     pVID_MAIN_FILL_DATA |                              100 |                              011
      pVID_MAIN_LINE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vid_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              pVBID_IDLE |                         00000001 |                              000
                 pVBID_0 |                         00000010 |                              001
                 pVBID_1 |                         00000100 |                              010
                 pVBID_2 |                         00001000 |                              011
                 pVBID_3 |                         00010000 |                              100
                 pVBID_4 |                         00100000 |                              101
                 pVBID_5 |                         01000000 |                              110
                 pVBID_6 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vbid_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pSDP_DELAY_IDLE |                               01 |                               01
           pSDP_DELAY_S1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pAUD_IDLE |                             0001 |                               00
           pAUD_CHK_NEXT |                             0010 |                               11
               pAUD_DATA |                             0100 |                               10
         pAUD_START_WAIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pMSA_IDLE |                              000 |                             0000
       pMSA_VERIFY_START |                              001 |                             0001
              pMSA_ENTRY |                              010 |                             0010
                  pMSA_0 |                              011 |                             0011
                  pMSA_1 |                              100 |                             0100
                  pMSA_2 |                              101 |                             0101
                  pMSA_3 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_msa_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          pVID_BE_DETECT |                              000 |                              000
        pVID_MAIN_STREAM |                              001 |                              001
          pVID_MAIN_FILL |                              010 |                              010
      pVID_DATA_RECOVERY |                              011 |                              100
     pVID_MAIN_FILL_DATA |                              100 |                              011
      pVID_MAIN_LINE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vid_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              pVBID_IDLE |                         00000001 |                              000
                 pVBID_0 |                         00000010 |                              001
                 pVBID_1 |                         00000100 |                              010
                 pVBID_2 |                         00001000 |                              011
                 pVBID_3 |                         00010000 |                              100
                 pVBID_4 |                         00100000 |                              101
                 pVBID_5 |                         01000000 |                              110
                 pVBID_6 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vbid_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
         pSDP_DELAY_IDLE |                               01 |                               01
           pSDP_DELAY_S1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sdp_delay_state_reg' in module 'displayport_v8_1_2_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pAUD_IDLE |                             0001 |                               00
           pAUD_CHK_NEXT |                             0010 |                               11
               pAUD_DATA |                             0100 |                               10
         pAUD_START_WAIT |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_state_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               pMSA_IDLE |                              000 |                             0000
       pMSA_VERIFY_START |                              001 |                             0001
              pMSA_ENTRY |                              010 |                             0010
                  pMSA_0 |                              011 |                             0011
                  pMSA_1 |                              100 |                             0100
                  pMSA_2 |                              101 |                             0101
                  pMSA_3 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_msa_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          pVID_BE_DETECT |                              000 |                              000
        pVID_MAIN_STREAM |                              001 |                              001
          pVID_MAIN_FILL |                              010 |                              010
      pVID_DATA_RECOVERY |                              011 |                              100
     pVID_MAIN_FILL_DATA |                              100 |                              011
      pVID_MAIN_LINE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vid_state_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_framing__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
      pAUX_RX_REPLY_IDLE |                     000000000001 |                     000000000001
pAUX_RX_REPLY_SYNC_TO_CLOCK |                     000000000010 |                     000000000010
 pAUX_RX_REPLY_PRECHARGE |                     000000000100 |                     000000000100
      pAUX_RX_REPLY_SYNC |                     000000001000 |                     000000001000
pAUX_RX_REPLY_START_HIGH |                     000000010000 |                     000000010000
 pAUX_RX_REPLY_START_LOW |                     000000100000 |                     000000100000
      pAUX_RX_REPLY_COMM |                     000001000000 |                     000001000000
       pAUX_RX_REPLY_PAD |                     000010000000 |                     000010000000
     pAUX_RX_REPLY_BYTES |                     000100000000 |                     000100000000
 pAUX_RX_REPLY_STOP_HIGH |                     010000000000 |                     010000000000
  pAUX_RX_REPLY_STOP_LOW |                     100000000000 |                     100000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_reply_state_reg' in module 'displayport_v8_1_2_rx_aux_reply'
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c:/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c:/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_rtx_txcaps_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_ake_no_st_km_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_ake_st_km_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_lc_init_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_ske_send_eks_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_dbg_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_rd_dpcd_hdash_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_rd_dpcd_ekh_km_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp22_wr_dpcd_str_type_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_power_state_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              pIS_NORMAL |                             0001 |                             0001
             pIS_PENDING |                             0010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_interrupt_delay_state_reg' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vcpayload_alloc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_vcpayload_dealloc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_down_reply_buffer_read_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_down_request_buffer_ready_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_bw_change_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp1_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp2_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp3_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_wr_dpcd_dbg_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_wr_dpcd_aksv_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_wr_dpcd_an_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_wr_dpcd_ainfo_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_rd_dpcd_r0_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_hdcp_rd_dpcd_binfo_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_black_video_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_assr_sync_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_aud_pkt_ovf_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_alloc_request_available_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_act_trigger_rxd_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_dpcd_test_sink_start_crc_interrupt_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_bs_idle_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_tp4_start_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_lane_set_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_link_qual_reg_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_access_error_count_reg_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream2_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream2_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream2_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream3_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream3_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream3_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_ext_pkt_rxd_interrupt_stream4_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_info_pkt_rxd_interrupt_stream4_reg' using encoding 'sequential' in module 'displayport_v8_1_2_rx_interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_mode_change_interrupt_stream4_reg' using encoding 'one-hot' in module 'displayport_v8_1_2_rx_interrupt'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"rs_block_mem:/ram1.ram3.ram_contents_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "rs_block_mem:/ram1.ram3.ram_contents_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
          pRSD_READ_FIFO |                           000001 |                           000001
            pRSD_GEN_SEQ |                           001000 |                           001000
           pRSD_READ_HDR |                           000010 |                           000010
          pRSD_READ_DATA |                           000100 |                           000100
               pRSD_WAIT |                           010000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_sec_pkt_state_reg' in module 'displayport_v8_1_2_rx_sec_framing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       pRSD_WAIT_FOR_HDR |                               01 |                               01
    pRSD_GEN_HDR_CONTROL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'i_rsd_hdr_detect_state_reg' in module 'displayport_v8_1_2_rx_sec_framing'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:19 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/bm/itc0' (comp_eq__parameterized1) to 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/bm/lcblk.n_e.vr5.itctm1'
INFO: [Synth 8-223] decloning instance 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/bm/vr6.smatc1' (comp_eq__parameterized3) to 'inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/bm/sma1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\core_top_inst/dport_link_inst /displayport_v8_1_2_rx_link_insti_423_6/\gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst /U0/d1/d1/dec/ffo1/brmg1.br1/ram1.ram3.ram_contents_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM "inst/\core_top_inst/dport_link_inst /displayport_v8_1_2_rx_link_insti_423_6/\gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst /U0/d1/d1/dec/ffo1/brmg1.br1/ram1.ram3.ram_contents_reg"
INFO: [Synth 8-4471] merging register 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/mst_rx_lane_data_valid_reg_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/mst_rx_lane_data_valid_reg_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:13496]
INFO: [Synth 8-4471] merging register 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_clear_during_video_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_clear_during_video_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:13146]
INFO: [Synth 8-4471] merging register 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/i_mst_rx_lane_data_valid_4b_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_mst_rx_lane_data_valid_4b_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:16152]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/mst_rx_lane_data_valid_reg_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/mst_rx_lane_data_valid_reg_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:13496]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_clear_during_video_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_clear_during_video_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:13146]
INFO: [Synth 8-4471] merging register 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/i_mst_rx_lane_data_valid_4b_reg' into 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_mst_rx_lane_data_valid_4b_reg' [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:16152]
INFO: [Synth 8-5546] ROM "max_ycount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_2_reg' and it is trimmed from '16' to '12' bits. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:34455]
INFO: [Synth 8-3936] Found unconnected internal register 'displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_2_reg' and it is trimmed from '16' to '12' bits. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:34455]
INFO: [Synth 8-3936] Found unconnected internal register 'displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_2_reg' and it is trimmed from '16' to '12' bits. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:34455]
INFO: [Synth 8-3936] Found unconnected internal register 'displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/lnk_rx_user_data_2_reg' and it is trimmed from '16' to '12' bits. [c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ipshared/50f4/hdl/displayport_v8_1_syn_rfs.v:34455]
INFO: [Synth 8-5587] ROM size for "displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/output_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_main__GB0 has port mst_stream_en[0] driven by constant 1
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized1__59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized6__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized6__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized8__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized8__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized6__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized1__60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_array_single__parameterized6__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[204] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[203] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[202] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[201] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[200] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[199] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[198] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[197] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[196] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[195] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[194] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[193] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[192] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[191] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[190] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[189] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[188] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[187] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[186] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[185] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[184] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[183] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[182] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[181] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[180] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[179] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[178] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[177] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[176] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[175] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[174] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[173] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[172] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[171] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[170] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[169] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[168] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[167] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[166] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[165] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[164] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[163] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[162] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[161] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[160] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[159] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[158] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[157] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[156] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[155] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[154] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[153] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[152] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[151] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_rx_vidmode_regs_lnk_clk[150] in module displayport_v8_1_2_rx_user_dtg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/residue_reg[6] )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/output_size_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/residue_reg[6] )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/output_size_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/residue_reg[6] )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/output_size_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/residue_reg[6] )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/output_size_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_fifo_reset_reg[0]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[0]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_fifo_reset_reg[0]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]' (FDR) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]' (FDR) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]' (FDR) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\displayport_v8_1_2_rx_user_fifo_lane_3/displayport_v8_1_2_rx_vid_unpack_inst/rshift0_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_fifo_reset_reg[1]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[1]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_fifo_reset_reg[1]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/rx_sdp_split_inst /lnk_rx_data_valid_in_q_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/rx_sdp_split_inst /lnk_rx_data_valid_in_q_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/rx_sdp_split_inst /lnk_rx_data_valid_in_q_reg)
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_fifo_reset_reg[2]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_sync_clear_overflow_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_sync_clear_overflow_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_fifo_reset_reg[2]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_sync_clear_overflow_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_sync_clear_overflow_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_fifo_reset_reg[2]' (FDS) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_fifo_reset_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[0]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_sync_clear_overflow_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_sync_clear_overflow_reg[1]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_0/i_sync_clear_overflow_reg[2]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_sync_clear_overflow_reg[1]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_3/i_sync_clear_overflow_reg[2]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[1]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_sync_clear_overflow_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_2/i_sync_clear_overflow_reg[2]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/displayport_v8_1_2_rx_user_fifo_lane_1/i_sync_clear_overflow_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/i_mst_rx_lane_data_valid_4b_reg )
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[15]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[8]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[9]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[13]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[14]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[12]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[10]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[6]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[1]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[5]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[7]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[0]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[2]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[3]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_data_unmask_reg[4]' (FDSE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/sdp_kchar_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[15]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[8]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[9]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[13]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[14]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[12]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[10]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[6]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[1]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[5]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[7]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[0]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[2]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[3]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_data_unmask_reg[4]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/sdp_kchar_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[15]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[8]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[9]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[13]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[14]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[12]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[10]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[6]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[1]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[5]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[7]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[0]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[2]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[3]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_data_unmask_reg[4]' (FDSE) to 'gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/sdp_kchar_unmask_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/kchar_b3_det_aud_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/kchar_b3_det_aud_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/kchar_b3_det_aud_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/mst_rx_lane_data_valid_reg_reg )
INFO: [Synth 8-3886] merging instance 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[2]' (FD) to 'gen_user_modules[0].displayport_v8_1_2_rx_user_inst/i_cfg_rx_user_status_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\i_cfg_rx_user_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel3_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_user_modules[0].displayport_v8_1_2_rx_user_inst /\vid_pixel0_reg[37] )
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[16]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[17]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[18]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[19]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[20]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[21]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[22]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[23]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[24]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[25]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[26]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[27]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[28]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[29]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[30]' (FDE) to 'gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_framing_lane0[0].displayport_v8_1_2_rx_framing0_inst/lnk_rx_sec_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[16]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[17]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[18]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[19]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[20]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[21]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[22]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[23]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[24]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[25]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[26]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[27]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[28]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[29]' (FDE) to 'gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.gen_framing_lane2[0].displayport_v8_1_2_rx_framing2_inst/lnk_rx_sec_data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_lane_gr_than_2.gen_framing_lane3[0].displayport_v8_1_2_rx_framing3_inst/lnk_rx_sec_data_out_reg[31] )
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_deskew_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cfg_rx_regs_reg[74] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_vcpayload_dout[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte0[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port lnk_vcpayload_dout_byte1[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_down_req_rddata[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[31] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[30] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[29] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[28] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[27] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[26] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[25] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[24] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[23] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[22] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[21] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[20] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[19] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[18] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[17] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[16] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[15] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[14] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[13] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[12] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[11] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[10] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[9] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[8] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_sink_specific_doutb[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[31] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[30] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[29] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[28] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[27] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[26] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[25] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[24] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[23] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[22] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[21] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[20] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[19] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[18] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[17] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[16] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[15] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[14] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[13] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[12] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[11] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[10] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[9] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[8] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[7] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[6] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[5] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[4] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[3] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[2] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[1] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port host_dpcd_source_specific_doutb[0] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[31] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[30] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[29] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[28] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[27] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[26] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[25] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[24] driven by constant 0
INFO: [Synth 8-3917] design displayport_v8_1_2_rx_dpcd has port hdcp_dpcd_doutb[23] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "check_signal_value_reference" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "i_request_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_request_in_progress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_control_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bus_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "apb_i2c_reply_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c_inst/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c_inst/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c_inst/i_read_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "displayport_v8_1_2_rx_aux_i2c_inst/i_write_fifo_reg" of size (depth=16 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_rtx_txcaps_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_ake_no_st_km_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_ake_st_km_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_lc_init_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_ske_send_eks_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_dbg_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_rd_dpcd_hdash_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_rd_dpcd_ekh_km_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp22_wr_dpcd_str_type_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_power_state_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_vcpayload_alloc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_vcpayload_dealloc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_down_reply_buffer_read_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_down_request_buffer_ready_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_bw_change_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp1_start_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp2_start_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp3_start_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_wr_dpcd_dbg_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_wr_dpcd_aksv_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_wr_dpcd_an_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_wr_dpcd_ainfo_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_rd_dpcd_r0_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_hdcp_rd_dpcd_binfo_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_black_video_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_assr_sync_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_aud_pkt_ovf_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_alloc_request_available_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_act_trigger_rxd_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_dpcd_test_sink_start_crc_interrupt_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_bs_idle_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_tp4_start_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_lane_set_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_link_qual_reg_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_access_error_count_reg_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream2_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream3_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_i_mode_change_interrupt_stream4_reg[2]) is unused and will be removed from module displayport_v8_1_2_rx_interrupt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:05:03 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:07 ; elapsed = 00:05:29 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:47 ; elapsed = 00:08:10 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_insti_1/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/ffo1/brmg1.br1/ram1.ram3.ram_contents_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:50 ; elapsed = 00:08:51 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/core_top_inst/dport_link_inst/displayport_v8_1_2_rx_link_inst/gen_rx_secondary_streams[0].displayport_v8_1_2_rx_secondary_inst/displayport_v8_1_2_rx_sec_framing_inst/rs_decoder_inst/rs_decoder_inst/U0/d1/d1/dec/ffo1/brmg1.br1/ram1.ram3.ram_contents_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin displayport_v8_1_2_rx_link_inst/displayport_v8_1_2_rx_main_inst/sync_cell_hdcp_ingress_fifo_full:src_in[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:57 ; elapsed = 00:08:59 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:57 ; elapsed = 00:08:59 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:02 ; elapsed = 00:09:04 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:02 ; elapsed = 00:09:04 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:03 ; elapsed = 00:09:05 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:03 ; elapsed = 00:09:06 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    65|
|2     |LUT1     |   339|
|3     |LUT2     |  1393|
|4     |LUT3     |  1836|
|5     |LUT4     |  1817|
|6     |LUT5     |  2106|
|7     |LUT6     |  6179|
|8     |MUXCY    |    21|
|9     |MUXF7    |    29|
|10    |MUXF8    |     2|
|11    |RAM16X1S |     6|
|12    |RAM32M16 |    27|
|13    |RAM64M8  |    66|
|14    |RAM64X1D |     8|
|15    |RAM64X1S |     1|
|16    |RAMB18E2 |     1|
|17    |SRL16E   |   109|
|18    |XORCY    |    26|
|19    |FDCE     |    44|
|20    |FDE      |     2|
|21    |FDPE     |   124|
|22    |FDRE     | 11554|
|23    |FDSE     |   666|
|24    |FD       |     1|
|25    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:03 ; elapsed = 00:09:06 . Memory (MB): peak = 2885.598 ; gain = 1415.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 200 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:57 ; elapsed = 00:08:02 . Memory (MB): peak = 2885.598 ; gain = 662.402
Synthesis Optimization Complete : Time (s): cpu = 00:08:03 ; elapsed = 00:09:08 . Memory (MB): peak = 2885.598 ; gain = 1415.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 2885.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2885.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  (CARRY4) => CARRY8: 7 instances
  FDE => FDRE: 2 instances
  FD_1 => FDRE (inverted pins: C): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 27 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 66 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
781 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:24 ; elapsed = 00:09:31 . Memory (MB): peak = 2885.598 ; gain = 1867.371
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/bd_6311_dp_0_synth_1/bd_6311_dp_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2885.598 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_6311_dp_0, cache-ID = 50f11a5b775af689
INFO: [Coretcl 2-1174] Renamed 1001 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/v_dp_rxss1_0_ex.runs/bd_6311_dp_0_synth_1/bd_6311_dp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_6311_dp_0_utilization_synth.rpt -pb bd_6311_dp_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2885.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 18:53:39 2021...
