
*** Running vivado
    with args -log top_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_display.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_display.tcl -notrace
Command: synth_design -top top_display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 369.609 ; gain = 100.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_display' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:23]
	Parameter N bound to: 399999999 - type: integer 
	Parameter M bound to: 199999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/aludec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/aludec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (4#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (6#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (8#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (9#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (10#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (11#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (12#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (13#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (14#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (14#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (14#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (15#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (15#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/alu.v:23]
INFO: [Synth 8-226] default block is never used [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/alu.v:35]
INFO: [Synth 8-6155] done synthesizing module 'alu' (16#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/alu.v:23]
WARNING: [Synth 8-350] instance 'alu' of module 'alu' requires 6 connections, but only 4 given [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (16#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (16#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (17#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/hazard.v:23]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v:77]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/mips.v:23]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.53845 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'd:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (28#1) [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/inst_ram/synth/inst_ram.vhd:70]
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'd:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (29#1) [d:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'data_ram' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:85]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-226] default block is never used [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/seg7.v:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (30#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/seg7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (31#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_display' (32#1) [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized0 has unconnected port DBITERR_I
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 709.488 ; gain = 440.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fd2:clear to constant 0 [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/datapath.v:79]
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[3] to constant 0 [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:71]
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[2] to constant 0 [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:71]
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[1] to constant 0 [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:71]
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[0] to constant 0 [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:71]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 709.488 ; gain = 440.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 709.488 ; gain = 440.691
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ALL_Project/PCexp/Lab4/Lab4.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [D:/ALL_Project/PCexp/Lab4/Lab4.runs/synth_2/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 783.828 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 783.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 783.828 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 783.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data_ram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "con" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dataram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataram_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/imports/ex4/rtl/aludec.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[0]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[1]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[2]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[3]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[4]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[5]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[6]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[7]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[8]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[9]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[10]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[11]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[12]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[13]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[14]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[15]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[16]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[17]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[18]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[19]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[20]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[21]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[22]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[23]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[24]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[25]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[26]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[27]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[28]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[29]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[30]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[31]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[32]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[33]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[34]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[35]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[36]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[37]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[38]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[39]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[40]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[41]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[42]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[43]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[44]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[45]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[46]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[47]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[48]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[49]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[50]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[51]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[52]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[53]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[54]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[55]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[56]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[57]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[58]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[59]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[60]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[61]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[62]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[63]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[64]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[65]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[66]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[67]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[68]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[69]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[70]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[71]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[72]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[73]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[74]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[75]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[76]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[77]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[78]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[79]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[80]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[81]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[82]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[83]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[84]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[85]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[86]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[87]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[88]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[89]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[90]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[91]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[92]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[93]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[94]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[95]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[96]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[97]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'dataram_reg[98]' [D:/ALL_Project/PCexp/Lab4/Lab4.srcs/sources_1/new/top_display.v:94]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 3     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 102   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 101   
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'mips1/i_9' (FDRE) to 'mips1/dp/fd2/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips1/i_3' (FDRE) to 'mips1/dp/fd2/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips1/i_2' (FDRE) to 'mips1/dp/fd2/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips1/i_1' (FDRE) to 'mips1/dp/fd2/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips1/i_0' (FDRE) to 'mips1/dp/fd2/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips1/i_8' (FDRE) to 'mips1/dp/fd2/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips1/i_7' (FDRE) to 'mips1/dp/fd2/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips1/i_6' (FDRE) to 'mips1/dp/fd2/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips1/i_5' (FDRE) to 'mips1/dp/fd2/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips1/i_4' (FDRE) to 'mips1/dp/fd2/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[15]' (FDC) to 'mips1/dp/de3/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[16]' (FDC) to 'mips1/dp/de3/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[17]' (FDC) to 'mips1/dp/de3/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[18]' (FDC) to 'mips1/dp/de3/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[19]' (FDC) to 'mips1/dp/de3/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[20]' (FDC) to 'mips1/dp/de3/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[21]' (FDC) to 'mips1/dp/de3/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[22]' (FDC) to 'mips1/dp/de3/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[23]' (FDC) to 'mips1/dp/de3/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[24]' (FDC) to 'mips1/dp/de3/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[25]' (FDC) to 'mips1/dp/de3/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[26]' (FDC) to 'mips1/dp/de3/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[27]' (FDC) to 'mips1/dp/de3/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[28]' (FDC) to 'mips1/dp/de3/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[29]' (FDC) to 'mips1/dp/de3/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de3/q_reg[30]' (FDC) to 'mips1/dp/de3/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de6/q_reg[0]' (FDC) to 'mips1/dp/de3/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de6/q_reg[1]' (FDC) to 'mips1/dp/de3/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de6/q_reg[2]' (FDC) to 'mips1/dp/de3/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de6/q_reg[3]' (FDC) to 'mips1/dp/de3/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips1/dp/de6/q_reg[4]' (FDC) to 'mips1/dp/de3/q_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:43 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+---------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------+-----------+----------------------+---------------+
|mips1       | dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+--------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 783.828 ; gain = 515.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 784.875 ; gain = 516.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+-----------+----------------------+---------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------+-----------+----------------------+---------------+
|mips1       | dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+--------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst_ram1:wea[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |    43|
|3     |LUT1     |     7|
|4     |LUT2     |   103|
|5     |LUT3     |    56|
|6     |LUT4     |    97|
|7     |LUT5     |   141|
|8     |LUT6     |  1168|
|9     |MUXF7    |   400|
|10    |MUXF8    |   192|
|11    |RAM32M   |    18|
|12    |RAMB18E1 |     1|
|13    |RAMB36E1 |     1|
|14    |FDCE     |   293|
|15    |FDRE     |    96|
|16    |FDSE     |     8|
|17    |LD       |  3232|
|18    |LDC      |     1|
|19    |LDCP     |     1|
|20    |LDP      |     1|
|21    |IBUF     |    13|
|22    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+----------------------------------------------+------+
|      |Instance                                                        |Module                                        |Cells |
+------+----------------------------------------------------------------+----------------------------------------------+------+
|1     |top                                                             |                                              |  5899|
|2     |  inst_ram1                                                     |inst_ram                                      |     1|
|3     |    U0                                                          |blk_mem_gen_v8_4_2                            |     1|
|4     |      inst_blk_mem_gen                                          |blk_mem_gen_v8_4_2_synth                      |     1|
|5     |        \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                               |     1|
|6     |          \valid.cstr                                           |blk_mem_gen_generic_cstr                      |     1|
|7     |            \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                        |     1|
|8     |              \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init                 |     1|
|9     |  data_ram1                                                     |data_ram                                      |     1|
|10    |    U0                                                          |blk_mem_gen_v8_4_2__parameterized1            |     1|
|11    |      inst_blk_mem_gen                                          |blk_mem_gen_v8_4_2_synth__parameterized0      |     1|
|12    |        \gnbram.gnativebmg.native_blk_mem_gen                   |blk_mem_gen_top__parameterized0               |     1|
|13    |          \valid.cstr                                           |blk_mem_gen_generic_cstr__parameterized0      |     1|
|14    |            \ramloop[0].ram.r                                   |blk_mem_gen_prim_width__parameterized0        |     1|
|15    |              \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized0 |     1|
|16    |  b4                                                            |display                                       |  1549|
|17    |    U4                                                          |seg7                                          |     7|
|18    |  mips1                                                         |mips                                          |   976|
|19    |    con                                                         |controller                                    |    82|
|20    |      aludec0                                                   |aludec                                        |     6|
|21    |      regE                                                      |floprc                                        |    71|
|22    |      regM                                                      |flopr                                         |     3|
|23    |      regW                                                      |flopr__parameterized0                         |     2|
|24    |    dp                                                          |datapath                                      |   894|
|25    |      alu                                                       |alu                                           |     9|
|26    |      comp                                                      |eqcmp                                         |     3|
|27    |      de1                                                       |floprc__parameterized0                        |    32|
|28    |      de2                                                       |floprc__parameterized0_0                      |    32|
|29    |      de3                                                       |floprc__parameterized0_1                      |    23|
|30    |      de4                                                       |floprc__parameterized1                        |    76|
|31    |      de5                                                       |floprc__parameterized1_2                      |    46|
|32    |      em1                                                       |flopr__parameterized1                         |   148|
|33    |      em2                                                       |flopr__parameterized1_3                       |    32|
|34    |      em3                                                       |flopr__parameterized2                         |     5|
|35    |      fd1                                                       |flopenr                                       |    59|
|36    |      fd2                                                       |flopenrc                                      |   262|
|37    |      mw1                                                       |flopr__parameterized1_4                       |    64|
|38    |      mw2                                                       |flopr__parameterized1_5                       |    32|
|39    |      mw3                                                       |flopr__parameterized2_6                       |     5|
|40    |      pc0                                                       |pc                                            |    32|
|41    |      pcadd                                                     |adder                                         |     8|
|42    |      pcadd2                                                    |adder_7                                       |     8|
|43    |      rf                                                        |regfile                                       |    18|
+------+----------------------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 557 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:45 . Memory (MB): peak = 829.656 ; gain = 486.520
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 829.656 ; gain = 560.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 22 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 831.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3253 instances were transformed.
  LD => LDCE: 3232 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 831.398 ; gain = 562.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ALL_Project/PCexp/Lab4/Lab4.runs/synth_2/top_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_display_utilization_synth.rpt -pb top_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  7 17:38:55 2023...
