{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638295694688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638295694689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 15:08:14 2021 " "Processing started: Tue Nov 30 15:08:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638295694689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295694689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295694689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638295695068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638295695068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701837 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701839 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701841 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701842 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701844 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arquitetura " "Found design unit 1: Decodificador-arquitetura" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/Decodificador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701848 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701850 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701852 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-arch_name " "Found design unit 1: MIPS-arch_name" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701854 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenericoj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenericoj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenericoJ-comportamento " "Found design unit 1: deslocadorGenericoJ-comportamento" {  } { { "deslocadorGenericoJ.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/deslocadorGenericoJ.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701856 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenericoJ " "Found entity 1: deslocadorGenericoJ" {  } { { "deslocadorGenericoJ.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/deslocadorGenericoJ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenadorj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenadorj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenadorJ-comportamento " "Found design unit 1: concatenadorJ-comportamento" {  } { { "concatenadorJ.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/concatenadorJ.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701858 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenadorJ " "Found entity 1: concatenadorJ" {  } { { "concatenadorJ.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/concatenadorJ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701859 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_completa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_completa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_completa-comportamento " "Found design unit 1: ULA_completa-comportamento" {  } { { "ULA_completa.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701862 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_completa " "Found entity 1: ULA_completa" {  } { { "ULA_completa.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulabit0_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulabit0_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit0_30-comportamento " "Found design unit 1: ULAbit0_30-comportamento" {  } { { "ULAbit0_30.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701864 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit0_30 " "Found entity 1: ULAbit0_30" {  } { { "ULAbit0_30.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulabit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulabit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit-comportamento " "Found design unit 1: ULAbit-comportamento" {  } { { "ULAbit.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit " "Found entity 1: ULAbit" {  } { { "ULAbit.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1BIT-comportamento " "Found design unit 1: muxGenerico2x1BIT-comportamento" {  } { { "muxGenerico2x1BIT.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1BIT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701868 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1BIT " "Found entity 1: muxGenerico2x1BIT" {  } { { "muxGenerico2x1BIT.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/muxGenerico2x1BIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenericobit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenericobit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenericoBIT-comportamento " "Found design unit 1: somadorGenericoBIT-comportamento" {  } { { "somadorGenericoBIT.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/somadorGenericoBIT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701870 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenericoBIT " "Found entity 1: somadorGenericoBIT" {  } { { "somadorGenericoBIT.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/somadorGenericoBIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701871 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-comportamento " "Found design unit 1: IFID-comportamento" {  } { { "IFID.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/IFID.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701873 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/IFID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX-comportamento " "Found design unit 1: IDEX-comportamento" {  } { { "IDEX.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/IDEX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701875 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/IDEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM-comportamento " "Found design unit 1: EXMEM-comportamento" {  } { { "EXMEM.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/EXMEM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701877 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/EXMEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB-comportamento " "Found design unit 1: MEMWB-comportamento" {  } { { "MEMWB.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MEMWB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701879 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MEMWB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-arquitetura " "Found design unit 1: Controle-arquitetura" {  } { { "Controle.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/Controle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701881 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulacontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulacontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaControle-arquitetura " "Found design unit 1: ulaControle-arquitetura" {  } { { "ulaControle.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaControle " "Found entity 1: ulaControle" {  } { { "ulaControle.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295701883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295701883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638295701952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "MIPS.vhd" "detectorSub0" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador\"" {  } { { "MIPS.vhd" "somador" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC1\"" {  } { { "MIPS.vhd" "PC1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_completa ULA_completa:ULA1 " "Elaborating entity \"ULA_completa\" for hierarchy \"ULA_completa:ULA1\"" {  } { { "MIPS.vhd" "ULA1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit0_30 ULA_completa:ULA1\|ULAbit0_30:ULA0 " "Elaborating entity \"ULAbit0_30\" for hierarchy \"ULA_completa:ULA1\|ULAbit0_30:ULA0\"" {  } { { "ULA_completa.vhd" "ULA0" { Text "E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1BIT ULA_completa:ULA1\|ULAbit0_30:ULA0\|muxGenerico2x1BIT:MuxEntradaB " "Elaborating entity \"muxGenerico2x1BIT\" for hierarchy \"ULA_completa:ULA1\|ULAbit0_30:ULA0\|muxGenerico2x1BIT:MuxEntradaB\"" {  } { { "ULAbit0_30.vhd" "MuxEntradaB" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenericoBIT ULA_completa:ULA1\|ULAbit0_30:ULA0\|somadorGenericoBIT:somador " "Elaborating entity \"somadorGenericoBIT\" for hierarchy \"ULA_completa:ULA1\|ULAbit0_30:ULA0\|somadorGenericoBIT:somador\"" {  } { { "ULAbit0_30.vhd" "somador" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULA_completa:ULA1\|ULAbit0_30:ULA0\|muxGenerico4x1:MuxSaida " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULA_completa:ULA1\|ULAbit0_30:ULA0\|muxGenerico4x1:MuxSaida\"" {  } { { "ULAbit0_30.vhd" "MuxSaida" { Text "E:/designcomputadoressetup/desComp/MIPS/ULAbit0_30.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295701998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit ULA_completa:ULA1\|ULAbit:ULA31 " "Elaborating entity \"ULAbit\" for hierarchy \"ULA_completa:ULA1\|ULAbit:ULA31\"" {  } { { "ULA_completa.vhd" "ULA31" { Text "E:/designcomputadoressetup/desComp/MIPS/ULA_completa.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoReg\"" {  } { { "MIPS.vhd" "bancoReg" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS.vhd" "RAM" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS.vhd" "ROM" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702029 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638295702030 "|MIPS|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "MIPS.vhd" "estendeSinal" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle\"" {  } { { "MIPS.vhd" "Controle" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaControle ulaControle:ulaControle " "Elaborating entity \"ulaControle\" for hierarchy \"ulaControle:ulaControle\"" {  } { { "MIPS.vhd" "ulaControle" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702032 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e ulaControle.vhd(24) " "Verilog HDL or VHDL warning at ulaControle.vhd(24): object \"e\" assigned a value but never read" {  } { { "ulaControle.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ulaControle.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638295702032 "|MIPS|ulaControle:ulaControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:Deslocador " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:Deslocador\"" {  } { { "MIPS.vhd" "Deslocador" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxNextINST " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxNextINST\"" {  } { { "MIPS.vhd" "MuxNextINST" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenericoJ deslocadorGenericoJ:DeslocJ " "Elaborating entity \"deslocadorGenericoJ\" for hierarchy \"deslocadorGenericoJ:DeslocJ\"" {  } { { "MIPS.vhd" "DeslocJ" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenadorJ concatenadorJ:ConcatJ " "Elaborating entity \"concatenadorJ\" for hierarchy \"concatenadorJ:ConcatJ\"" {  } { { "MIPS.vhd" "ConcatJ" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRTRD\"" {  } { { "MIPS.vhd" "MuxRTRD" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DISPLAY_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DISPLAY_HEX0\"" {  } { { "MIPS.vhd" "DISPLAY_HEX0" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFID1 " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFID1\"" {  } { { "MIPS.vhd" "IFID1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:IDEX1 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:IDEX1\"" {  } { { "MIPS.vhd" "IDEX1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:EXMEM1 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:EXMEM1\"" {  } { { "MIPS.vhd" "EXMEM1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:MEMWB1 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:MEMWB1\"" {  } { { "MIPS.vhd" "MEMWB1" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295702080 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:bancoReg\|registrador_rtl_0 " "Inferred RAM node \"bancoRegistradores:bancoReg\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1638295703157 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "bancoRegistradores:bancoReg\|registrador_rtl_1 " "Inferred RAM node \"bancoRegistradores:bancoReg\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1638295703160 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638295703161 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1638295703161 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638295703161 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1638295703163 ""}  } { { "E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif" "" { Text "E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1638295703163 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/designcomputadoressetup/desComp/MIPS/ROMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1638295703164 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/designcomputadoressetup/desComp/MIPS/RAMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/designcomputadoressetup/desComp/MIPS/RAMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1638295703480 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:bancoReg\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:bancoReg\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bancoRegistradores:bancoReg\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"bancoRegistradores:bancoReg\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638295703904 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638295703904 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638295703904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295704299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704299 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638295704299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3o1 " "Found entity 1: altsyncram_o3o1" {  } { { "db/altsyncram_o3o1.tdf" "" { Text "E:/designcomputadoressetup/desComp/MIPS/db/altsyncram_o3o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638295704440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295704440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295704496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"bancoRegistradores:bancoReg\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638295704496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638295704496 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] MEMWB:MEMWB1\|RD_OUT\[0\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[0\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] MEMWB:MEMWB1\|RD_OUT\[1\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[1\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] MEMWB:MEMWB1\|RD_OUT\[2\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[2\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] MEMWB:MEMWB1\|RD_OUT\[3\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[3\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] MEMWB:MEMWB1\|RD_OUT\[4\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[4\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] MEMWB:MEMWB1\|RD_OUT\[5\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[5\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] MEMWB:MEMWB1\|RD_OUT\[6\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[6\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] MEMWB:MEMWB1\|RD_OUT\[7\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[7\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] MEMWB:MEMWB1\|RD_OUT\[8\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[8\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] MEMWB:MEMWB1\|RD_OUT\[9\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[9\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] MEMWB:MEMWB1\|RD_OUT\[10\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[10\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] MEMWB:MEMWB1\|RD_OUT\[11\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[11\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] MEMWB:MEMWB1\|RD_OUT\[12\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[12\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] MEMWB:MEMWB1\|RD_OUT\[13\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[13\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] MEMWB:MEMWB1\|RD_OUT\[14\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[14\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] MEMWB:MEMWB1\|RD_OUT\[15\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[15\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] MEMWB:MEMWB1\|RD_OUT\[16\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[16\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] MEMWB:MEMWB1\|RD_OUT\[17\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[17\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] MEMWB:MEMWB1\|RD_OUT\[18\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[18\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] MEMWB:MEMWB1\|RD_OUT\[19\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[19\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] MEMWB:MEMWB1\|RD_OUT\[20\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[20\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] MEMWB:MEMWB1\|RD_OUT\[21\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[21\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] MEMWB:MEMWB1\|RD_OUT\[22\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[22\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] MEMWB:MEMWB1\|RD_OUT\[23\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[23\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] MEMWB:MEMWB1\|RD_OUT\[24\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[24\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] MEMWB:MEMWB1\|RD_OUT\[25\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[25\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] MEMWB:MEMWB1\|RD_OUT\[26\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[26\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] MEMWB:MEMWB1\|RD_OUT\[27\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[27\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] MEMWB:MEMWB1\|RD_OUT\[28\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[28\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] MEMWB:MEMWB1\|RD_OUT\[29\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[29\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] MEMWB:MEMWB1\|RD_OUT\[30\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[30\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] MEMWB:MEMWB1\|RD_OUT\[31\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"MEMWB:MEMWB1\|RD_OUT\[31\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1638295704912 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1638295704912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[18\] GND " "Pin \"D_INST\[18\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[20\] GND " "Pin \"D_INST\[20\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[22\] GND " "Pin \"D_INST\[22\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[23\] GND " "Pin \"D_INST\[23\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[25\] GND " "Pin \"D_INST\[25\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[30\] GND " "Pin \"D_INST\[30\]\" is stuck at GND" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638295705570 "|MIPS|D_INST[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638295705570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638295705863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638295708439 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638295708439 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/MIPS/MIPS.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638295709404 "|MIPS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638295709404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4114 " "Implemented 4114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638295709414 ""} { "Info" "ICUT_CUT_TM_OPINS" "237 " "Implemented 237 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638295709414 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3798 " "Implemented 3798 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638295709414 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638295709414 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638295709414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638295709442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 15:08:29 2021 " "Processing ended: Tue Nov 30 15:08:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638295709442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638295709442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638295709442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638295709442 ""}
