#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Jan 16 21:21:41 2022
# Process ID: 17928
# Current directory: C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.runs/synth_1/TOP.vds
# Journal file: C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:23]
INFO: [Synth 8-3491] module 'Divisor_frecuencia' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Divisor_frecuencia.vhd:11' bound to instance 'C_D_1Hz' of component 'Divisor_frecuencia' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Divisor_frecuencia' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Divisor_frecuencia.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Divisor_frecuencia' (1#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Divisor_frecuencia.vhd:20]
INFO: [Synth 8-3491] module 'Decoder1' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador1.vhd:10' bound to instance 'Dec1' of component 'Decoder1' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Decoder1' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Decoder1' (2#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador1.vhd:19]
INFO: [Synth 8-3491] module 'Decoder3' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decoder3.vhd:9' bound to instance 'Dec3' of component 'Decoder3' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Decoder3' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decoder3.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Decoder3' (3#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decoder3.vhd:15]
INFO: [Synth 8-3491] module 'DOOR' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/DOOR.vhd:10' bound to instance 'Puertaa' of component 'DOOR' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:161]
INFO: [Synth 8-638] synthesizing module 'DOOR' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/DOOR.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DOOR' (4#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/DOOR.vhd:19]
INFO: [Synth 8-3491] module 'MOTOR' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/MOTOR.vhd:10' bound to instance 'Mottor' of component 'MOTOR' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:171]
INFO: [Synth 8-638] synthesizing module 'MOTOR' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/MOTOR.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MOTOR' (5#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/MOTOR.vhd:17]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Display.vhd:5' bound to instance 'D_R' of component 'Display' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Display.vhd:16]
WARNING: [Synth 8-614] signal 'Display_P_D' is read in the process but is not in the sensitivity list [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Display.vhd:18]
WARNING: [Synth 8-614] signal 'Display_P_A' is read in the process but is not in the sensitivity list [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Display.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (6#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Display.vhd:16]
INFO: [Synth 8-3491] module 'contador_tiempo' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Contador.vhd:9' bound to instance 'cont' of component 'contador_tiempo' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:188]
INFO: [Synth 8-638] synthesizing module 'contador_tiempo' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Contador.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'contador_tiempo' (7#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Contador.vhd:23]
INFO: [Synth 8-3491] module 'Decoder2' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador2.vhd:10' bound to instance 'Dec2' of component 'Decoder2' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Decoder2' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador2.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Decoder2' (8#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/Decodificador2.vhd:16]
INFO: [Synth 8-3491] module 'ASCEN' declared at 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:10' bound to instance 'Inst_Ascensor' of component 'ASCEN' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:207]
INFO: [Synth 8-638] synthesizing module 'ASCEN' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ASCEN' (9#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/TOP.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1144.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1144.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1170.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ASCEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ASCEN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	  21 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Inst_Ascensor/PUERTA_ORDEN_reg/Q' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:194]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:194]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.srcs/sources_1/new/FSM.vhd:194]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    67|
|3     |LUT1   |    61|
|4     |LUT2   |    52|
|5     |LUT3   |    33|
|6     |LUT4   |    26|
|7     |LUT5   |    33|
|8     |LUT6   |    23|
|9     |FDRE   |   225|
|10    |IBUF   |     5|
|11    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1170.246 ; gain = 25.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.246 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1170.246 ; gain = 25.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1170.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fa4f728c
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1174.406 ; gain = 30.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jacob/Documents/GitHub/SED-Trabajo-VHDL/ASCENSOR_02/ASCENSOR_02.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 16 21:22:13 2022...
