// Seed: 2565070969
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2
    , id_4
);
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri1 id_6,
    input wor id_7,
    input wire id_8,
    output uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    input wor id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri id_16
);
  always @(posedge 1) id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_3
  );
endmodule
