#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020c32a6f970 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000020c32aed7d0_0 .net "PC", 31 0, v0000020c32aea550_0;  1 drivers
v0000020c32aedd70_0 .var "clk", 0 0;
v0000020c32aed550_0 .net "clkout", 0 0, L_0000020c32aef960;  1 drivers
v0000020c32aee630_0 .net "cycles_consumed", 31 0, v0000020c32aee590_0;  1 drivers
v0000020c32aee310_0 .var "rst", 0 0;
S_0000020c32a6fc90 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_0000020c32a6f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020c32a8f990 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c32a8f9c8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c32a8fa00 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c32a8fa38 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c32a8fa70 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c32a8faa8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c32a8fae0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c32a8fb18 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c32a8fb50 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c32a8fb88 .param/l "j" 0 4 12, C4<000010>;
P_0000020c32a8fbc0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c32a8fbf8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c32a8fc30 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c32a8fc68 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c32a8fca0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c32a8fcd8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c32a8fd10 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c32a8fd48 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c32a8fd80 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c32a8fdb8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c32a8fdf0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c32a8fe28 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c32a8fe60 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c32a8fe98 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c32a8fed0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c32a8ff08 .param/l "xori" 0 4 8, C4<001110>;
L_0000020c32aef500 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aefdc0 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aefc00 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aefe30 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aefd50 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aef570 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aef6c0 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aef5e0 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aef960 .functor OR 1, v0000020c32aedd70_0, v0000020c32a77aa0_0, C4<0>, C4<0>;
L_0000020c32aeefc0 .functor OR 1, L_0000020c32b39d40, L_0000020c32b397a0, C4<0>, C4<0>;
L_0000020c32aef340 .functor AND 1, L_0000020c32b38120, L_0000020c32b383a0, C4<1>, C4<1>;
L_0000020c32aef180 .functor NOT 1, v0000020c32aee310_0, C4<0>, C4<0>, C4<0>;
L_0000020c32aefb90 .functor OR 1, L_0000020c32b39ac0, L_0000020c32b39480, C4<0>, C4<0>;
L_0000020c32aef2d0 .functor OR 1, L_0000020c32aefb90, L_0000020c32b39520, C4<0>, C4<0>;
L_0000020c32aef030 .functor OR 1, L_0000020c32b381c0, L_0000020c32b4f2d0, C4<0>, C4<0>;
L_0000020c32aefb20 .functor AND 1, L_0000020c32b37fe0, L_0000020c32aef030, C4<1>, C4<1>;
L_0000020c32aef880 .functor OR 1, L_0000020c32b4f190, L_0000020c32b4ea10, C4<0>, C4<0>;
L_0000020c32aef9d0 .functor AND 1, L_0000020c32b4e970, L_0000020c32aef880, C4<1>, C4<1>;
L_0000020c32aef0a0 .functor NOT 1, L_0000020c32aef960, C4<0>, C4<0>, C4<0>;
v0000020c32ae87f0_0 .net "ALUOp", 3 0, v0000020c32a782c0_0;  1 drivers
v0000020c32ae8ed0_0 .net "ALUResult", 31 0, v0000020c32ae9a10_0;  1 drivers
v0000020c32ae8f70_0 .net "ALUSrc", 0 0, v0000020c32a77460_0;  1 drivers
v0000020c32aad390_0 .net "ALUin2", 31 0, L_0000020c32b4f4b0;  1 drivers
v0000020c32aad430_0 .net "MemReadEn", 0 0, v0000020c32a77140_0;  1 drivers
v0000020c32aac170_0 .net "MemWriteEn", 0 0, v0000020c32a77b40_0;  1 drivers
v0000020c32aad610_0 .net "MemtoReg", 0 0, v0000020c32a77c80_0;  1 drivers
v0000020c32aacb70_0 .net "PC", 31 0, v0000020c32aea550_0;  alias, 1 drivers
v0000020c32aad4d0_0 .net "PCPlus1", 31 0, L_0000020c32b38f80;  1 drivers
v0000020c32aac490_0 .net "PCsrc", 0 0, v0000020c32ae91f0_0;  1 drivers
v0000020c32aadbb0_0 .net "RegDst", 0 0, v0000020c32a77d20_0;  1 drivers
v0000020c32aad890_0 .net "RegWriteEn", 0 0, v0000020c32a77280_0;  1 drivers
v0000020c32aac3f0_0 .net "WriteRegister", 4 0, L_0000020c32b38d00;  1 drivers
v0000020c32aadc50_0 .net *"_ivl_0", 0 0, L_0000020c32aef500;  1 drivers
L_0000020c32aeffd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c32aace90_0 .net/2u *"_ivl_10", 4 0, L_0000020c32aeffd0;  1 drivers
L_0000020c32af03c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aaca30_0 .net *"_ivl_101", 15 0, L_0000020c32af03c0;  1 drivers
v0000020c32aac210_0 .net *"_ivl_102", 31 0, L_0000020c32b38a80;  1 drivers
L_0000020c32af0408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aac990_0 .net *"_ivl_105", 25 0, L_0000020c32af0408;  1 drivers
L_0000020c32af0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aaccb0_0 .net/2u *"_ivl_106", 31 0, L_0000020c32af0450;  1 drivers
v0000020c32aac530_0 .net *"_ivl_108", 0 0, L_0000020c32b38120;  1 drivers
L_0000020c32af0498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020c32aacad0_0 .net/2u *"_ivl_110", 5 0, L_0000020c32af0498;  1 drivers
v0000020c32aad930_0 .net *"_ivl_112", 0 0, L_0000020c32b383a0;  1 drivers
v0000020c32aad070_0 .net *"_ivl_115", 0 0, L_0000020c32aef340;  1 drivers
v0000020c32aac7b0_0 .net *"_ivl_116", 47 0, L_0000020c32b38c60;  1 drivers
L_0000020c32af04e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aad750_0 .net *"_ivl_119", 15 0, L_0000020c32af04e0;  1 drivers
L_0000020c32af0018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c32aacc10_0 .net/2u *"_ivl_12", 5 0, L_0000020c32af0018;  1 drivers
v0000020c32aacd50_0 .net *"_ivl_120", 47 0, L_0000020c32b38620;  1 drivers
L_0000020c32af0528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aac850_0 .net *"_ivl_123", 15 0, L_0000020c32af0528;  1 drivers
v0000020c32aad570_0 .net *"_ivl_125", 0 0, L_0000020c32b38b20;  1 drivers
v0000020c32aad6b0_0 .net *"_ivl_126", 31 0, L_0000020c32b388a0;  1 drivers
v0000020c32aad7f0_0 .net *"_ivl_128", 47 0, L_0000020c32b39020;  1 drivers
v0000020c32aac350_0 .net *"_ivl_130", 47 0, L_0000020c32b38ee0;  1 drivers
v0000020c32aad9d0_0 .net *"_ivl_132", 47 0, L_0000020c32b38800;  1 drivers
v0000020c32aacf30_0 .net *"_ivl_134", 47 0, L_0000020c32b39700;  1 drivers
v0000020c32aad110_0 .net *"_ivl_14", 0 0, L_0000020c32aedff0;  1 drivers
v0000020c32aada70_0 .net *"_ivl_140", 0 0, L_0000020c32aef180;  1 drivers
L_0000020c32af05b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aacfd0_0 .net/2u *"_ivl_142", 31 0, L_0000020c32af05b8;  1 drivers
L_0000020c32af0690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020c32aac5d0_0 .net/2u *"_ivl_146", 5 0, L_0000020c32af0690;  1 drivers
v0000020c32aadb10_0 .net *"_ivl_148", 0 0, L_0000020c32b39ac0;  1 drivers
L_0000020c32af06d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020c32aadcf0_0 .net/2u *"_ivl_150", 5 0, L_0000020c32af06d8;  1 drivers
v0000020c32aad1b0_0 .net *"_ivl_152", 0 0, L_0000020c32b39480;  1 drivers
v0000020c32aacdf0_0 .net *"_ivl_155", 0 0, L_0000020c32aefb90;  1 drivers
L_0000020c32af0720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020c32aadd90_0 .net/2u *"_ivl_156", 5 0, L_0000020c32af0720;  1 drivers
v0000020c32aac670_0 .net *"_ivl_158", 0 0, L_0000020c32b39520;  1 drivers
L_0000020c32af0060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020c32aac710_0 .net/2u *"_ivl_16", 4 0, L_0000020c32af0060;  1 drivers
v0000020c32aade30_0 .net *"_ivl_161", 0 0, L_0000020c32aef2d0;  1 drivers
L_0000020c32af0768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aaded0_0 .net/2u *"_ivl_162", 15 0, L_0000020c32af0768;  1 drivers
v0000020c32aad250_0 .net *"_ivl_164", 31 0, L_0000020c32b39660;  1 drivers
v0000020c32aac8f0_0 .net *"_ivl_167", 0 0, L_0000020c32b39840;  1 drivers
v0000020c32aac030_0 .net *"_ivl_168", 15 0, L_0000020c32b39980;  1 drivers
v0000020c32aad2f0_0 .net *"_ivl_170", 31 0, L_0000020c32b39a20;  1 drivers
v0000020c32aac0d0_0 .net *"_ivl_174", 31 0, L_0000020c32b39ca0;  1 drivers
L_0000020c32af07b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aac2b0_0 .net *"_ivl_177", 25 0, L_0000020c32af07b0;  1 drivers
L_0000020c32af07f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aecd00_0 .net/2u *"_ivl_178", 31 0, L_0000020c32af07f8;  1 drivers
v0000020c32aec4e0_0 .net *"_ivl_180", 0 0, L_0000020c32b37fe0;  1 drivers
L_0000020c32af0840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aebe00_0 .net/2u *"_ivl_182", 5 0, L_0000020c32af0840;  1 drivers
v0000020c32aebc20_0 .net *"_ivl_184", 0 0, L_0000020c32b381c0;  1 drivers
L_0000020c32af0888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c32aebb80_0 .net/2u *"_ivl_186", 5 0, L_0000020c32af0888;  1 drivers
v0000020c32aecda0_0 .net *"_ivl_188", 0 0, L_0000020c32b4f2d0;  1 drivers
v0000020c32aebae0_0 .net *"_ivl_19", 4 0, L_0000020c32aee130;  1 drivers
v0000020c32aeb540_0 .net *"_ivl_191", 0 0, L_0000020c32aef030;  1 drivers
v0000020c32aebcc0_0 .net *"_ivl_193", 0 0, L_0000020c32aefb20;  1 drivers
L_0000020c32af08d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c32aebd60_0 .net/2u *"_ivl_194", 5 0, L_0000020c32af08d0;  1 drivers
v0000020c32aeb900_0 .net *"_ivl_196", 0 0, L_0000020c32b4f5f0;  1 drivers
L_0000020c32af0918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c32aece40_0 .net/2u *"_ivl_198", 31 0, L_0000020c32af0918;  1 drivers
L_0000020c32aeff88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aebea0_0 .net/2u *"_ivl_2", 5 0, L_0000020c32aeff88;  1 drivers
v0000020c32aec440_0 .net *"_ivl_20", 4 0, L_0000020c32aeeb30;  1 drivers
v0000020c32aeafa0_0 .net *"_ivl_200", 31 0, L_0000020c32b4fcd0;  1 drivers
v0000020c32aeb220_0 .net *"_ivl_204", 31 0, L_0000020c32b4feb0;  1 drivers
L_0000020c32af0960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb4a0_0 .net *"_ivl_207", 25 0, L_0000020c32af0960;  1 drivers
L_0000020c32af09a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aecb20_0 .net/2u *"_ivl_208", 31 0, L_0000020c32af09a8;  1 drivers
v0000020c32aecc60_0 .net *"_ivl_210", 0 0, L_0000020c32b4e970;  1 drivers
L_0000020c32af09f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aebf40_0 .net/2u *"_ivl_212", 5 0, L_0000020c32af09f0;  1 drivers
v0000020c32aec760_0 .net *"_ivl_214", 0 0, L_0000020c32b4f190;  1 drivers
L_0000020c32af0a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb9a0_0 .net/2u *"_ivl_216", 5 0, L_0000020c32af0a38;  1 drivers
v0000020c32aec1c0_0 .net *"_ivl_218", 0 0, L_0000020c32b4ea10;  1 drivers
v0000020c32aebfe0_0 .net *"_ivl_221", 0 0, L_0000020c32aef880;  1 drivers
v0000020c32aeb0e0_0 .net *"_ivl_223", 0 0, L_0000020c32aef9d0;  1 drivers
L_0000020c32af0a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c32aec080_0 .net/2u *"_ivl_224", 5 0, L_0000020c32af0a80;  1 drivers
v0000020c32aeba40_0 .net *"_ivl_226", 0 0, L_0000020c32b4f690;  1 drivers
v0000020c32aeb860_0 .net *"_ivl_228", 31 0, L_0000020c32b4f9b0;  1 drivers
v0000020c32aeb040_0 .net *"_ivl_24", 0 0, L_0000020c32aefc00;  1 drivers
L_0000020c32af00a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c32aec8a0_0 .net/2u *"_ivl_26", 4 0, L_0000020c32af00a8;  1 drivers
v0000020c32aec9e0_0 .net *"_ivl_29", 4 0, L_0000020c32aee8b0;  1 drivers
v0000020c32aec120_0 .net *"_ivl_32", 0 0, L_0000020c32aefe30;  1 drivers
L_0000020c32af00f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb680_0 .net/2u *"_ivl_34", 4 0, L_0000020c32af00f0;  1 drivers
v0000020c32aec260_0 .net *"_ivl_37", 4 0, L_0000020c32aee9f0;  1 drivers
v0000020c32aec300_0 .net *"_ivl_40", 0 0, L_0000020c32aefd50;  1 drivers
L_0000020c32af0138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aec3a0_0 .net/2u *"_ivl_42", 15 0, L_0000020c32af0138;  1 drivers
v0000020c32aecbc0_0 .net *"_ivl_45", 15 0, L_0000020c32b39e80;  1 drivers
v0000020c32aec800_0 .net *"_ivl_48", 0 0, L_0000020c32aef570;  1 drivers
v0000020c32aec580_0 .net *"_ivl_5", 5 0, L_0000020c32aee770;  1 drivers
L_0000020c32af0180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb720_0 .net/2u *"_ivl_50", 36 0, L_0000020c32af0180;  1 drivers
L_0000020c32af01c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aec620_0 .net/2u *"_ivl_52", 31 0, L_0000020c32af01c8;  1 drivers
v0000020c32aec6c0_0 .net *"_ivl_55", 4 0, L_0000020c32b39340;  1 drivers
v0000020c32aec940_0 .net *"_ivl_56", 36 0, L_0000020c32b39160;  1 drivers
v0000020c32aeb5e0_0 .net *"_ivl_58", 36 0, L_0000020c32b38080;  1 drivers
v0000020c32aeca80_0 .net *"_ivl_62", 0 0, L_0000020c32aef6c0;  1 drivers
L_0000020c32af0210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb7c0_0 .net/2u *"_ivl_64", 5 0, L_0000020c32af0210;  1 drivers
v0000020c32aeb180_0 .net *"_ivl_67", 5 0, L_0000020c32b398e0;  1 drivers
v0000020c32aeb2c0_0 .net *"_ivl_70", 0 0, L_0000020c32aef5e0;  1 drivers
L_0000020c32af0258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb360_0 .net/2u *"_ivl_72", 57 0, L_0000020c32af0258;  1 drivers
L_0000020c32af02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32aeb400_0 .net/2u *"_ivl_74", 31 0, L_0000020c32af02a0;  1 drivers
v0000020c32aed4b0_0 .net *"_ivl_77", 25 0, L_0000020c32b389e0;  1 drivers
v0000020c32aed5f0_0 .net *"_ivl_78", 57 0, L_0000020c32b38300;  1 drivers
v0000020c32aeec70_0 .net *"_ivl_8", 0 0, L_0000020c32aefdc0;  1 drivers
v0000020c32aeee50_0 .net *"_ivl_80", 57 0, L_0000020c32b39b60;  1 drivers
L_0000020c32af02e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c32aedb90_0 .net/2u *"_ivl_84", 31 0, L_0000020c32af02e8;  1 drivers
L_0000020c32af0330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c32aee450_0 .net/2u *"_ivl_88", 5 0, L_0000020c32af0330;  1 drivers
v0000020c32aeedb0_0 .net *"_ivl_90", 0 0, L_0000020c32b39d40;  1 drivers
L_0000020c32af0378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c32aee090_0 .net/2u *"_ivl_92", 5 0, L_0000020c32af0378;  1 drivers
v0000020c32aedc30_0 .net *"_ivl_94", 0 0, L_0000020c32b397a0;  1 drivers
v0000020c32aeed10_0 .net *"_ivl_97", 0 0, L_0000020c32aeefc0;  1 drivers
v0000020c32aeea90_0 .net *"_ivl_98", 47 0, L_0000020c32b39de0;  1 drivers
v0000020c32aeebd0_0 .net "adderResult", 31 0, L_0000020c32b390c0;  1 drivers
v0000020c32aedaf0_0 .net "address", 31 0, L_0000020c32b38580;  1 drivers
v0000020c32aed870_0 .net "clk", 0 0, L_0000020c32aef960;  alias, 1 drivers
v0000020c32aee590_0 .var "cycles_consumed", 31 0;
v0000020c32aee1d0_0 .net "extImm", 31 0, L_0000020c32b39c00;  1 drivers
v0000020c32aed050_0 .net "funct", 5 0, L_0000020c32b38bc0;  1 drivers
v0000020c32aee4f0_0 .net "hlt", 0 0, v0000020c32a77aa0_0;  1 drivers
v0000020c32aed910_0 .net "imm", 15 0, L_0000020c32b392a0;  1 drivers
v0000020c32aed9b0_0 .net "immediate", 31 0, L_0000020c32b4edd0;  1 drivers
v0000020c32aed0f0_0 .net "input_clk", 0 0, v0000020c32aedd70_0;  1 drivers
v0000020c32aee6d0_0 .net "instruction", 31 0, L_0000020c32b395c0;  1 drivers
v0000020c32aee810_0 .net "memoryReadData", 31 0, v0000020c32ae8bb0_0;  1 drivers
v0000020c32aedf50_0 .net "nextPC", 31 0, L_0000020c32b38440;  1 drivers
v0000020c32aed2d0_0 .net "opcode", 5 0, L_0000020c32aede10;  1 drivers
v0000020c32aeda50_0 .net "rd", 4 0, L_0000020c32aee3b0;  1 drivers
v0000020c32aed690_0 .net "readData1", 31 0, L_0000020c32aef650;  1 drivers
v0000020c32aedcd0_0 .net "readData1_w", 31 0, L_0000020c32b4f730;  1 drivers
v0000020c32aed730_0 .net "readData2", 31 0, L_0000020c32aef1f0;  1 drivers
v0000020c32aee270_0 .net "rs", 4 0, L_0000020c32aee950;  1 drivers
v0000020c32aecfb0_0 .net "rst", 0 0, v0000020c32aee310_0;  1 drivers
v0000020c32aed230_0 .net "rt", 4 0, L_0000020c32b38260;  1 drivers
v0000020c32aed370_0 .net "shamt", 31 0, L_0000020c32b39200;  1 drivers
v0000020c32aed410_0 .net "wire_instruction", 31 0, L_0000020c32aefa40;  1 drivers
v0000020c32aed190_0 .net "writeData", 31 0, L_0000020c32b4ed30;  1 drivers
v0000020c32aedeb0_0 .net "zero", 0 0, L_0000020c32b4e330;  1 drivers
L_0000020c32aee770 .part L_0000020c32b395c0, 26, 6;
L_0000020c32aede10 .functor MUXZ 6, L_0000020c32aee770, L_0000020c32aeff88, L_0000020c32aef500, C4<>;
L_0000020c32aedff0 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0018;
L_0000020c32aee130 .part L_0000020c32b395c0, 11, 5;
L_0000020c32aeeb30 .functor MUXZ 5, L_0000020c32aee130, L_0000020c32af0060, L_0000020c32aedff0, C4<>;
L_0000020c32aee3b0 .functor MUXZ 5, L_0000020c32aeeb30, L_0000020c32aeffd0, L_0000020c32aefdc0, C4<>;
L_0000020c32aee8b0 .part L_0000020c32b395c0, 21, 5;
L_0000020c32aee950 .functor MUXZ 5, L_0000020c32aee8b0, L_0000020c32af00a8, L_0000020c32aefc00, C4<>;
L_0000020c32aee9f0 .part L_0000020c32b395c0, 16, 5;
L_0000020c32b38260 .functor MUXZ 5, L_0000020c32aee9f0, L_0000020c32af00f0, L_0000020c32aefe30, C4<>;
L_0000020c32b39e80 .part L_0000020c32b395c0, 0, 16;
L_0000020c32b392a0 .functor MUXZ 16, L_0000020c32b39e80, L_0000020c32af0138, L_0000020c32aefd50, C4<>;
L_0000020c32b39340 .part L_0000020c32b395c0, 6, 5;
L_0000020c32b39160 .concat [ 5 32 0 0], L_0000020c32b39340, L_0000020c32af01c8;
L_0000020c32b38080 .functor MUXZ 37, L_0000020c32b39160, L_0000020c32af0180, L_0000020c32aef570, C4<>;
L_0000020c32b39200 .part L_0000020c32b38080, 0, 32;
L_0000020c32b398e0 .part L_0000020c32b395c0, 0, 6;
L_0000020c32b38bc0 .functor MUXZ 6, L_0000020c32b398e0, L_0000020c32af0210, L_0000020c32aef6c0, C4<>;
L_0000020c32b389e0 .part L_0000020c32b395c0, 0, 26;
L_0000020c32b38300 .concat [ 26 32 0 0], L_0000020c32b389e0, L_0000020c32af02a0;
L_0000020c32b39b60 .functor MUXZ 58, L_0000020c32b38300, L_0000020c32af0258, L_0000020c32aef5e0, C4<>;
L_0000020c32b38580 .part L_0000020c32b39b60, 0, 32;
L_0000020c32b38f80 .arith/sum 32, v0000020c32aea550_0, L_0000020c32af02e8;
L_0000020c32b39d40 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0330;
L_0000020c32b397a0 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0378;
L_0000020c32b39de0 .concat [ 32 16 0 0], L_0000020c32b38580, L_0000020c32af03c0;
L_0000020c32b38a80 .concat [ 6 26 0 0], L_0000020c32aede10, L_0000020c32af0408;
L_0000020c32b38120 .cmp/eq 32, L_0000020c32b38a80, L_0000020c32af0450;
L_0000020c32b383a0 .cmp/eq 6, L_0000020c32b38bc0, L_0000020c32af0498;
L_0000020c32b38c60 .concat [ 32 16 0 0], L_0000020c32aef650, L_0000020c32af04e0;
L_0000020c32b38620 .concat [ 32 16 0 0], v0000020c32aea550_0, L_0000020c32af0528;
L_0000020c32b38b20 .part L_0000020c32b392a0, 15, 1;
LS_0000020c32b388a0_0_0 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_4 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_8 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_12 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_16 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_20 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_24 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_0_28 .concat [ 1 1 1 1], L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20, L_0000020c32b38b20;
LS_0000020c32b388a0_1_0 .concat [ 4 4 4 4], LS_0000020c32b388a0_0_0, LS_0000020c32b388a0_0_4, LS_0000020c32b388a0_0_8, LS_0000020c32b388a0_0_12;
LS_0000020c32b388a0_1_4 .concat [ 4 4 4 4], LS_0000020c32b388a0_0_16, LS_0000020c32b388a0_0_20, LS_0000020c32b388a0_0_24, LS_0000020c32b388a0_0_28;
L_0000020c32b388a0 .concat [ 16 16 0 0], LS_0000020c32b388a0_1_0, LS_0000020c32b388a0_1_4;
L_0000020c32b39020 .concat [ 16 32 0 0], L_0000020c32b392a0, L_0000020c32b388a0;
L_0000020c32b38ee0 .arith/sum 48, L_0000020c32b38620, L_0000020c32b39020;
L_0000020c32b38800 .functor MUXZ 48, L_0000020c32b38ee0, L_0000020c32b38c60, L_0000020c32aef340, C4<>;
L_0000020c32b39700 .functor MUXZ 48, L_0000020c32b38800, L_0000020c32b39de0, L_0000020c32aeefc0, C4<>;
L_0000020c32b390c0 .part L_0000020c32b39700, 0, 32;
L_0000020c32b38440 .functor MUXZ 32, L_0000020c32b38f80, L_0000020c32b390c0, v0000020c32ae91f0_0, C4<>;
L_0000020c32b395c0 .functor MUXZ 32, L_0000020c32aefa40, L_0000020c32af05b8, L_0000020c32aef180, C4<>;
L_0000020c32b39ac0 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0690;
L_0000020c32b39480 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af06d8;
L_0000020c32b39520 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0720;
L_0000020c32b39660 .concat [ 16 16 0 0], L_0000020c32b392a0, L_0000020c32af0768;
L_0000020c32b39840 .part L_0000020c32b392a0, 15, 1;
LS_0000020c32b39980_0_0 .concat [ 1 1 1 1], L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840;
LS_0000020c32b39980_0_4 .concat [ 1 1 1 1], L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840;
LS_0000020c32b39980_0_8 .concat [ 1 1 1 1], L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840;
LS_0000020c32b39980_0_12 .concat [ 1 1 1 1], L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840, L_0000020c32b39840;
L_0000020c32b39980 .concat [ 4 4 4 4], LS_0000020c32b39980_0_0, LS_0000020c32b39980_0_4, LS_0000020c32b39980_0_8, LS_0000020c32b39980_0_12;
L_0000020c32b39a20 .concat [ 16 16 0 0], L_0000020c32b392a0, L_0000020c32b39980;
L_0000020c32b39c00 .functor MUXZ 32, L_0000020c32b39a20, L_0000020c32b39660, L_0000020c32aef2d0, C4<>;
L_0000020c32b39ca0 .concat [ 6 26 0 0], L_0000020c32aede10, L_0000020c32af07b0;
L_0000020c32b37fe0 .cmp/eq 32, L_0000020c32b39ca0, L_0000020c32af07f8;
L_0000020c32b381c0 .cmp/eq 6, L_0000020c32b38bc0, L_0000020c32af0840;
L_0000020c32b4f2d0 .cmp/eq 6, L_0000020c32b38bc0, L_0000020c32af0888;
L_0000020c32b4f5f0 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af08d0;
L_0000020c32b4fcd0 .functor MUXZ 32, L_0000020c32b39c00, L_0000020c32af0918, L_0000020c32b4f5f0, C4<>;
L_0000020c32b4edd0 .functor MUXZ 32, L_0000020c32b4fcd0, L_0000020c32b39200, L_0000020c32aefb20, C4<>;
L_0000020c32b4feb0 .concat [ 6 26 0 0], L_0000020c32aede10, L_0000020c32af0960;
L_0000020c32b4e970 .cmp/eq 32, L_0000020c32b4feb0, L_0000020c32af09a8;
L_0000020c32b4f190 .cmp/eq 6, L_0000020c32b38bc0, L_0000020c32af09f0;
L_0000020c32b4ea10 .cmp/eq 6, L_0000020c32b38bc0, L_0000020c32af0a38;
L_0000020c32b4f690 .cmp/eq 6, L_0000020c32aede10, L_0000020c32af0a80;
L_0000020c32b4f9b0 .functor MUXZ 32, L_0000020c32aef650, v0000020c32aea550_0, L_0000020c32b4f690, C4<>;
L_0000020c32b4f730 .functor MUXZ 32, L_0000020c32b4f9b0, L_0000020c32aef1f0, L_0000020c32aef9d0, C4<>;
S_0000020c32a6fe20 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c32a847c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c32aef730 .functor NOT 1, v0000020c32a77460_0, C4<0>, C4<0>, C4<0>;
v0000020c32a776e0_0 .net *"_ivl_0", 0 0, L_0000020c32aef730;  1 drivers
v0000020c32a77be0_0 .net "in1", 31 0, L_0000020c32aef1f0;  alias, 1 drivers
v0000020c32a76c40_0 .net "in2", 31 0, L_0000020c32b4edd0;  alias, 1 drivers
v0000020c32a78220_0 .net "out", 31 0, L_0000020c32b4f4b0;  alias, 1 drivers
v0000020c32a77780_0 .net "s", 0 0, v0000020c32a77460_0;  alias, 1 drivers
L_0000020c32b4f4b0 .functor MUXZ 32, L_0000020c32b4edd0, L_0000020c32aef1f0, L_0000020c32aef730, C4<>;
S_0000020c32a8eea0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020c32ae80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c32ae80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c32ae8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c32ae8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c32ae8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c32ae81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c32ae81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c32ae8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c32ae8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c32ae8298 .param/l "j" 0 4 12, C4<000010>;
P_0000020c32ae82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c32ae8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c32ae8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c32ae8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c32ae83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c32ae83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c32ae8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c32ae8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c32ae8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c32ae84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c32ae8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c32ae8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c32ae8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c32ae85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c32ae85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c32ae8618 .param/l "xori" 0 4 8, C4<001110>;
v0000020c32a782c0_0 .var "ALUOp", 3 0;
v0000020c32a77460_0 .var "ALUSrc", 0 0;
v0000020c32a77140_0 .var "MemReadEn", 0 0;
v0000020c32a77b40_0 .var "MemWriteEn", 0 0;
v0000020c32a77c80_0 .var "MemtoReg", 0 0;
v0000020c32a77d20_0 .var "RegDst", 0 0;
v0000020c32a77280_0 .var "RegWriteEn", 0 0;
v0000020c32a77dc0_0 .net "funct", 5 0, L_0000020c32b38bc0;  alias, 1 drivers
v0000020c32a77aa0_0 .var "hlt", 0 0;
v0000020c32a76920_0 .net "opcode", 5 0, L_0000020c32aede10;  alias, 1 drivers
v0000020c32a77e60_0 .net "rst", 0 0, v0000020c32aee310_0;  alias, 1 drivers
E_0000020c32a854c0 .event anyedge, v0000020c32a77e60_0, v0000020c32a76920_0, v0000020c32a77dc0_0;
S_0000020c32a16490 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020c32a84f80 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020c32aefa40 .functor BUFZ 32, L_0000020c32b386c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c32a77500_0 .net "Data_Out", 31 0, L_0000020c32aefa40;  alias, 1 drivers
v0000020c32a78540 .array "InstMem", 2047 0, 31 0;
v0000020c32a77640_0 .net *"_ivl_0", 31 0, L_0000020c32b386c0;  1 drivers
v0000020c32a77f00_0 .net *"_ivl_3", 10 0, L_0000020c32b38940;  1 drivers
v0000020c32a767e0_0 .net *"_ivl_4", 12 0, L_0000020c32b393e0;  1 drivers
L_0000020c32af0570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c32a769c0_0 .net *"_ivl_7", 1 0, L_0000020c32af0570;  1 drivers
v0000020c32a76a60_0 .net "addr", 31 0, v0000020c32aea550_0;  alias, 1 drivers
v0000020c32a76ec0_0 .var/i "i", 31 0;
L_0000020c32b386c0 .array/port v0000020c32a78540, L_0000020c32b393e0;
L_0000020c32b38940 .part v0000020c32aea550_0, 0, 11;
L_0000020c32b393e0 .concat [ 11 2 0 0], L_0000020c32b38940, L_0000020c32af0570;
S_0000020c32a16620 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020c32aef650 .functor BUFZ 32, L_0000020c32b38da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020c32aef1f0 .functor BUFZ 32, L_0000020c32b384e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c32a76f60_0 .net *"_ivl_0", 31 0, L_0000020c32b38da0;  1 drivers
v0000020c32a77960_0 .net *"_ivl_10", 6 0, L_0000020c32b38e40;  1 drivers
L_0000020c32af0648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c32a54fb0_0 .net *"_ivl_13", 1 0, L_0000020c32af0648;  1 drivers
v0000020c32a55230_0 .net *"_ivl_2", 6 0, L_0000020c32b38760;  1 drivers
L_0000020c32af0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c32ae9b50_0 .net *"_ivl_5", 1 0, L_0000020c32af0600;  1 drivers
v0000020c32ae90b0_0 .net *"_ivl_8", 31 0, L_0000020c32b384e0;  1 drivers
v0000020c32ae8890_0 .net "clk", 0 0, L_0000020c32aef960;  alias, 1 drivers
v0000020c32ae9fb0_0 .var/i "i", 31 0;
v0000020c32ae9bf0_0 .net "readData1", 31 0, L_0000020c32aef650;  alias, 1 drivers
v0000020c32ae9830_0 .net "readData2", 31 0, L_0000020c32aef1f0;  alias, 1 drivers
v0000020c32ae9150_0 .net "readRegister1", 4 0, L_0000020c32aee950;  alias, 1 drivers
v0000020c32ae9f10_0 .net "readRegister2", 4 0, L_0000020c32b38260;  alias, 1 drivers
v0000020c32ae8930 .array "registers", 31 0, 31 0;
v0000020c32aea0f0_0 .net "rst", 0 0, v0000020c32aee310_0;  alias, 1 drivers
v0000020c32ae9dd0_0 .net "we", 0 0, v0000020c32a77280_0;  alias, 1 drivers
v0000020c32ae9510_0 .net "writeData", 31 0, L_0000020c32b4ed30;  alias, 1 drivers
v0000020c32aea4b0_0 .net "writeRegister", 4 0, L_0000020c32b38d00;  alias, 1 drivers
E_0000020c32a85180/0 .event negedge, v0000020c32a77e60_0;
E_0000020c32a85180/1 .event posedge, v0000020c32ae8890_0;
E_0000020c32a85180 .event/or E_0000020c32a85180/0, E_0000020c32a85180/1;
L_0000020c32b38da0 .array/port v0000020c32ae8930, L_0000020c32b38760;
L_0000020c32b38760 .concat [ 5 2 0 0], L_0000020c32aee950, L_0000020c32af0600;
L_0000020c32b384e0 .array/port v0000020c32ae8930, L_0000020c32b38e40;
L_0000020c32b38e40 .concat [ 5 2 0 0], L_0000020c32b38260, L_0000020c32af0648;
S_0000020c329c29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020c32a16620;
 .timescale 0 0;
v0000020c32a76ba0_0 .var/i "i", 31 0;
S_0000020c329c2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020c32a848c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020c32aefab0 .functor NOT 1, v0000020c32a77d20_0, C4<0>, C4<0>, C4<0>;
v0000020c32ae95b0_0 .net *"_ivl_0", 0 0, L_0000020c32aefab0;  1 drivers
v0000020c32ae98d0_0 .net "in1", 4 0, L_0000020c32b38260;  alias, 1 drivers
v0000020c32ae9650_0 .net "in2", 4 0, L_0000020c32aee3b0;  alias, 1 drivers
v0000020c32aea190_0 .net "out", 4 0, L_0000020c32b38d00;  alias, 1 drivers
v0000020c32ae96f0_0 .net "s", 0 0, v0000020c32a77d20_0;  alias, 1 drivers
L_0000020c32b38d00 .functor MUXZ 5, L_0000020c32aee3b0, L_0000020c32b38260, L_0000020c32aefab0, C4<>;
S_0000020c32a14b40 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c32a84c00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c32aef8f0 .functor NOT 1, v0000020c32a77c80_0, C4<0>, C4<0>, C4<0>;
v0000020c32ae8a70_0 .net *"_ivl_0", 0 0, L_0000020c32aef8f0;  1 drivers
v0000020c32ae9970_0 .net "in1", 31 0, v0000020c32ae9a10_0;  alias, 1 drivers
v0000020c32ae89d0_0 .net "in2", 31 0, v0000020c32ae8bb0_0;  alias, 1 drivers
v0000020c32ae9e70_0 .net "out", 31 0, L_0000020c32b4ed30;  alias, 1 drivers
v0000020c32ae9290_0 .net "s", 0 0, v0000020c32a77c80_0;  alias, 1 drivers
L_0000020c32b4ed30 .functor MUXZ 32, v0000020c32ae8bb0_0, v0000020c32ae9a10_0, L_0000020c32aef8f0, C4<>;
S_0000020c32a14cd0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020c329fedd0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020c329fee08 .param/l "AND" 0 9 12, C4<0010>;
P_0000020c329fee40 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020c329fee78 .param/l "OR" 0 9 12, C4<0011>;
P_0000020c329feeb0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020c329feee8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020c329fef20 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020c329fef58 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020c329fef90 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020c329fefc8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020c329ff000 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020c329ff038 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020c32af0ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c32ae9330_0 .net/2u *"_ivl_0", 31 0, L_0000020c32af0ac8;  1 drivers
v0000020c32aea230_0 .net "opSel", 3 0, v0000020c32a782c0_0;  alias, 1 drivers
v0000020c32aea370_0 .net "operand1", 31 0, L_0000020c32b4f730;  alias, 1 drivers
v0000020c32ae8c50_0 .net "operand2", 31 0, L_0000020c32b4f4b0;  alias, 1 drivers
v0000020c32ae9a10_0 .var "result", 31 0;
v0000020c32ae9ab0_0 .net "zero", 0 0, L_0000020c32b4e330;  alias, 1 drivers
E_0000020c32a84ec0 .event anyedge, v0000020c32a782c0_0, v0000020c32aea370_0, v0000020c32a78220_0;
L_0000020c32b4e330 .cmp/eq 32, v0000020c32ae9a10_0, L_0000020c32af0ac8;
S_0000020c329ff080 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020c32aea670 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c32aea6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c32aea6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c32aea718 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c32aea750 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c32aea788 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c32aea7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c32aea7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c32aea830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c32aea868 .param/l "j" 0 4 12, C4<000010>;
P_0000020c32aea8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c32aea8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c32aea910 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c32aea948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c32aea980 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c32aea9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c32aea9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c32aeaa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c32aeaa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c32aeaa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c32aeaad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c32aeab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c32aeab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c32aeab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c32aeabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c32aeabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000020c32ae91f0_0 .var "PCsrc", 0 0;
v0000020c32ae9c90_0 .net "funct", 5 0, L_0000020c32b38bc0;  alias, 1 drivers
v0000020c32ae8cf0_0 .net "opcode", 5 0, L_0000020c32aede10;  alias, 1 drivers
v0000020c32ae9010_0 .net "operand1", 31 0, L_0000020c32aef650;  alias, 1 drivers
v0000020c32ae9790_0 .net "operand2", 31 0, L_0000020c32b4f4b0;  alias, 1 drivers
v0000020c32aea410_0 .net "rst", 0 0, v0000020c32aee310_0;  alias, 1 drivers
E_0000020c32a850c0/0 .event anyedge, v0000020c32a77e60_0, v0000020c32a76920_0, v0000020c32ae9bf0_0, v0000020c32a78220_0;
E_0000020c32a850c0/1 .event anyedge, v0000020c32a77dc0_0;
E_0000020c32a850c0 .event/or E_0000020c32a850c0/0, E_0000020c32a850c0/1;
S_0000020c32aeac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020c32ae8b10 .array "DataMem", 2047 0, 31 0;
v0000020c32ae9d30_0 .net "address", 31 0, v0000020c32ae9a10_0;  alias, 1 drivers
v0000020c32aea050_0 .net "clock", 0 0, L_0000020c32aef0a0;  1 drivers
v0000020c32ae93d0_0 .net "data", 31 0, L_0000020c32aef1f0;  alias, 1 drivers
v0000020c32aea2d0_0 .var/i "i", 31 0;
v0000020c32ae8bb0_0 .var "q", 31 0;
v0000020c32ae9470_0 .net "rden", 0 0, v0000020c32a77140_0;  alias, 1 drivers
v0000020c32ae8d90_0 .net "wren", 0 0, v0000020c32a77b40_0;  alias, 1 drivers
E_0000020c32a855c0 .event posedge, v0000020c32aea050_0;
S_0000020c32aeadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020c32a6fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020c32a84900 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020c32ae8e30_0 .net "PCin", 31 0, L_0000020c32b38440;  alias, 1 drivers
v0000020c32aea550_0 .var "PCout", 31 0;
v0000020c32ae86b0_0 .net "clk", 0 0, L_0000020c32aef960;  alias, 1 drivers
v0000020c32ae8750_0 .net "rst", 0 0, v0000020c32aee310_0;  alias, 1 drivers
    .scope S_0000020c329ff080;
T_0 ;
    %wait E_0000020c32a850c0;
    %load/vec4 v0000020c32aea410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c32ae91f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020c32ae8cf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020c32ae9010_0;
    %load/vec4 v0000020c32ae9790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020c32ae8cf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020c32ae9010_0;
    %load/vec4 v0000020c32ae9790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020c32ae8cf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020c32ae8cf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020c32ae8cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020c32ae9c90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020c32ae91f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020c32aeadc0;
T_1 ;
    %wait E_0000020c32a85180;
    %load/vec4 v0000020c32ae8750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c32aea550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020c32ae8e30_0;
    %assign/vec4 v0000020c32aea550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020c32a16490;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c32a76ec0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020c32a76ec0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c32a76ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %load/vec4 v0000020c32a76ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c32a76ec0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32a78540, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020c32a8eea0;
T_3 ;
    %wait E_0000020c32a854c0;
    %load/vec4 v0000020c32a77e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77aa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c32a77140_0, 0;
    %assign/vec4 v0000020c32a77d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020c32a77aa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020c32a782c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020c32a77460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c32a77280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c32a77b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c32a77c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c32a77140_0, 0, 1;
    %store/vec4 v0000020c32a77d20_0, 0, 1;
    %load/vec4 v0000020c32a76920_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77aa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %load/vec4 v0000020c32a77dc0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c32a77d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77c80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c32a77460_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c32a782c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020c32a16620;
T_4 ;
    %wait E_0000020c32a85180;
    %fork t_1, S_0000020c329c29c0;
    %jmp t_0;
    .scope S_0000020c329c29c0;
t_1 ;
    %load/vec4 v0000020c32aea0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c32a76ba0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020c32a76ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c32a76ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8930, 0, 4;
    %load/vec4 v0000020c32a76ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c32a76ba0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020c32ae9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020c32ae9510_0;
    %load/vec4 v0000020c32aea4b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8930, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020c32a16620;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020c32a16620;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c32ae9fb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020c32ae9fb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020c32ae9fb0_0;
    %ix/getv/s 4, v0000020c32ae9fb0_0;
    %load/vec4a v0000020c32ae8930, 4;
    %ix/getv/s 4, v0000020c32ae9fb0_0;
    %load/vec4a v0000020c32ae8930, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020c32ae9fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c32ae9fb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020c32a14cd0;
T_6 ;
    %wait E_0000020c32a84ec0;
    %load/vec4 v0000020c32aea230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %add;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %sub;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %and;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %or;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %xor;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %or;
    %inv;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020c32aea370_0;
    %load/vec4 v0000020c32ae8c50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020c32ae8c50_0;
    %load/vec4 v0000020c32aea370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020c32aea370_0;
    %ix/getv 4, v0000020c32ae8c50_0;
    %shiftl 4;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020c32aea370_0;
    %ix/getv 4, v0000020c32ae8c50_0;
    %shiftr 4;
    %assign/vec4 v0000020c32ae9a10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020c32aeac30;
T_7 ;
    %wait E_0000020c32a855c0;
    %load/vec4 v0000020c32ae9470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020c32ae9d30_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000020c32ae8b10, 4;
    %assign/vec4 v0000020c32ae8bb0_0, 0;
T_7.0 ;
    %load/vec4 v0000020c32ae8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020c32ae93d0_0;
    %ix/getv 3, v0000020c32ae9d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020c32aeac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c32aea2d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020c32aea2d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c32aea2d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %load/vec4 v0000020c32aea2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c32aea2d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c32ae8b10, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020c32aeac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c32aea2d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020c32aea2d0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020c32aea2d0_0;
    %load/vec4a v0000020c32ae8b10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020c32aea2d0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020c32aea2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c32aea2d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020c32a6fc90;
T_10 ;
    %wait E_0000020c32a85180;
    %load/vec4 v0000020c32aecfb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020c32aee590_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020c32aee590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020c32aee590_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c32a6f970;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c32aedd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c32aee310_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020c32a6f970;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020c32aedd70_0;
    %inv;
    %assign/vec4 v0000020c32aedd70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c32a6f970;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c32aee310_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c32aee310_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v0000020c32aee630_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
