static T_1 T_2 F_1 ( T_1 V_1 )\r\n{\r\nint V_2 = 31 ;\r\nT_1 V_3 = V_1 ;\r\nif ( V_1 == 0 )\r\nreturn 0 ;\r\ndo {\r\nif ( V_3 & ( 1 << 31 ) )\r\nbreak;\r\nV_2 -- ;\r\nV_3 <<= 1 ;\r\n} while ( V_2 >= 0 );\r\nV_3 = 1 << V_2 ;\r\nif ( V_3 != V_1 )\r\nV_3 <<= 1 ;\r\nreturn V_3 ;\r\n}\r\nstatic T_3 F_2 ( int V_4 , void * V_5 )\r\n{\r\nstruct V_6 * V_7 = F_3 () ;\r\nunsigned V_8 , V_9 , V_10 , V_11 ;\r\nV_8 = F_4 ( INT ) ;\r\nV_10 = F_4 ( V_12 ) ;\r\nV_9 = F_4 ( V_13 ) ;\r\nif ( V_8 ) {\r\nF_5 ( L_1 , V_7 -> V_14 ) ;\r\nF_5 ( L_2 , V_8 & 0xffff ) ;\r\nF_5 ( L_3 , V_9 ) ;\r\nF_5 ( L_4 , V_10 ) ;\r\nF_6 ( INT , ~ 0 ) ;\r\n}\r\nV_11 = F_4 ( V_15 ) ;\r\nif ( V_11 ) {\r\nF_5 ( L_5 ) ;\r\nF_5 ( L_6 , V_11 ) ;\r\nF_5 ( L_3 , V_9 ) ;\r\nF_5 ( L_4 , V_10 ) ;\r\nF_6 ( V_15 , ~ 0 ) ;\r\n}\r\nreturn V_16 ;\r\n}\r\nstatic T_3 F_7 ( int V_4 , void * V_5 )\r\n{\r\nF_5 ( L_7 ) ;\r\nreturn V_17 ;\r\n}\r\nstatic int T_2 F_8 ( void )\r\n{\r\nunsigned long V_18 = F_9 ( V_19 ) ;\r\nunsigned long V_20 = F_9 ( V_21 ) - V_18 ;\r\nT_1 V_22 ;\r\nT_1 V_23 ;\r\nif ( F_10 ( V_24 , F_2 ,\r\nV_25 , L_8 , NULL ) < 0 ) {\r\nF_5 ( V_26 L_9 ) ;\r\nreturn - V_27 ;\r\n}\r\nif ( F_10 ( V_28 , F_7 ,\r\nV_25 , L_10 , NULL ) < 0 ) {\r\nF_5 ( V_26 L_11 ) ;\r\nreturn - V_27 ;\r\n}\r\nV_29 = ( unsigned long ) F_11 ( V_30 , 1024 ) ;\r\nif ( ! V_29 ) {\r\nF_12 ( L_12 ) ;\r\n}\r\nV_31 = ( unsigned long ) F_11 ( V_32 , 0x10000 ) ;\r\nif ( ! V_31 ) {\r\nF_12 ( L_13 ) ;\r\n}\r\nF_6 ( V_33 , 0 ) ;\r\nF_6 ( V_34 , 0 ) ;\r\nF_6 ( V_35 , 0 ) ;\r\nF_6 ( V_36 , 0 ) ;\r\nF_6 ( V_37 , 0 ) ;\r\nV_23 = F_4 ( V_38 ) ;\r\nF_6 ( V_38 , V_23 | V_39 | V_40 | V_41 | V_42 |\r\nV_43 | V_44 ) ;\r\nV_23 = F_4 ( V_38 ) ;\r\nF_13 ( V_45 ,\r\nV_46 | V_47 |\r\nV_48 ) ;\r\nF_6 ( V_49 , 0x40000000 ) ;\r\nF_6 ( V_50 , F_14 ( 512 * 1024 * 1024 ) ) ;\r\nF_6 ( V_51 , 0x0 ) ;\r\nF_6 ( V_52 , 0 ) ;\r\nF_6 ( V_53 , ~ 0 ) ;\r\nV_20 = V_21 - V_19 ;\r\nif ( V_20 < ( 1024 * 1024 ) ) {\r\nF_5 ( V_26 L_14 ,\r\nV_20 ) ;\r\nreturn - V_27 ;\r\n}\r\nV_22 = ( V_20 > ( 512 * 1024 * 1024 ) ) ? 0x1ff00001 :\r\n( ( F_1 ( V_20 ) - 0x100000 ) | 0x1 ) ;\r\nF_6 ( V_54 , V_22 ) ;\r\nF_6 ( V_55 , V_19 ) ;\r\nF_6 ( V_56 , V_19 ) ;\r\nF_6 ( V_57 , 0 ) ;\r\nF_6 ( V_58 , 0 ) ;\r\nF_6 ( V_59 , 0 ) ;\r\nF_6 ( V_35 , ~ 0 ) ;\r\nF_6 ( V_36 , ~ 0 ) ;\r\nF_6 ( V_37 , ~ 0 ) ;\r\nV_60 [ 0 ] . V_61 = V_31 ;\r\nV_60 [ 0 ] . V_62 = V_31 + 0x10000 ;\r\nV_60 [ 1 ] . V_61 = V_18 ;\r\nV_60 [ 1 ] . V_62 = V_18 + V_20 ;\r\nreturn F_15 ( & V_63 ) ;\r\n}
