{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463118662182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463118662184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 22:51:01 2016 " "Processing started: Thu May 12 22:51:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463118662184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118662184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII_microprocessor -c niosII_microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII_microprocessor -c niosII_microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118662184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463118662885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/niosii_microprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/niosii_microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor " "Found entity 1: niosII_microprocessor" {  } { { "niosII_microprocessor/synthesis/niosII_microprocessor.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/niosII_microprocessor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosII_microprocessor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosII_microprocessor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_irq_mapper " "Found entity 1: niosII_microprocessor_irq_mapper" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_irq_mapper.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0 " "Found entity 1: niosII_microprocessor_mm_interconnect_0" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_microprocessor_mm_interconnect_0_avalon_st_adapter" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671218 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_microprocessor_mm_interconnect_0_rsp_mux_001" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_microprocessor_mm_interconnect_0_rsp_mux" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: niosII_microprocessor_mm_interconnect_0_rsp_demux_002" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_microprocessor_mm_interconnect_0_rsp_demux" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: niosII_microprocessor_mm_interconnect_0_cmd_mux_002" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_microprocessor_mm_interconnect_0_cmd_mux" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_microprocessor_mm_interconnect_0_cmd_demux_001" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_microprocessor_mm_interconnect_0_cmd_demux" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671233 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosII_microprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosII_microprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_microprocessor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_microprocessor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_router_004_default_decode " "Found entity 1: niosII_microprocessor_mm_interconnect_0_router_004_default_decode" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671239 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_mm_interconnect_0_router_004 " "Found entity 2: niosII_microprocessor_mm_interconnect_0_router_004" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_microprocessor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_microprocessor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_microprocessor_mm_interconnect_0_router_002_default_decode" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671241 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_mm_interconnect_0_router_002 " "Found entity 2: niosII_microprocessor_mm_interconnect_0_router_002" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_microprocessor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_microprocessor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_microprocessor_mm_interconnect_0_router_001_default_decode" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671242 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_mm_interconnect_0_router_001 " "Found entity 2: niosII_microprocessor_mm_interconnect_0_router_001" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_microprocessor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_microprocessor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosII_microprocessor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463118671243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_microprocessor_mm_interconnect_0_router_default_decode" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671244 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_mm_interconnect_0_router " "Found entity 2: niosII_microprocessor_mm_interconnect_0_router" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosII_microprocessor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_sysid " "Found entity 1: niosII_microprocessor_sysid" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_sysid.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_sys_clk_timer " "Found entity 1: niosII_microprocessor_sys_clk_timer" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_sys_clk_timer.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_outen.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_outen.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_outen " "Found entity 1: niosII_microprocessor_outen" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_outen.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_outen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_onchip_mem " "Found entity 1: niosII_microprocessor_onchip_mem" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_onchip_mem.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_led.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_led " "Found entity 1: niosII_microprocessor_led" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_led.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_jtag_uart_sim_scfifo_w " "Found entity 1: niosII_microprocessor_jtag_uart_sim_scfifo_w" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671262 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_jtag_uart_scfifo_w " "Found entity 2: niosII_microprocessor_jtag_uart_scfifo_w" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671262 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_microprocessor_jtag_uart_sim_scfifo_r " "Found entity 3: niosII_microprocessor_jtag_uart_sim_scfifo_r" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671262 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_microprocessor_jtag_uart_scfifo_r " "Found entity 4: niosII_microprocessor_jtag_uart_scfifo_r" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671262 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_microprocessor_jtag_uart " "Found entity 5: niosII_microprocessor_jtag_uart" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_data.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_data " "Found entity 1: niosII_microprocessor_data" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_data.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu " "Found entity 1: niosII_microprocessor_cpu" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118671264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118671264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_ic_data_module " "Found entity 1: niosII_microprocessor_cpu_cpu_ic_data_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_microprocessor_cpu_cpu_ic_tag_module " "Found entity 2: niosII_microprocessor_cpu_cpu_ic_tag_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_microprocessor_cpu_cpu_bht_module " "Found entity 3: niosII_microprocessor_cpu_cpu_bht_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_microprocessor_cpu_cpu_register_bank_a_module " "Found entity 4: niosII_microprocessor_cpu_cpu_register_bank_a_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_microprocessor_cpu_cpu_register_bank_b_module " "Found entity 5: niosII_microprocessor_cpu_cpu_register_bank_b_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_microprocessor_cpu_cpu_nios2_oci_debug " "Found entity 6: niosII_microprocessor_cpu_cpu_nios2_oci_debug" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_microprocessor_cpu_cpu_nios2_oci_break " "Found entity 7: niosII_microprocessor_cpu_cpu_nios2_oci_break" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_microprocessor_cpu_cpu_nios2_oci_xbrk " "Found entity 8: niosII_microprocessor_cpu_cpu_nios2_oci_xbrk" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 791 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_microprocessor_cpu_cpu_nios2_oci_dbrk " "Found entity 9: niosII_microprocessor_cpu_cpu_nios2_oci_dbrk" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_microprocessor_cpu_cpu_nios2_oci_itrace " "Found entity 10: niosII_microprocessor_cpu_cpu_nios2_oci_itrace" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_microprocessor_cpu_cpu_nios2_oci_td_mode " "Found entity 11: niosII_microprocessor_cpu_cpu_nios2_oci_td_mode" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_microprocessor_cpu_cpu_nios2_oci_dtrace " "Found entity 12: niosII_microprocessor_cpu_cpu_nios2_oci_dtrace" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_microprocessor_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: niosII_microprocessor_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_microprocessor_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: niosII_microprocessor_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_microprocessor_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: niosII_microprocessor_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_microprocessor_cpu_cpu_nios2_oci_fifo " "Found entity 16: niosII_microprocessor_cpu_cpu_nios2_oci_fifo" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_microprocessor_cpu_cpu_nios2_oci_pib " "Found entity 17: niosII_microprocessor_cpu_cpu_nios2_oci_pib" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_microprocessor_cpu_cpu_nios2_oci_im " "Found entity 18: niosII_microprocessor_cpu_cpu_nios2_oci_im" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_microprocessor_cpu_cpu_nios2_performance_monitors " "Found entity 19: niosII_microprocessor_cpu_cpu_nios2_performance_monitors" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_microprocessor_cpu_cpu_nios2_avalon_reg " "Found entity 20: niosII_microprocessor_cpu_cpu_nios2_avalon_reg" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_microprocessor_cpu_cpu_ociram_sp_ram_module " "Found entity 21: niosII_microprocessor_cpu_cpu_ociram_sp_ram_module" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosII_microprocessor_cpu_cpu_nios2_ocimem " "Found entity 22: niosII_microprocessor_cpu_cpu_nios2_ocimem" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosII_microprocessor_cpu_cpu_nios2_oci " "Found entity 23: niosII_microprocessor_cpu_cpu_nios2_oci" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosII_microprocessor_cpu_cpu " "Found entity 24: niosII_microprocessor_cpu_cpu" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu.v" 3380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_microprocessor_cpu_cpu_debug_slave_sysclk" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_microprocessor_cpu_cpu_debug_slave_tck" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_microprocessor_cpu_cpu_debug_slave_wrapper" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_mult_cell " "Found entity 1: niosII_microprocessor_cpu_cpu_mult_cell" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_mult_cell.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_cpu_cpu_test_bench " "Found entity 1: niosII_microprocessor_cpu_cpu_test_bench" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_test_bench.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_microprocessor/synthesis/submodules/niosii_microprocessor_address.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_microprocessor/synthesis/submodules/niosii_microprocessor_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_microprocessor_address " "Found entity 1: niosII_microprocessor_address" {  } { { "niosII_microprocessor/synthesis/submodules/niosII_microprocessor_address.v" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/niosII_microprocessor/synthesis/submodules/niosII_microprocessor_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672081 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" DE1_SoC.sv(18) " "Verilog HDL syntax error at DE1_SoC.sv(18) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/DE1_SoC.sv" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1463118672081 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC DE1_SoC.sv(1) " "Ignored design unit \"DE1_SoC\" at DE1_SoC.sv(1) due to previous errors" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/DE1_SoC.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1463118672082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.sv(12) " "Verilog HDL warning at sram.sv(12): extended using \"x\" or \"z\"" {  } { { "sram.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/sram.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1463118672082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463118672083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/output_files/niosII_microprocessor.map.smsg " "Generated suppressed messages file C:/Users/pshfls/Downloads/EE-371-Project-3/SRAM/output_files/niosII_microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118672118 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463118673369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 22:51:13 2016 " "Processing ended: Thu May 12 22:51:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463118673369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463118673369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463118673369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118673369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463118681127 ""}
