<?xml version="1.0" encoding="UTF-8"?>
<drawing version="7">
    <attr value="aspartan6" name="DeviceFamilyName">
        <trait delete="all:0" />
        <trait editname="all:0" />
        <trait edittrait="all:0" />
    </attr>
    <netlist>
        <signal name="CLK" />
        <signal name="CN2_D(27:0)" />
        <signal name="ADDCLK" />
        <signal name="ADDSDA" />
        <signal name="FRAME_ALT" />
        <signal name="F50HZ" />
        <signal name="XLXN_6" />
        <signal name="XLXN_10" />
        <signal name="C_DONE" />
        <signal name="M4_SET_DONE" />
        <signal name="CLK125M" />
        <signal name="FM_CYCLE_STP" />
        <signal name="FM_RD_D(31:0)" />
        <signal name="FM_OV_RD_ADRS(18:0)" />
        <signal name="FM_OV_RD_CYCLE" />
        <signal name="R_OUT(15:0)" />
        <signal name="RGB_OUT_ZERO(2:0)" />
        <signal name="OCLK" />
        <signal name="FR_RATE(15:0)" />
        <signal name="FRAME_ALT_FRZ" />
        <signal name="GCLK" />
        <signal name="XGCLK" />
        <signal name="GCLKOUT_START" />
        <signal name="LE" />
        <signal name="DCLK" />
        <signal name="CLK31M" />
        <signal name="SCAN_LINE(3:0)" />
        <signal name="SCAN_LINE(0)" />
        <signal name="SCAN_LINE(1)" />
        <signal name="CN2_D(14)" />
        <signal name="CN2_D(13)" />
        <signal name="SCAN_LINE(2)" />
        <signal name="CN2_D(18)" />
        <signal name="SCAN_LINE(3)" />
        <signal name="CN2_D(17)" />
        <signal name="CN2_D(8)" />
        <signal name="R_OUT(6)" />
        <signal name="R_OUT(7)" />
        <signal name="CN2_D(7)" />
        <signal name="R_OUT(8)" />
        <signal name="CN2_D(10)" />
        <signal name="CN2_D(15)" />
        <signal name="CN2_D(4)" />
        <signal name="CN2_D(9)" />
        <signal name="CN2_D(11)" />
        <signal name="R_OUT(4)" />
        <signal name="R_OUT(3)" />
        <signal name="R_OUT(5)" />
        <signal name="CN2_D(2)" />
        <signal name="CN2_D(3)" />
        <signal name="CN2_D(5)" />
        <signal name="R_OUT(0)" />
        <signal name="R_OUT(1)" />
        <signal name="R_OUT(2)" />
        <signal name="CN2_D(22)" />
        <signal name="CN2_D(23)" />
        <signal name="CN2_D(24)" />
        <signal name="CN2_D(25)" />
        <signal name="CN2_D(26)" />
        <signal name="CN2_D(27)" />
        <signal name="CN2_D(1)" />
        <signal name="CN2_D(0)" />
        <signal name="CN2_D(6)" />
        <signal name="CN2_D(12)" />
        <signal name="CN2_D(16)" />
        <signal name="CN2_D(19)" />
        <signal name="CN2_D(20)" />
        <signal name="CN2_D(21)" />
        <signal name="CLK125M_SS" />
        <signal name="XGCLK60_DCM_RST" />
        <port polarity="Input" name="CLK" />
        <port polarity="Output" name="CN2_D(27:0)" />
        <port polarity="Input" name="ADDCLK" />
        <port polarity="Input" name="ADDSDA" />
        <port polarity="Input" name="FRAME_ALT" />
        <port polarity="Input" name="F50HZ" />
        <port polarity="Input" name="C_DONE" />
        <port polarity="Input" name="M4_SET_DONE" />
        <port polarity="Input" name="CLK125M" />
        <port polarity="Input" name="FM_CYCLE_STP" />
        <port polarity="Input" name="FM_RD_D(31:0)" />
        <port polarity="Output" name="FM_OV_RD_ADRS(18:0)" />
        <port polarity="Output" name="FM_OV_RD_CYCLE" />
        <port polarity="Input" name="RGB_OUT_ZERO(2:0)" />
        <port polarity="Input" name="OCLK" />
        <port polarity="Input" name="FR_RATE(15:0)" />
        <port polarity="Input" name="FRAME_ALT_FRZ" />
        <port polarity="Input" name="CLK31M" />
        <port polarity="Output" name="CLK125M_SS" />
        <port polarity="Output" name="XGCLK60_DCM_RST" />
        <blockdef name="ofd3">
            <timestamp>2005-9-17T7:42:1</timestamp>
            <rect width="128" x="64" y="-256" height="208" />
            <line x2="0" y1="-224" y2="-224" x1="64" />
            <line x2="0" y1="-176" y2="-176" x1="64" />
            <line x2="0" y1="-128" y2="-128" x1="64" />
            <line x2="0" y1="-80" y2="-80" x1="64" />
            <line x2="256" y1="-224" y2="-224" x1="192" />
            <line x2="256" y1="-176" y2="-176" x1="192" />
            <line x2="256" y1="-128" y2="-128" x1="192" />
        </blockdef>
        <blockdef name="ofd2">
            <timestamp>2014-11-12T7:39:48</timestamp>
            <rect width="128" x="64" y="-192" height="144" />
            <line x2="0" y1="-160" y2="-160" x1="64" />
            <line x2="0" y1="-112" y2="-112" x1="64" />
            <line x2="0" y1="-64" y2="-64" x1="64" />
            <line x2="256" y1="-160" y2="-160" x1="192" />
            <line x2="256" y1="-112" y2="-112" x1="192" />
        </blockdef>
        <blockdef name="ofd1s">
            <timestamp>2014-11-12T7:40:47</timestamp>
            <rect width="128" x="64" y="-128" height="112" />
            <line x2="0" y1="-96" y2="-96" x1="64" />
            <line x2="0" y1="-48" y2="-48" x1="64" />
            <line x2="256" y1="-96" y2="-96" x1="192" />
        </blockdef>
        <blockdef name="ofd4s">
            <timestamp>2011-3-24T5:1:56</timestamp>
            <rect width="128" x="64" y="-320" height="256" />
            <line x2="0" y1="-288" y2="-288" x1="64" />
            <line x2="0" y1="-96" y2="-96" x1="64" />
            <line x2="0" y1="-240" y2="-240" x1="64" />
            <line x2="0" y1="-192" y2="-192" x1="64" />
            <line x2="0" y1="-144" y2="-144" x1="64" />
            <line x2="256" y1="-288" y2="-288" x1="192" />
            <line x2="256" y1="-240" y2="-240" x1="192" />
            <line x2="256" y1="-192" y2="-192" x1="192" />
            <line x2="256" y1="-144" y2="-144" x1="192" />
        </blockdef>
        <blockdef name="data_out_lcar_m5353Q_14b43Hz">
            <timestamp>2021-12-6T3:26:1</timestamp>
            <line x2="496" y1="-608" y2="-608" x1="432" />
            <rect width="64" x="432" y="-668" height="24" />
            <line x2="496" y1="-656" y2="-656" x1="432" />
            <rect width="64" x="432" y="-524" height="24" />
            <line x2="496" y1="-512" y2="-512" x1="432" />
            <rect width="64" x="432" y="-476" height="24" />
            <line x2="496" y1="-464" y2="-464" x1="432" />
            <rect width="64" x="432" y="-428" height="24" />
            <line x2="496" y1="-416" y2="-416" x1="432" />
            <line x2="0" y1="-608" y2="-608" x1="64" />
            <line x2="0" y1="-368" y2="-368" x1="64" />
            <rect width="64" x="0" y="-428" height="24" />
            <line x2="0" y1="-416" y2="-416" x1="64" />
            <line x2="0" y1="-224" y2="-224" x1="64" />
            <rect width="64" x="0" y="-284" height="24" />
            <line x2="0" y1="-272" y2="-272" x1="64" />
            <line x2="496" y1="-368" y2="-368" x1="432" />
            <line x2="496" y1="-320" y2="-320" x1="432" />
            <line x2="0" y1="-128" y2="-128" x1="64" />
            <line x2="496" y1="-32" y2="-32" x1="432" />
            <line x2="496" y1="-80" y2="-80" x1="432" />
            <line x2="496" y1="-128" y2="-128" x1="432" />
            <rect width="64" x="432" y="-236" height="24" />
            <line x2="496" y1="-224" y2="-224" x1="432" />
            <rect width="368" x="64" y="-688" height="688" />
            <line x2="0" y1="-656" y2="-656" x1="64" />
            <line x2="0" y1="-560" y2="-560" x1="64" />
            <line x2="0" y1="-512" y2="-512" x1="64" />
        </blockdef>
        <blockdef name="out_tim_lcar_m5353Q_14b43Hz">
            <timestamp>2021-11-1T8:54:36</timestamp>
            <line x2="0" y1="-176" y2="-176" x1="64" />
            <line x2="0" y1="-128" y2="-128" x1="64" />
            <line x2="0" y1="-224" y2="-224" x1="64" />
            <line x2="384" y1="-224" y2="-224" x1="320" />
            <line x2="384" y1="-128" y2="-128" x1="320" />
            <line x2="384" y1="-176" y2="-176" x1="320" />
            <rect width="64" x="0" y="-44" height="24" />
            <line x2="0" y1="-32" y2="-32" x1="64" />
            <rect width="256" x="64" y="-256" height="256" />
        </blockdef>
        <blockdef name="gclkgen_lcar_m5353Q_14b43Hz">
            <timestamp>2021-12-6T3:56:23</timestamp>
            <line x2="448" y1="-80" y2="-80" x1="384" />
            <line x2="448" y1="-128" y2="-128" x1="384" />
            <line x2="0" y1="-512" y2="-512" x1="64" />
            <line x2="0" y1="-464" y2="-464" x1="64" />
            <line x2="0" y1="-368" y2="-368" x1="64" />
            <line x2="0" y1="-320" y2="-320" x1="64" />
            <line x2="0" y1="-272" y2="-272" x1="64" />
            <line x2="448" y1="-512" y2="-512" x1="384" />
            <line x2="448" y1="-416" y2="-416" x1="384" />
            <line x2="448" y1="-224" y2="-224" x1="384" />
            <rect width="320" x="64" y="-544" height="544" />
            <line x2="0" y1="-176" y2="-176" x1="64" />
        </blockdef>
        <block symbolname="ofd2" name="XLXI_113">
            <blockpin signalname="ADDCLK" name="D0" />
            <blockpin signalname="ADDSDA" name="D1" />
            <blockpin signalname="CLK" name="CK" />
            <blockpin name="Q0" />
            <blockpin name="Q1" />
        </block>
        <block symbolname="ofd4s" name="XLXI_246">
            <blockpin signalname="SCAN_LINE(0)" name="D0" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="SCAN_LINE(1)" name="D1" />
            <blockpin signalname="SCAN_LINE(2)" name="D2" />
            <blockpin signalname="SCAN_LINE(3)" name="D3" />
            <blockpin signalname="CN2_D(18)" name="Q0" />
            <blockpin signalname="CN2_D(19)" name="Q1" />
            <blockpin signalname="CN2_D(20)" name="Q2" />
            <blockpin signalname="CN2_D(21)" name="Q3" />
        </block>
        <block symbolname="ofd3" name="XLXI_5">
            <blockpin signalname="R_OUT(6)" name="D0" />
            <blockpin signalname="R_OUT(7)" name="D1" />
            <blockpin signalname="R_OUT(8)" name="D2" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(12)" name="Q0" />
            <blockpin signalname="CN2_D(13)" name="Q1" />
            <blockpin signalname="CN2_D(14)" name="Q2" />
        </block>
        <block symbolname="ofd1s" name="XLXI_62">
            <blockpin signalname="DCLK" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(15)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_111">
            <blockpin signalname="LE" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(16)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_172">
            <blockpin signalname="GCLK" name="D" />
            <blockpin signalname="XGCLK" name="CK" />
            <blockpin signalname="CN2_D(17)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_85">
            <blockpin signalname="LE" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(10)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_168">
            <blockpin signalname="GCLK" name="D" />
            <blockpin signalname="XGCLK" name="CK" />
            <blockpin signalname="CN2_D(11)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_23">
            <blockpin signalname="DCLK" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(9)" name="Q" />
        </block>
        <block symbolname="ofd3" name="XLXI_3">
            <blockpin signalname="R_OUT(3)" name="D0" />
            <blockpin signalname="R_OUT(4)" name="D1" />
            <blockpin signalname="R_OUT(5)" name="D2" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(6)" name="Q0" />
            <blockpin signalname="CN2_D(7)" name="Q1" />
            <blockpin signalname="CN2_D(8)" name="Q2" />
        </block>
        <block symbolname="ofd3" name="XLXI_16">
            <blockpin signalname="R_OUT(0)" name="D0" />
            <blockpin signalname="R_OUT(1)" name="D1" />
            <blockpin signalname="R_OUT(2)" name="D2" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(0)" name="Q0" />
            <blockpin signalname="CN2_D(1)" name="Q1" />
            <blockpin signalname="CN2_D(2)" name="Q2" />
        </block>
        <block symbolname="ofd1s" name="XLXI_101">
            <blockpin signalname="LE" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(4)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_165">
            <blockpin signalname="GCLK" name="D" />
            <blockpin signalname="XGCLK" name="CK" />
            <blockpin signalname="CN2_D(5)" name="Q" />
        </block>
        <block symbolname="ofd1s" name="XLXI_8">
            <blockpin signalname="DCLK" name="D" />
            <blockpin signalname="OCLK" name="CK" />
            <blockpin signalname="CN2_D(3)" name="Q" />
        </block>
        <block symbolname="ofd3" name="XLXI_137">
            <blockpin signalname="GCLK" name="D0" />
            <blockpin signalname="GCLK" name="D1" />
            <blockpin signalname="GCLK" name="D2" />
            <blockpin signalname="XGCLK" name="CK" />
            <blockpin signalname="CN2_D(22)" name="Q0" />
            <blockpin signalname="CN2_D(23)" name="Q1" />
            <blockpin signalname="CN2_D(24)" name="Q2" />
        </block>
        <block symbolname="ofd3" name="XLXI_306">
            <blockpin signalname="GCLK" name="D0" />
            <blockpin signalname="GCLK" name="D1" />
            <blockpin signalname="GCLK" name="D2" />
            <blockpin signalname="XGCLK" name="CK" />
            <blockpin signalname="CN2_D(25)" name="Q0" />
            <blockpin signalname="CN2_D(26)" name="Q1" />
            <blockpin signalname="CN2_D(27)" name="Q2" />
        </block>
        <block symbolname="data_out_lcar_m5353Q_14b43Hz" name="data_out_0">
            <blockpin signalname="FM_CYCLE_STP" name="fm_cycle_stp" />
            <blockpin signalname="FRAME_ALT_FRZ" name="frame_alt_frz" />
            <blockpin signalname="FRAME_ALT" name="frame_alt" />
            <blockpin signalname="CLK125M" name="clk" />
            <blockpin signalname="OCLK" name="oclk" />
            <blockpin signalname="XLXN_10" name="blank" />
            <blockpin signalname="GCLKOUT_START" name="gclkout_start" />
            <blockpin signalname="FM_RD_D(31:0)" name="fm_rd_d(31:0)" />
            <blockpin signalname="RGB_OUT_ZERO(2:0)" name="rgb_out_zero(2:0)" />
            <blockpin signalname="FM_OV_RD_CYCLE" name="fm_ov_rd_cycle" />
            <blockpin signalname="LE" name="le_out" />
            <blockpin signalname="DCLK" name="dclk_out" />
            <blockpin name="r_we" />
            <blockpin name="g_we" />
            <blockpin name="b_we" />
            <blockpin signalname="FM_OV_RD_ADRS(18:0)" name="fm_ov_rd_adrs(18:0)" />
            <blockpin signalname="SCAN_LINE(3:0)" name="scan_line(3:0)" />
            <blockpin signalname="R_OUT(15:0)" name="r_out(15:0)" />
            <blockpin name="g_out(15:0)" />
            <blockpin name="b_out(15:0)" />
        </block>
        <block symbolname="out_tim_lcar_m5353Q_14b43Hz" name="out_tim_0">
            <blockpin signalname="CLK" name="clk" />
            <blockpin signalname="F50HZ" name="f50hz" />
            <blockpin signalname="FRAME_ALT" name="frame_alt" />
            <blockpin signalname="FR_RATE(15:0)" name="fr_rate(15:0)" />
            <blockpin signalname="XLXN_10" name="blanka" />
            <blockpin name="ovt" />
            <blockpin signalname="XLXN_6" name="ov_stp" />
        </block>
        <block symbolname="gclkgen_lcar_m5353Q_14b43Hz" name="gclkgen_0">
            <blockpin signalname="C_DONE" name="C_DONE" />
            <blockpin signalname="XLXN_6" name="OVP" />
            <blockpin signalname="CLK" name="CLK25M" />
            <blockpin signalname="CLK31M" name="CLK31M" />
            <blockpin signalname="XLXN_10" name="BLANK" />
            <blockpin signalname="M4_SET_DONE" name="M4_SET_DONE" />
            <blockpin signalname="XGCLK60_DCM_RST" name="XGCLK60_DCM_RST" />
            <blockpin signalname="XGCLK" name="XGCLK" />
            <blockpin signalname="GCLK" name="GCLK" />
            <blockpin signalname="GCLKOUT_START" name="GCLKOUT_START" />
            <blockpin signalname="CLK125M_SS" name="CLK125M_SS" />
        </block>
    </netlist>
    <sheet sheetnum="1" width="7609" height="5382">
        <attr value="CM" name="LengthUnitName" />
        <attr value="4" name="GridsPerUnit" />
        <text style="fontsize:64;fontname:Arial" x="6952" y="5160">output_rcv</text>
        <branch name="CN2_D(27:0)">
            <wire x2="6960" y1="560" y2="560" x1="6880" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="7236" y="560">CN2_D(27:0)</text>
        <iomarker fontsize="28" x="6960" y="560" name="CN2_D(27:0)" orien="R0" />
        <branch name="FRAME_ALT">
            <wire x2="800" y1="1680" y2="1680" x1="720" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="252" y="1680">FRAME_ALT</text>
        <branch name="F50HZ">
            <wire x2="800" y1="1728" y2="1728" x1="720" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="252" y="1728">F50HZ</text>
        <branch name="CLK">
            <wire x2="800" y1="1776" y2="1776" x1="720" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="252" y="1776">CLK</text>
        <branch name="C_DONE">
            <wire x2="1648" y1="2272" y2="2272" x1="1200" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="732" y="2272">C_DONE</text>
        <text style="fontsize:40;fontname:Arial" x="732" y="2224">F50HZ</text>
        <branch name="M4_SET_DONE">
            <wire x2="1648" y1="2320" y2="2320" x1="1200" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="544" y="2320">M4_SET_DONE</text>
        <branch name="FM_CYCLE_STP">
            <wire x2="1600" y1="3008" y2="3008" x1="1200" />
        </branch>
        <branch name="FM_RD_D(31:0)">
            <wire x2="1600" y1="3200" y2="3200" x1="1200" />
        </branch>
        <branch name="CLK125M">
            <wire x2="1600" y1="3248" y2="3248" x1="1200" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="732" y="3248">CLK125M</text>
        <text style="fontsize:40;fontname:Arial" x="2636" y="2960">FM_OV_RD_ADRS(18:0)</text>
        <text style="fontsize:40;fontname:Arial" x="2636" y="3008">FM_OV_RD_CYCLE</text>
        <text style="fontsize:40;fontname:Arial" x="2464" y="3104">R_OUT(15:0)</text>
        <text style="fontsize:40;fontname:Arial" x="252" y="1824">(CLK25M)</text>
        <iomarker fontsize="28" x="720" y="1680" name="FRAME_ALT" orien="R180" />
        <iomarker fontsize="28" x="720" y="1728" name="F50HZ" orien="R180" />
        <iomarker fontsize="28" x="1200" y="2272" name="C_DONE" orien="R180" />
        <iomarker fontsize="28" x="1200" y="2320" name="M4_SET_DONE" orien="R180" />
        <iomarker fontsize="28" x="1200" y="3008" name="FM_CYCLE_STP" orien="R180" />
        <iomarker fontsize="28" x="1200" y="3200" name="FM_RD_D(31:0)" orien="R180" />
        <iomarker fontsize="28" x="2240" y="2960" name="FM_OV_RD_ADRS(18:0)" orien="R0" />
        <iomarker fontsize="28" x="2240" y="3008" name="FM_OV_RD_CYCLE" orien="R0" />
        <iomarker fontsize="28" x="720" y="1776" name="CLK" orien="R180" />
        <iomarker fontsize="28" x="1200" y="3344" name="RGB_OUT_ZERO(2:0)" orien="R180" />
        <text style="fontsize:40;fontname:Arial" x="732" y="3392">OCLK</text>
        <text style="fontsize:40;fontname:Arial" x="432" y="3344">RGB_OUT_ZERO(2:0)</text>
        <branch name="OCLK">
            <wire x2="1600" y1="3392" y2="3392" x1="1200" />
        </branch>
        <iomarker fontsize="28" x="1200" y="3392" name="OCLK" orien="R180" />
        <text style="fontsize:40;fontname:Arial" x="732" y="3440">(CLK125M)</text>
        <branch name="FR_RATE(15:0)">
            <wire x2="800" y1="1872" y2="1872" x1="720" />
        </branch>
        <iomarker fontsize="28" x="720" y="1872" name="FR_RATE(15:0)" orien="R180" />
        <text style="fontsize:40;fontname:Arial" x="156" y="1872">FR_RATE(15:0)</text>
        <branch name="FRAME_ALT_FRZ">
            <wire x2="1600" y1="3104" y2="3104" x1="1200" />
        </branch>
        <iomarker fontsize="28" x="1200" y="3104" name="FRAME_ALT_FRZ" orien="R180" />
        <text style="fontsize:40;fontname:Arial" x="568" y="3008">FM_CYCLE_STP</text>
        <text style="fontsize:40;fontname:Arial" x="568" y="3104">FRAME_ALT_FRZ</text>
        <branch name="RGB_OUT_ZERO(2:0)">
            <wire x2="1600" y1="3344" y2="3344" x1="1200" />
        </branch>
        <branch name="CLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="1200" y="2368" type="branch" />
            <wire x2="1648" y1="2368" y2="2368" x1="1200" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="732" y="2368">CLK</text>
        <text style="fontsize:40;fontname:Arial" x="568" y="3200">FM_RD_D(31:0)</text>
        <text style="fontsize:40;fontname:Arial" x="568" y="3488">GCLKOUT_START</text>
        <text style="fontsize:40;fontname:Arial" x="2464" y="3248">LE</text>
        <text style="fontsize:40;fontname:Arial" x="2464" y="3296">DCLK</text>
        <text style="fontsize:40;fontname:Arial" x="732" y="2464">CLK31M</text>
        <branch name="FRAME_ALT">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="1200" y="3056" type="branch" />
            <wire x2="1600" y1="3056" y2="3056" x1="1200" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="568" y="3056">FRAME_ALT</text>
        <iomarker fontsize="28" x="1200" y="3248" name="CLK125M" orien="R180" />
        <branch name="CLK31M">
            <wire x2="1648" y1="2464" y2="2464" x1="1200" />
        </branch>
        <iomarker fontsize="28" x="1200" y="2464" name="CLK31M" orien="R180" />
        <branch name="SCAN_LINE(3:0)">
            <attrtext style="alignment:SOFT-LEFT;fontsize:28;fontname:Arial" attrname="Name" x="2240" y="3392" type="branch" />
            <wire x2="2240" y1="3392" y2="3392" x1="2096" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="2492" y="3396">SCAN_LINE(3:0)</text>
        <text style="fontsize:40;fontname:Arial" x="4568" y="4464">CN1_D(19)</text>
        <text style="fontsize:40;fontname:Arial" x="4568" y="4416">CN1_D(18)</text>
        <branch name="ADDCLK">
            <wire x2="4032" y1="4416" y2="4416" x1="3952" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3456" y="4416">ADDCLK</text>
        <branch name="ADDSDA">
            <wire x2="4032" y1="4464" y2="4464" x1="3952" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3456" y="4464">ADDSDA</text>
        <branch name="CLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="3952" y="4512" type="branch" />
            <wire x2="4032" y1="4512" y2="4512" x1="3952" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3456" y="4512">CLK</text>
        <instance x="4032" y="4576" name="XLXI_113" orien="R0">
        </instance>
        <iomarker fontsize="28" x="3952" y="4464" name="ADDSDA" orien="R180" />
        <iomarker fontsize="28" x="3952" y="4416" name="ADDCLK" orien="R180" />
        <branch name="SCAN_LINE(0)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="2064" type="branch" />
            <wire x2="4160" y1="2064" y2="2064" x1="4080" />
        </branch>
        <branch name="SCAN_LINE(1)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="2112" type="branch" />
            <wire x2="4160" y1="2112" y2="2112" x1="4080" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="2064">SCAN_LINE(0)</text>
        <text style="fontsize:40;fontname:Arial" x="3584" y="2112">SCAN_LINE(1)</text>
        <branch name="CN2_D(18)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="2064" type="branch" />
            <wire x2="4480" y1="2064" y2="2064" x1="4416" />
        </branch>
        <branch name="CN2_D(19)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="2112" type="branch" />
            <wire x2="4480" y1="2112" y2="2112" x1="4416" />
        </branch>
        <branch name="SCAN_LINE(2)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="2160" type="branch" />
            <wire x2="4160" y1="2160" y2="2160" x1="4080" />
        </branch>
        <branch name="CN2_D(20)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="2160" type="branch" />
            <wire x2="4480" y1="2160" y2="2160" x1="4416" />
        </branch>
        <instance x="4160" y="2352" name="XLXI_246" orien="R0">
        </instance>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4048" y="2256" type="branch" />
            <wire x2="4160" y1="2256" y2="2256" x1="4048" />
        </branch>
        <branch name="SCAN_LINE(3)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="2208" type="branch" />
            <wire x2="4160" y1="2208" y2="2208" x1="4080" />
        </branch>
        <branch name="CN2_D(21)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="2208" type="branch" />
            <wire x2="4480" y1="2208" y2="2208" x1="4416" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="2160">SCAN_LINE(2)</text>
        <text style="fontsize:40;fontname:Arial" x="3588" y="2208">SCAN_LINE(3)</text>
        <text style="fontsize:40;fontname:Arial" x="3596" y="2260">OCLK</text>
        <text style="fontsize:64;fontname:Arial" x="3488" y="1904">SCAN_LINE</text>
        <text style="fontsize:64;fontname:Arial" x="5224" y="1556">OUT_C</text>
        <branch name="CN2_D(12)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="1728" type="branch" />
            <wire x2="6176" y1="1728" y2="1728" x1="6112" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6392" y="1728">CN2_D(8)</text>
        <branch name="R_OUT(6)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="1728" type="branch" />
            <wire x2="5856" y1="1728" y2="1728" x1="5776" />
        </branch>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="1872" type="branch" />
            <wire x2="5856" y1="1872" y2="1872" x1="5776" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5280" y="1872">OCLK</text>
        <branch name="R_OUT(7)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="1776" type="branch" />
            <wire x2="5856" y1="1776" y2="1776" x1="5776" />
        </branch>
        <branch name="CN2_D(13)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="1776" type="branch" />
            <wire x2="6176" y1="1776" y2="1776" x1="6112" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6396" y="1772">CN2_D(7)</text>
        <branch name="R_OUT(8)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="1824" type="branch" />
            <wire x2="5856" y1="1824" y2="1824" x1="5776" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5280" y="1820">R_OUT(8)</text>
        <text style="fontsize:40;fontname:Arial" x="5284" y="1764">R_OUT(7)</text>
        <text style="fontsize:40;fontname:Arial" x="5288" y="1708">R_OUT(6)</text>
        <branch name="CN2_D(14)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="1824" type="branch" />
            <wire x2="6176" y1="1824" y2="1824" x1="6112" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6392" y="1832">CN2_D(10)</text>
        <instance x="5856" y="1952" name="XLXI_5" orien="R0">
        </instance>
        <branch name="DCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2128" type="branch" />
            <wire x2="5856" y1="2128" y2="2128" x1="5776" />
        </branch>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2176" type="branch" />
            <wire x2="5856" y1="2176" y2="2176" x1="5776" />
        </branch>
        <branch name="CN2_D(15)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="2128" type="branch" />
            <wire x2="6176" y1="2128" y2="2128" x1="6112" />
        </branch>
        <instance x="5856" y="2224" name="XLXI_62" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2128">DCLK_C</text>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2176">OCLK</text>
        <text style="fontsize:40;fontname:Arial" x="6392" y="2128">CN2_D(25)</text>
        <instance x="5856" y="2432" name="XLXI_111" orien="R0">
        </instance>
        <branch name="LE">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2336" type="branch" />
            <wire x2="5856" y1="2336" y2="2336" x1="5776" />
        </branch>
        <branch name="CN2_D(16)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="2336" type="branch" />
            <wire x2="6176" y1="2336" y2="2336" x1="6112" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2336">LE_C</text>
        <text style="fontsize:40;fontname:Arial" x="6392" y="2336">CN2_D(4)</text>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2384">OCLK</text>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2384" type="branch" />
            <wire x2="5856" y1="2384" y2="2384" x1="5776" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2544" type="branch" />
            <wire x2="5856" y1="2544" y2="2544" x1="5776" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2544">GCLK_C0</text>
        <branch name="CN2_D(17)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6176" y="2544" type="branch" />
            <wire x2="6176" y1="2544" y2="2544" x1="6112" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6392" y="2544">CN2_D(19)</text>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5776" y="2592" type="branch" />
            <wire x2="5856" y1="2592" y2="2592" x1="5776" />
        </branch>
        <instance x="5856" y="2640" name="XLXI_172" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="5280" y="2592">XGCLK</text>
        <text style="fontsize:64;fontname:Arial" x="5224" y="276">OUT_B</text>
        <branch name="DCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="864" type="branch" />
            <wire x2="5872" y1="864" y2="864" x1="5792" />
        </branch>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="912" type="branch" />
            <wire x2="5872" y1="912" y2="912" x1="5792" />
        </branch>
        <branch name="CN2_D(9)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="864" type="branch" />
            <wire x2="6192" y1="864" y2="864" x1="6128" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5296" y="864">DCLK_B</text>
        <text style="fontsize:40;fontname:Arial" x="5296" y="912">OCLK</text>
        <text style="fontsize:40;fontname:Arial" x="6408" y="864">CN2_D(28)</text>
        <instance x="5872" y="1168" name="XLXI_85" orien="R0">
        </instance>
        <branch name="LE">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="1072" type="branch" />
            <wire x2="5872" y1="1072" y2="1072" x1="5792" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5296" y="1072">LE_B</text>
        <branch name="CN2_D(10)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="1072" type="branch" />
            <wire x2="6192" y1="1072" y2="1072" x1="6128" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6408" y="1072">CN2_D(11)</text>
        <text style="fontsize:40;fontname:Arial" x="5296" y="1120">OCLK</text>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="1120" type="branch" />
            <wire x2="5872" y1="1120" y2="1120" x1="5792" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="1280" type="branch" />
            <wire x2="5872" y1="1280" y2="1280" x1="5792" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5296" y="1280">GCLK_B0</text>
        <branch name="CN2_D(11)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="1280" type="branch" />
            <wire x2="6192" y1="1280" y2="1280" x1="6128" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6408" y="1280">CN2_D(20)</text>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="1328" type="branch" />
            <wire x2="5872" y1="1328" y2="1328" x1="5792" />
        </branch>
        <instance x="5872" y="1376" name="XLXI_168" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="5296" y="1328">XGCLK</text>
        <instance x="5872" y="960" name="XLXI_23" orien="R0">
        </instance>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="608" type="branch" />
            <wire x2="5872" y1="608" y2="608" x1="5792" />
        </branch>
        <branch name="R_OUT(4)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="512" type="branch" />
            <wire x2="5872" y1="512" y2="512" x1="5792" />
        </branch>
        <branch name="R_OUT(3)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="464" type="branch" />
            <wire x2="5872" y1="464" y2="464" x1="5792" />
        </branch>
        <branch name="R_OUT(5)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="5792" y="560" type="branch" />
            <wire x2="5872" y1="560" y2="560" x1="5792" />
        </branch>
        <branch name="CN2_D(7)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="512" type="branch" />
            <wire x2="6192" y1="512" y2="512" x1="6128" />
        </branch>
        <branch name="CN2_D(6)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="464" type="branch" />
            <wire x2="6192" y1="464" y2="464" x1="6128" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6404" y="516">CN2_D(2)</text>
        <text style="fontsize:40;fontname:Arial" x="6400" y="464">CN2_D(3)</text>
        <branch name="CN2_D(8)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6192" y="560" type="branch" />
            <wire x2="6192" y1="560" y2="560" x1="6128" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="6408" y="572">CN2_D(5)</text>
        <text style="fontsize:40;fontname:Arial" x="5304" y="556">R_OUT(5)</text>
        <text style="fontsize:40;fontname:Arial" x="5308" y="612">OCLK</text>
        <text style="fontsize:40;fontname:Arial" x="5308" y="452">R_OUT(3)</text>
        <text style="fontsize:40;fontname:Arial" x="5308" y="504">R_OUT(4)</text>
        <instance x="5872" y="688" name="XLXI_3" orien="R0">
        </instance>
        <instance x="4160" y="688" name="XLXI_16" orien="R0">
        </instance>
        <branch name="R_OUT(0)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="464" type="branch" />
            <wire x2="4160" y1="464" y2="464" x1="4080" />
        </branch>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="608" type="branch" />
            <wire x2="4160" y1="608" y2="608" x1="4080" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="464">R_OUT(0)</text>
        <text style="fontsize:40;fontname:Arial" x="3584" y="608">OCLK</text>
        <branch name="R_OUT(1)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="512" type="branch" />
            <wire x2="4160" y1="512" y2="512" x1="4080" />
        </branch>
        <branch name="R_OUT(2)">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="560" type="branch" />
            <wire x2="4160" y1="560" y2="560" x1="4080" />
        </branch>
        <branch name="CN2_D(2)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="560" type="branch" />
            <wire x2="4480" y1="560" y2="560" x1="4416" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3588" y="504">R_OUT(1)</text>
        <text style="fontsize:40;fontname:Arial" x="3588" y="552">R_OUT(2)</text>
        <text style="fontsize:40;fontname:Arial" x="4688" y="464">CN2_D(1)</text>
        <text style="fontsize:40;fontname:Arial" x="4692" y="516">CN2_D(0)</text>
        <text style="fontsize:40;fontname:Arial" x="4692" y="564">CN2_D(12)</text>
        <text style="fontsize:64;fontname:Arial" x="3512" y="288">OUT_A</text>
        <branch name="DCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="864" type="branch" />
            <wire x2="4160" y1="864" y2="864" x1="4080" />
        </branch>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="912" type="branch" />
            <wire x2="4160" y1="912" y2="912" x1="4080" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="864">DCLK_A0</text>
        <text style="fontsize:40;fontname:Arial" x="3584" y="912">OCLK</text>
        <branch name="CN2_D(3)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="864" type="branch" />
            <wire x2="4480" y1="864" y2="864" x1="4416" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="4696" y="864">CN2_D(29)</text>
        <instance x="4160" y="1168" name="XLXI_101" orien="R0">
        </instance>
        <branch name="LE">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="1072" type="branch" />
            <wire x2="4160" y1="1072" y2="1072" x1="4080" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="1072">LE_A</text>
        <branch name="CN2_D(4)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="1072" type="branch" />
            <wire x2="4480" y1="1072" y2="1072" x1="4416" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="4696" y="1072">CN2_D(6)</text>
        <text style="fontsize:40;fontname:Arial" x="3584" y="1120">OCLK</text>
        <branch name="OCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="1120" type="branch" />
            <wire x2="4160" y1="1120" y2="1120" x1="4080" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="1280" type="branch" />
            <wire x2="4160" y1="1280" y2="1280" x1="4080" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3584" y="1280">GCLK_A0</text>
        <branch name="CN2_D(5)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="1280" type="branch" />
            <wire x2="4480" y1="1280" y2="1280" x1="4416" />
        </branch>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="4080" y="1328" type="branch" />
            <wire x2="4160" y1="1328" y2="1328" x1="4080" />
        </branch>
        <instance x="4160" y="1376" name="XLXI_165" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="3584" y="1328">XGCLK</text>
        <instance x="4160" y="960" name="XLXI_8" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="4696" y="1280">CN2_D(21)</text>
        <text style="fontsize:40;fontname:Arial" x="4700" y="2156">CN2_D(18)</text>
        <text style="fontsize:40;fontname:Arial" x="4700" y="2104">CN2_D(13)</text>
        <text style="fontsize:40;fontname:Arial" x="4700" y="2052">CN2_D(14)</text>
        <text style="fontsize:40;fontname:Arial" x="4704" y="2208">CN2_D(17)</text>
        <text style="fontsize:40;fontname:Arial" x="4712" y="3056">CN1_D(14)</text>
        <branch name="CN2_D(22)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4496" y="2960" type="branch" />
            <wire x2="4496" y1="2960" y2="2960" x1="4432" />
        </branch>
        <branch name="CN2_D(23)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4496" y="3008" type="branch" />
            <wire x2="4496" y1="3008" y2="3008" x1="4432" />
        </branch>
        <branch name="CN2_D(24)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4496" y="3056" type="branch" />
            <wire x2="4496" y1="3056" y2="3056" x1="4432" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="4096" y="2960" type="branch" />
            <wire x2="4176" y1="2960" y2="2960" x1="4096" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="4096" y="3008" type="branch" />
            <wire x2="4176" y1="3008" y2="3008" x1="4096" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="4096" y="3056" type="branch" />
            <wire x2="4176" y1="3056" y2="3056" x1="4096" />
        </branch>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="4096" y="3104" type="branch" />
            <wire x2="4176" y1="3104" y2="3104" x1="4096" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="3612" y="2956">GCLK_A1</text>
        <text style="fontsize:40;fontname:Arial" x="3612" y="3108">XCLK</text>
        <text style="fontsize:40;fontname:Arial" x="3616" y="3004">GCLK_B1</text>
        <text style="fontsize:40;fontname:Arial" x="3612" y="3048">GCLK_C1</text>
        <instance x="4176" y="3184" name="XLXI_137" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="4712" y="2936">CN1_D(25)</text>
        <text style="fontsize:40;fontname:Arial" x="4712" y="2996">CN1_D(20)</text>
        <text style="fontsize:40;fontname:Arial" x="6424" y="3040">CN1_D(15)</text>
        <branch name="CN2_D(25)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6208" y="2944" type="branch" />
            <wire x2="6208" y1="2944" y2="2944" x1="6144" />
        </branch>
        <branch name="CN2_D(26)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6208" y="2992" type="branch" />
            <wire x2="6208" y1="2992" y2="2992" x1="6144" />
        </branch>
        <branch name="CN2_D(27)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="6208" y="3040" type="branch" />
            <wire x2="6208" y1="3040" y2="3040" x1="6144" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="5808" y="2944" type="branch" />
            <wire x2="5888" y1="2944" y2="2944" x1="5808" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="5808" y="2992" type="branch" />
            <wire x2="5888" y1="2992" y2="2992" x1="5808" />
        </branch>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="5808" y="3040" type="branch" />
            <wire x2="5888" y1="3040" y2="3040" x1="5808" />
        </branch>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-RIGHT;fontsize:28;fontname:Arial" attrname="Name" x="5808" y="3088" type="branch" />
            <wire x2="5888" y1="3088" y2="3088" x1="5808" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="5324" y="3092">XCLK</text>
        <text style="fontsize:40;fontname:Arial" x="5324" y="3032">GCLK_C2</text>
        <instance x="5888" y="3168" name="XLXI_306" orien="R0">
        </instance>
        <text style="fontsize:40;fontname:Arial" x="6424" y="2920">CN1_D(26)</text>
        <text style="fontsize:40;fontname:Arial" x="6424" y="2980">CN1_D(21)</text>
        <text style="fontsize:40;fontname:Arial" x="5328" y="2992">GCLK_B2</text>
        <text style="fontsize:40;fontname:Arial" x="5328" y="2952">GCLK_A2</text>
        <text style="fontsize:64;fontname:Arial" x="3528" y="2788">GCLK_ADD</text>
        <branch name="CN2_D(1)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="512" type="branch" />
            <wire x2="4480" y1="512" y2="512" x1="4416" />
        </branch>
        <branch name="CN2_D(0)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="4480" y="464" type="branch" />
            <wire x2="4480" y1="464" y2="464" x1="4416" />
        </branch>
        <branch name="DCLK">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2240" y="3296" type="branch" />
            <wire x2="2240" y1="3296" y2="3296" x1="2096" />
        </branch>
        <branch name="LE">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2240" y="3248" type="branch" />
            <wire x2="2240" y1="3248" y2="3248" x1="2096" />
        </branch>
        <branch name="R_OUT(15:0)">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2240" y="3104" type="branch" />
            <wire x2="2240" y1="3104" y2="3104" x1="2096" />
        </branch>
        <branch name="FM_OV_RD_CYCLE">
            <wire x2="2240" y1="3008" y2="3008" x1="2096" />
        </branch>
        <branch name="FM_OV_RD_ADRS(18:0)">
            <wire x2="2240" y1="2960" y2="2960" x1="2096" />
        </branch>
        <branch name="GCLKOUT_START">
            <attrtext style="alignment:SOFT-RIGHT" attrname="Name" x="1200" y="3488" type="branch" />
            <wire x2="1600" y1="3488" y2="3488" x1="1200" />
        </branch>
        <branch name="XLXN_10">
            <wire x2="1360" y1="1776" y2="1776" x1="1184" />
            <wire x2="1360" y1="1776" y2="2176" x1="1360" />
            <wire x2="1360" y1="2176" y2="2960" x1="1360" />
            <wire x2="1600" y1="2960" y2="2960" x1="1360" />
            <wire x2="1648" y1="2176" y2="2176" x1="1360" />
        </branch>
        <instance x="1600" y="3616" name="data_out_0" orien="R0">
        </instance>
        <instance x="800" y="1904" name="out_tim_0" orien="R0">
        </instance>
        <branch name="GCLK">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2288" y="2128" type="branch" />
            <wire x2="2288" y1="2128" y2="2128" x1="2096" />
        </branch>
        <branch name="XGCLK">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2288" y="2224" type="branch" />
            <wire x2="2288" y1="2224" y2="2224" x1="2096" />
        </branch>
        <branch name="GCLKOUT_START">
            <attrtext style="alignment:SOFT-LEFT" attrname="Name" x="2288" y="2416" type="branch" />
            <wire x2="2288" y1="2416" y2="2416" x1="2096" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="2580" y="2128">GCLK</text>
        <text style="fontsize:40;fontname:Arial" x="2580" y="2224">XGCLK</text>
        <text style="fontsize:40;fontname:Arial" x="2580" y="2416">GCLKOUT_START</text>
        <branch name="CLK125M_SS">
            <wire x2="2288" y1="2512" y2="2512" x1="2096" />
        </branch>
        <branch name="XGCLK60_DCM_RST">
            <wire x2="2288" y1="2560" y2="2560" x1="2096" />
        </branch>
        <text style="fontsize:40;fontname:Arial" x="2632" y="2512">CLK125M_SS</text>
        <text style="fontsize:40;fontname:Arial" x="2632" y="2560">XGCLK60_DCM_RST</text>
        <instance x="1648" y="2640" name="gclkgen_0" orien="R0">
        </instance>
        <iomarker fontsize="28" x="2288" y="2512" name="CLK125M_SS" orien="R0" />
        <iomarker fontsize="28" x="2288" y="2560" name="XGCLK60_DCM_RST" orien="R0" />
        <branch name="XLXN_6">
            <wire x2="1408" y1="1680" y2="1680" x1="1184" />
            <wire x2="1408" y1="1680" y2="2128" x1="1408" />
            <wire x2="1648" y1="2128" y2="2128" x1="1408" />
        </branch>
    </sheet>
</drawing>