// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_4_sub_sub\Mysubsystem_14.v
// Created: 2024-06-30 23:24:53
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_14
// Source Path: sampleModel1427_4_sub_sub/Subsystem/Subsystem/Mysubsystem_14
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_14
          (In2,
           Out2);


  input   [7:0] In2;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk59_const_val_1;  // uint8
  wire [7:0] cfblk59_out1;  // uint8
  wire [7:0] cfblk5_out1;  // uint8


  assign cfblk59_const_val_1 = 8'b00000000;



  assign cfblk59_out1 = In2 + cfblk59_const_val_1;



  assign cfblk5_out1 = cfblk59_out1 & 8'b11111110;



  assign Out2 = cfblk5_out1;

endmodule  // Mysubsystem_14

