INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/condcheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/condlogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
WARNING: [VRFC 10-1581] illegal format specifier a for monitor [C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/flopenr.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/new/fp_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/mainfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/new/mult64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
WARNING: [VRFC 10-1581] illegal format specifier a for monitor [C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/mux2.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sources_1/imports/procesadorARM/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frans/vivado_proyectos/mi_procesador/mi_procesador.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
