# Compile using "tragesym PIC18F46J50.tsym PIC18F46J50.sch"

[options]
wordswap=yes
rotate_labels=no
sort_labels=yes
generate_pinseq=yes
sym_width=5000
pinwidthvertical=400
pinwidthhorizontal=400

[geda_attr]
version=20060113 1
name=PIC18F46J50
device=PIC18F46J50
refdes=U?
footprint=TQFP 44
description=Microchip Microcontroller
documentation=39931d-1.pdf
author=Richard Hughes <richard@hughsie.com>
dist-license=GPL
use-license=unlimited
numslots=0

[pins]
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
1		io	line	r		RC7/PMA4/RX1/DT1/SDO1/RP18
2		io	line	r		RD4/PMD4/RP21
3		io	line	r		RD5/PMD5/RP22
4		io	line	r		RD6/PMD6/RP23
5		io	line	r		RD7/PMD7/RP24
6		pwr	none		VSS	
7		pwr	none		AVDD	
8		io	none		VDD	
9		io	line	l		RB0/AN12/INT0/RP3
10		io	line	l		RB1/AN10/PMBE/RTCC/RP4
11		io	line	l		RB2/AN8/CTED1/PMA3/VMO/REFO/RP5
12		io	line	l		RB3/AN9/CTED2/PMA2/VPO/RP6
#13		nc				NC
14		io	line	l		RB4/PMA1/KBI0/SCK1/SCL1/RP7
15		io	line	l		RB5/PMA0/KBI1/SDI1/SDA1/RP8
16		io	line	l		RB6/RBI2/PGC/RP9
17		io	line	l		RB7/KBI3/PGD/RP10
18		io	dot	l		\_MCLR\_
19		io	line	l		RA0/AN0/C1INA/ULPWU/PMA7/RPM0
20		io	line	l		RA1/AN1/C2INA/PMA7/RP1
21		io	line	l		RA2/AN2/VREF-/CVREF-/C2INB
22		io	line	l		RA3/AN3/VREF+/C1INB
23		pwr	none		VDDCORE	
24		io	line	l		RA5/AN4/SS1/HLVDIN/RCV/RP2
25		io	line	r		RE0/AN5/PMRD
26		io	line	r		RE1/AN6/PMWR
27		io	line	r		RE2/AN7/PMCS
28		pwr	none		AVDD	
29		pwr	none		VDD	
30		pwr	none		AVSS	
31		pwr	none		VSS	
32		io	line	l		OSC1/CLKI/RA7
33		io	line	l		OSC2/CLKO/RA6
34		io	line	r		RC0/T1OSO/T1CKI/RP11
35		io	line	r		RC1/T1OSI/\_UOE\_/RP12
36		io	line	r		RC2/AN11/CTPLS/RP13
37		pwr	none		VUSB	
38		io	line	r		RD0/PMD0/SCL2
39		io	line	r		RD1/PMD1/SDA2
40		io	line	r		RD2/PMD2/RP19
41		io	line	r		RD3/PMD3/RP20
42		io	line	r		RC4/D-/VM
43		io	line	r		RC5/D+/VP
44		io	line	r		RC6/PMA5/TX1/CK1/RP17
