{
    "code": "module TopModule (\n    input logic clk,           // Clock signal (1-bit, unsigned)\n    input logic reset,         // Synchronous active high reset (1-bit, unsigned)\n    input logic in,            // Input signal for state transitions (1-bit, unsigned)\n    output logic out           // Output signal (1-bit, unsigned)\n);\n\n    // State encoding\n    typedef enum logic [1:0] {\n        STATE_A = 2'b00,\n        STATE_B = 2'b01,\n        STATE_C = 2'b10,\n        STATE_D = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= STATE_A;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        case (current_state)\n            STATE_A: begin\n                if (in) \n                    next_state = STATE_B;\n                else \n                    next_state = STATE_A;\n            end\n            STATE_B: begin\n                if (in) \n                    next_state = STATE_B;\n                else \n                    next_state = STATE_C;\n            end\n            STATE_C: begin\n                if (in) \n                    next_state = STATE_D;\n                else \n                    next_state = STATE_A;\n            end\n            STATE_D: begin\n                if (in) \n                    next_state = STATE_B;\n                else \n                    next_state = STATE_C;\n            end\n            default: next_state = STATE_A; // Default to STATE_A for safety\n        endcase\n    end\n\n    // Output logic\n    always_comb begin\n        case (current_state)\n            STATE_D: out = 1'b1;\n            default: out = 1'b0;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}