"c:\Users\Gustas\Documents\KTU\Logika\L3\L3\uni\src\TestBench\uzd1_TB.vhd" VHDL work 0 0 0 -02
. . 0 0 0