// Seed: 2606701541
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wand  id_3
);
  initial assume (1);
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8
    , id_35,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    output supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wor id_17,
    output tri id_18,
    output tri0 id_19,
    output tri id_20,
    input wire id_21,
    input tri0 id_22,
    input tri1 id_23,
    output wire id_24,
    output wand id_25,
    output tri id_26,
    input tri id_27,
    input wire id_28,
    input uwire id_29,
    input wor id_30,
    output wor id_31,
    input tri id_32,
    output uwire id_33
);
  assign id_25 = (id_23);
  tri0 id_36 = id_27;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_25
  );
  assign modCall_1.id_2 = 0;
endmodule
